==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel_matrix_tiled/top.cpp:1:
kernel_matrix_tiled/top.cpp:3:6: error: variable has incomplete type 'void'
void kernel_matrix_tiled(AXI_VAL *in_stream_kernel, AXI_VAL *kernel_index_stream, AXI_VAL *out_stream_kernel, unsigned int *length_x)
     ^
kernel_matrix_tiled/top.cpp:3:26: error: use of undeclared identifier 'AXI_VAL'
void kernel_matrix_tiled(AXI_VAL *in_stream_kernel, AXI_VAL *kernel_index_stream, AXI_VAL *out_stream_kernel, unsigned int *length_x)
                         ^
kernel_matrix_tiled/top.cpp:3:35: error: use of undeclared identifier 'in_stream_kernel'
void kernel_matrix_tiled(AXI_VAL *in_stream_kernel, AXI_VAL *kernel_index_stream, AXI_VAL *out_stream_kernel, unsigned int *length_x)
                                  ^
kernel_matrix_tiled/top.cpp:3:134: error: expected ';' after top level declarator
void kernel_matrix_tiled(AXI_VAL *in_stream_kernel, AXI_VAL *kernel_index_stream, AXI_VAL *out_stream_kernel, unsigned int *length_x)
                                                                                                                                     ^
                                                                                                                                     ;
4 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from kernel_matrix_tiled/top.cpp:1:
kernel_matrix_tiled/top.cpp:3:6: error: variable has incomplete type 'void'
void kernel_matrix_tiled(AXI_VAL *in_stream_kernel, AXI_VAL *kernel_index_stream, AXI_VAL *out_stream_kernel, unsigned int *length_x)
     ^
kernel_matrix_tiled/top.cpp:3:26: error: use of undeclared identifier 'AXI_VAL'
void kernel_matrix_tiled(AXI_VAL *in_stream_kernel, AXI_VAL *kernel_index_stream, AXI_VAL *out_stream_kernel, unsigned int *length_x)
                         ^
kernel_matrix_tiled/top.cpp:3:35: error: use of undeclared identifier 'in_stream_kernel'
void kernel_matrix_tiled(AXI_VAL *in_stream_kernel, AXI_VAL *kernel_index_stream, AXI_VAL *out_stream_kernel, unsigned int *length_x)
                                  ^
kernel_matrix_tiled/top.cpp:3:134: error: expected ';' after top level declarator
void kernel_matrix_tiled(AXI_VAL *in_stream_kernel, AXI_VAL *kernel_index_stream, AXI_VAL *out_stream_kernel, unsigned int *length_x)
                                                                                                                                     ^
                                                                                                                                     ;
4 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.082 ; gain = 45.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.082 ; gain = 45.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.934 ; gain = 54.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.344 ; gain = 59.949
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.840 ; gain = 86.445
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.867 ; gain = 87.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.592 seconds; current allocated memory: 95.218 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 95.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 98.507 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 154.262 ; gain = 96.867
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.517 seconds; peak allocated memory: 98.507 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.379 ; gain = 46.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.379 ; gain = 46.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 112.457 ; gain = 55.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.219 ; gain = 60.145
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.910 ; gain = 86.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 145.199 ; gain = 88.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.708 seconds; current allocated memory: 95.140 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 95.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 98.507 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 154.184 ; gain = 97.109
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.421 seconds; peak allocated memory: 98.507 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.281 ; gain = 46.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 103.281 ; gain = 46.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:60).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 112.445 ; gain = 55.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 117.438 ; gain = 60.395
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 143.305 ; gain = 86.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 144.355 ; gain = 87.313
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.698 seconds; current allocated memory: 94.941 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 95.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tileOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 98.492 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilhbi_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 154.219 ; gain = 97.176
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 17.043 seconds; peak allocated memory: 98.492 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.078 ; gain = 45.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.078 ; gain = 45.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 111.762 ; gain = 54.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 117.184 ; gain = 59.691
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.949 ; gain = 86.457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.738 ; gain = 87.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.279 seconds; current allocated memory: 95.171 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 95.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 98.522 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 154.207 ; gain = 96.715
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.16 seconds; peak allocated memory: 98.522 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.336 ; gain = 45.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.336 ; gain = 45.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.406 ; gain = 54.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.207 ; gain = 59.258
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.332 ; gain = 86.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.855 ; gain = 86.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.256 seconds; current allocated memory: 95.205 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 95.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 98.614 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 154.281 ; gain = 96.332
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.006 seconds; peak allocated memory: 98.614 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.336 ; gain = 46.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.336 ; gain = 46.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.777 ; gain = 54.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.184 ; gain = 60.031
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.859 ; gain = 86.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.906 ; gain = 87.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.488 seconds; current allocated memory: 94.912 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 95.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tileOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 98.427 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilhbi_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 154.379 ; gain = 97.227
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.447 seconds; peak allocated memory: 98.427 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.188 ; gain = 45.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.188 ; gain = 45.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.246 ; gain = 54.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.855 ; gain = 59.465
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.727 ; gain = 86.336
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.773 ; gain = 87.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.452 seconds; current allocated memory: 95.171 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 95.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 98.522 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 153.926 ; gain = 96.535
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 14.322 seconds; peak allocated memory: 98.522 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.203 ; gain = 45.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.203 ; gain = 45.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 111.973 ; gain = 54.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.027 ; gain = 59.613
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 143.176 ; gain = 85.762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.621 ; gain = 87.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.222 seconds; current allocated memory: 95.171 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 95.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 98.522 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 153.969 ; gain = 96.555
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 16.611 seconds; peak allocated memory: 98.522 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.238 ; gain = 46.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.238 ; gain = 46.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.867 ; gain = 54.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.289 ; gain = 60.168
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.387 ; gain = 86.266
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.672 ; gain = 87.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.241 seconds; current allocated memory: 95.171 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 95.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 98.522 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 153.910 ; gain = 96.789
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.537 seconds; peak allocated memory: 98.522 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.230 ; gain = 46.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.230 ; gain = 46.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.512 ; gain = 55.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.207 ; gain = 60.262
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.324 ; gain = 86.379
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.371 ; gain = 87.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.466 seconds; current allocated memory: 95.162 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 95.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 98.511 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 154.105 ; gain = 97.160
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 15.803 seconds; peak allocated memory: 98.511 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.301 ; gain = 46.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.301 ; gain = 46.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:70).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.473 ; gain = 55.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.820 ; gain = 59.555
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (kernel_matrix_tiled/top.cpp:46) in function 'kernel_matrix_tiled' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (kernel_matrix_tiled/top.cpp:48) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.1' (kernel_matrix_tiled/top.cpp:50) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (kernel_matrix_tiled/top.cpp:74).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (kernel_matrix_tiled/top.cpp:48) in function 'kernel_matrix_tiled' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2.1' (kernel_matrix_tiled/top.cpp:48) in function 'kernel_matrix_tiled' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.352 ; gain = 46.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.352 ; gain = 46.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.648 ; gain = 55.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.250 ; gain = 60.031
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (kernel_matrix_tiled/top.cpp:46) in function 'kernel_matrix_tiled' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.1' (kernel_matrix_tiled/top.cpp:49) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (kernel_matrix_tiled/top.cpp:73).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (kernel_matrix_tiled/top.cpp:48) in function 'kernel_matrix_tiled' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2.1' (kernel_matrix_tiled/top.cpp:48) in function 'kernel_matrix_tiled' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.121 ; gain = 45.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.121 ; gain = 45.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.227 ; gain = 54.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.258 ; gain = 59.973
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.2' (kernel_matrix_tiled/top.cpp:54) in function 'kernel_matrix_tiled' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (kernel_matrix_tiled/top.cpp:72).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2.1' (kernel_matrix_tiled/top.cpp:56) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (kernel_matrix_tiled/top.cpp:77) in function 'rbf_kernel' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 154.414 ; gain = 97.129
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (kernel_matrix_tiled/top.cpp:47:17) in function 'kernel_matrix_tiled' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (kernel_matrix_tiled/top.cpp:46:16) in function 'kernel_matrix_tiled'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 441.309 ; gain = 384.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rbf_kernel'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input1_load_2', kernel_matrix_tiled/top.cpp:78) on array 'input1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 144.923 seconds; current allocated memory: 376.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 34.709 seconds; current allocated memory: 503.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'rbf_kernel' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.169 seconds; current allocated memory: 515.578 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.139 seconds; current allocated memory: 531.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tildEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 43.356 seconds; current allocated memory: 701.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mul_mul_7ns_11ns_17_1_1' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tiljbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 39.263 seconds; current allocated memory: 735.789 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:48 ; elapsed = 00:05:24 . Memory (MB): peak = 1032.984 ; gain = 975.699
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 324.289 seconds; peak allocated memory: 735.789 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.289 ; gain = 46.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.289 ; gain = 46.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.273 ; gain = 55.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.145 ; gain = 59.910
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.2' (kernel_matrix_tiled/top.cpp:53) in function 'kernel_matrix_tiled' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (kernel_matrix_tiled/top.cpp:71).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2.1' (kernel_matrix_tiled/top.cpp:55) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (kernel_matrix_tiled/top.cpp:76) in function 'rbf_kernel' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 153.316 ; gain = 96.082
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (kernel_matrix_tiled/top.cpp:47:17) in function 'kernel_matrix_tiled' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (kernel_matrix_tiled/top.cpp:46:16) in function 'kernel_matrix_tiled'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 441.383 ; gain = 384.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rbf_kernel'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input1_load_2', kernel_matrix_tiled/top.cpp:77) on array 'input1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.115 seconds; current allocated memory: 376.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 53.161 seconds; current allocated memory: 503.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'rbf_kernel' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.709 seconds; current allocated memory: 515.546 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.981 seconds; current allocated memory: 531.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tildEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 64.07 seconds; current allocated memory: 701.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mul_mul_7ns_11ns_17_1_1' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tiljbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 55.502 seconds; current allocated memory: 735.703 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:34 ; elapsed = 00:07:15 . Memory (MB): peak = 1031.789 ; gain = 974.555
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 435.343 seconds; peak allocated memory: 735.703 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.098 ; gain = 45.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.098 ; gain = 45.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.473 ; gain = 55.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 116.973 ; gain = 59.859
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 144.492 ; gain = 87.379
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.2' (kernel_matrix_tiled/top.cpp:53:24) in function 'kernel_matrix_tiled' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (kernel_matrix_tiled/top.cpp:47:17) in function 'kernel_matrix_tiled' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (kernel_matrix_tiled/top.cpp:46:16) in function 'kernel_matrix_tiled'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.492 ; gain = 87.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.696 seconds; current allocated memory: 95.290 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 96.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mul_mul_7ns_11ns_17_1_1' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tiljbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 98.969 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 154.605 ; gain = 97.492
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 21.991 seconds; peak allocated memory: 98.969 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 103.355 ; gain = 46.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 103.355 ; gain = 46.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:61).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 112.578 ; gain = 55.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:73) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 117.516 ; gain = 60.375
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:67) in function 'kernel_matrix_tiled' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (kernel_matrix_tiled/top.cpp:96) in function 'rbf_kernel' partially with a factor of 100.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:12 ; elapsed = 00:06:25 . Memory (MB): peak = 148.996 ; gain = 91.855
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:45 ; elapsed = 00:07:58 . Memory (MB): peak = 156.031 ; gain = 98.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 479.977 seconds; current allocated memory: 116.030 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.591 seconds; current allocated memory: 122.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 123.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 125.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tildEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.255 seconds; current allocated memory: 134.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mul_mul_11ns_18s_18_1_1' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mul_mul_18s_11ns_18_1_1' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mac_muladd_18s_11ns_12ns_18_1_1' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mac_muladd_18s_11ns_13ns_18_1_1' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mac_muladd_18s_11ns_14ns_18_1_1' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tiljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tillbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilncg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 2.43 seconds; current allocated memory: 138.795 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:53 ; elapsed = 00:08:11 . Memory (MB): peak = 215.996 ; gain = 158.855
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 490.819 seconds; peak allocated memory: 138.795 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.301 ; gain = 45.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.301 ; gain = 45.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:61).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 112.000 ; gain = 54.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:73) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 117.539 ; gain = 59.590
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:67) in function 'kernel_matrix_tiled' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (kernel_matrix_tiled/top.cpp:96) in function 'rbf_kernel' partially with a factor of 100.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:18 ; elapsed = 00:06:34 . Memory (MB): peak = 150.023 ; gain = 92.074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:50 ; elapsed = 00:08:06 . Memory (MB): peak = 160.035 ; gain = 102.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 487.637 seconds; current allocated memory: 118.688 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.577 seconds; current allocated memory: 125.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.574 seconds; current allocated memory: 127.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 129.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tildEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.448 seconds; current allocated memory: 138.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mul_mul_11ns_18s_18_1_1' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mul_mul_18s_11ns_18_1_1' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mac_muladd_18s_11ns_13ns_18_1_1' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mac_muladd_18s_11ns_14ns_18_1_1' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mac_muladd_18s_11ns_15ns_18_1_1' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tiljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tillbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilmb6': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilncg': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 2.411 seconds; current allocated memory: 144.230 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilhbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:59 ; elapsed = 00:08:19 . Memory (MB): peak = 226.074 ; gain = 168.125
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 499.088 seconds; peak allocated memory: 144.230 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: kernel_matrix_tiled/top.cpp:71:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.930 ; gain = 46.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 103.930 ; gain = 46.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:61).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 113.063 ; gain = 56.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 118.004 ; gain = 60.996
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:67) in function 'kernel_matrix_tiled' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (kernel_matrix_tiled/top.cpp:98) in function 'rbf_kernel' partially with a factor of 100.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_1' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_2' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_3' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_4' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_5' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_6' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_7' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_8' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_9' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_10' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_11' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_12' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_13' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_14' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_15' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_16' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_17' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_18' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
INFO: [XFORM 203-721] Changing loop 'Loop_19' (kernel_matrix_tiled/top.cpp:71)  to a process function for dataflow in function 'kernel_matrix_tiled'.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on  is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [XFORM 203-722] In dataflow LOOP_5  (kernel_matrix_tiled/top.cpp:67)  of function kernel_matrix_tiled, conditional execution on kernel_matrix_tiled/top.cpp:75:33 is not supported.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.352 ; gain = 45.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.352 ; gain = 45.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:62).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 112.688 ; gain = 55.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:75) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 117.355 ; gain = 59.867
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:68) in function 'kernel_matrix_tiled' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (kernel_matrix_tiled/top.cpp:98) in function 'rbf_kernel' partially with a factor of 100.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf' (kernel_matrix_tiled/top.cpp:25) accessed through non-constant indices on dimension 1 (kernel_matrix_tiled/top.cpp:63:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (kernel_matrix_tiled/top.cpp:25) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:06 ; elapsed = 00:06:20 . Memory (MB): peak = 155.699 ; gain = 98.211
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:46 ; elapsed = 00:08:00 . Memory (MB): peak = 214.934 ; gain = 157.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 503.847 seconds; current allocated memory: 185.327 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 28.24 seconds; current allocated memory: 229.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.746 seconds; current allocated memory: 231.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.509 seconds; current allocated memory: 233.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_506_32_1_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tildEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tileOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 5.002 seconds; current allocated memory: 257.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_0' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_2' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_3' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_4' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_5' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_6' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_7' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_8' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_9' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_10' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_11' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_12' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_13' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_14' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_15' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_16' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_17' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_18' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_19' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_20' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_21' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_22' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_23' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_24' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_25' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_26' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_27' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_28' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_29' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_30' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_31' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_32' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_33' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_34' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_35' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_36' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_37' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_38' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_39' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_40' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_41' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_42' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_43' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_44' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_45' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_46' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_47' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_48' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_49' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_7ns_7_36_seq_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 20.346 seconds; current allocated memory: 270.257 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til6jw_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til5jm_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:10 ; elapsed = 00:09:38 . Memory (MB): peak = 497.684 ; gain = 440.195
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 578.14 seconds; peak allocated memory: 270.257 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel_matrix_tiled/top.cpp:1:
kernel_matrix_tiled/top.cpp:73:15: error: array type 'T [784]' is not assignable
 input_buf[j] = input_buf[i];
 ~~~~~~~~~~~~ ^
kernel_matrix_tiled/top.cpp:74:34: error: array type 'T [784]' is not assignable
             index_buf_copies[j] = index_buf;
             ~~~~~~~~~~~~~~~~~~~ ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from kernel_matrix_tiled/top.cpp:1:
kernel_matrix_tiled/top.cpp:73:15: error: array type 'T [784]' is not assignable
 input_buf[j] = input_buf[i];
 ~~~~~~~~~~~~ ^
kernel_matrix_tiled/top.cpp:74:34: error: array type 'T [784]' is not assignable
             index_buf_copies[j] = index_buf;
             ~~~~~~~~~~~~~~~~~~~ ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel_matrix_tiled/top.cpp:1:
kernel_matrix_tiled/top.cpp:73:22: error: array type 'T [784]' is not assignable
 input_buf_copies[j] = input_buf[i];
 ~~~~~~~~~~~~~~~~~~~ ^
kernel_matrix_tiled/top.cpp:74:34: error: array type 'T [784]' is not assignable
             index_buf_copies[j] = index_buf;
             ~~~~~~~~~~~~~~~~~~~ ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from kernel_matrix_tiled/top.cpp:1:
kernel_matrix_tiled/top.cpp:73:22: error: array type 'T [784]' is not assignable
 input_buf_copies[j] = input_buf[i];
 ~~~~~~~~~~~~~~~~~~~ ^
kernel_matrix_tiled/top.cpp:74:34: error: array type 'T [784]' is not assignable
             index_buf_copies[j] = index_buf;
             ~~~~~~~~~~~~~~~~~~~ ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.438 ; gain = 46.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.438 ; gain = 46.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:71) in function 'kernel_matrix_tiled(ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, unsigned int*)': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:100).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.469 ; gain = 55.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.492 ; gain = 60.445
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:71) in function 'kernel_matrix_tiled': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:71) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:82) in function 'kernel_matrix_tiled' partially with a factor of 25.
ERROR: [XFORM 203-103] Cannot partition array 'result_buf' (kernel_matrix_tiled/top.cpp:32): array does not have dimension 25.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.363 ; gain = 46.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.363 ; gain = 46.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:70) in function 'kernel_matrix_tiled(ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, unsigned int*)': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 112.469 ; gain = 55.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:88) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 117.402 ; gain = 60.215
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:70) in function 'kernel_matrix_tiled': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:70) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:81) in function 'kernel_matrix_tiled' partially with a factor of 25.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 146.754 ; gain = 89.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 160.852 ; gain = 103.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.656 seconds; current allocated memory: 114.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 115.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 117.947 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 31 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 121.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_255_32_1_1' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tildEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tileOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 122.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 1.489 seconds; current allocated memory: 129.317 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til6jw_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til5jm_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 204.930 ; gain = 147.742
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 26.967 seconds; peak allocated memory: 129.317 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: kernel_matrix_tiled/top.cpp:60:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.758 ; gain = 46.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.758 ; gain = 46.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:71) in function 'kernel_matrix_tiled(ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, unsigned int*)': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:100).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.992 ; gain = 55.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 118.074 ; gain = 60.805
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:71) in function 'kernel_matrix_tiled': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:71) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:82) in function 'kernel_matrix_tiled' partially with a factor of 25.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'LOOP_3' (kernel_matrix_tiled/top.cpp:62)  to a process function for dataflow in function 'kernel_matrix_tiled'.
ERROR: [XFORM 203-722] Cannot read value of  'is_idx.1'  from previous iterations in dataflow LOOP_2  (kernel_matrix_tiled/top.cpp:58)  of function 'kernel_matrix_tiled'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.387 ; gain = 46.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.387 ; gain = 46.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:70) in function 'kernel_matrix_tiled(ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, unsigned int*)': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 112.863 ; gain = 55.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:88) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 118.117 ; gain = 60.781
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:70) in function 'kernel_matrix_tiled': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:70) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:81) in function 'kernel_matrix_tiled' partially with a factor of 25.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 147.203 ; gain = 89.867
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 160.852 ; gain = 103.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:115).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.259 seconds; current allocated memory: 114.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 115.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 117.946 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 31 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.538 seconds; current allocated memory: 121.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_255_32_1_1' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tildEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tileOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 122.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 1.477 seconds; current allocated memory: 129.316 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til6jw_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til5jm_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 205.426 ; gain = 148.090
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 27.355 seconds; peak allocated memory: 129.316 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.254 ; gain = 45.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.254 ; gain = 45.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:72) in function 'kernel_matrix_tiled(ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, unsigned int*)': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:106).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.758 ; gain = 55.313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.699 ; gain = 60.254
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:72) in function 'kernel_matrix_tiled': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:72) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:83) in function 'kernel_matrix_tiled' partially with a factor of 25.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 152.988 ; gain = 95.543
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_5' (kernel_matrix_tiled/top.cpp:83:14) in function 'kernel_matrix_tiled' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (kernel_matrix_tiled/top.cpp:63:10) in function 'kernel_matrix_tiled' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_2' (kernel_matrix_tiled/top.cpp:60:6) in function 'kernel_matrix_tiled'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 173.969 ; gain = 116.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_1', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_1', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_1', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_1', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_1', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_1', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_1', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_1', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_2', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_2', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_2', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_2', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_2', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_2', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_2', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_2', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_3', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_3', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_3', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_3', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_3', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_3', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_3', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_3', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_4', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_4', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_4', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_4', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_4', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_4', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_4', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_4', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_5', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_5', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_5', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_5', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_5', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_5', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_5', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_5', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_6', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_6', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_6', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_6', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_6', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_6', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_6', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_6', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_7', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_7', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_7', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_7', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_7', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_7', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_7', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_7', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_8', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_8', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_8', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_8', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_8', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_8', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_8', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_8', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_9', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_9', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_9', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_9', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_9', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_9', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_9', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_9', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_s', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_s', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_s', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_s', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_s', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_s', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_s', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_s', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_10', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_10', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_10', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_10', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_10', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_10', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_10', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_10', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_11', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_11', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_11', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_11', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_11', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_11', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_11', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_11', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_12', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_12', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_12', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_12', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_12', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_12', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_12', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_12', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_13', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_13', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_13', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_13', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_13', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_13', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_13', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_13', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_14', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_14', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_14', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_14', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_14', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_14', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_14', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_14', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_15', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_15', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_15', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_15', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_15', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_15', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_15', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_15', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_16', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_16', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_16', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_16', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_16', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_16', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_16', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_16', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_17', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_17', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_17', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_17', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_17', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_17', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_17', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_17', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_18', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_18', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_18', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_18', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_18', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_18', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_18', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_18', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_19', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_19', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_19', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_19', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_19', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_19', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_19', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_19', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_20', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_20', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_20', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_20', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_20', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_20', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_20', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_20', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_21', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_21', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_21', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_21', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_21', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_21', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_21', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_21', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_22', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_22', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_22', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_22', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_22', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_22', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_22', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_22', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_23', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_23', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_23', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_23', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_23', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_23', kernel_matrix_tiled/top.cpp:94).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_23', kernel_matrix_tiled/top.cpp:94) and 'fadd' operation ('sum_1_23', kernel_matrix_tiled/top.cpp:94).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.393 seconds; current allocated memory: 135.444 MB.
INFO: [HLS 200-434] Only 25 loops out of a total 55 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.36 seconds; current allocated memory: 155.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_255_32_1_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mul_mul_5ns_11ns_15_1_1' to 'kernel_matrix_til7jG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til5jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til7jG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 7.744 seconds; current allocated memory: 179.320 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til5jm_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til1iI_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 306.961 ; gain = 249.516
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 53.409 seconds; peak allocated memory: 179.320 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.207 ; gain = 46.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.207 ; gain = 46.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:72) in function 'kernel_matrix_tiled(ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, unsigned int*)': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:106).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.141 ; gain = 55.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 117.773 ; gain = 60.719
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:72) in function 'kernel_matrix_tiled': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:72) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:83) in function 'kernel_matrix_tiled' partially with a factor of 25.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 153.016 ; gain = 95.961
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 174.059 ; gain = 117.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.399 seconds; current allocated memory: 134.635 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 56 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.535 seconds; current allocated memory: 152.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_255_32_1_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til5jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 6.331 seconds; current allocated memory: 174.634 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til5jm_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til1iI_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 298.176 ; gain = 241.121
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 44.904 seconds; peak allocated memory: 174.634 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.316 ; gain = 46.063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.316 ; gain = 46.063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:73) in function 'kernel_matrix_tiled(ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, unsigned int*)': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:89) in function 'kernel_matrix_tiled(ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, unsigned int*)': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:117).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.691 ; gain = 55.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 117.359 ; gain = 60.105
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:73) in function 'kernel_matrix_tiled': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:89) in function 'kernel_matrix_tiled': changing partial unrolling into complete unrolling since the unrolling factor (=25) is no less than the loop trip count (=25).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:73) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:89) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 152.313 ; gain = 95.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 160.453 ; gain = 103.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.504 seconds; current allocated memory: 117.244 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 81 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.899 seconds; current allocated memory: 126.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf_temp' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til5jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 3.083 seconds; current allocated memory: 141.712 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til6jw_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til1iI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til2iS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 231.422 ; gain = 174.168
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 30.93 seconds; peak allocated memory: 141.712 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.293 ; gain = 46.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.293 ; gain = 46.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:119).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.906 ; gain = 55.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.895 ; gain = 60.953
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:73) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:91) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 152.246 ; gain = 95.305
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 160.215 ; gain = 103.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.841 seconds; current allocated memory: 117.434 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 81 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.883 seconds; current allocated memory: 127.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf_temp' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til5jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 3.098 seconds; current allocated memory: 141.975 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til6jw_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til1iI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til2iS_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 231.387 ; gain = 174.445
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 31.247 seconds; peak allocated memory: 141.975 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.500 ; gain = 46.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.500 ; gain = 46.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:120).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.855 ; gain = 55.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.559 ; gain = 60.234
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:74) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:92) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result_buf_temp' (kernel_matrix_tiled/top.cpp:33) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 2 completely.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 103.461 ; gain = 46.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 103.461 ; gain = 46.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:120).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 112.941 ; gain = 55.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 117.895 ; gain = 60.742
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:74) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:92) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result_buf_temp' (kernel_matrix_tiled/top.cpp:33) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 151.574 ; gain = 94.422
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 160.043 ; gain = 102.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.962 seconds; current allocated memory: 116.888 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 81 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.034 seconds; current allocated memory: 126.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_255_32_1_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til5jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 3.33 seconds; current allocated memory: 140.789 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til5jm_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til1iI_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 228.520 ; gain = 171.367
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 43.044 seconds; peak allocated memory: 140.789 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.422 ; gain = 46.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.422 ; gain = 46.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:115).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 112.969 ; gain = 55.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 117.301 ; gain = 60.270
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:74) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:87) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result_buf_temp' (kernel_matrix_tiled/top.cpp:33) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 148.813 ; gain = 91.781
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 151.570 ; gain = 94.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.329 seconds; current allocated memory: 109.581 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 56 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.345 seconds; current allocated memory: 117.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_255_32_1_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til5jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 2.482 seconds; current allocated memory: 129.567 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til5jm_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til1iI_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 209.816 ; gain = 152.785
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 30.674 seconds; peak allocated memory: 129.567 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.383 ; gain = 45.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.383 ; gain = 45.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:116).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 112.457 ; gain = 54.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 117.645 ; gain = 59.750
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:74) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:87) in function 'kernel_matrix_tiled' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:87) in function 'kernel_matrix_tiled' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel_matrix_tiled/top.cpp:1:
kernel_matrix_tiled/top.cpp:105:31: error: invalid argument type 'T *' (aka 'float *') to unary expression
    result_buf_temp[n] = expf(-gamma * sum);
                              ^~~~~~
kernel_matrix_tiled/top.cpp:105:40: error: use of undeclared identifier 'sum'
    result_buf_temp[n] = expf(-gamma * sum);
                                       ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from kernel_matrix_tiled/top.cpp:1:
kernel_matrix_tiled/top.cpp:105:31: error: invalid argument type 'T *' (aka 'float *') to unary expression
    result_buf_temp[n] = expf(-gamma * sum);
                              ^~~~~~
kernel_matrix_tiled/top.cpp:105:40: error: use of undeclared identifier 'sum'
    result_buf_temp[n] = expf(-gamma * sum);
                                       ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.285 ; gain = 46.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.285 ; gain = 46.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:77).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:120).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.582 ; gain = 55.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.898 ; gain = 60.688
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:82) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result_buf_temp' (kernel_matrix_tiled/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma' (kernel_matrix_tiled/top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_temp' (kernel_matrix_tiled/top.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum_temp' (kernel_matrix_tiled/top.cpp:41) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 147.641 ; gain = 90.430
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 150.359 ; gain = 93.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.057 seconds; current allocated memory: 106.518 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 33 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 110.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_255_32_1_1' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til5jm': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 1.666 seconds; current allocated memory: 118.907 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til6jw_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til1iI_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 193.348 ; gain = 136.137
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 26.199 seconds; peak allocated memory: 118.907 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.336 ; gain = 46.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.336 ; gain = 46.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:77).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:121).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.746 ; gain = 55.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.754 ; gain = 60.816
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:82) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:96) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result_buf_temp' (kernel_matrix_tiled/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma' (kernel_matrix_tiled/top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_temp' (kernel_matrix_tiled/top.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum_temp' (kernel_matrix_tiled/top.cpp:41) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 149.250 ; gain = 92.313
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 151.730 ; gain = 94.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.175 seconds; current allocated memory: 109.599 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 56 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.354 seconds; current allocated memory: 117.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_255_32_1_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til5jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 2.497 seconds; current allocated memory: 129.634 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til5jm_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til1iI_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 208.438 ; gain = 151.500
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 27.312 seconds; peak allocated memory: 129.634 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel_matrix_tiled/top.cpp:1:
kernel_matrix_tiled/top.cpp:118:3: error: redefinition of label 'LOOP_3'
  LOOP_3:
  ^
kernel_matrix_tiled/top.cpp:71:6: note: previous definition is here
     LOOP_3:
     ^
kernel_matrix_tiled/top.cpp:140:3: error: redefinition of label 'LOOP_3'
  LOOP_3:
  ^
kernel_matrix_tiled/top.cpp:71:6: note: previous definition is here
     LOOP_3:
     ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from kernel_matrix_tiled/top.cpp:1:
kernel_matrix_tiled/top.cpp:118:3: error: redefinition of label 'LOOP_3'
  LOOP_3:
  ^
kernel_matrix_tiled/top.cpp:71:6: note: previous definition is here
     LOOP_3:
     ^
kernel_matrix_tiled/top.cpp:140:3: error: redefinition of label 'LOOP_3'
  LOOP_3:
  ^
kernel_matrix_tiled/top.cpp:71:6: note: previous definition is here
     LOOP_3:
     ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.648 ; gain = 46.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.648 ; gain = 46.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:77).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:155).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.418 ; gain = 55.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.879 ; gain = 60.844
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:82) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:123) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result_buf_temp' (kernel_matrix_tiled/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma' (kernel_matrix_tiled/top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_temp' (kernel_matrix_tiled/top.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum_temp' (kernel_matrix_tiled/top.cpp:41) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 149.547 ; gain = 92.512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 152.008 ; gain = 94.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.789 seconds; current allocated memory: 110.655 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 60 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 118.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_255_32_1_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til5jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 2.815 seconds; current allocated memory: 132.145 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til5jm_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til1iI_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 213.906 ; gain = 156.871
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 27.63 seconds; peak allocated memory: 132.145 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 103.422 ; gain = 46.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 103.422 ; gain = 46.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:77).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:156).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 112.676 ; gain = 55.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 117.668 ; gain = 60.613
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:82) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:123) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result_buf_temp' (kernel_matrix_tiled/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma' (kernel_matrix_tiled/top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_temp' (kernel_matrix_tiled/top.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum_temp' (kernel_matrix_tiled/top.cpp:41) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 150.094 ; gain = 93.039
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_17' (kernel_matrix_tiled/top.cpp:120:4) in function 'kernel_matrix_tiled' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (kernel_matrix_tiled/top.cpp:116:19) in function 'kernel_matrix_tiled'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 152.039 ; gain = 94.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_19', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_023' and 'load' operation ('sum_temp_load_26', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_023'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_19', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_023' and 'load' operation ('sum_temp_load_26', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_023'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_19', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_023' and 'load' operation ('sum_temp_load_26', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_023'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_19', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_023' and 'load' operation ('sum_temp_load_26', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_023'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_19') to 'store' operation of variable 'tmp_19' on local variable 'sum_temp_load_023' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_1', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_24' and 'load' operation ('sum_temp_load_28', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_24'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_1', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_24' and 'load' operation ('sum_temp_load_28', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_24'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_1', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_24' and 'load' operation ('sum_temp_load_28', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_24'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_1', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_24' and 'load' operation ('sum_temp_load_28', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_24'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_1') to 'store' operation of variable 'tmp_26_1' on local variable 'sum_temp_load_24' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_2', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_23' and 'load' operation ('sum_temp_load_30', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_23'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_2', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_23' and 'load' operation ('sum_temp_load_30', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_23'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_2', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_23' and 'load' operation ('sum_temp_load_30', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_23'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_2', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_23' and 'load' operation ('sum_temp_load_30', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_23'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_2') to 'store' operation of variable 'tmp_26_2' on local variable 'sum_temp_load_23' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_3', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_22' and 'load' operation ('sum_temp_load_32', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_22'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_3', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_22' and 'load' operation ('sum_temp_load_32', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_22'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_3', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_22' and 'load' operation ('sum_temp_load_32', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_22'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_3', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_22' and 'load' operation ('sum_temp_load_32', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_3') to 'store' operation of variable 'tmp_26_3' on local variable 'sum_temp_load_22' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_4', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_21' and 'load' operation ('sum_temp_load_34', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_21'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_4', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_21' and 'load' operation ('sum_temp_load_34', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_21'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_4', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_21' and 'load' operation ('sum_temp_load_34', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_21'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_4', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_21' and 'load' operation ('sum_temp_load_34', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_21'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_4') to 'store' operation of variable 'tmp_26_4' on local variable 'sum_temp_load_21' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_5', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_20' and 'load' operation ('sum_temp_load_36', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_20'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_5', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_20' and 'load' operation ('sum_temp_load_36', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_20'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_5', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_20' and 'load' operation ('sum_temp_load_36', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_20'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_5', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_20' and 'load' operation ('sum_temp_load_36', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_20'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_5') to 'store' operation of variable 'tmp_26_5' on local variable 'sum_temp_load_20' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_6', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_19' and 'load' operation ('sum_temp_load_38', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_19'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_6', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_19' and 'load' operation ('sum_temp_load_38', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_19'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_6', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_19' and 'load' operation ('sum_temp_load_38', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_19'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_6', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_19' and 'load' operation ('sum_temp_load_38', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_19'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_6') to 'store' operation of variable 'tmp_26_6' on local variable 'sum_temp_load_19' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_7', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_18' and 'load' operation ('sum_temp_load_40', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_18'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_7', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_18' and 'load' operation ('sum_temp_load_40', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_18'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_7', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_18' and 'load' operation ('sum_temp_load_40', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_18'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_7', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_18' and 'load' operation ('sum_temp_load_40', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_18'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_7') to 'store' operation of variable 'tmp_26_7' on local variable 'sum_temp_load_18' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_8', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_17' and 'load' operation ('sum_temp_load_42', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_8', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_17' and 'load' operation ('sum_temp_load_42', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_8', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_17' and 'load' operation ('sum_temp_load_42', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_17'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_8', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_17' and 'load' operation ('sum_temp_load_42', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_8') to 'store' operation of variable 'tmp_26_8' on local variable 'sum_temp_load_17' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_9', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_16' and 'load' operation ('sum_temp_load_44', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_9', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_16' and 'load' operation ('sum_temp_load_44', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_9', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_16' and 'load' operation ('sum_temp_load_44', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_16'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_9', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_16' and 'load' operation ('sum_temp_load_44', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_9') to 'store' operation of variable 'tmp_26_9' on local variable 'sum_temp_load_16' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_s', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_15' and 'load' operation ('sum_temp_load_46', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_15'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_s', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_15' and 'load' operation ('sum_temp_load_46', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_15'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_s', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_15' and 'load' operation ('sum_temp_load_46', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_15'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_s', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_15' and 'load' operation ('sum_temp_load_46', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_s') to 'store' operation of variable 'tmp_26_s' on local variable 'sum_temp_load_15' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_10', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_14' and 'load' operation ('sum_temp_load_48', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_14'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_10', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_14' and 'load' operation ('sum_temp_load_48', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_14'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_10', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_14' and 'load' operation ('sum_temp_load_48', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_14'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_10', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_14' and 'load' operation ('sum_temp_load_48', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_10') to 'store' operation of variable 'tmp_26_10' on local variable 'sum_temp_load_14' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_11', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_13' and 'load' operation ('sum_temp_load_50', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_13'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_11', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_13' and 'load' operation ('sum_temp_load_50', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_13'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_11', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_13' and 'load' operation ('sum_temp_load_50', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_13'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_11', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_13' and 'load' operation ('sum_temp_load_50', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_11') to 'store' operation of variable 'tmp_26_11' on local variable 'sum_temp_load_13' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_12', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_12' and 'load' operation ('sum_temp_load_52', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_12', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_12' and 'load' operation ('sum_temp_load_52', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_12', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_12' and 'load' operation ('sum_temp_load_52', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_12'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_12', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_12' and 'load' operation ('sum_temp_load_52', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_12') to 'store' operation of variable 'tmp_26_12' on local variable 'sum_temp_load_12' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_13', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_11' and 'load' operation ('sum_temp_load_54', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_11'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_13', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_11' and 'load' operation ('sum_temp_load_54', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_11'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_13', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_11' and 'load' operation ('sum_temp_load_54', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_11'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_13', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_11' and 'load' operation ('sum_temp_load_54', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_13') to 'store' operation of variable 'tmp_26_13' on local variable 'sum_temp_load_11' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_14', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_10' and 'load' operation ('sum_temp_load_56', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_10'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_14', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_10' and 'load' operation ('sum_temp_load_56', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_10'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_14', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_10' and 'load' operation ('sum_temp_load_56', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_10'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_14', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_10' and 'load' operation ('sum_temp_load_56', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_14') to 'store' operation of variable 'tmp_26_14' on local variable 'sum_temp_load_10' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_15', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_9' and 'load' operation ('sum_temp_load_58', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_15', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_9' and 'load' operation ('sum_temp_load_58', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_15', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_9' and 'load' operation ('sum_temp_load_58', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_15', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_9' and 'load' operation ('sum_temp_load_58', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_15') to 'store' operation of variable 'tmp_26_15' on local variable 'sum_temp_load_9' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_16', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_8' and 'load' operation ('sum_temp_load_60', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_8'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_16', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_8' and 'load' operation ('sum_temp_load_60', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_8'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_16', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_8' and 'load' operation ('sum_temp_load_60', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_8'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_16', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_8' and 'load' operation ('sum_temp_load_60', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_16') to 'store' operation of variable 'tmp_26_16' on local variable 'sum_temp_load_8' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_17', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_7' and 'load' operation ('sum_temp_load_62', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_17', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_7' and 'load' operation ('sum_temp_load_62', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_17', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_7' and 'load' operation ('sum_temp_load_62', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_7'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_17', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_7' and 'load' operation ('sum_temp_load_62', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_17') to 'store' operation of variable 'tmp_26_17' on local variable 'sum_temp_load_7' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_18', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_6' and 'load' operation ('sum_temp_load_64', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_18', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_6' and 'load' operation ('sum_temp_load_64', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_18', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_6' and 'load' operation ('sum_temp_load_64', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_6'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_18', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_6' and 'load' operation ('sum_temp_load_64', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_18') to 'store' operation of variable 'tmp_26_18' on local variable 'sum_temp_load_6' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_19', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_5' and 'load' operation ('sum_temp_load_66', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_19', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_5' and 'load' operation ('sum_temp_load_66', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_19', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_5' and 'load' operation ('sum_temp_load_66', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_19', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_5' and 'load' operation ('sum_temp_load_66', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_19') to 'store' operation of variable 'tmp_26_19' on local variable 'sum_temp_load_5' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_20', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_4' and 'load' operation ('sum_temp_load_68', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_20', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_4' and 'load' operation ('sum_temp_load_68', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_20', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_4' and 'load' operation ('sum_temp_load_68', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_20', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_4' and 'load' operation ('sum_temp_load_68', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_20') to 'store' operation of variable 'tmp_26_20' on local variable 'sum_temp_load_4' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_21', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_3' and 'load' operation ('sum_temp_load_70', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_3'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_21', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_3' and 'load' operation ('sum_temp_load_70', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_3'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_21', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_3' and 'load' operation ('sum_temp_load_70', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_3'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_21', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_3' and 'load' operation ('sum_temp_load_70', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_21') to 'store' operation of variable 'tmp_26_21' on local variable 'sum_temp_load_3' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_22', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_2' and 'load' operation ('sum_temp_load_72', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_22', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_2' and 'load' operation ('sum_temp_load_72', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_22', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_2' and 'load' operation ('sum_temp_load_72', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_22', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_2' and 'load' operation ('sum_temp_load_72', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_22') to 'store' operation of variable 'tmp_26_22' on local variable 'sum_temp_load_2' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_27'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_23', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_1' and 'load' operation ('sum_temp_load_74', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_23', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_1' and 'load' operation ('sum_temp_load_74', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_23', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_1' and 'load' operation ('sum_temp_load_74', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_26_23', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_1' and 'load' operation ('sum_temp_load_74', kernel_matrix_tiled/top.cpp:132) on local variable 'sum_temp_load_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_26_23') to 'store' operation of variable 'tmp_26_23' on local variable 'sum_temp_load_1' (combination delay: 9.025 ns) to honor II or Latency constraint in region 'LOOP_27'.
WARNING: [SCHED 204-21] Estimated clock period (9.025ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('tmp_19', kernel_matrix_tiled/top.cpp:132) (7.26 ns)
	'store' operation (kernel_matrix_tiled/top.cpp:132) of variable 'tmp_19', kernel_matrix_tiled/top.cpp:132 on local variable 'sum_temp_load_023' (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.779 seconds; current allocated memory: 111.909 MB.
INFO: [HLS 200-434] Only 25 loops out of a total 59 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.576 seconds; current allocated memory: 121.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_255_32_1_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til5jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 3.87 seconds; current allocated memory: 136.434 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til5jm_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til1iI_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 220.426 ; gain = 163.371
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 33.781 seconds; peak allocated memory: 136.434 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.293 ; gain = 46.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.293 ; gain = 46.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:77).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:156).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 112.766 ; gain = 55.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.973 ; gain = 60.969
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_INPUTCOPIER' (kernel_matrix_tiled/top.cpp:82) in function 'kernel_matrix_tiled' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:123) in function 'kernel_matrix_tiled' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'LOOP_5' (kernel_matrix_tiled/top.cpp:123) in function 'kernel_matrix_tiled' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf_copies' (kernel_matrix_tiled/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'index_buf_copies' (kernel_matrix_tiled/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result_buf_temp' (kernel_matrix_tiled/top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma' (kernel_matrix_tiled/top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a_temp' (kernel_matrix_tiled/top.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum_temp' (kernel_matrix_tiled/top.cpp:41) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 150.055 ; gain = 93.051
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 151.766 ; gain = 94.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.915 seconds; current allocated memory: 110.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 60 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.481 seconds; current allocated memory: 118.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_0' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_1' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_2' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_3' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_4' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_5' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_6' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_7' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_8' to 'kernel_matrix_tilkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_9' to 'kernel_matrix_tillbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_10' to 'kernel_matrix_tilmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_11' to 'kernel_matrix_tilncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_12' to 'kernel_matrix_tilocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_13' to 'kernel_matrix_tilpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_14' to 'kernel_matrix_tilqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_15' to 'kernel_matrix_tilrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_16' to 'kernel_matrix_tilsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_17' to 'kernel_matrix_tiltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_18' to 'kernel_matrix_tiludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_19' to 'kernel_matrix_tilvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_20' to 'kernel_matrix_tilwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_21' to 'kernel_matrix_tilxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_22' to 'kernel_matrix_tilyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_23' to 'kernel_matrix_tilzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf_copies_24' to 'kernel_matrix_tilAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_0' to 'kernel_matrix_tilCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_1' to 'kernel_matrix_tilDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_2' to 'kernel_matrix_tilEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_3' to 'kernel_matrix_tilFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_4' to 'kernel_matrix_tilGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_5' to 'kernel_matrix_tilHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_6' to 'kernel_matrix_tilIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_7' to 'kernel_matrix_tilJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_8' to 'kernel_matrix_tilKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_9' to 'kernel_matrix_tilLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_10' to 'kernel_matrix_tilMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_11' to 'kernel_matrix_tilNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_12' to 'kernel_matrix_tilOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_13' to 'kernel_matrix_tilPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_14' to 'kernel_matrix_tilQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_15' to 'kernel_matrix_tilRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_16' to 'kernel_matrix_tilShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_17' to 'kernel_matrix_tilThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_18' to 'kernel_matrix_tilUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_19' to 'kernel_matrix_tilVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_20' to 'kernel_matrix_tilWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_21' to 'kernel_matrix_tilXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_22' to 'kernel_matrix_tilYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_23' to 'kernel_matrix_tilZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf_copies_24' to 'kernel_matrix_til0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_til1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_til2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_til3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_til4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_6ns_6_36_seq_1' to 'kernel_matrix_til5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mux_255_32_1_1' to 'kernel_matrix_til6jw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til3i2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til4jc': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til5jm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_til6jw': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 132.154 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_til5jm_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_til1iI_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 214.242 ; gain = 157.238
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 27.8 seconds; peak allocated memory: 132.154 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_matrix_tiled/top_old.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 103.129 ; gain = 45.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 103.129 ; gain = 45.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 112.641 ; gain = 55.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 117.289 ; gain = 59.816
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (kernel_matrix_tiled/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'kernel_matrix_tiled' (kernel_matrix_tiled/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 144.219 ; gain = 86.746
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1.2' (kernel_matrix_tiled/top.cpp:53:24) in function 'kernel_matrix_tiled' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (kernel_matrix_tiled/top.cpp:47:17) in function 'kernel_matrix_tiled' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (kernel_matrix_tiled/top.cpp:46:16) in function 'kernel_matrix_tiled'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 144.746 ; gain = 87.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_matrix_tiled' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57) and 'fadd' operation ('sum', kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.423 seconds; current allocated memory: 95.308 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 96.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matrix_tiled' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_matrix_tiled/length_x' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_matrix_tiled' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_input_buf' to 'kernel_matrix_tilbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_index_buf' to 'kernel_matrix_tilcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_temp2_buf' to 'kernel_matrix_tildEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_result_buf' to 'kernel_matrix_tileOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'kernel_matrix_tilfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_matrix_tilg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_fexp_32ns_32ns_32_9_full_dsp_1' to 'kernel_matrix_tilhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_urem_32ns_8ns_8_36_seq_1' to 'kernel_matrix_tilibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_matrix_tiled_mul_mul_7ns_11ns_17_1_1' to 'kernel_matrix_tiljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tilibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_matrix_tiljbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_matrix_tiled'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 98.972 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_matrix_tilibs_div'
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tilcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_matrix_tileOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 154.852 ; gain = 97.379
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_matrix_tiled.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_matrix_tiled.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_matrix_tiled.
INFO: [HLS 200-112] Total elapsed time: 33.121 seconds; peak allocated memory: 98.972 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
