$date
	Sun Oct 23 01:36:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#294986
b10011 &
b10011 %
1$
b10011 !
1"
#294987
0"
#294990
b111010 &
b111010 %
#294994
b11101 &
b11101 %
#294998
b1011000 &
b1011000 %
#295002
b101100 &
b101100 %
#295006
b10110 &
b10110 %
#295010
b1011 &
b1011 %
#295014
b100010 &
b100010 %
#295018
b10001 &
b10001 %
#295022
b110100 &
b110100 %
#295026
b11010 &
b11010 %
#295030
b1101 &
b1101 %
#295034
b101000 &
b101000 %
#295038
b10100 &
b10100 %
#295042
b1010 &
b1010 %
#295046
b101 &
b101 %
#295050
b10000 &
b10000 %
#295054
b1000 &
b1000 %
#295058
b100 &
b100 %
#295062
b10 &
b10 %
#295066
b1 &
b1 %
1#
#295070
b0 &
0#
b0 %
0$
#1255010
b1101 &
b1101 %
1$
b1101 !
1"
#1255011
0"
#1255014
b101000 &
b101000 %
#1255018
b10100 &
b10100 %
#1255022
b1010 &
b1010 %
#1255026
b101 &
b101 %
#1255030
b10000 &
b10000 %
#1255034
b1000 &
b1000 %
#1255038
b100 &
b100 %
#1255042
b10 &
b10 %
#1255046
b1 &
1#
b1 %
#1255050
b0 &
b0 %
0#
0$
#2262738
b100 &
b100 %
1$
b100 !
1"
#2262739
0"
#2262742
b10 &
b10 %
#2262746
b1 &
b1 %
1#
#2262750
b0 &
0#
b0 %
0$
#4500012
