// Seed: 820911762
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4#(.id_5(id_6)),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output tri1 id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = -1;
  wire id_19;
  wire id_20;
  assign id_11 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout reg id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  inout wire id_1;
  not primCall (id_1, id_2);
  always id_2 <= 1;
endmodule
