(function(){var loadHandler=window['sl_{21A6D27D-026E-407E-9520-E3E39CF36F80}'];loadHandler&&loadHandler(0, '<div id="spr0_22c974"><div id="spr1_22c974" class="kern slide"><img id="img9_22c974" src="data/img3.png" width="960px" height="540px" alt="" style="left:0px;top:0px;"/><div id="spr3_22c974" style="left:5px;top:523px;"><div style="width:0px;"><span id="txt0_22c974" class="nokern" data-width="100.751953" style="top:-1.265px;">Classified as Confidential</span></div></div></div><div id="spr2_22c974" class="kern slide"><div id="svg0_22c974" style="left:40.312px;top:94.039px;"><svg width="501" height="51" viewBox="-5.748 -5.748 501 51"><path fill="none" stroke="#808080" stroke-width="0.8" stroke-linecap="butt" stroke-linejoin="miter" stroke-miterlimit="8" d="M0.125,5.498 a5.373,5.373 0 0,1 5.373,-5.373 h478.159 a5.373,5.373 0 0,1 5.373,5.373 v27.615 a5.373,5.373 0 0,1 -5.373,5.373 h-478.159 a5.373,5.373 0 0,1 -5.373,-5.373 Z" fill-rule="evenodd"/></svg></div><div id="spr4_22c974" style="left:46.061px;top:99.787px;"><div style="width:0px;"><span id="txt1_22c974" data-width="451.010742" style="left:8.899px;top:3.022px;">Register: is a temporary small storage area located in the CPU</span></div></div><div id="spr5_22c974" style="left:11.802px;top:109.353px;"><img id="img0_22c974" src="data/img0.png" width="28" height="21" alt="" style="left:-0.597px;top:-0.761px;"/></div><div id="svg2_22c974" style="left:40.312px;top:199.801px;"><svg width="748" height="51" viewBox="-5.748 -5.748 748 51"><path fill="none" stroke="#808080" stroke-width="0.8" stroke-linecap="butt" stroke-linejoin="miter" stroke-miterlimit="8" d="M0.125,5.498 a5.373,5.373 0 0,1 5.373,-5.373 h725.25 a5.373,5.373 0 0,1 5.373,5.373 v27.615 a5.373,5.373 0 0,1 -5.373,5.373 h-725.25 a5.373,5.373 0 0,1 -5.373,-5.373 Z" fill-rule="evenodd"/></svg></div><div id="spr6_22c974" style="left:46.061px;top:205.549px;"><div style="width:0px;"><span id="txt2_22c974" data-width="655.655273" style="left:8.899px;top:3.022px;">Categories: General Purpose registers – Special purpose registers – Status or flag registers</span></div></div><div id="spr7_22c974" style="left:11.802px;top:215.115px;"><img id="img1_22c974" src="data/img0.png" width="28" height="21" alt="" style="left:-0.597px;top:-0.761px;"/></div><div id="svg4_22c974" style="left:40.312px;top:256.016px;"><svg width="748" height="51" viewBox="-5.748 -5.748 748 51"><path fill="none" stroke="#808080" stroke-width="0.8" stroke-linecap="butt" stroke-linejoin="miter" stroke-miterlimit="8" d="M0.125,5.498 a5.373,5.373 0 0,1 5.373,-5.373 h725.25 a5.373,5.373 0 0,1 5.373,5.373 v27.615 a5.373,5.373 0 0,1 -5.373,5.373 h-725.25 a5.373,5.373 0 0,1 -5.373,-5.373 Z" fill-rule="evenodd"/></svg></div><div id="spr8_22c974" style="left:46.061px;top:261.764px;"><div style="width:0px;"><span id="txt3_22c974" data-width="720.843750" style="left:8.899px;top:3.022px;">General Purpose registers: store any type of data whether raw data or address data or instructions</span></div></div><div id="spr9_22c974" style="left:11.802px;top:271.331px;"><img id="img2_22c974" src="data/img0.png" width="28" height="21" alt="" style="left:-0.597px;top:-0.761px;"/></div><div id="svg6_22c974" style="left:40.312px;top:141.949px;"><svg width="831" height="51" viewBox="-5.748 -5.748 831 51"><path fill="none" stroke="#808080" stroke-width="0.8" stroke-linecap="butt" stroke-linejoin="miter" stroke-miterlimit="8" d="M0.125,5.498 a5.373,5.373 0 0,1 5.373,-5.373 h807.886 a5.373,5.373 0 0,1 5.373,5.373 v27.615 a5.373,5.373 0 0,1 -5.373,5.373 h-807.886 a5.373,5.373 0 0,1 -5.373,-5.373 Z" fill-rule="evenodd"/></svg></div><div id="spr10_22c974" style="left:46.061px;top:147.697px;"><div style="width:0px;"><span id="txt4_22c974" data-width="724.368164" style="left:8.899px;top:3.022px;">Each CPU has its own set and number of registers and also its naming conventions to those register</span></div></div><div id="spr11_22c974" style="left:11.802px;top:157.264px;"><img id="img3_22c974" src="data/img0.png" width="28" height="21" alt="" style="left:-0.597px;top:-0.761px;"/></div><div id="svg8_22c974" style="left:37.009px;top:305.245px;"><svg width="847" height="81" viewBox="-9.051 -9.051 847 81"><path fill="none" stroke="#808080" stroke-width="0.8" stroke-linecap="butt" stroke-linejoin="miter" stroke-miterlimit="8" d="M0.125,8.801 a8.676,8.676 0 0,1 8.676,-8.676 h811.098 a8.676,8.676 0 0,1 8.676,8.676 v44.59 a8.676,8.676 0 0,1 -8.676,8.676 h-811.098 a8.676,8.676 0 0,1 -8.676,-8.676 Z" fill-rule="evenodd"/></svg></div><div id="spr12_22c974" style="left:46.061px;top:314.296px;"><div style="width:0px;"><span id="txt5_22c974" data-width="735.002930" style="left:9.866px;top:3.989px;">In Special purpose registers, each one has its own purpose and use like what you saw in the previous</span></div><div style="width:0px;"><span id="txt6_22c974" data-width="86.150391" style="left:9.866px;top:25.589px;">explanation</span></div></div><div id="spr13_22c974" style="left:11.802px;top:333.101px;"><img id="img4_22c974" src="data/img0.png" width="28" height="21" alt="" style="left:-0.597px;top:-0.761px;"/></div><div id="svg10_22c974" style="left:37.009px;top:375.631px;"><svg width="847" height="81" viewBox="-9.051 -9.051 847 81"><path fill="none" stroke="#808080" stroke-width="0.8" stroke-linecap="butt" stroke-linejoin="miter" stroke-miterlimit="8" d="M0.125,8.801 a8.676,8.676 0 0,1 8.676,-8.676 h811.098 a8.676,8.676 0 0,1 8.676,8.676 v44.59 a8.676,8.676 0 0,1 -8.676,8.676 h-811.098 a8.676,8.676 0 0,1 -8.676,-8.676 Z" fill-rule="evenodd"/></svg></div><div id="spr14_22c974" style="left:46.061px;top:384.682px;"><div style="width:0px;"><span id="txt7_22c974" data-width="807.240234" style="left:9.866px;top:3.989px;">Status or flag registers are another single bit registers that is used to by the ALU and CU to alert the CPU about</span></div><div style="width:0px;"><span id="txt8_22c974" data-width="805.596680" style="left:9.866px;top:25.589px;">something or condition like overflow status flag or zero flag when comparing two numbers’ equality and so on</span></div></div><div id="spr15_22c974" style="left:11.802px;top:406.039px;"><img id="img5_22c974" src="data/img0.png" width="28" height="21" alt="" style="left:-0.597px;top:-0.761px;"/></div><div id="svg12_22c974" style="left:37.009px;top:446.017px;"><svg width="847" height="81" viewBox="-9.051 -9.051 847 81"><path fill="none" stroke="#808080" stroke-width="0.8" stroke-linecap="butt" stroke-linejoin="miter" stroke-miterlimit="8" d="M0.125,8.801 a8.676,8.676 0 0,1 8.676,-8.676 h811.098 a8.676,8.676 0 0,1 8.676,8.676 v44.59 a8.676,8.676 0 0,1 -8.676,8.676 h-811.098 a8.676,8.676 0 0,1 -8.676,-8.676 Z" fill-rule="evenodd"/></svg></div><div id="spr16_22c974" style="left:46.061px;top:455.068px;"><div style="width:0px;"><span id="txt9_22c974" data-width="739.942383" style="left:9.866px;top:3.989px;">Registers internally, consists of D-Flip Flop that is a sequential circuit that maintains the data or state.</span></div><div style="width:0px;"><span id="txt10_22c974" data-width="567.131836" style="left:9.866px;top:25.589px;">Each cell in a register uses D-flip flop so they are equal to the size of registers.</span></div></div><div id="spr17_22c974" style="left:11.802px;top:476.425px;"><img id="img6_22c974" src="data/img0.png" width="28" height="21" alt="" style="left:-0.597px;top:-0.761px;"/></div><div id="spr18_22c974" style="left:377.5px;top:6.626px;"><img id="img7_22c974" src="data/img1.png" width="142.546" height="73.238" alt=""/></div><div id="spr19_22c974" style="left:388px;top:25px;"><img id="img8_22c974" src="data/img2.png" width="118" height="40" alt="Registers"/></div></div></div>', '{"s":[]}');})();