{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592271307854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592271307854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 18:35:07 2020 " "Processing started: Mon Jun 15 18:35:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592271307854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271307854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8BitComputer -c 8BitComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8BitComputer -c 8BitComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271307855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592271308027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592271308027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592271314874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.sv(138) " "Verilog HDL information at main.sv(138): always construct contains both blocking and non-blocking assignments" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 138 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592271314875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592271314875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file Accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592271314875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314875 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AddSubtract.v(13) " "Verilog HDL information at AddSubtract.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592271314876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AddSubtract.v 1 1 " "Found 1 design units, including 1 entities, in source file AddSubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubtract " "Found entity 1: AddSubtract" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592271314876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUS.v 1 1 " "Found 1 design units, including 1 entities, in source file BUS.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592271314876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BRegister.v 1 1 " "Found 1 design units, including 1 entities, in source file BRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRegister " "Found entity 1: BRegister" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592271314877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file program_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_tb " "Found entity 1: program_tb" {  } { { "program_tb.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/program_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592271314877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_tb " "Found entity 1: registers_tb" {  } { { "registers_tb.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/registers_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592271314878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592271314913 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_out main.sv(124) " "Verilog HDL Always Construct warning at main.sv(124): variable \"PC_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Acc_out main.sv(127) " "Verilog HDL Always Construct warning at main.sv(127): variable \"Acc_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Breg_out main.sv(130) " "Verilog HDL Always Construct warning at main.sv(130): variable \"Breg_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_out main.sv(133) " "Verilog HDL Always Construct warning at main.sv(133): variable \"ALU_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.sv(122) " "Verilog HDL Case Statement warning at main.sv(122): incomplete case statement has no default case item" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 122 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curr main.sv(121) " "Verilog HDL Always Construct warning at main.sv(121): inferring latch(es) for variable \"curr\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 main.sv(190) " "Verilog HDL assignment warning at main.sv(190): truncated value with size 3 to match size of target (1)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[0\] main.sv(121) " "Inferred latch for \"curr\[0\]\" at main.sv(121)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[1\] main.sv(121) " "Inferred latch for \"curr\[1\]\" at main.sv(121)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[2\] main.sv(121) " "Inferred latch for \"curr\[2\]\" at main.sv(121)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[3\] main.sv(121) " "Inferred latch for \"curr\[3\]\" at main.sv(121)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[4\] main.sv(121) " "Inferred latch for \"curr\[4\]\" at main.sv(121)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[5\] main.sv(121) " "Inferred latch for \"curr\[5\]\" at main.sv(121)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[6\] main.sv(121) " "Inferred latch for \"curr\[6\]\" at main.sv(121)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr\[7\] main.sv(121) " "Inferred latch for \"curr\[7\]\" at main.sv(121)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314914 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:ProgramCounter_1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:ProgramCounter_1\"" {  } { { "main.sv" "ProgramCounter_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592271314915 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_in ProgramCounter.v(14) " "Verilog HDL Always Construct warning at ProgramCounter.v(14): variable \"PC_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592271314916 "|main|ProgramCounter:ProgramCounter_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_out ProgramCounter.v(12) " "Verilog HDL Always Construct warning at ProgramCounter.v(12): inferring latch(es) for variable \"PC_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592271314916 "|main|ProgramCounter:ProgramCounter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ProgramCounter.v(22) " "Verilog HDL assignment warning at ProgramCounter.v(22): truncated value with size 32 to match size of target (4)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592271314916 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[0\] ProgramCounter.v(17) " "Inferred latch for \"PC_out\[0\]\" at ProgramCounter.v(17)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314916 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[1\] ProgramCounter.v(17) " "Inferred latch for \"PC_out\[1\]\" at ProgramCounter.v(17)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314916 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[2\] ProgramCounter.v(17) " "Inferred latch for \"PC_out\[2\]\" at ProgramCounter.v(17)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314916 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[3\] ProgramCounter.v(17) " "Inferred latch for \"PC_out\[3\]\" at ProgramCounter.v(17)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314916 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:Accumulator_1 " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:Accumulator_1\"" {  } { { "main.sv" "Accumulator_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592271314916 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Acc_out Accumulator.v(8) " "Verilog HDL Always Construct warning at Accumulator.v(8): inferring latch(es) for variable \"Acc_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592271314917 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[0\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[0\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314917 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[1\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[1\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314917 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[2\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[2\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314917 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[3\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[3\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314917 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[4\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[4\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314917 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[5\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[5\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314917 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[6\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[6\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314917 "|main|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Acc_out\[7\] Accumulator.v(9) " "Inferred latch for \"Acc_out\[7\]\" at Accumulator.v(9)" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314917 "|main|Accumulator:Accumulator_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRegister BRegister:Breg_1 " "Elaborating entity \"BRegister\" for hierarchy \"BRegister:Breg_1\"" {  } { { "main.sv" "Breg_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592271314917 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Breg_out BRegister.v(8) " "Verilog HDL Always Construct warning at BRegister.v(8): inferring latch(es) for variable \"Breg_out\", which holds its previous value in one or more paths through the always construct" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592271314918 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[0\] BRegister.v(9) " "Inferred latch for \"Breg_out\[0\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314918 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[1\] BRegister.v(9) " "Inferred latch for \"Breg_out\[1\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314918 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[2\] BRegister.v(9) " "Inferred latch for \"Breg_out\[2\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314918 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[3\] BRegister.v(9) " "Inferred latch for \"Breg_out\[3\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314918 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[4\] BRegister.v(9) " "Inferred latch for \"Breg_out\[4\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314918 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[5\] BRegister.v(9) " "Inferred latch for \"Breg_out\[5\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314918 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[6\] BRegister.v(9) " "Inferred latch for \"Breg_out\[6\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314918 "|main|BRegister:Breg_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg_out\[7\] BRegister.v(9) " "Inferred latch for \"Breg_out\[7\]\" at BRegister.v(9)" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314918 "|main|BRegister:Breg_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubtract AddSubtract:AddSubtract_1 " "Elaborating entity \"AddSubtract\" for hierarchy \"AddSubtract:AddSubtract_1\"" {  } { { "main.sv" "AddSubtract_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592271314918 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE AddSubtract.v(10) " "Verilog HDL Always Construct warning at AddSubtract.v(10): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1592271314919 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_out AddSubtract.v(9) " "Verilog HDL Always Construct warning at AddSubtract.v(9): inferring latch(es) for variable \"ALU_out\", which holds its previous value in one or more paths through the always construct" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1592271314919 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AddSubtract.v(14) " "Verilog HDL assignment warning at AddSubtract.v(14): truncated value with size 32 to match size of target (8)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592271314919 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[0\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[0\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314919 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[1\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[1\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314919 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[2\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[2\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314919 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[3\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[3\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314920 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[4\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[4\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314920 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[5\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[5\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314920 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[6\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[6\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314920 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[7\] AddSubtract.v(9) " "Inferred latch for \"ALU_out\[7\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271314920 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS BUS:Bus_1 " "Elaborating entity \"BUS\" for hierarchy \"BUS:Bus_1\"" {  } { { "main.sv" "Bus_1" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592271314923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592271315446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592271315893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592271315893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592271315926 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592271315926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592271315926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592271315926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "979 " "Peak virtual memory: 979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592271315930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 18:35:15 2020 " "Processing ended: Mon Jun 15 18:35:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592271315930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592271315930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592271315930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592271315930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1592271316584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592271316584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 18:35:16 2020 " "Processing started: Mon Jun 15 18:35:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592271316584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592271316584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 8BitComputer -c 8BitComputer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 8BitComputer -c 8BitComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592271316584 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592271316612 ""}
{ "Info" "0" "" "Project  = 8BitComputer" {  } {  } 0 0 "Project  = 8BitComputer" 0 0 "Fitter" 0 0 1592271316613 ""}
{ "Info" "0" "" "Revision = 8BitComputer" {  } {  } 0 0 "Revision = 8BitComputer" 0 0 "Fitter" 0 0 1592271316613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1592271316658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592271316658 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "8BitComputer EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"8BitComputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592271316662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592271316714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592271316714 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592271316832 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592271316836 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592271316880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592271316880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592271316880 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592271316880 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592271316882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592271316882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592271316882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592271316882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592271316882 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592271316882 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592271316884 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1592271317313 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "8BitComputer.sdc " "Synopsys Design Constraints File file not found: '8BitComputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592271317314 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1592271317314 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1592271317317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1592271317318 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1592271317319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592271317339 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592271317339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux8~0  " "Automatically promoted node Mux8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592271317340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs_PC~0 " "Destination node rs_PC~0" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592271317340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OE_Breg~3 " "Destination node OE_Breg~3" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592271317340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs_Acc~0 " "Destination node rs_Acc~0" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592271317340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OE_ALU~0 " "Destination node OE_ALU~0" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592271317340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592271317340 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 122 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592271317340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OE_Acc  " "Automatically promoted node OE_Acc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592271317340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OE_Acc~0 " "Destination node OE_Acc~0" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592271317340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592271317340 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592271317340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OE_ALU  " "Automatically promoted node OE_ALU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592271317340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OE_ALU~1 " "Destination node OE_ALU~1" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592271317340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592271317340 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592271317340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OE_Breg  " "Automatically promoted node OE_Breg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592271317340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bus_data\[7\]~3 " "Destination node Bus_data\[7\]~3" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 138 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592271317340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OE_Breg~4 " "Destination node OE_Breg~4" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592271317340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592271317340 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592271317340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OE_PC  " "Automatically promoted node OE_PC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592271317340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bus_data\[7\]~3 " "Destination node Bus_data\[7\]~3" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 138 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592271317340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OE_PC~0 " "Destination node OE_PC~0" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592271317340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592271317340 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592271317340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592271317488 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592271317489 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592271317489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592271317490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592271317491 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592271317491 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592271317491 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592271317492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592271317515 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1592271317515 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592271317515 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592271317539 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1592271317541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592271318064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592271318149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592271318161 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592271319108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592271319108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592271319284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y23 X20_Y34 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34" {  } { { "loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34"} { { 12 { 0 ""} 10 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1592271320168 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592271320168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1592271321091 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592271321091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592271321093 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1592271321181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592271321187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592271321333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592271321333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592271321444 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592271321784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1551 " "Peak virtual memory: 1551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592271322188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 18:35:22 2020 " "Processing ended: Mon Jun 15 18:35:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592271322188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592271322188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592271322188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592271322188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592271322873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592271322874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 18:35:22 2020 " "Processing started: Mon Jun 15 18:35:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592271322874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592271322874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 8BitComputer -c 8BitComputer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 8BitComputer -c 8BitComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592271322874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1592271323023 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1592271323480 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592271323499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592271323577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 18:35:23 2020 " "Processing ended: Mon Jun 15 18:35:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592271323577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592271323577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592271323577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592271323577 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592271323683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592271324213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592271324213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 18:35:24 2020 " "Processing started: Mon Jun 15 18:35:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592271324213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1592271324213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 8BitComputer -c 8BitComputer " "Command: quartus_sta 8BitComputer -c 8BitComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592271324213 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1592271324243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1592271324302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1592271324302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324355 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1592271324524 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "8BitComputer.sdc " "Synopsys Design Constraints File file not found: '8BitComputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1592271324532 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324532 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592271324533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OE_ALU OE_ALU " "create_clock -period 1.000 -name OE_ALU OE_ALU" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592271324533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OE_Acc OE_Acc " "create_clock -period 1.000 -name OE_Acc OE_Acc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592271324533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OE_Breg OE_Breg " "create_clock -period 1.000 -name OE_Breg OE_Breg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592271324533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OE_PC OE_PC " "create_clock -period 1.000 -name OE_PC OE_PC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592271324533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel\[2\] sel\[2\] " "create_clock -period 1.000 -name sel\[2\] sel\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592271324533 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592271324533 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1592271324535 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592271324536 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1592271324536 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1592271324540 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592271324558 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592271324558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.308 " "Worst-case setup slack is -4.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.308            -166.578 CLK  " "   -4.308            -166.578 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931              -5.464 sel\[2\]  " "   -0.931              -5.464 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.506              -3.067 OE_ALU  " "   -0.506              -3.067 OE_ALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -2.429 OE_Acc  " "   -0.419              -2.429 OE_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381              -1.375 OE_PC  " "   -0.381              -1.375 OE_PC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.356              -2.035 OE_Breg  " "   -0.356              -2.035 OE_Breg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.011 " "Worst-case hold slack is -2.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011              -2.011 CLK  " "   -2.011              -2.011 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 OE_PC  " "    0.111               0.000 OE_PC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 OE_ALU  " "    0.118               0.000 OE_ALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 sel\[2\]  " "    0.121               0.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 OE_Breg  " "    0.171               0.000 OE_Breg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 OE_Acc  " "    0.218               0.000 OE_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.489 " "Worst-case recovery slack is -0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489              -8.339 CLK  " "   -0.489              -8.339 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.838 " "Worst-case removal slack is 0.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 CLK  " "    0.838               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.000 CLK  " "   -3.000             -99.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[2\]  " "   -3.000              -3.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 OE_PC  " "    0.403               0.000 OE_PC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 OE_Breg  " "    0.418               0.000 OE_Breg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 OE_ALU  " "    0.432               0.000 OE_ALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 OE_Acc  " "    0.436               0.000 OE_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324565 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592271324608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1592271324625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1592271324914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592271324939 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592271324948 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592271324948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.875 " "Worst-case setup slack is -3.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.875            -145.061 CLK  " "   -3.875            -145.061 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738              -4.322 sel\[2\]  " "   -0.738              -4.322 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -2.709 OE_ALU  " "   -0.452              -2.709 OE_ALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372              -2.162 OE_Acc  " "   -0.372              -2.162 OE_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353              -1.289 OE_PC  " "   -0.353              -1.289 OE_PC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -1.743 OE_Breg  " "   -0.306              -1.743 OE_Breg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.827 " "Worst-case hold slack is -1.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.827              -1.827 CLK  " "   -1.827              -1.827 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 sel\[2\]  " "    0.137               0.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 OE_ALU  " "    0.214               0.000 OE_ALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 OE_PC  " "    0.228               0.000 OE_PC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 OE_Breg  " "    0.242               0.000 OE_Breg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 OE_Acc  " "    0.293               0.000 OE_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.337 " "Worst-case recovery slack is -0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337              -4.614 CLK  " "   -0.337              -4.614 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.748 " "Worst-case removal slack is 0.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 CLK  " "    0.748               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.000 CLK  " "   -3.000             -99.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[2\]  " "   -3.000              -3.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 OE_Breg  " "    0.462               0.000 OE_Breg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 OE_ALU  " "    0.469               0.000 OE_ALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 OE_PC  " "    0.474               0.000 OE_PC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 OE_Acc  " "    0.475               0.000 OE_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271324957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271324957 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592271325025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592271325076 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592271325080 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592271325080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.410 " "Worst-case setup slack is -2.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.410             -72.261 CLK  " "   -2.410             -72.261 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -1.564 sel\[2\]  " "   -0.342              -1.564 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 OE_ALU  " "    0.038               0.000 OE_ALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 OE_Acc  " "    0.084               0.000 OE_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 OE_PC  " "    0.094               0.000 OE_PC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 OE_Breg  " "    0.111               0.000 OE_Breg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271325082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.159 " "Worst-case hold slack is -1.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.159              -1.159 CLK  " "   -1.159              -1.159 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 OE_ALU  " "    0.152               0.000 OE_ALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 OE_PC  " "    0.159               0.000 OE_PC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 OE_Breg  " "    0.184               0.000 OE_Breg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 OE_Acc  " "    0.202               0.000 OE_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 sel\[2\]  " "    0.218               0.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271325087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.146 " "Worst-case recovery slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 CLK  " "    0.146               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271325089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.468 " "Worst-case removal slack is 0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 CLK  " "    0.468               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271325091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.420 CLK  " "   -3.000            -104.420 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[2\]  " "   -3.000              -3.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 OE_Breg  " "    0.378               0.000 OE_Breg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 OE_ALU  " "    0.381               0.000 OE_ALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 OE_PC  " "    0.381               0.000 OE_PC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 OE_Acc  " "    0.384               0.000 OE_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592271325093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592271325093 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592271325444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592271325444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592271325478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 18:35:25 2020 " "Processing ended: Mon Jun 15 18:35:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592271325478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592271325478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592271325478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592271325478 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1592271326172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592271326173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 18:35:26 2020 " "Processing started: Mon Jun 15 18:35:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592271326173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1592271326173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 8BitComputer -c 8BitComputer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 8BitComputer -c 8BitComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1592271326173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1592271326354 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "8BitComputer.vo /home/tom/Documents/8bit Computer/Quartus/simulation/modelsim/ simulation " "Generated file 8BitComputer.vo in folder \"/home/tom/Documents/8bit Computer/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1592271326409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1057 " "Peak virtual memory: 1057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592271326420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 18:35:26 2020 " "Processing ended: Mon Jun 15 18:35:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592271326420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592271326420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592271326420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1592271326420 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1592271326504 ""}
