// Seed: 3598035006
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    output wand id_2
);
  wire id_4 = 1;
  wire id_5;
  tri0 id_6 = 1;
  wire id_7;
  wire id_8 = id_8;
  assign id_2 = id_5 - 'b0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output supply0 id_6
);
  module_0(
      id_3, id_4, id_6
  );
  always @(1 or 1) #1;
  assign id_6 = 1 ? 1 < {1'b0, 1'd0 !== id_5, 1'b0} : id_2;
endmodule
