;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -210, <-0
	JMN <121, 103
	SUB #72, @200
	ADD <-210, 30
	ADD <-210, 30
	JMZ 0, -0
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ 0, -0
	SUB @121, 103
	SUB 580, @500
	SUB 210, <0
	SUB #72, @200
	SUB #72, @200
	DJN -1, @-20
	SUB -210, <-0
	SUB 0, @0
	SUB 0, @0
	SUB 0, @0
	SUB 0, @0
	JMZ 0, -0
	SUB 31, 200
	SLT 20, @12
	SUB 31, 200
	JMZ 0, -0
	ADD @13, 0
	ADD <130, 9
	ADD @13, 0
	ADD @13, 0
	JMZ 0, -0
	ADD <130, 9
	SUB @13, 0
	SUB @127, 100
	ADD <130, 9
	SUB @13, 0
	SUB @127, 100
	SLT 121, 1
	JMZ @110, 12
	SLT 121, 1
	CMP -207, <-120
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
