# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:02:07 on Sep 17,2025
# vlog -reportprogress 300 SISOL.v "+acc" 
# -- Compiling module SISOL
# ** Error: SISOL.v(10): (vlog-2110) Illegal reference to net "sout".
# ** Error: SISOL.v(15): (vlog-2110) Illegal reference to net "sout".
# -- Compiling module SISOL_tb
# End time: 16:02:07 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog SISOL.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:02:31 on Sep 17,2025
# vlog -reportprogress 300 SISOL.v "+acc" 
# -- Compiling module SISOL
# -- Compiling module SISOL_tb
# 
# Top level modules:
# 	SISOL_tb
# End time: 16:02:31 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim SISOL_tb 
# Start time: 16:02:31 on Sep 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.SISOL_tb(fast)
# Loading work.SISOL(fast)
# clk=0 rst=0 sin=1 scout=0 Time=                   0
# clk=1 rst=1 sin=1 scout=0 Time=                  10
# clk=1 rst=1 sin=0 scout=0 Time=                  15
# clk=0 rst=1 sin=0 scout=0 Time=                  20
# clk=1 rst=1 sin=0 scout=1 Time=                  30
# clk=1 rst=1 sin=1 scout=1 Time=                  35
# clk=0 rst=1 sin=1 scout=1 Time=                  40
# clk=1 rst=1 sin=1 scout=0 Time=                  50
# clk=0 rst=1 sin=1 scout=0 Time=                  60
# clk=1 rst=1 sin=1 scout=1 Time=                  70
# clk=0 rst=1 sin=1 scout=1 Time=                  80
# clk=1 rst=1 sin=1 scout=1 Time=                  90
# ** Note: $stop    : SISOL.v(55)
#    Time: 100 ns  Iteration: 0  Instance: /SISOL_tb
# Break in Module SISOL_tb at SISOL.v line 55
# Causality operation skipped due to absence of debug database file
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:14:45 on Sep 17,2025
# vlog -reportprogress 300 SISOL.v "+acc" 
# -- Compiling module SISOL
# -- Compiling module SISOL_tb
# 
# Top level modules:
# 	SISOL_tb
# End time: 16:14:45 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:14:47 on Sep 17,2025, Elapsed time: 0:12:16
# Errors: 0, Warnings: 1
# vsim SISOL_tb 
# Start time: 16:14:47 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.SISOL_tb(fast)
# Loading work.SISOL(fast)
# clk=0 rst=0 sin=1 scout=0 Time=                   0
# clk=1 rst=1 sin=1 scout=0 Time=                  10
# clk=1 rst=1 sin=0 scout=0 Time=                  15
# clk=0 rst=1 sin=0 scout=0 Time=                  20
# clk=1 rst=1 sin=0 scout=1 Time=                  30
# clk=1 rst=1 sin=1 scout=1 Time=                  35
# clk=0 rst=1 sin=1 scout=1 Time=                  40
# clk=1 rst=1 sin=1 scout=0 Time=                  50
# clk=0 rst=1 sin=1 scout=0 Time=                  60
# clk=1 rst=1 sin=1 scout=1 Time=                  70
# clk=0 rst=1 sin=1 scout=1 Time=                  80
# clk=1 rst=1 sin=1 scout=1 Time=                  90
# clk=0 rst=1 sin=1 scout=1 Time=                 100
# clk=1 rst=1 sin=1 scout=1 Time=                 110
# clk=0 rst=1 sin=1 scout=1 Time=                 120
# clk=1 rst=1 sin=1 scout=1 Time=                 130
# clk=0 rst=1 sin=1 scout=1 Time=                 140
# clk=1 rst=1 sin=1 scout=1 Time=                 150
# clk=0 rst=1 sin=1 scout=1 Time=                 160
# clk=1 rst=1 sin=1 scout=1 Time=                 170
# clk=0 rst=1 sin=1 scout=1 Time=                 180
# clk=1 rst=1 sin=1 scout=1 Time=                 190
# ** Note: $stop    : SISOL.v(55)
#    Time: 200 ns  Iteration: 0  Instance: /SISOL_tb
# Break in Module SISOL_tb at SISOL.v line 55
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:19:58 on Sep 17,2025
# vlog -reportprogress 300 SISOL.v "+acc" 
# -- Compiling module SISOL
# -- Compiling module SISOL_tb
# 
# Top level modules:
# 	SISOL_tb
# End time: 16:19:58 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:20:00 on Sep 17,2025, Elapsed time: 0:05:13
# Errors: 0, Warnings: 0
# vsim SISOL_tb 
# Start time: 16:20:00 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.SISOL_tb(fast)
# Loading work.SISOL(fast)
# clk=0 rst=0 sin=1 scout=0 Time=                   0
# clk=1 rst=1 sin=1 scout=0 Time=                  10
# clk=1 rst=1 sin=0 scout=0 Time=                  15
# clk=0 rst=1 sin=0 scout=0 Time=                  20
# clk=1 rst=1 sin=0 scout=0 Time=                  30
# clk=1 rst=1 sin=1 scout=0 Time=                  35
# clk=0 rst=1 sin=1 scout=0 Time=                  40
# clk=1 rst=1 sin=1 scout=0 Time=                  50
# clk=0 rst=1 sin=1 scout=0 Time=                  60
# clk=1 rst=1 sin=1 scout=0 Time=                  70
# clk=0 rst=1 sin=1 scout=0 Time=                  80
# clk=1 rst=1 sin=1 scout=1 Time=                  90
# clk=0 rst=1 sin=1 scout=1 Time=                 100
# clk=1 rst=1 sin=1 scout=0 Time=                 110
# clk=0 rst=1 sin=1 scout=0 Time=                 120
# clk=1 rst=1 sin=1 scout=1 Time=                 130
# clk=0 rst=1 sin=1 scout=1 Time=                 140
# clk=1 rst=1 sin=1 scout=1 Time=                 150
# clk=0 rst=1 sin=1 scout=1 Time=                 160
# clk=1 rst=1 sin=1 scout=1 Time=                 170
# clk=0 rst=1 sin=1 scout=1 Time=                 180
# clk=1 rst=1 sin=1 scout=1 Time=                 190
# ** Note: $stop    : SISOL.v(55)
#    Time: 200 ns  Iteration: 0  Instance: /SISOL_tb
# Break in Module SISOL_tb at SISOL.v line 55
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:25:37 on Sep 17,2025
# vlog -reportprogress 300 SISOL.v "+acc" 
# -- Compiling module SISOL
# ** Error: (vlog-13069) SISOL.v(25): near ";": syntax error, unexpected ';', expecting ',' or '}'.
# -- Compiling module SISOL_tb
# End time: 16:25:37 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog SISOL.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:25:59 on Sep 17,2025
# vlog -reportprogress 300 SISOL.v "+acc" 
# -- Compiling module SISOL
# -- Compiling module SISOL_tb
# 
# Top level modules:
# 	SISOL_tb
# End time: 16:25:59 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:26:00 on Sep 17,2025, Elapsed time: 0:06:00
# Errors: 4, Warnings: 0
# vsim SISOL_tb 
# Start time: 16:26:00 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.SISOL_tb(fast)
# Loading work.SISOL(fast)
# clk=0 rst=0 sin=1 scout=0 Time=                   0
# clk=1 rst=1 sin=1 scout=0 Time=                  10
# clk=1 rst=1 sin=0 scout=0 Time=                  15
# clk=0 rst=1 sin=0 scout=0 Time=                  20
# clk=1 rst=1 sin=0 scout=0 Time=                  30
# clk=1 rst=1 sin=1 scout=0 Time=                  35
# clk=0 rst=1 sin=1 scout=0 Time=                  40
# clk=1 rst=1 sin=1 scout=0 Time=                  50
# clk=0 rst=1 sin=1 scout=0 Time=                  60
# clk=1 rst=1 sin=1 scout=0 Time=                  70
# clk=0 rst=1 sin=1 scout=0 Time=                  80
# clk=1 rst=1 sin=1 scout=1 Time=                  90
# clk=0 rst=1 sin=1 scout=1 Time=                 100
# clk=1 rst=1 sin=1 scout=0 Time=                 110
# clk=0 rst=1 sin=1 scout=0 Time=                 120
# clk=1 rst=1 sin=1 scout=1 Time=                 130
# clk=0 rst=1 sin=1 scout=1 Time=                 140
# clk=1 rst=1 sin=1 scout=1 Time=                 150
# clk=0 rst=1 sin=1 scout=1 Time=                 160
# clk=1 rst=1 sin=1 scout=1 Time=                 170
# clk=0 rst=1 sin=1 scout=1 Time=                 180
# clk=1 rst=1 sin=1 scout=1 Time=                 190
# ** Note: $stop    : SISOL.v(55)
#    Time: 200 ns  Iteration: 0  Instance: /SISOL_tb
# Break in Module SISOL_tb at SISOL.v line 55
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:28:12 on Sep 17,2025
# vlog -reportprogress 300 SISOL.v "+acc" 
# -- Compiling module SISOL
# -- Compiling module SISOL_tb
# 
# Top level modules:
# 	SISOL_tb
# End time: 16:28:12 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:28:13 on Sep 17,2025, Elapsed time: 0:02:13
# Errors: 0, Warnings: 0
# vsim SISOL_tb 
# Start time: 16:28:13 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.SISOL_tb(fast)
# Loading work.SISOL(fast)
# clk=0 rst=0 sin=1 scout=0 Time=                   0
# clk=1 rst=1 sin=1 scout=0 Time=                  10
# clk=1 rst=1 sin=0 scout=0 Time=                  15
# clk=0 rst=1 sin=0 scout=0 Time=                  20
# clk=1 rst=1 sin=0 scout=1 Time=                  30
# clk=1 rst=1 sin=1 scout=1 Time=                  35
# clk=0 rst=1 sin=1 scout=1 Time=                  40
# clk=1 rst=1 sin=1 scout=0 Time=                  50
# clk=0 rst=1 sin=1 scout=0 Time=                  60
# clk=1 rst=1 sin=1 scout=1 Time=                  70
# clk=0 rst=1 sin=1 scout=1 Time=                  80
# clk=1 rst=1 sin=1 scout=1 Time=                  90
# clk=0 rst=1 sin=1 scout=1 Time=                 100
# clk=1 rst=1 sin=1 scout=1 Time=                 110
# clk=0 rst=1 sin=1 scout=1 Time=                 120
# clk=1 rst=1 sin=1 scout=1 Time=                 130
# clk=0 rst=1 sin=1 scout=1 Time=                 140
# clk=1 rst=1 sin=1 scout=1 Time=                 150
# clk=0 rst=1 sin=1 scout=1 Time=                 160
# clk=1 rst=1 sin=1 scout=1 Time=                 170
# clk=0 rst=1 sin=1 scout=1 Time=                 180
# clk=1 rst=1 sin=1 scout=1 Time=                 190
# ** Note: $stop    : SISOL.v(55)
#    Time: 200 ns  Iteration: 0  Instance: /SISOL_tb
# Break in Module SISOL_tb at SISOL.v line 55
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:32:14 on Sep 17,2025
# vlog -reportprogress 300 SISOL.v "+acc" 
# -- Compiling module SISOL
# -- Compiling module SISOL_tb
# 
# Top level modules:
# 	SISOL_tb
# End time: 16:32:14 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:32:15 on Sep 17,2025, Elapsed time: 0:04:02
# Errors: 0, Warnings: 0
# vsim SISOL_tb 
# Start time: 16:32:15 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.SISOL_tb(fast)
# Loading work.SISOL(fast)
# clk=0 rst=0 sin=1 scout=0 Time=                   0
# clk=1 rst=1 sin=1 scout=0 Time=                  10
# clk=1 rst=1 sin=0 scout=0 Time=                  15
# clk=0 rst=1 sin=0 scout=0 Time=                  20
# clk=1 rst=1 sin=0 scout=1 Time=                  30
# clk=1 rst=1 sin=1 scout=1 Time=                  35
# clk=0 rst=1 sin=1 scout=1 Time=                  40
# clk=1 rst=1 sin=1 scout=0 Time=                  50
# clk=0 rst=1 sin=1 scout=0 Time=                  60
# clk=1 rst=1 sin=1 scout=1 Time=                  70
# clk=0 rst=1 sin=1 scout=1 Time=                  80
# clk=1 rst=1 sin=1 scout=1 Time=                  90
# clk=0 rst=1 sin=1 scout=1 Time=                 100
# clk=1 rst=1 sin=1 scout=1 Time=                 110
# clk=0 rst=1 sin=1 scout=1 Time=                 120
# clk=1 rst=1 sin=1 scout=1 Time=                 130
# clk=0 rst=1 sin=1 scout=1 Time=                 140
# clk=1 rst=1 sin=1 scout=1 Time=                 150
# clk=0 rst=1 sin=1 scout=1 Time=                 160
# clk=1 rst=1 sin=1 scout=1 Time=                 170
# clk=0 rst=1 sin=1 scout=1 Time=                 180
# clk=1 rst=1 sin=1 scout=1 Time=                 190
# ** Note: $stop    : SISOL.v(55)
#    Time: 200 ns  Iteration: 0  Instance: /SISOL_tb
# Break in Module SISOL_tb at SISOL.v line 55
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:38:20 on Sep 17,2025
# vlog -reportprogress 300 SISOL.v "+acc" 
# -- Compiling module SISOL
# -- Compiling module SISOL_tb
# 
# Top level modules:
# 	SISOL_tb
# End time: 16:38:20 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:38:21 on Sep 17,2025, Elapsed time: 0:06:06
# Errors: 0, Warnings: 0
# vsim SISOL_tb 
# Start time: 16:38:21 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.SISOL_tb(fast)
# Loading work.SISOL(fast)
# clk=0 rst=0 sin=1 scout=0 Time=                   0
# clk=1 rst=1 sin=1 scout=0 Time=                  10
# clk=1 rst=1 sin=0 scout=0 Time=                  15
# clk=0 rst=1 sin=0 scout=0 Time=                  20
# clk=1 rst=1 sin=0 scout=0 Time=                  30
# clk=1 rst=1 sin=1 scout=0 Time=                  35
# clk=0 rst=1 sin=1 scout=0 Time=                  40
# clk=1 rst=1 sin=1 scout=0 Time=                  50
# clk=0 rst=1 sin=1 scout=0 Time=                  60
# clk=1 rst=1 sin=1 scout=0 Time=                  70
# clk=0 rst=1 sin=1 scout=0 Time=                  80
# clk=1 rst=1 sin=1 scout=0 Time=                  90
# clk=0 rst=1 sin=1 scout=0 Time=                 100
# clk=1 rst=1 sin=1 scout=0 Time=                 110
# clk=0 rst=1 sin=1 scout=0 Time=                 120
# clk=1 rst=1 sin=1 scout=0 Time=                 130
# clk=0 rst=1 sin=1 scout=0 Time=                 140
# clk=1 rst=1 sin=1 scout=0 Time=                 150
# clk=0 rst=1 sin=1 scout=0 Time=                 160
# clk=1 rst=1 sin=1 scout=0 Time=                 170
# clk=0 rst=1 sin=1 scout=0 Time=                 180
# clk=1 rst=1 sin=1 scout=0 Time=                 190
# ** Note: $stop    : SISOL.v(55)
#    Time: 200 ns  Iteration: 0  Instance: /SISOL_tb
# Break in Module SISOL_tb at SISOL.v line 55
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:39:57 on Sep 17,2025
# vlog -reportprogress 300 SISOL.v "+acc" 
# -- Compiling module SISOL
# -- Compiling module SISOL_tb
# 
# Top level modules:
# 	SISOL_tb
# End time: 16:39:57 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:39:58 on Sep 17,2025, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
# vsim SISOL_tb 
# Start time: 16:39:58 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.SISOL_tb(fast)
# Loading work.SISOL(fast)
# clk=0 rst=0 sin=1 scout=0 Time=                   0
# clk=1 rst=1 sin=1 scout=0 Time=                  10
# clk=1 rst=1 sin=0 scout=0 Time=                  15
# clk=0 rst=1 sin=0 scout=0 Time=                  20
# clk=1 rst=1 sin=0 scout=0 Time=                  30
# clk=1 rst=1 sin=1 scout=0 Time=                  35
# clk=0 rst=1 sin=1 scout=0 Time=                  40
# clk=1 rst=1 sin=1 scout=0 Time=                  50
# clk=0 rst=1 sin=1 scout=0 Time=                  60
# clk=1 rst=1 sin=1 scout=0 Time=                  70
# clk=0 rst=1 sin=1 scout=0 Time=                  80
# clk=1 rst=1 sin=1 scout=1 Time=                  90
# clk=0 rst=1 sin=1 scout=1 Time=                 100
# clk=1 rst=1 sin=1 scout=0 Time=                 110
# clk=0 rst=1 sin=1 scout=0 Time=                 120
# clk=1 rst=1 sin=1 scout=1 Time=                 130
# clk=0 rst=1 sin=1 scout=1 Time=                 140
# clk=1 rst=1 sin=1 scout=1 Time=                 150
# clk=0 rst=1 sin=1 scout=1 Time=                 160
# clk=1 rst=1 sin=1 scout=1 Time=                 170
# clk=0 rst=1 sin=1 scout=1 Time=                 180
# clk=1 rst=1 sin=1 scout=1 Time=                 190
# ** Note: $stop    : SISOL.v(55)
#    Time: 200 ns  Iteration: 0  Instance: /SISOL_tb
# Break in Module SISOL_tb at SISOL.v line 55
quit -sim
# End time: 16:40:22 on Sep 17,2025, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
