============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 22 2024  04:40:44 pm
  Module:                 apb_slave
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin                    Type          Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
mem_reg[199][31]/clk                                        0    +0       0 R 
mem_reg[199][31]/q   (u)  unmapped_d_flop         1  1.1    0   +78      78 R 
g148012/in_0                                                     +0      78   
g148012/z            (u)  unmapped_complex2       1  1.0    0   +16      94 F 
g145983/in_1                                                     +0      94   
g145983/z            (u)  unmapped_nand2          1  1.1    0   +16     111 R 
g138551/in_1                                                     +0     111   
g138551/z            (u)  unmapped_or2            1  1.1    0   +16     127 R 
g137060/in_1                                                     +0     127   
g137060/z            (u)  unmapped_complex2       1  1.0    0   +16     144 F 
g136326/in_1                                                     +0     144   
g136326/z            (u)  unmapped_nand2          1  1.1    0   +16     160 R 
g135336/in_0                                                     +0     160   
g135336/z            (u)  unmapped_or2            1  1.1    0   +16     177 R 
g134685/in_0                                                     +0     177   
g134685/z            (u)  unmapped_or2            1  1.1    0   +16     193 R 
g133849/in_0                                                     +0     193   
g133849/z            (u)  unmapped_complex2       1  1.0    0   +16     210 F 
g133422/in_1                                                     +0     210   
g133422/z            (u)  unmapped_nand2          1  1.1    0   +16     226 R 
g133280/in_0                                                     +0     226   
g133280/z            (u)  unmapped_complex2       1  1.1    0   +16     243 R 
g133216/in_1                                                     +0     243   
g133216/z            (u)  unmapped_or2            1  1.1    0   +16     259 R 
g133199/in_1                                                     +0     259   
g133199/z            (u)  unmapped_or2            1  1.1    0   +16     276 R 
g133140/in_0                                                     +0     276   
g133140/z            (u)  unmapped_complex2       1  1.0    0   +16     292 F 
g133112/in_1                                                     +0     292   
g133112/z            (u)  unmapped_nand2          1  1.1    0   +16     309 R 
g133096/in_0                                                     +0     309   
g133096/z            (u)  unmapped_or2            1  1.1    0   +16     325 R 
g133055/in_1                                                     +0     325   
g133055/z            (u)  unmapped_or2            1  1.1    0   +16     342 R 
prdata_reg[31]/d          unmapped_d_flop                        +0     342   
prdata_reg[31]/clk        setup                             0   +20     361 R 
------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : mem_reg[199][31]/clk
End-point    : prdata_reg[31]/d

(u) : Net has unmapped pin(s).

