// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module qaoa_kernel_expectation_cost_3_Pipeline_VITIS_LOOP_177_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        state_re_address0,
        state_re_ce0,
        state_re_q0,
        state_im_address0,
        state_im_ce0,
        state_im_q0,
        d_load,
        d_load_1,
        d_load_2,
        d_load_3,
        d_load_4,
        d_load_5,
        d_load_6,
        d_load_7,
        d_load_8,
        result_out,
        result_out_ap_vld,
        argmax_out,
        argmax_out_ap_vld,
        grp_fu_284_p_din0,
        grp_fu_284_p_din1,
        grp_fu_284_p_dout0,
        grp_fu_284_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] state_re_address0;
output   state_re_ce0;
input  [31:0] state_re_q0;
output  [8:0] state_im_address0;
output   state_im_ce0;
input  [31:0] state_im_q0;
input  [31:0] d_load;
input  [31:0] d_load_1;
input  [31:0] d_load_2;
input  [31:0] d_load_3;
input  [31:0] d_load_4;
input  [31:0] d_load_5;
input  [31:0] d_load_6;
input  [31:0] d_load_7;
input  [31:0] d_load_8;
output  [31:0] result_out;
output   result_out_ap_vld;
output  [31:0] argmax_out;
output   argmax_out_ap_vld;
output  [31:0] grp_fu_284_p_din0;
output  [31:0] grp_fu_284_p_din1;
input  [51:0] grp_fu_284_p_dout0;
output   grp_fu_284_p_ce;

reg ap_idle;
reg result_out_ap_vld;
reg argmax_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln177_fu_315_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [9:0] s_reg_2556;
reg   [9:0] s_reg_2556_pp0_iter1_reg;
reg   [9:0] s_reg_2556_pp0_iter2_reg;
reg   [9:0] s_reg_2556_pp0_iter3_reg;
reg   [9:0] s_reg_2556_pp0_iter4_reg;
reg   [9:0] s_reg_2556_pp0_iter5_reg;
reg   [9:0] s_reg_2556_pp0_iter6_reg;
reg   [9:0] s_reg_2556_pp0_iter7_reg;
reg   [9:0] s_reg_2556_pp0_iter8_reg;
reg   [9:0] s_reg_2556_pp0_iter9_reg;
reg   [9:0] s_reg_2556_pp0_iter10_reg;
reg   [9:0] s_reg_2556_pp0_iter11_reg;
reg   [9:0] s_reg_2556_pp0_iter12_reg;
reg   [9:0] s_reg_2556_pp0_iter13_reg;
reg   [9:0] s_reg_2556_pp0_iter14_reg;
reg   [9:0] s_reg_2556_pp0_iter15_reg;
reg   [9:0] s_reg_2556_pp0_iter16_reg;
reg   [9:0] s_reg_2556_pp0_iter17_reg;
reg   [9:0] s_reg_2556_pp0_iter18_reg;
reg   [9:0] s_reg_2556_pp0_iter19_reg;
reg   [9:0] s_reg_2556_pp0_iter20_reg;
reg   [9:0] s_reg_2556_pp0_iter21_reg;
reg   [9:0] s_reg_2556_pp0_iter22_reg;
reg   [9:0] s_reg_2556_pp0_iter23_reg;
reg   [0:0] icmp_ln177_reg_2568;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter1_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter2_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter3_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter4_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter5_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter6_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter7_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter8_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter9_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter10_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter11_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter12_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter13_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter14_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter15_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter16_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter17_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter18_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter19_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter20_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter21_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter22_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter23_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter24_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter25_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter26_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter27_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter28_reg;
reg   [0:0] icmp_ln177_reg_2568_pp0_iter29_reg;
wire   [0:0] trunc_ln5_fu_327_p1;
reg   [0:0] trunc_ln5_reg_2572;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter1_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter2_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter3_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter4_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter5_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter6_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter7_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter8_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter9_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter10_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter11_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter12_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter13_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter14_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter15_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter16_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter17_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter18_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter19_reg;
reg   [0:0] trunc_ln5_reg_2572_pp0_iter20_reg;
wire   [0:0] tmp_37_fu_331_p3;
reg   [0:0] tmp_37_reg_2583;
reg   [0:0] tmp_37_reg_2583_pp0_iter1_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter2_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter3_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter4_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter5_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter6_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter7_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter8_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter9_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter10_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter11_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter12_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter13_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter14_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter15_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter16_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter17_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter18_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter19_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter20_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter21_reg;
reg   [0:0] tmp_37_reg_2583_pp0_iter22_reg;
wire   [70:0] shl_ln_fu_339_p3;
reg   [70:0] shl_ln_reg_2593;
wire   [0:0] tmp_38_fu_371_p3;
reg   [0:0] tmp_38_reg_2598;
reg   [0:0] tmp_38_reg_2598_pp0_iter1_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter2_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter3_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter4_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter5_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter6_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter7_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter8_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter9_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter10_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter11_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter12_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter13_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter14_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter15_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter16_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter17_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter18_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter19_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter20_reg;
reg   [0:0] tmp_38_reg_2598_pp0_iter21_reg;
wire   [91:0] add_ln19_fu_403_p2;
reg   [91:0] add_ln19_reg_2609;
wire   [91:0] add_ln19_1_fu_452_p2;
reg   [91:0] add_ln19_1_reg_2614;
wire   [0:0] tmp_39_fu_475_p3;
reg   [0:0] tmp_39_reg_2619;
reg   [0:0] tmp_39_reg_2619_pp0_iter3_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter4_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter5_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter6_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter7_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter8_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter9_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter10_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter11_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter12_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter13_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter14_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter15_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter16_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter17_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter18_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter19_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter20_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter21_reg;
reg   [0:0] tmp_39_reg_2619_pp0_iter22_reg;
wire   [70:0] shl_ln19_4_fu_482_p3;
reg   [70:0] shl_ln19_4_reg_2631;
reg   [70:0] shl_ln19_4_reg_2631_pp0_iter3_reg;
wire   [91:0] add_ln19_2_fu_512_p2;
reg   [91:0] add_ln19_2_reg_2637;
wire   [0:0] tmp_40_fu_535_p3;
reg   [0:0] tmp_40_reg_2642;
reg   [0:0] tmp_40_reg_2642_pp0_iter4_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter5_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter6_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter7_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter8_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter9_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter10_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter11_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter12_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter13_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter14_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter15_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter16_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter17_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter18_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter19_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter20_reg;
reg   [0:0] tmp_40_reg_2642_pp0_iter21_reg;
wire   [91:0] add_ln19_3_fu_564_p2;
reg   [91:0] add_ln19_3_reg_2654;
wire   [0:0] tmp_41_fu_587_p3;
reg   [0:0] tmp_41_reg_2659;
reg   [0:0] tmp_41_reg_2659_pp0_iter5_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter6_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter7_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter8_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter9_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter10_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter11_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter12_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter13_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter14_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter15_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter16_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter17_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter18_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter19_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter20_reg;
reg   [0:0] tmp_41_reg_2659_pp0_iter21_reg;
wire   [91:0] add_ln19_4_fu_616_p2;
reg   [91:0] add_ln19_4_reg_2671;
wire   [0:0] tmp_42_fu_639_p3;
reg   [0:0] tmp_42_reg_2676;
reg   [0:0] tmp_42_reg_2676_pp0_iter6_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter7_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter8_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter9_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter10_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter11_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter12_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter13_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter14_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter15_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter16_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter17_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter18_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter19_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter20_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter21_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter22_reg;
reg   [0:0] tmp_42_reg_2676_pp0_iter23_reg;
wire   [70:0] shl_ln19_8_fu_646_p3;
reg   [70:0] shl_ln19_8_reg_2687;
reg   [70:0] shl_ln19_8_reg_2687_pp0_iter6_reg;
wire   [91:0] add_ln19_5_fu_676_p2;
reg   [91:0] add_ln19_5_reg_2693;
wire   [0:0] tmp_43_fu_699_p3;
reg   [0:0] tmp_43_reg_2698;
reg   [0:0] tmp_43_reg_2698_pp0_iter7_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter8_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter9_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter10_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter11_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter12_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter13_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter14_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter15_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter16_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter17_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter18_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter19_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter20_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter21_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter22_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter23_reg;
reg   [0:0] tmp_43_reg_2698_pp0_iter24_reg;
wire   [91:0] add_ln19_6_fu_728_p2;
reg   [91:0] add_ln19_6_reg_2708;
wire   [0:0] tmp_44_fu_751_p3;
reg   [0:0] tmp_44_reg_2713;
reg   [0:0] tmp_44_reg_2713_pp0_iter8_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter9_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter10_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter11_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter12_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter13_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter14_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter15_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter16_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter17_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter18_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter19_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter20_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter21_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter22_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter23_reg;
reg   [0:0] tmp_44_reg_2713_pp0_iter24_reg;
wire   [91:0] add_ln19_7_fu_780_p2;
reg   [91:0] add_ln19_7_reg_2725;
wire   [70:0] shl_ln19_10_fu_803_p3;
reg   [70:0] shl_ln19_10_reg_2730;
reg   [70:0] shl_ln19_10_reg_2730_pp0_iter9_reg;
wire   [91:0] add_ln19_8_fu_832_p2;
reg   [91:0] add_ln19_8_reg_2736;
wire   [91:0] add_ln19_9_fu_876_p2;
reg   [91:0] add_ln19_9_reg_2741;
wire   [91:0] add_ln19_10_fu_920_p2;
reg   [91:0] add_ln19_10_reg_2746;
wire   [70:0] shl_ln19_14_fu_943_p3;
reg   [70:0] shl_ln19_14_reg_2751;
reg   [70:0] shl_ln19_14_reg_2751_pp0_iter12_reg;
wire   [91:0] add_ln19_11_fu_972_p2;
reg   [91:0] add_ln19_11_reg_2757;
wire   [91:0] add_ln19_12_fu_1016_p2;
reg   [91:0] add_ln19_12_reg_2762;
wire   [91:0] add_ln19_13_fu_1060_p2;
reg   [91:0] add_ln19_13_reg_2767;
wire   [70:0] shl_ln19_18_fu_1083_p3;
reg   [70:0] shl_ln19_18_reg_2772;
reg   [70:0] shl_ln19_18_reg_2772_pp0_iter15_reg;
wire   [91:0] add_ln19_14_fu_1112_p2;
reg   [91:0] add_ln19_14_reg_2778;
wire   [91:0] add_ln19_15_fu_1156_p2;
reg   [91:0] add_ln19_15_reg_2783;
wire   [91:0] add_ln19_16_fu_1200_p2;
reg   [91:0] add_ln19_16_reg_2788;
wire   [70:0] shl_ln19_22_fu_1223_p3;
reg   [70:0] shl_ln19_22_reg_2793;
reg   [70:0] shl_ln19_22_reg_2793_pp0_iter18_reg;
wire   [91:0] add_ln19_17_fu_1252_p2;
reg   [91:0] add_ln19_17_reg_2799;
wire   [91:0] add_ln19_18_fu_1296_p2;
reg   [91:0] add_ln19_18_reg_2804;
wire   [91:0] add_ln19_19_fu_1340_p2;
reg   [91:0] add_ln19_19_reg_2809;
wire   [70:0] shl_ln19_26_fu_1363_p3;
reg   [70:0] shl_ln19_26_reg_2814;
reg   [70:0] shl_ln19_26_reg_2814_pp0_iter21_reg;
wire   [91:0] add_ln19_20_fu_1392_p2;
reg   [91:0] add_ln19_20_reg_2820;
wire   [91:0] add_ln19_21_fu_1436_p2;
reg   [91:0] add_ln19_21_reg_2825;
reg   [21:0] tmp_24_reg_2830;
reg   [21:0] tmp_27_reg_2835;
reg   [21:0] tmp_31_reg_2840;
reg   [21:0] tmp_31_reg_2840_pp0_iter22_reg;
wire   [91:0] add_ln19_22_fu_1622_p2;
reg   [91:0] add_ln19_22_reg_2845;
wire  signed [22:0] add_ln32_fu_1631_p2;
reg  signed [22:0] add_ln32_reg_2850;
wire   [48:0] sub_ln32_fu_1661_p2;
reg  signed [48:0] sub_ln32_reg_2855;
wire  signed [22:0] add_ln32_2_fu_1670_p2;
reg  signed [22:0] add_ln32_2_reg_2860;
wire   [48:0] sub_ln32_1_fu_1700_p2;
reg  signed [48:0] sub_ln32_1_reg_2865;
reg   [21:0] tmp_29_reg_2870;
reg   [21:0] tmp_35_reg_2875;
reg   [21:0] tmp_35_reg_2875_pp0_iter23_reg;
wire   [70:0] shl_ln19_30_fu_1820_p3;
reg   [70:0] shl_ln19_30_reg_2880;
reg   [70:0] shl_ln19_30_reg_2880_pp0_iter24_reg;
wire   [91:0] add_ln19_23_fu_1849_p2;
reg   [91:0] add_ln19_23_reg_2886;
wire  signed [22:0] add_ln32_4_fu_1881_p2;
reg  signed [22:0] add_ln32_4_reg_2911;
wire   [48:0] sub_ln32_2_fu_1911_p2;
reg  signed [48:0] sub_ln32_2_reg_2916;
wire  signed [22:0] add_ln40_fu_1920_p2;
reg  signed [22:0] add_ln40_reg_2921;
wire   [48:0] sub_ln40_fu_1950_p2;
reg  signed [48:0] sub_ln40_reg_2926;
reg   [21:0] tmp_33_reg_2931;
wire   [8:0] s_1_fu_2006_p1;
reg   [8:0] s_1_reg_2946;
reg   [8:0] s_1_reg_2946_pp0_iter25_reg;
reg   [8:0] s_1_reg_2946_pp0_iter26_reg;
reg   [8:0] s_1_reg_2946_pp0_iter27_reg;
reg   [8:0] s_1_reg_2946_pp0_iter28_reg;
wire   [91:0] add_ln19_24_fu_2047_p2;
reg   [91:0] add_ln19_24_reg_2951;
wire  signed [22:0] add_ln40_2_fu_2072_p2;
reg  signed [22:0] add_ln40_2_reg_2976;
wire   [48:0] sub_ln40_1_fu_2102_p2;
reg  signed [48:0] sub_ln40_1_reg_2981;
wire  signed [22:0] add_ln40_4_fu_2111_p2;
reg  signed [22:0] add_ln40_4_reg_2986;
wire   [48:0] sub_ln40_2_fu_2141_p2;
reg  signed [48:0] sub_ln40_2_reg_2991;
reg   [31:0] state_re_load_reg_2996;
reg   [31:0] state_im_load_reg_3001;
wire   [67:0] grp_fu_268_p2;
reg   [67:0] mul_ln32_reg_3006;
reg   [31:0] tmp_25_reg_3011;
wire   [67:0] grp_fu_272_p2;
reg   [67:0] mul_ln32_1_reg_3016;
wire  signed [51:0] sext_ln181_fu_2217_p1;
wire  signed [51:0] sext_ln181_1_fu_2222_p1;
reg   [31:0] tmp_28_reg_3053;
wire   [67:0] grp_fu_276_p2;
reg   [67:0] mul_ln32_2_reg_3058;
wire   [67:0] grp_fu_280_p2;
reg   [67:0] mul_ln40_reg_3063;
reg   [51:0] mul_ln181_reg_3068;
wire   [51:0] grp_fu_260_p2;
reg   [51:0] mul_ln181_1_reg_3073;
reg   [31:0] tmp_32_reg_3078;
wire   [67:0] grp_fu_284_p2;
reg   [67:0] mul_ln40_1_reg_3083;
wire   [67:0] grp_fu_288_p2;
reg   [67:0] mul_ln40_2_reg_3088;
reg  signed [31:0] prob_reg_3093;
reg  signed [31:0] H_reg_3100;
wire   [51:0] grp_fu_264_p2;
reg   [51:0] mul_ln183_reg_3115;
wire   [63:0] zext_ln177_fu_2001_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] argmax_fu_146;
wire   [31:0] argmax_4_fu_2429_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg   [31:0] result_fu_150;
reg   [31:0] conv_i_i_i964_fu_154;
wire   [31:0] select_ln185_fu_2422_p3;
reg   [9:0] argmax_1_fu_158;
wire   [9:0] add_ln177_fu_321_p2;
reg   [9:0] ap_sig_allocacmp_s;
wire    ap_block_pp0_stage0_01001;
reg    state_re_ce0_local;
reg    state_im_ce0_local;
wire  signed [31:0] grp_fu_260_p0;
wire  signed [31:0] grp_fu_260_p1;
wire   [31:0] select_ln19_fu_347_p3;
wire   [91:0] and_ln_fu_355_p3;
wire   [70:0] select_ln19_2_fu_379_p3;
wire   [91:0] shl_ln19_2_fu_387_p3;
wire   [91:0] select_ln19_1_fu_363_p3;
wire   [91:0] select_ln19_3_fu_395_p3;
wire   [31:0] tmp_fu_414_p4;
wire   [70:0] select_ln19_4_fu_431_p3;
wire   [91:0] shl_ln19_3_fu_437_p3;
wire   [91:0] and_ln19_1_fu_423_p3;
wire   [91:0] select_ln19_5_fu_445_p3;
wire   [31:0] tmp_1_fu_458_p4;
wire   [70:0] select_ln19_6_fu_489_p3;
wire   [91:0] shl_ln19_5_fu_496_p3;
wire   [91:0] and_ln19_2_fu_467_p3;
wire   [91:0] select_ln19_7_fu_504_p3;
wire   [31:0] tmp_2_fu_518_p4;
wire   [70:0] select_ln19_8_fu_542_p3;
wire   [91:0] shl_ln19_6_fu_548_p3;
wire   [91:0] and_ln19_3_fu_527_p3;
wire   [91:0] select_ln19_9_fu_556_p3;
wire   [31:0] tmp_3_fu_570_p4;
wire   [70:0] select_ln19_10_fu_594_p3;
wire   [91:0] shl_ln19_7_fu_600_p3;
wire   [91:0] and_ln19_4_fu_579_p3;
wire   [91:0] select_ln19_11_fu_608_p3;
wire   [31:0] tmp_4_fu_622_p4;
wire   [70:0] select_ln19_12_fu_653_p3;
wire   [91:0] shl_ln19_9_fu_660_p3;
wire   [91:0] and_ln19_5_fu_631_p3;
wire   [91:0] select_ln19_13_fu_668_p3;
wire   [31:0] tmp_5_fu_682_p4;
wire   [70:0] select_ln19_14_fu_706_p3;
wire   [91:0] shl_ln19_s_fu_712_p3;
wire   [91:0] and_ln19_6_fu_691_p3;
wire   [91:0] select_ln19_15_fu_720_p3;
wire   [31:0] tmp_6_fu_734_p4;
wire   [70:0] select_ln19_16_fu_758_p3;
wire   [91:0] shl_ln19_1_fu_764_p3;
wire   [91:0] and_ln19_7_fu_743_p3;
wire   [91:0] select_ln19_17_fu_772_p3;
wire   [31:0] tmp_7_fu_786_p4;
wire   [70:0] select_ln19_18_fu_810_p3;
wire   [91:0] shl_ln19_11_fu_817_p3;
wire   [91:0] and_ln19_8_fu_795_p3;
wire   [91:0] select_ln19_19_fu_825_p3;
wire   [31:0] tmp_8_fu_838_p4;
wire   [70:0] select_ln19_20_fu_855_p3;
wire   [91:0] shl_ln19_12_fu_861_p3;
wire   [91:0] and_ln19_9_fu_847_p3;
wire   [91:0] select_ln19_21_fu_869_p3;
wire   [31:0] tmp_9_fu_882_p4;
wire   [70:0] select_ln19_22_fu_899_p3;
wire   [91:0] shl_ln19_13_fu_905_p3;
wire   [91:0] and_ln19_s_fu_891_p3;
wire   [91:0] select_ln19_23_fu_913_p3;
wire   [31:0] tmp_s_fu_926_p4;
wire   [70:0] select_ln19_24_fu_950_p3;
wire   [91:0] shl_ln19_15_fu_957_p3;
wire   [91:0] and_ln19_10_fu_935_p3;
wire   [91:0] select_ln19_25_fu_965_p3;
wire   [31:0] tmp_10_fu_978_p4;
wire   [70:0] select_ln19_26_fu_995_p3;
wire   [91:0] shl_ln19_16_fu_1001_p3;
wire   [91:0] and_ln19_11_fu_987_p3;
wire   [91:0] select_ln19_27_fu_1009_p3;
wire   [31:0] tmp_11_fu_1022_p4;
wire   [70:0] select_ln19_28_fu_1039_p3;
wire   [91:0] shl_ln19_17_fu_1045_p3;
wire   [91:0] and_ln19_12_fu_1031_p3;
wire   [91:0] select_ln19_29_fu_1053_p3;
wire   [31:0] tmp_12_fu_1066_p4;
wire   [70:0] select_ln19_30_fu_1090_p3;
wire   [91:0] shl_ln19_19_fu_1097_p3;
wire   [91:0] and_ln19_13_fu_1075_p3;
wire   [91:0] select_ln19_31_fu_1105_p3;
wire   [31:0] tmp_13_fu_1118_p4;
wire   [70:0] select_ln19_32_fu_1135_p3;
wire   [91:0] shl_ln19_20_fu_1141_p3;
wire   [91:0] and_ln19_14_fu_1127_p3;
wire   [91:0] select_ln19_33_fu_1149_p3;
wire   [31:0] tmp_14_fu_1162_p4;
wire   [70:0] select_ln19_34_fu_1179_p3;
wire   [91:0] shl_ln19_21_fu_1185_p3;
wire   [91:0] and_ln19_15_fu_1171_p3;
wire   [91:0] select_ln19_35_fu_1193_p3;
wire   [31:0] tmp_15_fu_1206_p4;
wire   [70:0] select_ln19_36_fu_1230_p3;
wire   [91:0] shl_ln19_23_fu_1237_p3;
wire   [91:0] and_ln19_16_fu_1215_p3;
wire   [91:0] select_ln19_37_fu_1245_p3;
wire   [31:0] tmp_16_fu_1258_p4;
wire   [70:0] select_ln19_38_fu_1275_p3;
wire   [91:0] shl_ln19_24_fu_1281_p3;
wire   [91:0] and_ln19_17_fu_1267_p3;
wire   [91:0] select_ln19_39_fu_1289_p3;
wire   [31:0] tmp_17_fu_1302_p4;
wire   [70:0] select_ln19_40_fu_1319_p3;
wire   [91:0] shl_ln19_25_fu_1325_p3;
wire   [91:0] and_ln19_18_fu_1311_p3;
wire   [91:0] select_ln19_41_fu_1333_p3;
wire   [31:0] tmp_18_fu_1346_p4;
wire   [70:0] select_ln19_42_fu_1370_p3;
wire   [91:0] shl_ln19_27_fu_1377_p3;
wire   [91:0] and_ln19_19_fu_1355_p3;
wire   [91:0] select_ln19_43_fu_1385_p3;
wire   [31:0] tmp_19_fu_1398_p4;
wire   [70:0] select_ln19_44_fu_1415_p3;
wire   [91:0] shl_ln19_28_fu_1421_p3;
wire   [91:0] and_ln19_20_fu_1407_p3;
wire   [91:0] select_ln19_45_fu_1429_p3;
wire   [21:0] select_ln30_fu_1442_p3;
wire   [21:0] select_ln30_1_fu_1449_p3;
wire   [21:0] select_ln30_2_fu_1456_p3;
wire   [41:0] shl_ln1_fu_1463_p3;
wire   [41:0] select_ln30_3_fu_1471_p3;
wire   [41:0] add_ln30_fu_1478_p2;
wire   [21:0] select_ln30_4_fu_1494_p3;
wire   [21:0] select_ln30_5_fu_1501_p3;
wire   [21:0] select_ln30_6_fu_1508_p3;
wire   [41:0] shl_ln30_1_fu_1515_p3;
wire   [41:0] select_ln30_7_fu_1523_p3;
wire   [41:0] add_ln30_1_fu_1530_p2;
wire   [21:0] select_ln38_fu_1553_p3;
wire   [41:0] shl_ln2_fu_1560_p3;
wire   [41:0] select_ln30_8_fu_1546_p3;
wire   [41:0] add_ln38_fu_1568_p2;
wire   [31:0] tmp_20_fu_1584_p4;
wire   [70:0] select_ln19_46_fu_1601_p3;
wire   [91:0] shl_ln19_29_fu_1607_p3;
wire   [91:0] and_ln19_21_fu_1593_p3;
wire   [91:0] select_ln19_47_fu_1615_p3;
wire   [22:0] zext_ln32_fu_1628_p1;
wire   [47:0] tmp_45_fu_1637_p3;
wire   [43:0] tmp_46_fu_1649_p3;
wire  signed [48:0] sext_ln32_fu_1645_p1;
wire  signed [48:0] sext_ln32_4_fu_1657_p1;
wire   [22:0] zext_ln32_1_fu_1667_p1;
wire   [47:0] tmp_47_fu_1676_p3;
wire   [43:0] tmp_48_fu_1688_p3;
wire  signed [48:0] sext_ln32_8_fu_1684_p1;
wire  signed [48:0] sext_ln32_12_fu_1696_p1;
wire   [21:0] select_ln30_10_fu_1706_p3;
wire   [21:0] select_ln30_11_fu_1713_p3;
wire   [21:0] select_ln30_12_fu_1720_p3;
wire   [41:0] shl_ln30_2_fu_1727_p3;
wire   [41:0] select_ln30_13_fu_1735_p3;
wire   [41:0] add_ln30_2_fu_1742_p2;
wire   [21:0] select_ln38_4_fu_1758_p3;
wire   [21:0] select_ln38_5_fu_1765_p3;
wire   [21:0] select_ln38_6_fu_1772_p3;
wire   [41:0] shl_ln38_2_fu_1779_p3;
wire   [41:0] add_ln38_2_fu_1787_p2;
wire   [31:0] tmp_21_fu_1803_p4;
wire   [70:0] select_ln19_48_fu_1827_p3;
wire   [91:0] shl_ln19_31_fu_1834_p3;
wire   [91:0] and_ln19_22_fu_1812_p3;
wire   [91:0] select_ln19_49_fu_1842_p3;
wire   [22:0] zext_ln32_2_fu_1878_p1;
wire   [47:0] tmp_49_fu_1887_p3;
wire   [43:0] tmp_50_fu_1899_p3;
wire  signed [48:0] sext_ln32_13_fu_1895_p1;
wire  signed [48:0] sext_ln32_14_fu_1907_p1;
wire   [22:0] zext_ln40_fu_1917_p1;
wire   [47:0] tmp_51_fu_1926_p3;
wire   [43:0] tmp_52_fu_1938_p3;
wire  signed [48:0] sext_ln40_fu_1934_p1;
wire  signed [48:0] sext_ln40_4_fu_1946_p1;
wire   [21:0] select_ln38_1_fu_1956_p3;
wire   [21:0] select_ln38_2_fu_1963_p3;
wire   [21:0] select_ln38_3_fu_1970_p3;
wire   [41:0] shl_ln38_1_fu_1977_p3;
wire   [41:0] select_ln30_9_fu_1871_p3;
wire   [41:0] add_ln38_1_fu_1985_p2;
wire   [31:0] tmp_22_fu_2009_p4;
wire   [70:0] select_ln19_50_fu_2026_p3;
wire   [91:0] shl_ln19_32_fu_2032_p3;
wire   [91:0] and_ln19_23_fu_2018_p3;
wire   [91:0] select_ln19_51_fu_2040_p3;
wire   [22:0] zext_ln40_1_fu_2069_p1;
wire   [47:0] tmp_53_fu_2078_p3;
wire   [43:0] tmp_54_fu_2090_p3;
wire  signed [48:0] sext_ln40_8_fu_2086_p1;
wire  signed [48:0] sext_ln40_12_fu_2098_p1;
wire   [22:0] zext_ln40_2_fu_2108_p1;
wire   [47:0] tmp_55_fu_2117_p3;
wire   [43:0] tmp_56_fu_2129_p3;
wire  signed [48:0] sext_ln40_13_fu_2125_p1;
wire  signed [48:0] sext_ln40_14_fu_2137_p1;
wire   [31:0] tmp_23_fu_2147_p4;
wire   [70:0] select_ln19_52_fu_2164_p3;
wire   [91:0] shl_ln19_33_fu_2170_p3;
wire   [91:0] and_ln19_24_fu_2156_p3;
wire   [91:0] select_ln19_53_fu_2178_p3;
wire   [91:0] add_ln19_25_fu_2185_p2;
wire   [71:0] and_ln1_fu_2227_p3;
wire  signed [71:0] sext_ln32_3_fu_2234_p1;
wire   [71:0] add_ln32_1_fu_2237_p2;
wire   [31:0] tmp_26_fu_2243_p4;
wire   [71:0] and_ln32_1_fu_2253_p3;
wire  signed [71:0] sext_ln32_7_fu_2261_p1;
wire   [71:0] add_ln32_3_fu_2264_p2;
wire   [71:0] and_ln32_2_fu_2280_p3;
wire  signed [71:0] sext_ln32_11_fu_2287_p1;
wire   [71:0] add_ln32_5_fu_2290_p2;
wire   [31:0] tmp_30_fu_2296_p4;
wire   [71:0] and_ln2_fu_2306_p3;
wire  signed [71:0] sext_ln40_3_fu_2314_p1;
wire   [71:0] add_ln40_1_fu_2317_p2;
wire   [51:0] add_ln181_fu_2333_p2;
wire   [71:0] and_ln40_1_fu_2347_p3;
wire  signed [71:0] sext_ln40_7_fu_2354_p1;
wire   [71:0] add_ln40_3_fu_2357_p2;
wire   [31:0] tmp_34_fu_2363_p4;
wire   [71:0] and_ln40_2_fu_2373_p3;
wire  signed [71:0] sext_ln40_11_fu_2381_p1;
wire   [71:0] add_ln40_5_fu_2384_p2;
wire   [0:0] icmp_ln185_fu_2417_p2;
wire   [31:0] zext_ln182_fu_2406_p1;
wire   [51:0] shl_ln3_fu_2450_p3;
wire   [51:0] add_ln183_fu_2458_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 argmax_fu_146 = 32'd0;
#0 result_fu_150 = 32'd0;
#0 conv_i_i_i964_fu_154 = 32'd0;
#0 argmax_1_fu_158 = 10'd0;
#0 ap_done_reg = 1'b0;
end

qaoa_kernel_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_260_p0),
    .din1(grp_fu_260_p1),
    .ce(1'b1),
    .dout(grp_fu_260_p2)
);

qaoa_kernel_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(prob_reg_3093),
    .din1(H_reg_3100),
    .ce(1'b1),
    .dout(grp_fu_264_p2)
);

qaoa_kernel_mul_49s_23s_68_3_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 68 ))
mul_49s_23s_68_3_1_x_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln32_reg_2855),
    .din1(add_ln32_reg_2850),
    .ce(1'b1),
    .dout(grp_fu_268_p2)
);

qaoa_kernel_mul_49s_23s_68_3_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 68 ))
mul_49s_23s_68_3_1_x_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln32_1_reg_2865),
    .din1(add_ln32_2_reg_2860),
    .ce(1'b1),
    .dout(grp_fu_272_p2)
);

qaoa_kernel_mul_49s_23s_68_3_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 68 ))
mul_49s_23s_68_3_1_x_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln32_2_reg_2916),
    .din1(add_ln32_4_reg_2911),
    .ce(1'b1),
    .dout(grp_fu_276_p2)
);

qaoa_kernel_mul_49s_23s_68_3_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 68 ))
mul_49s_23s_68_3_1_x_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln40_reg_2926),
    .din1(add_ln40_reg_2921),
    .ce(1'b1),
    .dout(grp_fu_280_p2)
);

qaoa_kernel_mul_49s_23s_68_3_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 68 ))
mul_49s_23s_68_3_1_x_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln40_1_reg_2981),
    .din1(add_ln40_2_reg_2976),
    .ce(1'b1),
    .dout(grp_fu_284_p2)
);

qaoa_kernel_mul_49s_23s_68_3_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 68 ))
mul_49s_23s_68_3_1_x_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln40_2_reg_2991),
    .din1(add_ln40_4_reg_2986),
    .ce(1'b1),
    .dout(grp_fu_288_p2)
);

qaoa_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter30_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln177_fu_315_p2 == 1'd0))) begin
            argmax_1_fu_158 <= add_ln177_fu_321_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            argmax_1_fu_158 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            argmax_fu_146 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter29 == 1'b1)) begin
            argmax_fu_146 <= argmax_4_fu_2429_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_i_i_i964_fu_154 <= 32'd4293918720;
        end else if ((ap_enable_reg_pp0_iter29 == 1'b1)) begin
            conv_i_i_i964_fu_154 <= select_ln185_fu_2422_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            result_fu_150 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter31 == 1'b1)) begin
            result_fu_150 <= {{add_ln183_fu_2458_p2[51:20]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        H_reg_3100 <= {{add_ln40_5_fu_2384_p2[71:40]}};
        add_ln19_10_reg_2746[91 : 60] <= add_ln19_10_fu_920_p2[91 : 60];
        add_ln19_11_reg_2757[91 : 60] <= add_ln19_11_fu_972_p2[91 : 60];
        add_ln19_12_reg_2762[91 : 60] <= add_ln19_12_fu_1016_p2[91 : 60];
        add_ln19_13_reg_2767[91 : 60] <= add_ln19_13_fu_1060_p2[91 : 60];
        add_ln19_14_reg_2778[91 : 60] <= add_ln19_14_fu_1112_p2[91 : 60];
        add_ln19_15_reg_2783[91 : 60] <= add_ln19_15_fu_1156_p2[91 : 60];
        add_ln19_16_reg_2788[91 : 60] <= add_ln19_16_fu_1200_p2[91 : 60];
        add_ln19_17_reg_2799[91 : 60] <= add_ln19_17_fu_1252_p2[91 : 60];
        add_ln19_18_reg_2804[91 : 60] <= add_ln19_18_fu_1296_p2[91 : 60];
        add_ln19_19_reg_2809[91 : 60] <= add_ln19_19_fu_1340_p2[91 : 60];
        add_ln19_20_reg_2820[91 : 60] <= add_ln19_20_fu_1392_p2[91 : 60];
        add_ln19_21_reg_2825[91 : 60] <= add_ln19_21_fu_1436_p2[91 : 60];
        add_ln19_22_reg_2845[91 : 60] <= add_ln19_22_fu_1622_p2[91 : 60];
        add_ln19_23_reg_2886[91 : 60] <= add_ln19_23_fu_1849_p2[91 : 60];
        add_ln19_24_reg_2951[91 : 60] <= add_ln19_24_fu_2047_p2[91 : 60];
        add_ln19_2_reg_2637[91 : 60] <= add_ln19_2_fu_512_p2[91 : 60];
        add_ln19_3_reg_2654[91 : 60] <= add_ln19_3_fu_564_p2[91 : 60];
        add_ln19_4_reg_2671[91 : 60] <= add_ln19_4_fu_616_p2[91 : 60];
        add_ln19_5_reg_2693[91 : 60] <= add_ln19_5_fu_676_p2[91 : 60];
        add_ln19_6_reg_2708[91 : 60] <= add_ln19_6_fu_728_p2[91 : 60];
        add_ln19_7_reg_2725[91 : 60] <= add_ln19_7_fu_780_p2[91 : 60];
        add_ln19_8_reg_2736[91 : 60] <= add_ln19_8_fu_832_p2[91 : 60];
        add_ln19_9_reg_2741[91 : 60] <= add_ln19_9_fu_876_p2[91 : 60];
        add_ln32_2_reg_2860[22 : 20] <= add_ln32_2_fu_1670_p2[22 : 20];
        add_ln32_4_reg_2911[22 : 20] <= add_ln32_4_fu_1881_p2[22 : 20];
        add_ln32_reg_2850[22 : 20] <= add_ln32_fu_1631_p2[22 : 20];
        add_ln40_2_reg_2976[22 : 20] <= add_ln40_2_fu_2072_p2[22 : 20];
        add_ln40_4_reg_2986[22 : 20] <= add_ln40_4_fu_2111_p2[22 : 20];
        add_ln40_reg_2921[22 : 20] <= add_ln40_fu_1920_p2[22 : 20];
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln177_reg_2568_pp0_iter10_reg <= icmp_ln177_reg_2568_pp0_iter9_reg;
        icmp_ln177_reg_2568_pp0_iter11_reg <= icmp_ln177_reg_2568_pp0_iter10_reg;
        icmp_ln177_reg_2568_pp0_iter12_reg <= icmp_ln177_reg_2568_pp0_iter11_reg;
        icmp_ln177_reg_2568_pp0_iter13_reg <= icmp_ln177_reg_2568_pp0_iter12_reg;
        icmp_ln177_reg_2568_pp0_iter14_reg <= icmp_ln177_reg_2568_pp0_iter13_reg;
        icmp_ln177_reg_2568_pp0_iter15_reg <= icmp_ln177_reg_2568_pp0_iter14_reg;
        icmp_ln177_reg_2568_pp0_iter16_reg <= icmp_ln177_reg_2568_pp0_iter15_reg;
        icmp_ln177_reg_2568_pp0_iter17_reg <= icmp_ln177_reg_2568_pp0_iter16_reg;
        icmp_ln177_reg_2568_pp0_iter18_reg <= icmp_ln177_reg_2568_pp0_iter17_reg;
        icmp_ln177_reg_2568_pp0_iter19_reg <= icmp_ln177_reg_2568_pp0_iter18_reg;
        icmp_ln177_reg_2568_pp0_iter20_reg <= icmp_ln177_reg_2568_pp0_iter19_reg;
        icmp_ln177_reg_2568_pp0_iter21_reg <= icmp_ln177_reg_2568_pp0_iter20_reg;
        icmp_ln177_reg_2568_pp0_iter22_reg <= icmp_ln177_reg_2568_pp0_iter21_reg;
        icmp_ln177_reg_2568_pp0_iter23_reg <= icmp_ln177_reg_2568_pp0_iter22_reg;
        icmp_ln177_reg_2568_pp0_iter24_reg <= icmp_ln177_reg_2568_pp0_iter23_reg;
        icmp_ln177_reg_2568_pp0_iter25_reg <= icmp_ln177_reg_2568_pp0_iter24_reg;
        icmp_ln177_reg_2568_pp0_iter26_reg <= icmp_ln177_reg_2568_pp0_iter25_reg;
        icmp_ln177_reg_2568_pp0_iter27_reg <= icmp_ln177_reg_2568_pp0_iter26_reg;
        icmp_ln177_reg_2568_pp0_iter28_reg <= icmp_ln177_reg_2568_pp0_iter27_reg;
        icmp_ln177_reg_2568_pp0_iter29_reg <= icmp_ln177_reg_2568_pp0_iter28_reg;
        icmp_ln177_reg_2568_pp0_iter2_reg <= icmp_ln177_reg_2568_pp0_iter1_reg;
        icmp_ln177_reg_2568_pp0_iter3_reg <= icmp_ln177_reg_2568_pp0_iter2_reg;
        icmp_ln177_reg_2568_pp0_iter4_reg <= icmp_ln177_reg_2568_pp0_iter3_reg;
        icmp_ln177_reg_2568_pp0_iter5_reg <= icmp_ln177_reg_2568_pp0_iter4_reg;
        icmp_ln177_reg_2568_pp0_iter6_reg <= icmp_ln177_reg_2568_pp0_iter5_reg;
        icmp_ln177_reg_2568_pp0_iter7_reg <= icmp_ln177_reg_2568_pp0_iter6_reg;
        icmp_ln177_reg_2568_pp0_iter8_reg <= icmp_ln177_reg_2568_pp0_iter7_reg;
        icmp_ln177_reg_2568_pp0_iter9_reg <= icmp_ln177_reg_2568_pp0_iter8_reg;
        mul_ln181_1_reg_3073 <= grp_fu_260_p2;
        mul_ln181_reg_3068 <= grp_fu_284_p_dout0;
        mul_ln183_reg_3115 <= grp_fu_264_p2;
        mul_ln32_1_reg_3016 <= grp_fu_272_p2;
        mul_ln32_2_reg_3058 <= grp_fu_276_p2;
        mul_ln32_reg_3006 <= grp_fu_268_p2;
        mul_ln40_1_reg_3083 <= grp_fu_284_p2;
        mul_ln40_2_reg_3088 <= grp_fu_288_p2;
        mul_ln40_reg_3063 <= grp_fu_280_p2;
        prob_reg_3093 <= {{add_ln181_fu_2333_p2[51:20]}};
        s_1_reg_2946 <= s_1_fu_2006_p1;
        s_1_reg_2946_pp0_iter25_reg <= s_1_reg_2946;
        s_1_reg_2946_pp0_iter26_reg <= s_1_reg_2946_pp0_iter25_reg;
        s_1_reg_2946_pp0_iter27_reg <= s_1_reg_2946_pp0_iter26_reg;
        s_1_reg_2946_pp0_iter28_reg <= s_1_reg_2946_pp0_iter27_reg;
        s_reg_2556_pp0_iter10_reg <= s_reg_2556_pp0_iter9_reg;
        s_reg_2556_pp0_iter11_reg <= s_reg_2556_pp0_iter10_reg;
        s_reg_2556_pp0_iter12_reg <= s_reg_2556_pp0_iter11_reg;
        s_reg_2556_pp0_iter13_reg <= s_reg_2556_pp0_iter12_reg;
        s_reg_2556_pp0_iter14_reg <= s_reg_2556_pp0_iter13_reg;
        s_reg_2556_pp0_iter15_reg <= s_reg_2556_pp0_iter14_reg;
        s_reg_2556_pp0_iter16_reg <= s_reg_2556_pp0_iter15_reg;
        s_reg_2556_pp0_iter17_reg <= s_reg_2556_pp0_iter16_reg;
        s_reg_2556_pp0_iter18_reg <= s_reg_2556_pp0_iter17_reg;
        s_reg_2556_pp0_iter19_reg <= s_reg_2556_pp0_iter18_reg;
        s_reg_2556_pp0_iter20_reg <= s_reg_2556_pp0_iter19_reg;
        s_reg_2556_pp0_iter21_reg <= s_reg_2556_pp0_iter20_reg;
        s_reg_2556_pp0_iter22_reg <= s_reg_2556_pp0_iter21_reg;
        s_reg_2556_pp0_iter23_reg <= s_reg_2556_pp0_iter22_reg;
        s_reg_2556_pp0_iter2_reg <= s_reg_2556_pp0_iter1_reg;
        s_reg_2556_pp0_iter3_reg <= s_reg_2556_pp0_iter2_reg;
        s_reg_2556_pp0_iter4_reg <= s_reg_2556_pp0_iter3_reg;
        s_reg_2556_pp0_iter5_reg <= s_reg_2556_pp0_iter4_reg;
        s_reg_2556_pp0_iter6_reg <= s_reg_2556_pp0_iter5_reg;
        s_reg_2556_pp0_iter7_reg <= s_reg_2556_pp0_iter6_reg;
        s_reg_2556_pp0_iter8_reg <= s_reg_2556_pp0_iter7_reg;
        s_reg_2556_pp0_iter9_reg <= s_reg_2556_pp0_iter8_reg;
        shl_ln19_10_reg_2730[70 : 39] <= shl_ln19_10_fu_803_p3[70 : 39];
        shl_ln19_10_reg_2730_pp0_iter9_reg[70 : 39] <= shl_ln19_10_reg_2730[70 : 39];
        shl_ln19_14_reg_2751[70 : 39] <= shl_ln19_14_fu_943_p3[70 : 39];
        shl_ln19_14_reg_2751_pp0_iter12_reg[70 : 39] <= shl_ln19_14_reg_2751[70 : 39];
        shl_ln19_18_reg_2772[70 : 39] <= shl_ln19_18_fu_1083_p3[70 : 39];
        shl_ln19_18_reg_2772_pp0_iter15_reg[70 : 39] <= shl_ln19_18_reg_2772[70 : 39];
        shl_ln19_22_reg_2793[70 : 39] <= shl_ln19_22_fu_1223_p3[70 : 39];
        shl_ln19_22_reg_2793_pp0_iter18_reg[70 : 39] <= shl_ln19_22_reg_2793[70 : 39];
        shl_ln19_26_reg_2814[70 : 39] <= shl_ln19_26_fu_1363_p3[70 : 39];
        shl_ln19_26_reg_2814_pp0_iter21_reg[70 : 39] <= shl_ln19_26_reg_2814[70 : 39];
        shl_ln19_30_reg_2880[70 : 39] <= shl_ln19_30_fu_1820_p3[70 : 39];
        shl_ln19_30_reg_2880_pp0_iter24_reg[70 : 39] <= shl_ln19_30_reg_2880[70 : 39];
        shl_ln19_4_reg_2631[70 : 39] <= shl_ln19_4_fu_482_p3[70 : 39];
        shl_ln19_4_reg_2631_pp0_iter3_reg[70 : 39] <= shl_ln19_4_reg_2631[70 : 39];
        shl_ln19_8_reg_2687[70 : 39] <= shl_ln19_8_fu_646_p3[70 : 39];
        shl_ln19_8_reg_2687_pp0_iter6_reg[70 : 39] <= shl_ln19_8_reg_2687[70 : 39];
        state_im_load_reg_3001 <= state_im_q0;
        state_re_load_reg_2996 <= state_re_q0;
        sub_ln32_1_reg_2865[48 : 41] <= sub_ln32_1_fu_1700_p2[48 : 41];
        sub_ln32_2_reg_2916[48 : 41] <= sub_ln32_2_fu_1911_p2[48 : 41];
        sub_ln32_reg_2855[48 : 41] <= sub_ln32_fu_1661_p2[48 : 41];
        sub_ln40_1_reg_2981[48 : 41] <= sub_ln40_1_fu_2102_p2[48 : 41];
        sub_ln40_2_reg_2991[48 : 41] <= sub_ln40_2_fu_2141_p2[48 : 41];
        sub_ln40_reg_2926[48 : 41] <= sub_ln40_fu_1950_p2[48 : 41];
        tmp_24_reg_2830 <= {{add_ln30_fu_1478_p2[41:20]}};
        tmp_25_reg_3011 <= {{add_ln19_25_fu_2185_p2[91:60]}};
        tmp_27_reg_2835 <= {{add_ln30_1_fu_1530_p2[41:20]}};
        tmp_28_reg_3053 <= {{add_ln32_3_fu_2264_p2[71:40]}};
        tmp_29_reg_2870 <= {{add_ln30_2_fu_1742_p2[41:20]}};
        tmp_31_reg_2840 <= {{add_ln38_fu_1568_p2[41:20]}};
        tmp_31_reg_2840_pp0_iter22_reg[21 : 20] <= tmp_31_reg_2840[21 : 20];
        tmp_32_reg_3078 <= {{add_ln40_1_fu_2317_p2[71:40]}};
        tmp_33_reg_2931 <= {{add_ln38_1_fu_1985_p2[41:20]}};
        tmp_35_reg_2875 <= {{add_ln38_2_fu_1787_p2[41:20]}};
        tmp_35_reg_2875_pp0_iter23_reg[21 : 20] <= tmp_35_reg_2875[21 : 20];
        tmp_37_reg_2583_pp0_iter10_reg <= tmp_37_reg_2583_pp0_iter9_reg;
        tmp_37_reg_2583_pp0_iter11_reg <= tmp_37_reg_2583_pp0_iter10_reg;
        tmp_37_reg_2583_pp0_iter12_reg <= tmp_37_reg_2583_pp0_iter11_reg;
        tmp_37_reg_2583_pp0_iter13_reg <= tmp_37_reg_2583_pp0_iter12_reg;
        tmp_37_reg_2583_pp0_iter14_reg <= tmp_37_reg_2583_pp0_iter13_reg;
        tmp_37_reg_2583_pp0_iter15_reg <= tmp_37_reg_2583_pp0_iter14_reg;
        tmp_37_reg_2583_pp0_iter16_reg <= tmp_37_reg_2583_pp0_iter15_reg;
        tmp_37_reg_2583_pp0_iter17_reg <= tmp_37_reg_2583_pp0_iter16_reg;
        tmp_37_reg_2583_pp0_iter18_reg <= tmp_37_reg_2583_pp0_iter17_reg;
        tmp_37_reg_2583_pp0_iter19_reg <= tmp_37_reg_2583_pp0_iter18_reg;
        tmp_37_reg_2583_pp0_iter20_reg <= tmp_37_reg_2583_pp0_iter19_reg;
        tmp_37_reg_2583_pp0_iter21_reg <= tmp_37_reg_2583_pp0_iter20_reg;
        tmp_37_reg_2583_pp0_iter22_reg <= tmp_37_reg_2583_pp0_iter21_reg;
        tmp_37_reg_2583_pp0_iter2_reg <= tmp_37_reg_2583_pp0_iter1_reg;
        tmp_37_reg_2583_pp0_iter3_reg <= tmp_37_reg_2583_pp0_iter2_reg;
        tmp_37_reg_2583_pp0_iter4_reg <= tmp_37_reg_2583_pp0_iter3_reg;
        tmp_37_reg_2583_pp0_iter5_reg <= tmp_37_reg_2583_pp0_iter4_reg;
        tmp_37_reg_2583_pp0_iter6_reg <= tmp_37_reg_2583_pp0_iter5_reg;
        tmp_37_reg_2583_pp0_iter7_reg <= tmp_37_reg_2583_pp0_iter6_reg;
        tmp_37_reg_2583_pp0_iter8_reg <= tmp_37_reg_2583_pp0_iter7_reg;
        tmp_37_reg_2583_pp0_iter9_reg <= tmp_37_reg_2583_pp0_iter8_reg;
        tmp_38_reg_2598_pp0_iter10_reg <= tmp_38_reg_2598_pp0_iter9_reg;
        tmp_38_reg_2598_pp0_iter11_reg <= tmp_38_reg_2598_pp0_iter10_reg;
        tmp_38_reg_2598_pp0_iter12_reg <= tmp_38_reg_2598_pp0_iter11_reg;
        tmp_38_reg_2598_pp0_iter13_reg <= tmp_38_reg_2598_pp0_iter12_reg;
        tmp_38_reg_2598_pp0_iter14_reg <= tmp_38_reg_2598_pp0_iter13_reg;
        tmp_38_reg_2598_pp0_iter15_reg <= tmp_38_reg_2598_pp0_iter14_reg;
        tmp_38_reg_2598_pp0_iter16_reg <= tmp_38_reg_2598_pp0_iter15_reg;
        tmp_38_reg_2598_pp0_iter17_reg <= tmp_38_reg_2598_pp0_iter16_reg;
        tmp_38_reg_2598_pp0_iter18_reg <= tmp_38_reg_2598_pp0_iter17_reg;
        tmp_38_reg_2598_pp0_iter19_reg <= tmp_38_reg_2598_pp0_iter18_reg;
        tmp_38_reg_2598_pp0_iter20_reg <= tmp_38_reg_2598_pp0_iter19_reg;
        tmp_38_reg_2598_pp0_iter21_reg <= tmp_38_reg_2598_pp0_iter20_reg;
        tmp_38_reg_2598_pp0_iter2_reg <= tmp_38_reg_2598_pp0_iter1_reg;
        tmp_38_reg_2598_pp0_iter3_reg <= tmp_38_reg_2598_pp0_iter2_reg;
        tmp_38_reg_2598_pp0_iter4_reg <= tmp_38_reg_2598_pp0_iter3_reg;
        tmp_38_reg_2598_pp0_iter5_reg <= tmp_38_reg_2598_pp0_iter4_reg;
        tmp_38_reg_2598_pp0_iter6_reg <= tmp_38_reg_2598_pp0_iter5_reg;
        tmp_38_reg_2598_pp0_iter7_reg <= tmp_38_reg_2598_pp0_iter6_reg;
        tmp_38_reg_2598_pp0_iter8_reg <= tmp_38_reg_2598_pp0_iter7_reg;
        tmp_38_reg_2598_pp0_iter9_reg <= tmp_38_reg_2598_pp0_iter8_reg;
        tmp_39_reg_2619 <= s_reg_2556_pp0_iter1_reg[32'd4];
        tmp_39_reg_2619_pp0_iter10_reg <= tmp_39_reg_2619_pp0_iter9_reg;
        tmp_39_reg_2619_pp0_iter11_reg <= tmp_39_reg_2619_pp0_iter10_reg;
        tmp_39_reg_2619_pp0_iter12_reg <= tmp_39_reg_2619_pp0_iter11_reg;
        tmp_39_reg_2619_pp0_iter13_reg <= tmp_39_reg_2619_pp0_iter12_reg;
        tmp_39_reg_2619_pp0_iter14_reg <= tmp_39_reg_2619_pp0_iter13_reg;
        tmp_39_reg_2619_pp0_iter15_reg <= tmp_39_reg_2619_pp0_iter14_reg;
        tmp_39_reg_2619_pp0_iter16_reg <= tmp_39_reg_2619_pp0_iter15_reg;
        tmp_39_reg_2619_pp0_iter17_reg <= tmp_39_reg_2619_pp0_iter16_reg;
        tmp_39_reg_2619_pp0_iter18_reg <= tmp_39_reg_2619_pp0_iter17_reg;
        tmp_39_reg_2619_pp0_iter19_reg <= tmp_39_reg_2619_pp0_iter18_reg;
        tmp_39_reg_2619_pp0_iter20_reg <= tmp_39_reg_2619_pp0_iter19_reg;
        tmp_39_reg_2619_pp0_iter21_reg <= tmp_39_reg_2619_pp0_iter20_reg;
        tmp_39_reg_2619_pp0_iter22_reg <= tmp_39_reg_2619_pp0_iter21_reg;
        tmp_39_reg_2619_pp0_iter3_reg <= tmp_39_reg_2619;
        tmp_39_reg_2619_pp0_iter4_reg <= tmp_39_reg_2619_pp0_iter3_reg;
        tmp_39_reg_2619_pp0_iter5_reg <= tmp_39_reg_2619_pp0_iter4_reg;
        tmp_39_reg_2619_pp0_iter6_reg <= tmp_39_reg_2619_pp0_iter5_reg;
        tmp_39_reg_2619_pp0_iter7_reg <= tmp_39_reg_2619_pp0_iter6_reg;
        tmp_39_reg_2619_pp0_iter8_reg <= tmp_39_reg_2619_pp0_iter7_reg;
        tmp_39_reg_2619_pp0_iter9_reg <= tmp_39_reg_2619_pp0_iter8_reg;
        tmp_40_reg_2642 <= s_reg_2556_pp0_iter2_reg[32'd7];
        tmp_40_reg_2642_pp0_iter10_reg <= tmp_40_reg_2642_pp0_iter9_reg;
        tmp_40_reg_2642_pp0_iter11_reg <= tmp_40_reg_2642_pp0_iter10_reg;
        tmp_40_reg_2642_pp0_iter12_reg <= tmp_40_reg_2642_pp0_iter11_reg;
        tmp_40_reg_2642_pp0_iter13_reg <= tmp_40_reg_2642_pp0_iter12_reg;
        tmp_40_reg_2642_pp0_iter14_reg <= tmp_40_reg_2642_pp0_iter13_reg;
        tmp_40_reg_2642_pp0_iter15_reg <= tmp_40_reg_2642_pp0_iter14_reg;
        tmp_40_reg_2642_pp0_iter16_reg <= tmp_40_reg_2642_pp0_iter15_reg;
        tmp_40_reg_2642_pp0_iter17_reg <= tmp_40_reg_2642_pp0_iter16_reg;
        tmp_40_reg_2642_pp0_iter18_reg <= tmp_40_reg_2642_pp0_iter17_reg;
        tmp_40_reg_2642_pp0_iter19_reg <= tmp_40_reg_2642_pp0_iter18_reg;
        tmp_40_reg_2642_pp0_iter20_reg <= tmp_40_reg_2642_pp0_iter19_reg;
        tmp_40_reg_2642_pp0_iter21_reg <= tmp_40_reg_2642_pp0_iter20_reg;
        tmp_40_reg_2642_pp0_iter4_reg <= tmp_40_reg_2642;
        tmp_40_reg_2642_pp0_iter5_reg <= tmp_40_reg_2642_pp0_iter4_reg;
        tmp_40_reg_2642_pp0_iter6_reg <= tmp_40_reg_2642_pp0_iter5_reg;
        tmp_40_reg_2642_pp0_iter7_reg <= tmp_40_reg_2642_pp0_iter6_reg;
        tmp_40_reg_2642_pp0_iter8_reg <= tmp_40_reg_2642_pp0_iter7_reg;
        tmp_40_reg_2642_pp0_iter9_reg <= tmp_40_reg_2642_pp0_iter8_reg;
        tmp_41_reg_2659 <= s_reg_2556_pp0_iter3_reg[32'd1];
        tmp_41_reg_2659_pp0_iter10_reg <= tmp_41_reg_2659_pp0_iter9_reg;
        tmp_41_reg_2659_pp0_iter11_reg <= tmp_41_reg_2659_pp0_iter10_reg;
        tmp_41_reg_2659_pp0_iter12_reg <= tmp_41_reg_2659_pp0_iter11_reg;
        tmp_41_reg_2659_pp0_iter13_reg <= tmp_41_reg_2659_pp0_iter12_reg;
        tmp_41_reg_2659_pp0_iter14_reg <= tmp_41_reg_2659_pp0_iter13_reg;
        tmp_41_reg_2659_pp0_iter15_reg <= tmp_41_reg_2659_pp0_iter14_reg;
        tmp_41_reg_2659_pp0_iter16_reg <= tmp_41_reg_2659_pp0_iter15_reg;
        tmp_41_reg_2659_pp0_iter17_reg <= tmp_41_reg_2659_pp0_iter16_reg;
        tmp_41_reg_2659_pp0_iter18_reg <= tmp_41_reg_2659_pp0_iter17_reg;
        tmp_41_reg_2659_pp0_iter19_reg <= tmp_41_reg_2659_pp0_iter18_reg;
        tmp_41_reg_2659_pp0_iter20_reg <= tmp_41_reg_2659_pp0_iter19_reg;
        tmp_41_reg_2659_pp0_iter21_reg <= tmp_41_reg_2659_pp0_iter20_reg;
        tmp_41_reg_2659_pp0_iter5_reg <= tmp_41_reg_2659;
        tmp_41_reg_2659_pp0_iter6_reg <= tmp_41_reg_2659_pp0_iter5_reg;
        tmp_41_reg_2659_pp0_iter7_reg <= tmp_41_reg_2659_pp0_iter6_reg;
        tmp_41_reg_2659_pp0_iter8_reg <= tmp_41_reg_2659_pp0_iter7_reg;
        tmp_41_reg_2659_pp0_iter9_reg <= tmp_41_reg_2659_pp0_iter8_reg;
        tmp_42_reg_2676 <= s_reg_2556_pp0_iter4_reg[32'd5];
        tmp_42_reg_2676_pp0_iter10_reg <= tmp_42_reg_2676_pp0_iter9_reg;
        tmp_42_reg_2676_pp0_iter11_reg <= tmp_42_reg_2676_pp0_iter10_reg;
        tmp_42_reg_2676_pp0_iter12_reg <= tmp_42_reg_2676_pp0_iter11_reg;
        tmp_42_reg_2676_pp0_iter13_reg <= tmp_42_reg_2676_pp0_iter12_reg;
        tmp_42_reg_2676_pp0_iter14_reg <= tmp_42_reg_2676_pp0_iter13_reg;
        tmp_42_reg_2676_pp0_iter15_reg <= tmp_42_reg_2676_pp0_iter14_reg;
        tmp_42_reg_2676_pp0_iter16_reg <= tmp_42_reg_2676_pp0_iter15_reg;
        tmp_42_reg_2676_pp0_iter17_reg <= tmp_42_reg_2676_pp0_iter16_reg;
        tmp_42_reg_2676_pp0_iter18_reg <= tmp_42_reg_2676_pp0_iter17_reg;
        tmp_42_reg_2676_pp0_iter19_reg <= tmp_42_reg_2676_pp0_iter18_reg;
        tmp_42_reg_2676_pp0_iter20_reg <= tmp_42_reg_2676_pp0_iter19_reg;
        tmp_42_reg_2676_pp0_iter21_reg <= tmp_42_reg_2676_pp0_iter20_reg;
        tmp_42_reg_2676_pp0_iter22_reg <= tmp_42_reg_2676_pp0_iter21_reg;
        tmp_42_reg_2676_pp0_iter23_reg <= tmp_42_reg_2676_pp0_iter22_reg;
        tmp_42_reg_2676_pp0_iter6_reg <= tmp_42_reg_2676;
        tmp_42_reg_2676_pp0_iter7_reg <= tmp_42_reg_2676_pp0_iter6_reg;
        tmp_42_reg_2676_pp0_iter8_reg <= tmp_42_reg_2676_pp0_iter7_reg;
        tmp_42_reg_2676_pp0_iter9_reg <= tmp_42_reg_2676_pp0_iter8_reg;
        tmp_43_reg_2698 <= s_reg_2556_pp0_iter5_reg[32'd8];
        tmp_43_reg_2698_pp0_iter10_reg <= tmp_43_reg_2698_pp0_iter9_reg;
        tmp_43_reg_2698_pp0_iter11_reg <= tmp_43_reg_2698_pp0_iter10_reg;
        tmp_43_reg_2698_pp0_iter12_reg <= tmp_43_reg_2698_pp0_iter11_reg;
        tmp_43_reg_2698_pp0_iter13_reg <= tmp_43_reg_2698_pp0_iter12_reg;
        tmp_43_reg_2698_pp0_iter14_reg <= tmp_43_reg_2698_pp0_iter13_reg;
        tmp_43_reg_2698_pp0_iter15_reg <= tmp_43_reg_2698_pp0_iter14_reg;
        tmp_43_reg_2698_pp0_iter16_reg <= tmp_43_reg_2698_pp0_iter15_reg;
        tmp_43_reg_2698_pp0_iter17_reg <= tmp_43_reg_2698_pp0_iter16_reg;
        tmp_43_reg_2698_pp0_iter18_reg <= tmp_43_reg_2698_pp0_iter17_reg;
        tmp_43_reg_2698_pp0_iter19_reg <= tmp_43_reg_2698_pp0_iter18_reg;
        tmp_43_reg_2698_pp0_iter20_reg <= tmp_43_reg_2698_pp0_iter19_reg;
        tmp_43_reg_2698_pp0_iter21_reg <= tmp_43_reg_2698_pp0_iter20_reg;
        tmp_43_reg_2698_pp0_iter22_reg <= tmp_43_reg_2698_pp0_iter21_reg;
        tmp_43_reg_2698_pp0_iter23_reg <= tmp_43_reg_2698_pp0_iter22_reg;
        tmp_43_reg_2698_pp0_iter24_reg <= tmp_43_reg_2698_pp0_iter23_reg;
        tmp_43_reg_2698_pp0_iter7_reg <= tmp_43_reg_2698;
        tmp_43_reg_2698_pp0_iter8_reg <= tmp_43_reg_2698_pp0_iter7_reg;
        tmp_43_reg_2698_pp0_iter9_reg <= tmp_43_reg_2698_pp0_iter8_reg;
        tmp_44_reg_2713 <= s_reg_2556_pp0_iter6_reg[32'd2];
        tmp_44_reg_2713_pp0_iter10_reg <= tmp_44_reg_2713_pp0_iter9_reg;
        tmp_44_reg_2713_pp0_iter11_reg <= tmp_44_reg_2713_pp0_iter10_reg;
        tmp_44_reg_2713_pp0_iter12_reg <= tmp_44_reg_2713_pp0_iter11_reg;
        tmp_44_reg_2713_pp0_iter13_reg <= tmp_44_reg_2713_pp0_iter12_reg;
        tmp_44_reg_2713_pp0_iter14_reg <= tmp_44_reg_2713_pp0_iter13_reg;
        tmp_44_reg_2713_pp0_iter15_reg <= tmp_44_reg_2713_pp0_iter14_reg;
        tmp_44_reg_2713_pp0_iter16_reg <= tmp_44_reg_2713_pp0_iter15_reg;
        tmp_44_reg_2713_pp0_iter17_reg <= tmp_44_reg_2713_pp0_iter16_reg;
        tmp_44_reg_2713_pp0_iter18_reg <= tmp_44_reg_2713_pp0_iter17_reg;
        tmp_44_reg_2713_pp0_iter19_reg <= tmp_44_reg_2713_pp0_iter18_reg;
        tmp_44_reg_2713_pp0_iter20_reg <= tmp_44_reg_2713_pp0_iter19_reg;
        tmp_44_reg_2713_pp0_iter21_reg <= tmp_44_reg_2713_pp0_iter20_reg;
        tmp_44_reg_2713_pp0_iter22_reg <= tmp_44_reg_2713_pp0_iter21_reg;
        tmp_44_reg_2713_pp0_iter23_reg <= tmp_44_reg_2713_pp0_iter22_reg;
        tmp_44_reg_2713_pp0_iter24_reg <= tmp_44_reg_2713_pp0_iter23_reg;
        tmp_44_reg_2713_pp0_iter8_reg <= tmp_44_reg_2713;
        tmp_44_reg_2713_pp0_iter9_reg <= tmp_44_reg_2713_pp0_iter8_reg;
        trunc_ln5_reg_2572_pp0_iter10_reg <= trunc_ln5_reg_2572_pp0_iter9_reg;
        trunc_ln5_reg_2572_pp0_iter11_reg <= trunc_ln5_reg_2572_pp0_iter10_reg;
        trunc_ln5_reg_2572_pp0_iter12_reg <= trunc_ln5_reg_2572_pp0_iter11_reg;
        trunc_ln5_reg_2572_pp0_iter13_reg <= trunc_ln5_reg_2572_pp0_iter12_reg;
        trunc_ln5_reg_2572_pp0_iter14_reg <= trunc_ln5_reg_2572_pp0_iter13_reg;
        trunc_ln5_reg_2572_pp0_iter15_reg <= trunc_ln5_reg_2572_pp0_iter14_reg;
        trunc_ln5_reg_2572_pp0_iter16_reg <= trunc_ln5_reg_2572_pp0_iter15_reg;
        trunc_ln5_reg_2572_pp0_iter17_reg <= trunc_ln5_reg_2572_pp0_iter16_reg;
        trunc_ln5_reg_2572_pp0_iter18_reg <= trunc_ln5_reg_2572_pp0_iter17_reg;
        trunc_ln5_reg_2572_pp0_iter19_reg <= trunc_ln5_reg_2572_pp0_iter18_reg;
        trunc_ln5_reg_2572_pp0_iter20_reg <= trunc_ln5_reg_2572_pp0_iter19_reg;
        trunc_ln5_reg_2572_pp0_iter2_reg <= trunc_ln5_reg_2572_pp0_iter1_reg;
        trunc_ln5_reg_2572_pp0_iter3_reg <= trunc_ln5_reg_2572_pp0_iter2_reg;
        trunc_ln5_reg_2572_pp0_iter4_reg <= trunc_ln5_reg_2572_pp0_iter3_reg;
        trunc_ln5_reg_2572_pp0_iter5_reg <= trunc_ln5_reg_2572_pp0_iter4_reg;
        trunc_ln5_reg_2572_pp0_iter6_reg <= trunc_ln5_reg_2572_pp0_iter5_reg;
        trunc_ln5_reg_2572_pp0_iter7_reg <= trunc_ln5_reg_2572_pp0_iter6_reg;
        trunc_ln5_reg_2572_pp0_iter8_reg <= trunc_ln5_reg_2572_pp0_iter7_reg;
        trunc_ln5_reg_2572_pp0_iter9_reg <= trunc_ln5_reg_2572_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln19_1_reg_2614[91 : 60] <= add_ln19_1_fu_452_p2[91 : 60];
        add_ln19_reg_2609[91 : 60] <= add_ln19_fu_403_p2[91 : 60];
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln177_reg_2568 <= icmp_ln177_fu_315_p2;
        icmp_ln177_reg_2568_pp0_iter1_reg <= icmp_ln177_reg_2568;
        s_reg_2556 <= ap_sig_allocacmp_s;
        s_reg_2556_pp0_iter1_reg <= s_reg_2556;
        shl_ln_reg_2593[70 : 39] <= shl_ln_fu_339_p3[70 : 39];
        tmp_37_reg_2583 <= ap_sig_allocacmp_s[32'd3];
        tmp_37_reg_2583_pp0_iter1_reg <= tmp_37_reg_2583;
        tmp_38_reg_2598 <= ap_sig_allocacmp_s[32'd6];
        tmp_38_reg_2598_pp0_iter1_reg <= tmp_38_reg_2598;
        trunc_ln5_reg_2572 <= trunc_ln5_fu_327_p1;
        trunc_ln5_reg_2572_pp0_iter1_reg <= trunc_ln5_reg_2572;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln177_fu_315_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter30_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) 
    & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_s = 10'd0;
    end else begin
        ap_sig_allocacmp_s = argmax_1_fu_158;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter30_reg == 1'b1) & (icmp_ln177_reg_2568_pp0_iter29_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        argmax_out_ap_vld = 1'b1;
    end else begin
        argmax_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter30_reg == 1'b1) & (icmp_ln177_reg_2568_pp0_iter29_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        result_out_ap_vld = 1'b1;
    end else begin
        result_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_im_ce0_local = 1'b1;
    end else begin
        state_im_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_re_ce0_local = 1'b1;
    end else begin
        state_re_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln177_fu_321_p2 = (ap_sig_allocacmp_s + 10'd1);

assign add_ln181_fu_2333_p2 = (mul_ln181_1_reg_3073 + mul_ln181_reg_3068);

assign add_ln183_fu_2458_p2 = (mul_ln183_reg_3115 + shl_ln3_fu_2450_p3);

assign add_ln19_10_fu_920_p2 = (and_ln19_s_fu_891_p3 + select_ln19_23_fu_913_p3);

assign add_ln19_11_fu_972_p2 = (and_ln19_10_fu_935_p3 + select_ln19_25_fu_965_p3);

assign add_ln19_12_fu_1016_p2 = (and_ln19_11_fu_987_p3 + select_ln19_27_fu_1009_p3);

assign add_ln19_13_fu_1060_p2 = (and_ln19_12_fu_1031_p3 + select_ln19_29_fu_1053_p3);

assign add_ln19_14_fu_1112_p2 = (and_ln19_13_fu_1075_p3 + select_ln19_31_fu_1105_p3);

assign add_ln19_15_fu_1156_p2 = (and_ln19_14_fu_1127_p3 + select_ln19_33_fu_1149_p3);

assign add_ln19_16_fu_1200_p2 = (and_ln19_15_fu_1171_p3 + select_ln19_35_fu_1193_p3);

assign add_ln19_17_fu_1252_p2 = (and_ln19_16_fu_1215_p3 + select_ln19_37_fu_1245_p3);

assign add_ln19_18_fu_1296_p2 = (and_ln19_17_fu_1267_p3 + select_ln19_39_fu_1289_p3);

assign add_ln19_19_fu_1340_p2 = (and_ln19_18_fu_1311_p3 + select_ln19_41_fu_1333_p3);

assign add_ln19_1_fu_452_p2 = (and_ln19_1_fu_423_p3 + select_ln19_5_fu_445_p3);

assign add_ln19_20_fu_1392_p2 = (and_ln19_19_fu_1355_p3 + select_ln19_43_fu_1385_p3);

assign add_ln19_21_fu_1436_p2 = (and_ln19_20_fu_1407_p3 + select_ln19_45_fu_1429_p3);

assign add_ln19_22_fu_1622_p2 = (and_ln19_21_fu_1593_p3 + select_ln19_47_fu_1615_p3);

assign add_ln19_23_fu_1849_p2 = (and_ln19_22_fu_1812_p3 + select_ln19_49_fu_1842_p3);

assign add_ln19_24_fu_2047_p2 = (and_ln19_23_fu_2018_p3 + select_ln19_51_fu_2040_p3);

assign add_ln19_25_fu_2185_p2 = (and_ln19_24_fu_2156_p3 + select_ln19_53_fu_2178_p3);

assign add_ln19_2_fu_512_p2 = (and_ln19_2_fu_467_p3 + select_ln19_7_fu_504_p3);

assign add_ln19_3_fu_564_p2 = (and_ln19_3_fu_527_p3 + select_ln19_9_fu_556_p3);

assign add_ln19_4_fu_616_p2 = (and_ln19_4_fu_579_p3 + select_ln19_11_fu_608_p3);

assign add_ln19_5_fu_676_p2 = (and_ln19_5_fu_631_p3 + select_ln19_13_fu_668_p3);

assign add_ln19_6_fu_728_p2 = (and_ln19_6_fu_691_p3 + select_ln19_15_fu_720_p3);

assign add_ln19_7_fu_780_p2 = (and_ln19_7_fu_743_p3 + select_ln19_17_fu_772_p3);

assign add_ln19_8_fu_832_p2 = (and_ln19_8_fu_795_p3 + select_ln19_19_fu_825_p3);

assign add_ln19_9_fu_876_p2 = (and_ln19_9_fu_847_p3 + select_ln19_21_fu_869_p3);

assign add_ln19_fu_403_p2 = (select_ln19_1_fu_363_p3 + select_ln19_3_fu_395_p3);

assign add_ln30_1_fu_1530_p2 = (shl_ln30_1_fu_1515_p3 + select_ln30_7_fu_1523_p3);

assign add_ln30_2_fu_1742_p2 = (shl_ln30_2_fu_1727_p3 + select_ln30_13_fu_1735_p3);

assign add_ln30_fu_1478_p2 = (shl_ln1_fu_1463_p3 + select_ln30_3_fu_1471_p3);

assign add_ln32_1_fu_2237_p2 = ($signed(and_ln1_fu_2227_p3) + $signed(sext_ln32_3_fu_2234_p1));

assign add_ln32_2_fu_1670_p2 = ($signed(zext_ln32_1_fu_1667_p1) + $signed(23'd7340032));

assign add_ln32_3_fu_2264_p2 = ($signed(and_ln32_1_fu_2253_p3) + $signed(sext_ln32_7_fu_2261_p1));

assign add_ln32_4_fu_1881_p2 = ($signed(zext_ln32_2_fu_1878_p1) + $signed(23'd7340032));

assign add_ln32_5_fu_2290_p2 = ($signed(and_ln32_2_fu_2280_p3) + $signed(sext_ln32_11_fu_2287_p1));

assign add_ln32_fu_1631_p2 = ($signed(zext_ln32_fu_1628_p1) + $signed(23'd7340032));

assign add_ln38_1_fu_1985_p2 = (shl_ln38_1_fu_1977_p3 + select_ln30_9_fu_1871_p3);

assign add_ln38_2_fu_1787_p2 = (shl_ln38_2_fu_1779_p3 + select_ln30_13_fu_1735_p3);

assign add_ln38_fu_1568_p2 = (shl_ln2_fu_1560_p3 + select_ln30_8_fu_1546_p3);

assign add_ln40_1_fu_2317_p2 = ($signed(and_ln2_fu_2306_p3) + $signed(sext_ln40_3_fu_2314_p1));

assign add_ln40_2_fu_2072_p2 = ($signed(zext_ln40_1_fu_2069_p1) + $signed(23'd7340032));

assign add_ln40_3_fu_2357_p2 = ($signed(and_ln40_1_fu_2347_p3) + $signed(sext_ln40_7_fu_2354_p1));

assign add_ln40_4_fu_2111_p2 = ($signed(zext_ln40_2_fu_2108_p1) + $signed(23'd7340032));

assign add_ln40_5_fu_2384_p2 = ($signed(and_ln40_2_fu_2373_p3) + $signed(sext_ln40_11_fu_2381_p1));

assign add_ln40_fu_1920_p2 = ($signed(zext_ln40_fu_1917_p1) + $signed(23'd7340032));

assign and_ln19_10_fu_935_p3 = {{tmp_s_fu_926_p4}, {60'd0}};

assign and_ln19_11_fu_987_p3 = {{tmp_10_fu_978_p4}, {60'd0}};

assign and_ln19_12_fu_1031_p3 = {{tmp_11_fu_1022_p4}, {60'd0}};

assign and_ln19_13_fu_1075_p3 = {{tmp_12_fu_1066_p4}, {60'd0}};

assign and_ln19_14_fu_1127_p3 = {{tmp_13_fu_1118_p4}, {60'd0}};

assign and_ln19_15_fu_1171_p3 = {{tmp_14_fu_1162_p4}, {60'd0}};

assign and_ln19_16_fu_1215_p3 = {{tmp_15_fu_1206_p4}, {60'd0}};

assign and_ln19_17_fu_1267_p3 = {{tmp_16_fu_1258_p4}, {60'd0}};

assign and_ln19_18_fu_1311_p3 = {{tmp_17_fu_1302_p4}, {60'd0}};

assign and_ln19_19_fu_1355_p3 = {{tmp_18_fu_1346_p4}, {60'd0}};

assign and_ln19_1_fu_423_p3 = {{tmp_fu_414_p4}, {60'd0}};

assign and_ln19_20_fu_1407_p3 = {{tmp_19_fu_1398_p4}, {60'd0}};

assign and_ln19_21_fu_1593_p3 = {{tmp_20_fu_1584_p4}, {60'd0}};

assign and_ln19_22_fu_1812_p3 = {{tmp_21_fu_1803_p4}, {60'd0}};

assign and_ln19_23_fu_2018_p3 = {{tmp_22_fu_2009_p4}, {60'd0}};

assign and_ln19_24_fu_2156_p3 = {{tmp_23_fu_2147_p4}, {60'd0}};

assign and_ln19_2_fu_467_p3 = {{tmp_1_fu_458_p4}, {60'd0}};

assign and_ln19_3_fu_527_p3 = {{tmp_2_fu_518_p4}, {60'd0}};

assign and_ln19_4_fu_579_p3 = {{tmp_3_fu_570_p4}, {60'd0}};

assign and_ln19_5_fu_631_p3 = {{tmp_4_fu_622_p4}, {60'd0}};

assign and_ln19_6_fu_691_p3 = {{tmp_5_fu_682_p4}, {60'd0}};

assign and_ln19_7_fu_743_p3 = {{tmp_6_fu_734_p4}, {60'd0}};

assign and_ln19_8_fu_795_p3 = {{tmp_7_fu_786_p4}, {60'd0}};

assign and_ln19_9_fu_847_p3 = {{tmp_8_fu_838_p4}, {60'd0}};

assign and_ln19_s_fu_891_p3 = {{tmp_9_fu_882_p4}, {60'd0}};

assign and_ln1_fu_2227_p3 = {{tmp_25_reg_3011}, {40'd0}};

assign and_ln2_fu_2306_p3 = {{tmp_30_fu_2296_p4}, {40'd0}};

assign and_ln32_1_fu_2253_p3 = {{tmp_26_fu_2243_p4}, {40'd0}};

assign and_ln32_2_fu_2280_p3 = {{tmp_28_reg_3053}, {40'd0}};

assign and_ln40_1_fu_2347_p3 = {{tmp_32_reg_3078}, {40'd0}};

assign and_ln40_2_fu_2373_p3 = {{tmp_34_fu_2363_p4}, {40'd0}};

assign and_ln_fu_355_p3 = {{select_ln19_fu_347_p3}, {60'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign argmax_4_fu_2429_p3 = ((icmp_ln185_fu_2417_p2[0:0] == 1'b1) ? zext_ln182_fu_2406_p1 : argmax_fu_146);

assign argmax_out = argmax_fu_146;

assign grp_fu_260_p0 = sext_ln181_1_fu_2222_p1;

assign grp_fu_260_p1 = sext_ln181_1_fu_2222_p1;

assign grp_fu_284_p_ce = 1'b1;

assign grp_fu_284_p_din0 = sext_ln181_fu_2217_p1;

assign grp_fu_284_p_din1 = sext_ln181_fu_2217_p1;

assign icmp_ln177_fu_315_p2 = ((ap_sig_allocacmp_s == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln185_fu_2417_p2 = (($signed(prob_reg_3093) > $signed(conv_i_i_i964_fu_154)) ? 1'b1 : 1'b0);

assign result_out = result_fu_150;

assign s_1_fu_2006_p1 = s_reg_2556_pp0_iter23_reg[8:0];

assign select_ln185_fu_2422_p3 = ((icmp_ln185_fu_2417_p2[0:0] == 1'b1) ? prob_reg_3093 : conv_i_i_i964_fu_154);

assign select_ln19_10_fu_594_p3 = ((tmp_38_reg_2598_pp0_iter3_reg[0:0] == 1'b1) ? shl_ln19_4_reg_2631_pp0_iter3_reg : 71'd0);

assign select_ln19_11_fu_608_p3 = ((tmp_41_fu_587_p3[0:0] == 1'b1) ? shl_ln19_7_fu_600_p3 : 92'd0);

assign select_ln19_12_fu_653_p3 = ((trunc_ln5_reg_2572_pp0_iter4_reg[0:0] == 1'b1) ? shl_ln19_8_fu_646_p3 : 71'd0);

assign select_ln19_13_fu_668_p3 = ((tmp_42_fu_639_p3[0:0] == 1'b1) ? shl_ln19_9_fu_660_p3 : 92'd0);

assign select_ln19_14_fu_706_p3 = ((tmp_37_reg_2583_pp0_iter5_reg[0:0] == 1'b1) ? shl_ln19_8_reg_2687 : 71'd0);

assign select_ln19_15_fu_720_p3 = ((tmp_43_fu_699_p3[0:0] == 1'b1) ? shl_ln19_s_fu_712_p3 : 92'd0);

assign select_ln19_16_fu_758_p3 = ((tmp_38_reg_2598_pp0_iter6_reg[0:0] == 1'b1) ? shl_ln19_8_reg_2687_pp0_iter6_reg : 71'd0);

assign select_ln19_17_fu_772_p3 = ((tmp_44_fu_751_p3[0:0] == 1'b1) ? shl_ln19_1_fu_764_p3 : 92'd0);

assign select_ln19_18_fu_810_p3 = ((tmp_41_reg_2659_pp0_iter7_reg[0:0] == 1'b1) ? shl_ln19_10_fu_803_p3 : 71'd0);

assign select_ln19_19_fu_825_p3 = ((tmp_37_reg_2583_pp0_iter7_reg[0:0] == 1'b1) ? shl_ln19_11_fu_817_p3 : 92'd0);

assign select_ln19_1_fu_363_p3 = ((tmp_37_fu_331_p3[0:0] == 1'b1) ? and_ln_fu_355_p3 : 92'd0);

assign select_ln19_20_fu_855_p3 = ((tmp_39_reg_2619_pp0_iter8_reg[0:0] == 1'b1) ? shl_ln19_10_reg_2730 : 71'd0);

assign select_ln19_21_fu_869_p3 = ((tmp_38_reg_2598_pp0_iter8_reg[0:0] == 1'b1) ? shl_ln19_12_fu_861_p3 : 92'd0);

assign select_ln19_22_fu_899_p3 = ((tmp_40_reg_2642_pp0_iter9_reg[0:0] == 1'b1) ? shl_ln19_10_reg_2730_pp0_iter9_reg : 71'd0);

assign select_ln19_23_fu_913_p3 = ((trunc_ln5_reg_2572_pp0_iter9_reg[0:0] == 1'b1) ? shl_ln19_13_fu_905_p3 : 92'd0);

assign select_ln19_24_fu_950_p3 = ((tmp_41_reg_2659_pp0_iter10_reg[0:0] == 1'b1) ? shl_ln19_14_fu_943_p3 : 71'd0);

assign select_ln19_25_fu_965_p3 = ((tmp_39_reg_2619_pp0_iter10_reg[0:0] == 1'b1) ? shl_ln19_15_fu_957_p3 : 92'd0);

assign select_ln19_26_fu_995_p3 = ((tmp_39_reg_2619_pp0_iter11_reg[0:0] == 1'b1) ? shl_ln19_14_reg_2751 : 71'd0);

assign select_ln19_27_fu_1009_p3 = ((tmp_40_reg_2642_pp0_iter11_reg[0:0] == 1'b1) ? shl_ln19_16_fu_1001_p3 : 92'd0);

assign select_ln19_28_fu_1039_p3 = ((tmp_40_reg_2642_pp0_iter12_reg[0:0] == 1'b1) ? shl_ln19_14_reg_2751_pp0_iter12_reg : 71'd0);

assign select_ln19_29_fu_1053_p3 = ((tmp_41_reg_2659_pp0_iter12_reg[0:0] == 1'b1) ? shl_ln19_17_fu_1045_p3 : 92'd0);

assign select_ln19_2_fu_379_p3 = ((tmp_37_fu_331_p3[0:0] == 1'b1) ? shl_ln_fu_339_p3 : 71'd0);

assign select_ln19_30_fu_1090_p3 = ((tmp_41_reg_2659_pp0_iter13_reg[0:0] == 1'b1) ? shl_ln19_18_fu_1083_p3 : 71'd0);

assign select_ln19_31_fu_1105_p3 = ((tmp_42_reg_2676_pp0_iter13_reg[0:0] == 1'b1) ? shl_ln19_19_fu_1097_p3 : 92'd0);

assign select_ln19_32_fu_1135_p3 = ((tmp_39_reg_2619_pp0_iter14_reg[0:0] == 1'b1) ? shl_ln19_18_reg_2772 : 71'd0);

assign select_ln19_33_fu_1149_p3 = ((tmp_43_reg_2698_pp0_iter14_reg[0:0] == 1'b1) ? shl_ln19_20_fu_1141_p3 : 92'd0);

assign select_ln19_34_fu_1179_p3 = ((tmp_40_reg_2642_pp0_iter15_reg[0:0] == 1'b1) ? shl_ln19_18_reg_2772_pp0_iter15_reg : 71'd0);

assign select_ln19_35_fu_1193_p3 = ((tmp_44_reg_2713_pp0_iter15_reg[0:0] == 1'b1) ? shl_ln19_21_fu_1185_p3 : 92'd0);

assign select_ln19_36_fu_1230_p3 = ((tmp_44_reg_2713_pp0_iter16_reg[0:0] == 1'b1) ? shl_ln19_22_fu_1223_p3 : 71'd0);

assign select_ln19_37_fu_1245_p3 = ((tmp_37_reg_2583_pp0_iter16_reg[0:0] == 1'b1) ? shl_ln19_23_fu_1237_p3 : 92'd0);

assign select_ln19_38_fu_1275_p3 = ((tmp_42_reg_2676_pp0_iter17_reg[0:0] == 1'b1) ? shl_ln19_22_reg_2793 : 71'd0);

assign select_ln19_39_fu_1289_p3 = ((tmp_38_reg_2598_pp0_iter17_reg[0:0] == 1'b1) ? shl_ln19_24_fu_1281_p3 : 92'd0);

assign select_ln19_3_fu_395_p3 = ((tmp_38_fu_371_p3[0:0] == 1'b1) ? shl_ln19_2_fu_387_p3 : 92'd0);

assign select_ln19_40_fu_1319_p3 = ((tmp_43_reg_2698_pp0_iter18_reg[0:0] == 1'b1) ? shl_ln19_22_reg_2793_pp0_iter18_reg : 71'd0);

assign select_ln19_41_fu_1333_p3 = ((trunc_ln5_reg_2572_pp0_iter18_reg[0:0] == 1'b1) ? shl_ln19_25_fu_1325_p3 : 92'd0);

assign select_ln19_42_fu_1370_p3 = ((tmp_44_reg_2713_pp0_iter19_reg[0:0] == 1'b1) ? shl_ln19_26_fu_1363_p3 : 71'd0);

assign select_ln19_43_fu_1385_p3 = ((tmp_39_reg_2619_pp0_iter19_reg[0:0] == 1'b1) ? shl_ln19_27_fu_1377_p3 : 92'd0);

assign select_ln19_44_fu_1415_p3 = ((tmp_42_reg_2676_pp0_iter20_reg[0:0] == 1'b1) ? shl_ln19_26_reg_2814 : 71'd0);

assign select_ln19_45_fu_1429_p3 = ((tmp_40_reg_2642_pp0_iter20_reg[0:0] == 1'b1) ? shl_ln19_28_fu_1421_p3 : 92'd0);

assign select_ln19_46_fu_1601_p3 = ((tmp_43_reg_2698_pp0_iter21_reg[0:0] == 1'b1) ? shl_ln19_26_reg_2814_pp0_iter21_reg : 71'd0);

assign select_ln19_47_fu_1615_p3 = ((tmp_41_reg_2659_pp0_iter21_reg[0:0] == 1'b1) ? shl_ln19_29_fu_1607_p3 : 92'd0);

assign select_ln19_48_fu_1827_p3 = ((tmp_44_reg_2713_pp0_iter22_reg[0:0] == 1'b1) ? shl_ln19_30_fu_1820_p3 : 71'd0);

assign select_ln19_49_fu_1842_p3 = ((tmp_42_reg_2676_pp0_iter22_reg[0:0] == 1'b1) ? shl_ln19_31_fu_1834_p3 : 92'd0);

assign select_ln19_4_fu_431_p3 = ((tmp_38_reg_2598[0:0] == 1'b1) ? shl_ln_reg_2593 : 71'd0);

assign select_ln19_50_fu_2026_p3 = ((tmp_42_reg_2676_pp0_iter23_reg[0:0] == 1'b1) ? shl_ln19_30_reg_2880 : 71'd0);

assign select_ln19_51_fu_2040_p3 = ((tmp_43_reg_2698_pp0_iter23_reg[0:0] == 1'b1) ? shl_ln19_32_fu_2032_p3 : 92'd0);

assign select_ln19_52_fu_2164_p3 = ((tmp_43_reg_2698_pp0_iter24_reg[0:0] == 1'b1) ? shl_ln19_30_reg_2880_pp0_iter24_reg : 71'd0);

assign select_ln19_53_fu_2178_p3 = ((tmp_44_reg_2713_pp0_iter24_reg[0:0] == 1'b1) ? shl_ln19_33_fu_2170_p3 : 92'd0);

assign select_ln19_5_fu_445_p3 = ((trunc_ln5_reg_2572[0:0] == 1'b1) ? shl_ln19_3_fu_437_p3 : 92'd0);

assign select_ln19_6_fu_489_p3 = ((trunc_ln5_reg_2572_pp0_iter1_reg[0:0] == 1'b1) ? shl_ln19_4_fu_482_p3 : 71'd0);

assign select_ln19_7_fu_504_p3 = ((tmp_39_fu_475_p3[0:0] == 1'b1) ? shl_ln19_5_fu_496_p3 : 92'd0);

assign select_ln19_8_fu_542_p3 = ((tmp_37_reg_2583_pp0_iter2_reg[0:0] == 1'b1) ? shl_ln19_4_reg_2631 : 71'd0);

assign select_ln19_9_fu_556_p3 = ((tmp_40_fu_535_p3[0:0] == 1'b1) ? shl_ln19_6_fu_548_p3 : 92'd0);

assign select_ln19_fu_347_p3 = ((trunc_ln5_fu_327_p1[0:0] == 1'b1) ? d_load : 32'd0);

assign select_ln30_10_fu_1706_p3 = ((tmp_44_reg_2713_pp0_iter21_reg[0:0] == 1'b1) ? 22'd2097152 : 22'd1048576);

assign select_ln30_11_fu_1713_p3 = ((tmp_44_reg_2713_pp0_iter21_reg[0:0] == 1'b1) ? 22'd1048576 : 22'd0);

assign select_ln30_12_fu_1720_p3 = ((tmp_42_reg_2676_pp0_iter21_reg[0:0] == 1'b1) ? select_ln30_10_fu_1706_p3 : select_ln30_11_fu_1713_p3);

assign select_ln30_13_fu_1735_p3 = ((tmp_43_reg_2698_pp0_iter21_reg[0:0] == 1'b1) ? 42'd1099511627776 : 42'd0);

assign select_ln30_1_fu_1449_p3 = ((trunc_ln5_reg_2572_pp0_iter20_reg[0:0] == 1'b1) ? 22'd1048576 : 22'd0);

assign select_ln30_2_fu_1456_p3 = ((tmp_37_reg_2583_pp0_iter20_reg[0:0] == 1'b1) ? select_ln30_fu_1442_p3 : select_ln30_1_fu_1449_p3);

assign select_ln30_3_fu_1471_p3 = ((tmp_38_reg_2598_pp0_iter20_reg[0:0] == 1'b1) ? 42'd1099511627776 : 42'd0);

assign select_ln30_4_fu_1494_p3 = ((tmp_41_reg_2659_pp0_iter20_reg[0:0] == 1'b1) ? 22'd2097152 : 22'd1048576);

assign select_ln30_5_fu_1501_p3 = ((tmp_41_reg_2659_pp0_iter20_reg[0:0] == 1'b1) ? 22'd1048576 : 22'd0);

assign select_ln30_6_fu_1508_p3 = ((tmp_39_reg_2619_pp0_iter20_reg[0:0] == 1'b1) ? select_ln30_4_fu_1494_p3 : select_ln30_5_fu_1501_p3);

assign select_ln30_7_fu_1523_p3 = ((tmp_40_reg_2642_pp0_iter20_reg[0:0] == 1'b1) ? 42'd1099511627776 : 42'd0);

assign select_ln30_8_fu_1546_p3 = ((tmp_44_reg_2713_pp0_iter20_reg[0:0] == 1'b1) ? 42'd1099511627776 : 42'd0);

assign select_ln30_9_fu_1871_p3 = ((tmp_42_reg_2676_pp0_iter22_reg[0:0] == 1'b1) ? 42'd1099511627776 : 42'd0);

assign select_ln30_fu_1442_p3 = ((trunc_ln5_reg_2572_pp0_iter20_reg[0:0] == 1'b1) ? 22'd2097152 : 22'd1048576);

assign select_ln38_1_fu_1956_p3 = ((tmp_39_reg_2619_pp0_iter22_reg[0:0] == 1'b1) ? 22'd2097152 : 22'd1048576);

assign select_ln38_2_fu_1963_p3 = ((tmp_39_reg_2619_pp0_iter22_reg[0:0] == 1'b1) ? 22'd1048576 : 22'd0);

assign select_ln38_3_fu_1970_p3 = ((tmp_37_reg_2583_pp0_iter22_reg[0:0] == 1'b1) ? select_ln38_1_fu_1956_p3 : select_ln38_2_fu_1963_p3);

assign select_ln38_4_fu_1758_p3 = ((tmp_40_reg_2642_pp0_iter21_reg[0:0] == 1'b1) ? 22'd2097152 : 22'd1048576);

assign select_ln38_5_fu_1765_p3 = ((tmp_40_reg_2642_pp0_iter21_reg[0:0] == 1'b1) ? 22'd1048576 : 22'd0);

assign select_ln38_6_fu_1772_p3 = ((tmp_38_reg_2598_pp0_iter21_reg[0:0] == 1'b1) ? select_ln38_4_fu_1758_p3 : select_ln38_5_fu_1765_p3);

assign select_ln38_fu_1553_p3 = ((tmp_41_reg_2659_pp0_iter20_reg[0:0] == 1'b1) ? select_ln30_fu_1442_p3 : select_ln30_1_fu_1449_p3);

assign sext_ln181_1_fu_2222_p1 = $signed(state_im_load_reg_3001);

assign sext_ln181_fu_2217_p1 = $signed(state_re_load_reg_2996);

assign sext_ln32_11_fu_2287_p1 = $signed(mul_ln32_2_reg_3058);

assign sext_ln32_12_fu_1696_p1 = $signed(tmp_48_fu_1688_p3);

assign sext_ln32_13_fu_1895_p1 = $signed(tmp_49_fu_1887_p3);

assign sext_ln32_14_fu_1907_p1 = $signed(tmp_50_fu_1899_p3);

assign sext_ln32_3_fu_2234_p1 = $signed(mul_ln32_reg_3006);

assign sext_ln32_4_fu_1657_p1 = $signed(tmp_46_fu_1649_p3);

assign sext_ln32_7_fu_2261_p1 = $signed(mul_ln32_1_reg_3016);

assign sext_ln32_8_fu_1684_p1 = $signed(tmp_47_fu_1676_p3);

assign sext_ln32_fu_1645_p1 = $signed(tmp_45_fu_1637_p3);

assign sext_ln40_11_fu_2381_p1 = $signed(mul_ln40_2_reg_3088);

assign sext_ln40_12_fu_2098_p1 = $signed(tmp_54_fu_2090_p3);

assign sext_ln40_13_fu_2125_p1 = $signed(tmp_55_fu_2117_p3);

assign sext_ln40_14_fu_2137_p1 = $signed(tmp_56_fu_2129_p3);

assign sext_ln40_3_fu_2314_p1 = $signed(mul_ln40_reg_3063);

assign sext_ln40_4_fu_1946_p1 = $signed(tmp_52_fu_1938_p3);

assign sext_ln40_7_fu_2354_p1 = $signed(mul_ln40_1_reg_3083);

assign sext_ln40_8_fu_2086_p1 = $signed(tmp_53_fu_2078_p3);

assign sext_ln40_fu_1934_p1 = $signed(tmp_51_fu_1926_p3);

assign shl_ln19_10_fu_803_p3 = {{d_load_3}, {39'd0}};

assign shl_ln19_11_fu_817_p3 = {{select_ln19_18_fu_810_p3}, {21'd0}};

assign shl_ln19_12_fu_861_p3 = {{select_ln19_20_fu_855_p3}, {21'd0}};

assign shl_ln19_13_fu_905_p3 = {{select_ln19_22_fu_899_p3}, {21'd0}};

assign shl_ln19_14_fu_943_p3 = {{d_load_4}, {39'd0}};

assign shl_ln19_15_fu_957_p3 = {{select_ln19_24_fu_950_p3}, {21'd0}};

assign shl_ln19_16_fu_1001_p3 = {{select_ln19_26_fu_995_p3}, {21'd0}};

assign shl_ln19_17_fu_1045_p3 = {{select_ln19_28_fu_1039_p3}, {21'd0}};

assign shl_ln19_18_fu_1083_p3 = {{d_load_5}, {39'd0}};

assign shl_ln19_19_fu_1097_p3 = {{select_ln19_30_fu_1090_p3}, {21'd0}};

assign shl_ln19_1_fu_764_p3 = {{select_ln19_16_fu_758_p3}, {21'd0}};

assign shl_ln19_20_fu_1141_p3 = {{select_ln19_32_fu_1135_p3}, {21'd0}};

assign shl_ln19_21_fu_1185_p3 = {{select_ln19_34_fu_1179_p3}, {21'd0}};

assign shl_ln19_22_fu_1223_p3 = {{d_load_6}, {39'd0}};

assign shl_ln19_23_fu_1237_p3 = {{select_ln19_36_fu_1230_p3}, {21'd0}};

assign shl_ln19_24_fu_1281_p3 = {{select_ln19_38_fu_1275_p3}, {21'd0}};

assign shl_ln19_25_fu_1325_p3 = {{select_ln19_40_fu_1319_p3}, {21'd0}};

assign shl_ln19_26_fu_1363_p3 = {{d_load_7}, {39'd0}};

assign shl_ln19_27_fu_1377_p3 = {{select_ln19_42_fu_1370_p3}, {21'd0}};

assign shl_ln19_28_fu_1421_p3 = {{select_ln19_44_fu_1415_p3}, {21'd0}};

assign shl_ln19_29_fu_1607_p3 = {{select_ln19_46_fu_1601_p3}, {21'd0}};

assign shl_ln19_2_fu_387_p3 = {{select_ln19_2_fu_379_p3}, {21'd0}};

assign shl_ln19_30_fu_1820_p3 = {{d_load_8}, {39'd0}};

assign shl_ln19_31_fu_1834_p3 = {{select_ln19_48_fu_1827_p3}, {21'd0}};

assign shl_ln19_32_fu_2032_p3 = {{select_ln19_50_fu_2026_p3}, {21'd0}};

assign shl_ln19_33_fu_2170_p3 = {{select_ln19_52_fu_2164_p3}, {21'd0}};

assign shl_ln19_3_fu_437_p3 = {{select_ln19_4_fu_431_p3}, {21'd0}};

assign shl_ln19_4_fu_482_p3 = {{d_load_1}, {39'd0}};

assign shl_ln19_5_fu_496_p3 = {{select_ln19_6_fu_489_p3}, {21'd0}};

assign shl_ln19_6_fu_548_p3 = {{select_ln19_8_fu_542_p3}, {21'd0}};

assign shl_ln19_7_fu_600_p3 = {{select_ln19_10_fu_594_p3}, {21'd0}};

assign shl_ln19_8_fu_646_p3 = {{d_load_2}, {39'd0}};

assign shl_ln19_9_fu_660_p3 = {{select_ln19_12_fu_653_p3}, {21'd0}};

assign shl_ln19_s_fu_712_p3 = {{select_ln19_14_fu_706_p3}, {21'd0}};

assign shl_ln1_fu_1463_p3 = {{select_ln30_2_fu_1456_p3}, {20'd0}};

assign shl_ln2_fu_1560_p3 = {{select_ln38_fu_1553_p3}, {20'd0}};

assign shl_ln30_1_fu_1515_p3 = {{select_ln30_6_fu_1508_p3}, {20'd0}};

assign shl_ln30_2_fu_1727_p3 = {{select_ln30_12_fu_1720_p3}, {20'd0}};

assign shl_ln38_1_fu_1977_p3 = {{select_ln38_3_fu_1970_p3}, {20'd0}};

assign shl_ln38_2_fu_1779_p3 = {{select_ln38_6_fu_1772_p3}, {20'd0}};

assign shl_ln3_fu_2450_p3 = {{result_fu_150}, {20'd0}};

assign shl_ln_fu_339_p3 = {{d_load}, {39'd0}};

assign state_im_address0 = zext_ln177_fu_2001_p1;

assign state_im_ce0 = state_im_ce0_local;

assign state_re_address0 = zext_ln177_fu_2001_p1;

assign state_re_ce0 = state_re_ce0_local;

assign sub_ln32_1_fu_1700_p2 = ($signed(sext_ln32_8_fu_1684_p1) - $signed(sext_ln32_12_fu_1696_p1));

assign sub_ln32_2_fu_1911_p2 = ($signed(sext_ln32_13_fu_1895_p1) - $signed(sext_ln32_14_fu_1907_p1));

assign sub_ln32_fu_1661_p2 = ($signed(sext_ln32_fu_1645_p1) - $signed(sext_ln32_4_fu_1657_p1));

assign sub_ln40_1_fu_2102_p2 = ($signed(sext_ln40_8_fu_2086_p1) - $signed(sext_ln40_12_fu_2098_p1));

assign sub_ln40_2_fu_2141_p2 = ($signed(sext_ln40_13_fu_2125_p1) - $signed(sext_ln40_14_fu_2137_p1));

assign sub_ln40_fu_1950_p2 = ($signed(sext_ln40_fu_1934_p1) - $signed(sext_ln40_4_fu_1946_p1));

assign tmp_10_fu_978_p4 = {{add_ln19_11_reg_2757[91:60]}};

assign tmp_11_fu_1022_p4 = {{add_ln19_12_reg_2762[91:60]}};

assign tmp_12_fu_1066_p4 = {{add_ln19_13_reg_2767[91:60]}};

assign tmp_13_fu_1118_p4 = {{add_ln19_14_reg_2778[91:60]}};

assign tmp_14_fu_1162_p4 = {{add_ln19_15_reg_2783[91:60]}};

assign tmp_15_fu_1206_p4 = {{add_ln19_16_reg_2788[91:60]}};

assign tmp_16_fu_1258_p4 = {{add_ln19_17_reg_2799[91:60]}};

assign tmp_17_fu_1302_p4 = {{add_ln19_18_reg_2804[91:60]}};

assign tmp_18_fu_1346_p4 = {{add_ln19_19_reg_2809[91:60]}};

assign tmp_19_fu_1398_p4 = {{add_ln19_20_reg_2820[91:60]}};

assign tmp_1_fu_458_p4 = {{add_ln19_1_reg_2614[91:60]}};

assign tmp_20_fu_1584_p4 = {{add_ln19_21_reg_2825[91:60]}};

assign tmp_21_fu_1803_p4 = {{add_ln19_22_reg_2845[91:60]}};

assign tmp_22_fu_2009_p4 = {{add_ln19_23_reg_2886[91:60]}};

assign tmp_23_fu_2147_p4 = {{add_ln19_24_reg_2951[91:60]}};

assign tmp_26_fu_2243_p4 = {{add_ln32_1_fu_2237_p2[71:40]}};

assign tmp_2_fu_518_p4 = {{add_ln19_2_reg_2637[91:60]}};

assign tmp_30_fu_2296_p4 = {{add_ln32_5_fu_2290_p2[71:40]}};

assign tmp_34_fu_2363_p4 = {{add_ln40_3_fu_2357_p2[71:40]}};

assign tmp_37_fu_331_p3 = ap_sig_allocacmp_s[32'd3];

assign tmp_38_fu_371_p3 = ap_sig_allocacmp_s[32'd6];

assign tmp_39_fu_475_p3 = s_reg_2556_pp0_iter1_reg[32'd4];

assign tmp_3_fu_570_p4 = {{add_ln19_3_reg_2654[91:60]}};

assign tmp_40_fu_535_p3 = s_reg_2556_pp0_iter2_reg[32'd7];

assign tmp_41_fu_587_p3 = s_reg_2556_pp0_iter3_reg[32'd1];

assign tmp_42_fu_639_p3 = s_reg_2556_pp0_iter4_reg[32'd5];

assign tmp_43_fu_699_p3 = s_reg_2556_pp0_iter5_reg[32'd8];

assign tmp_44_fu_751_p3 = s_reg_2556_pp0_iter6_reg[32'd2];

assign tmp_45_fu_1637_p3 = {{add_ln32_fu_1631_p2}, {25'd0}};

assign tmp_46_fu_1649_p3 = {{add_ln32_fu_1631_p2}, {21'd0}};

assign tmp_47_fu_1676_p3 = {{add_ln32_2_fu_1670_p2}, {25'd0}};

assign tmp_48_fu_1688_p3 = {{add_ln32_2_fu_1670_p2}, {21'd0}};

assign tmp_49_fu_1887_p3 = {{add_ln32_4_fu_1881_p2}, {25'd0}};

assign tmp_4_fu_622_p4 = {{add_ln19_4_reg_2671[91:60]}};

assign tmp_50_fu_1899_p3 = {{add_ln32_4_fu_1881_p2}, {21'd0}};

assign tmp_51_fu_1926_p3 = {{add_ln40_fu_1920_p2}, {25'd0}};

assign tmp_52_fu_1938_p3 = {{add_ln40_fu_1920_p2}, {21'd0}};

assign tmp_53_fu_2078_p3 = {{add_ln40_2_fu_2072_p2}, {25'd0}};

assign tmp_54_fu_2090_p3 = {{add_ln40_2_fu_2072_p2}, {21'd0}};

assign tmp_55_fu_2117_p3 = {{add_ln40_4_fu_2111_p2}, {25'd0}};

assign tmp_56_fu_2129_p3 = {{add_ln40_4_fu_2111_p2}, {21'd0}};

assign tmp_5_fu_682_p4 = {{add_ln19_5_reg_2693[91:60]}};

assign tmp_6_fu_734_p4 = {{add_ln19_6_reg_2708[91:60]}};

assign tmp_7_fu_786_p4 = {{add_ln19_7_reg_2725[91:60]}};

assign tmp_8_fu_838_p4 = {{add_ln19_8_reg_2736[91:60]}};

assign tmp_9_fu_882_p4 = {{add_ln19_9_reg_2741[91:60]}};

assign tmp_fu_414_p4 = {{add_ln19_reg_2609[91:60]}};

assign tmp_s_fu_926_p4 = {{add_ln19_10_reg_2746[91:60]}};

assign trunc_ln5_fu_327_p1 = ap_sig_allocacmp_s[0:0];

assign zext_ln177_fu_2001_p1 = s_reg_2556_pp0_iter23_reg;

assign zext_ln182_fu_2406_p1 = s_1_reg_2946_pp0_iter28_reg;

assign zext_ln32_1_fu_1667_p1 = tmp_27_reg_2835;

assign zext_ln32_2_fu_1878_p1 = tmp_29_reg_2870;

assign zext_ln32_fu_1628_p1 = tmp_24_reg_2830;

assign zext_ln40_1_fu_2069_p1 = tmp_33_reg_2931;

assign zext_ln40_2_fu_2108_p1 = tmp_35_reg_2875_pp0_iter23_reg;

assign zext_ln40_fu_1917_p1 = tmp_31_reg_2840_pp0_iter22_reg;

always @ (posedge ap_clk) begin
    shl_ln_reg_2593[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_reg_2609[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_1_reg_2614[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_4_reg_2631[38:0] <= 39'b000000000000000000000000000000000000000;
    shl_ln19_4_reg_2631_pp0_iter3_reg[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_2_reg_2637[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_3_reg_2654[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_4_reg_2671[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_8_reg_2687[38:0] <= 39'b000000000000000000000000000000000000000;
    shl_ln19_8_reg_2687_pp0_iter6_reg[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_5_reg_2693[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_6_reg_2708[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_7_reg_2725[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_10_reg_2730[38:0] <= 39'b000000000000000000000000000000000000000;
    shl_ln19_10_reg_2730_pp0_iter9_reg[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_8_reg_2736[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_9_reg_2741[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_10_reg_2746[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_14_reg_2751[38:0] <= 39'b000000000000000000000000000000000000000;
    shl_ln19_14_reg_2751_pp0_iter12_reg[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_11_reg_2757[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_12_reg_2762[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_13_reg_2767[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_18_reg_2772[38:0] <= 39'b000000000000000000000000000000000000000;
    shl_ln19_18_reg_2772_pp0_iter15_reg[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_14_reg_2778[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_15_reg_2783[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_16_reg_2788[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_22_reg_2793[38:0] <= 39'b000000000000000000000000000000000000000;
    shl_ln19_22_reg_2793_pp0_iter18_reg[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_17_reg_2799[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_18_reg_2804[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_19_reg_2809[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_ln19_26_reg_2814[38:0] <= 39'b000000000000000000000000000000000000000;
    shl_ln19_26_reg_2814_pp0_iter21_reg[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_20_reg_2820[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln19_21_reg_2825[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_31_reg_2840_pp0_iter22_reg[19:0] <= 20'b00000000000000000000;
    add_ln19_22_reg_2845[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln32_reg_2850[19:0] <= 20'b00000000000000000000;
    sub_ln32_reg_2855[40:0] <= 41'b00000000000000000000000000000000000000000;
    add_ln32_2_reg_2860[19:0] <= 20'b00000000000000000000;
    sub_ln32_1_reg_2865[40:0] <= 41'b00000000000000000000000000000000000000000;
    tmp_35_reg_2875_pp0_iter23_reg[19:0] <= 20'b00000000000000000000;
    shl_ln19_30_reg_2880[38:0] <= 39'b000000000000000000000000000000000000000;
    shl_ln19_30_reg_2880_pp0_iter24_reg[38:0] <= 39'b000000000000000000000000000000000000000;
    add_ln19_23_reg_2886[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln32_4_reg_2911[19:0] <= 20'b00000000000000000000;
    sub_ln32_2_reg_2916[40:0] <= 41'b00000000000000000000000000000000000000000;
    add_ln40_reg_2921[19:0] <= 20'b00000000000000000000;
    sub_ln40_reg_2926[40:0] <= 41'b00000000000000000000000000000000000000000;
    add_ln19_24_reg_2951[59:0] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    add_ln40_2_reg_2976[19:0] <= 20'b00000000000000000000;
    sub_ln40_1_reg_2981[40:0] <= 41'b00000000000000000000000000000000000000000;
    add_ln40_4_reg_2986[19:0] <= 20'b00000000000000000000;
    sub_ln40_2_reg_2991[40:0] <= 41'b00000000000000000000000000000000000000000;
end

endmodule //qaoa_kernel_expectation_cost_3_Pipeline_VITIS_LOOP_177_1
