#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Fri Dec 09 14:12:41 2016
# Process ID: 2188
# Log file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/multiplier_42_42_ip_synth_1/multiplier_42_42_ip.vds
# Journal file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/multiplier_42_42_ip_synth_1\vivado.jou
#-----------------------------------------------------------
source multiplier_42_42_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/15.2/Vivado/2015.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'multiplier_42_42_ip' generated file not found 'e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/multiplier_42_42_ip.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'multiplier_42_42_ip' generated file not found 'e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/multiplier_42_42_ip_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'multiplier_42_42_ip' generated file not found 'e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/multiplier_42_42_ip_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'multiplier_42_42_ip' generated file not found 'e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/multiplier_42_42_ip_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'multiplier_42_42_ip' generated file not found 'e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/multiplier_42_42_ip_funcsim.vhdl'. Please regenerate to continue.
Command: synth_design -top multiplier_42_42_ip -part xc7z045fbg676-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 248.898 ; gain = 63.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiplier_42_42_ip' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/synth/multiplier_42_42_ip.vhd:68]
INFO: [Synth 8-3491] module 'mult_gen_v12_0' declared at 'e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:106' bound to instance 'U0' of component 'mult_gen_v12_0' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/synth/multiplier_42_42_ip.vhd:116]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_viv' declared at 'e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20722' bound to instance 'i_mult' of component 'mult_gen_v12_0_viv' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20771]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:852]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:853]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:874]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:881]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:891]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:900]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:922]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:929]
INFO: [Synth 8-638] synthesizing module 'dsp' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9906]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1364]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1456]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1457]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1459]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1460]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1475]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1477]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1478]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1390]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1440]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:8882]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:8903]
INFO: [Synth 8-638] synthesizing module 'op_resize' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (1#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'delay_line' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized2' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized2' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized3' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized3' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized4' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4287]
INFO: [Synth 8-113] binding component instance 'i_fdre' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4299]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized4' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized5' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized5' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:11042]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized6' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4287]
INFO: [Synth 8-113] binding component instance 'i_fdre' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4299]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized6' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized7' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized7' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:11042]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized8' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized8' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized9' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized9' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized10' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized10' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized11' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized11' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized12' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized12' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized13' [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized13' (2#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp' (3#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9906]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv' (4#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20771]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0' (5#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'multiplier_42_42_ip' (6#1) [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/synth/multiplier_42_42_ip.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 295.922 ; gain = 110.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 295.922 ; gain = 110.332
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045fbg676-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/multiplier_42_42_ip_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/multiplier_42_42_ip_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/multiplier_42_42_ip_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/multiplier_42_42_ip_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 605.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 605.766 ; gain = 420.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 605.766 ; gain = 420.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/multiplier_42_42_ip_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 605.766 ; gain = 420.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 605.766 ; gain = 420.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 605.766 ; gain = 420.176
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 605.766 ; gain = 420.176
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 605.766 ; gain = 420.176

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 605.766 ; gain = 420.176
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 605.766 ; gain = 420.176

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 605.766 ; gain = 420.176
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 657.754 ; gain = 472.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 658.754 ; gain = 473.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] ) is unused and will be removed from module mult_gen_v12_0_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] ) is unused and will be removed from module mult_gen_v12_0_viv.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] ) is unused and will be removed from module mult_gen_v12_0_viv.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 679.172 ; gain = 493.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 679.172 ; gain = 493.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 679.172 ; gain = 493.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 679.172 ; gain = 493.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 679.172 ; gain = 493.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 679.172 ; gain = 493.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_2 |     2|
|4     |DSP48E1_3 |     1|
|5     |SRL16E    |    59|
|6     |FDRE      |   118|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 679.172 ; gain = 493.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 679.172 ; gain = 164.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 679.172 ; gain = 493.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/multiplier_42_42_ip_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_42_42_ip/multiplier_42_42_ip_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 679.172 ; gain = 477.414
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 679.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 09 14:13:43 2016...
