{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 00:04:26 2019 " "Info: Processing started: Mon Oct 21 00:04:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Info: Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(13) " "Warning (10230): Verilog HDL assignment warning at control.v(13): truncated value with size 32 to match size of target (8)" {  } { { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "ak\[0\]~8 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"ak\[0\]~8\"" {  } { { "control.v" "ak\[0\]~8" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 11 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:ak_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:ak_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:ak_rtl_0 " "Info: Instantiated megafunction \"lpm_counter:ak_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter lpm_counter:ak_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter:ak_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[11\] " "Warning (15610): No output dependent on input pin \"k\[11\]\"" {  } { { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k\[14\] " "Warning (15610): No output dependent on input pin \"k\[14\]\"" {  } { { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Info: Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 00:04:27 2019 " "Info: Processing ended: Mon Oct 21 00:04:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 00:04:28 2019 " "Info: Processing started: Mon Oct 21 00:04:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off control -c control " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "control EPF10K10LC84-3 " "Info: Automatically selected device EPF10K10LC84-3 for design control" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Mon Oct 21 2019 00:04:29 " "Info: Started fitting attempt 1 on Mon Oct 21 2019 at 00:04:29" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 00:04:29 2019 " "Info: Processing ended: Mon Oct 21 00:04:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 00:04:30 2019 " "Info: Processing started: Mon Oct 21 00:04:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off control -c control " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 00:04:30 2019 " "Info: Processing ended: Mon Oct 21 00:04:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 00:04:31 2019 " "Info: Processing started: Mon Oct 21 00:04:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off control -c control " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 2 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "c register register lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] 125.0 MHz Internal " "Info: Clock \"c\" Internal fmax is restricted to 125.0 MHz between source register \"lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]\" and destination register \"lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.700 ns + Longest register register " "Info: + Longest register to register delay is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] 1 REG LC1_B3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B3; Fanout = 4; REG Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 0.900 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC1_B3 2 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 0.900 ns; Loc. = LC1_B3; Fanout = 2; COMB Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.100 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC2_B3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.200 ns) = 1.100 ns; Loc. = LC2_B3; Fanout = 2; COMB Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.300 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC3_B3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.200 ns) = 1.300 ns; Loc. = LC3_B3; Fanout = 2; COMB Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.500 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 5 COMB LC4_B3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.200 ns) = 1.500 ns; Loc. = LC4_B3; Fanout = 2; COMB Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.700 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 6 COMB LC5_B3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.200 ns) = 1.700 ns; Loc. = LC5_B3; Fanout = 2; COMB Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.900 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 7 COMB LC6_B3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.200 ns) = 1.900 ns; Loc. = LC6_B3; Fanout = 2; COMB Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 2.100 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT 8 COMB LC7_B3 1 " "Info: 8: + IC(0.000 ns) + CELL(0.200 ns) = 2.100 ns; Loc. = LC7_B3; Fanout = 1; COMB Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.700 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] 9 REG LC8_B3 2 " "Info: 9: + IC(0.000 ns) + CELL(0.600 ns) = 2.700 ns; Loc. = LC8_B3; Fanout = 2; REG Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 100.00 % ) " "Info: Total cell delay = 2.700 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.900ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 3.900 ns + Shortest register " "Info: + Shortest clock path from clock \"c\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] 2 REG LC8_B3 2 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC8_B3; Fanout = 2; REG Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 3.900 ns - Longest register " "Info: - Longest clock path from clock \"c\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC1_B3 4 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC1_B3; Fanout = 4; REG Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.900ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.600ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} } {  } {  } "" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] k\[12\] c 12.500 ns register " "Info: tsu for register \"lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]\" (data pin = \"k\[12\]\", clock pin = \"c\") is 12.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.100 ns + Longest pin register " "Info: + Longest pin to register delay is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns k\[12\] 1 PIN PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'k\[12\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[12] } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.400 ns) 7.100 ns jmp~197 2 COMB LC6_A8 1 " "Info: 2: + IC(2.600 ns) + CELL(1.400 ns) = 7.100 ns; Loc. = LC6_A8; Fanout = 1; COMB Node = 'jmp~197'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { k[12] jmp~197 } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 8.400 ns jmp~194 3 COMB LC7_A8 2 " "Info: 3: + IC(0.000 ns) + CELL(1.300 ns) = 8.400 ns; Loc. = LC7_A8; Fanout = 2; COMB Node = 'jmp~194'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { jmp~197 jmp~194 } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.400 ns) 12.300 ns jmp~194_wirecell 4 COMB LC1_B12 8 " "Info: 4: + IC(2.500 ns) + CELL(1.400 ns) = 12.300 ns; Loc. = LC1_B12; Fanout = 8; COMB Node = 'jmp~194_wirecell'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { jmp~194 jmp~194_wirecell } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.900 ns) 15.100 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] 5 REG LC1_B3 4 " "Info: 5: + IC(1.900 ns) + CELL(0.900 ns) = 15.100 ns; Loc. = LC1_B3; Fanout = 4; REG Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { jmp~194_wirecell lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 53.64 % ) " "Info: Total cell delay = 8.100 ns ( 53.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 46.36 % ) " "Info: Total interconnect delay = 7.000 ns ( 46.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { k[12] jmp~197 jmp~194 jmp~194_wirecell lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { k[12] {} k[12]~out {} jmp~197 {} jmp~194 {} jmp~194_wirecell {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.600ns 0.000ns 2.500ns 1.900ns } { 0.000ns 3.100ns 1.400ns 1.300ns 1.400ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 3.900 ns - Shortest register " "Info: - Shortest clock path from clock \"c\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC1_B3 4 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC1_B3; Fanout = 4; REG Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { k[12] jmp~197 jmp~194 jmp~194_wirecell lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { k[12] {} k[12]~out {} jmp~197 {} jmp~194 {} jmp~194_wirecell {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.600ns 0.000ns 2.500ns 1.900ns } { 0.000ns 3.100ns 1.400ns 1.300ns 1.400ns 0.900ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c ak\[4\] lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\] 11.000 ns register " "Info: tco from clock \"c\" to destination pin \"ak\[4\]\" through register \"lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\]\" is 11.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 3.900 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\] 2 REG LC5_B3 4 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC5_B3; Fanout = 4; REG Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.200 ns + Longest register pin " "Info: + Longest register to pin delay is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\] 1 REG LC5_B3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B3; Fanout = 4; REG Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.900 ns) 6.200 ns ak\[4\] 2 PIN PIN_65 0 " "Info: 2: + IC(2.300 ns) + CELL(3.900 ns) = 6.200 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'ak\[4\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] ak[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 62.90 % ) " "Info: Total cell delay = 3.900 ns ( 62.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 37.10 % ) " "Info: Total interconnect delay = 2.300 ns ( 37.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] ak[4] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] {} ak[4] {} } { 0.000ns 2.300ns } { 0.000ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] ak[4] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] {} ak[4] {} } { 0.000ns 2.300ns } { 0.000ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "k\[13\] jmp 13.200 ns Longest " "Info: Longest tpd from source pin \"k\[13\]\" to destination pin \"jmp\" is 13.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns k\[13\] 1 PIN PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_69; Fanout = 1; PIN Node = 'k\[13\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[13] } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.400 ns) 7.100 ns jmp~197 2 COMB LC6_A8 1 " "Info: 2: + IC(2.600 ns) + CELL(1.400 ns) = 7.100 ns; Loc. = LC6_A8; Fanout = 1; COMB Node = 'jmp~197'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { k[13] jmp~197 } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 8.400 ns jmp~194 3 COMB LC7_A8 2 " "Info: 3: + IC(0.000 ns) + CELL(1.300 ns) = 8.400 ns; Loc. = LC7_A8; Fanout = 2; COMB Node = 'jmp~194'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { jmp~197 jmp~194 } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(3.900 ns) 13.200 ns jmp 4 PIN PIN_36 0 " "Info: 4: + IC(0.900 ns) + CELL(3.900 ns) = 13.200 ns; Loc. = PIN_36; Fanout = 0; PIN Node = 'jmp'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { jmp~194 jmp } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.700 ns ( 73.48 % ) " "Info: Total cell delay = 9.700 ns ( 73.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 26.52 % ) " "Info: Total interconnect delay = 3.500 ns ( 26.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { k[13] jmp~197 jmp~194 jmp } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { k[13] {} k[13]~out {} jmp~197 {} jmp~194 {} jmp {} } { 0.000ns 0.000ns 2.600ns 0.000ns 0.900ns } { 0.000ns 3.100ns 1.400ns 1.300ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\] k\[4\] c 0.500 ns register " "Info: th for register \"lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\]\" (data pin = \"k\[4\]\", clock pin = \"c\") is 0.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 3.900 ns + Longest register " "Info: + Longest clock path from clock \"c\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\] 2 REG LC5_B3 4 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC5_B3; Fanout = 4; REG Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.400 ns + " "Info: + Micro hold delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns k\[4\] 1 PIN PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_1; Fanout = 1; PIN Node = 'k\[4\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.400 ns) 4.800 ns lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\] 2 REG LC5_B3 4 " "Info: 2: + IC(1.500 ns) + CELL(1.400 ns) = 4.800 ns; Loc. = LC5_B3; Fanout = 4; REG Node = 'lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { k[4] lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 68.75 % ) " "Info: Total cell delay = 3.300 ns ( 68.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 31.25 % ) " "Info: Total interconnect delay = 1.500 ns ( 31.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { k[4] lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { k[4] {} k[4]~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] {} } { 0.000ns 0.000ns 1.500ns } { 0.000ns 1.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { k[4] lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { k[4] {} k[4]~out {} lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[4] {} } { 0.000ns 0.000ns 1.500ns } { 0.000ns 1.900ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 00:04:31 2019 " "Info: Processing ended: Mon Oct 21 00:04:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
