# Cores TG Meeting, June 7, 2021

## Attendees

* Davide Schiavonne (OpenHW)
* Rick O'Connor (OpenHW)
* Jérôme Quevremont (Thales)
* Sebastien Jacq (Thales)
* Arjan Bink (Silicon Labs)
* Oystein Knauserud (Silicon Labs)
* Oivind Ekelund (Silicon Labs)
* Trefor Southwell (Imagination Technologies)
* Tariq Kurd (Huawei)
* Zongru Li
* Li Chen
* Mark Hill
* Michael Wong

## CV32E40X update

Øystein Knauserud presented the status of the CV32E40X. The new (simplified) controller is basically operational (but not finished nor verified yet). RVFI interface is mostly operational for the (old) controller and work has started to upgrade it for the new controller.

## CVA6 update

Jérôme Quevremont gave an update on the CVA6.

## CV32E41P

Tariq Kurd presented a proposal for a CV32E41P, which would include Zce and Zfinx. The CV32E41P would be a prototype (TRL 3) aimed at proof of concept for the Zce and Zfinx ISA extensions. The CV32E41P proposal will be presented in an upcoming TWG meeting.

# University of Saskatchewan

Li Chen of the University of Saskatchewan presented their Research Interests and Projects in relationship to RISC-V.
