
hdr-precision-current-source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fd4  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08008160  08008160  00009160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081e8  080081e8  0000a10c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080081e8  080081e8  0000a10c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080081e8  080081e8  0000a10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081e8  080081e8  000091e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081ec  080081ec  000091ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000010c  20000000  080081f0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001254  2000010c  080082fc  0000a10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001360  080082fc  0000a360  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000129d1  00000000  00000000  0000a13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003309  00000000  00000000  0001cb0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff8  00000000  00000000  0001fe18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bfd  00000000  00000000  00020e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bf89  00000000  00000000  00021a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014254  00000000  00000000  0003d996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1902  00000000  00000000  00051bea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f34ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004018  00000000  00000000  000f3530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  000f7548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000010c 	.word	0x2000010c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08008148 	.word	0x08008148

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000110 	.word	0x20000110
 80001c8:	08008148 	.word	0x08008148

080001cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d0:	f000 fa19 	bl	8000606 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d4:	f000 f808 	bl	80001e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d8:	f000 f89c 	bl	8000314 <MX_GPIO_Init>
  MX_I2C1_Init();
 80001dc:	f000 f85a 	bl	8000294 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80001e0:	f007 f9da 	bl	8007598 <MX_USB_DEVICE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001e4:	bf00      	nop
 80001e6:	e7fd      	b.n	80001e4 <main+0x18>

080001e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b096      	sub	sp, #88	@ 0x58
 80001ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ee:	f107 0314 	add.w	r3, r7, #20
 80001f2:	2244      	movs	r2, #68	@ 0x44
 80001f4:	2100      	movs	r1, #0
 80001f6:	4618      	mov	r0, r3
 80001f8:	f007 ff7a 	bl	80080f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001fc:	463b      	mov	r3, r7
 80001fe:	2200      	movs	r2, #0
 8000200:	601a      	str	r2, [r3, #0]
 8000202:	605a      	str	r2, [r3, #4]
 8000204:	609a      	str	r2, [r3, #8]
 8000206:	60da      	str	r2, [r3, #12]
 8000208:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800020a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800020e:	f002 fb89 	bl	8002924 <HAL_PWREx_ControlVoltageScaling>
 8000212:	4603      	mov	r3, r0
 8000214:	2b00      	cmp	r3, #0
 8000216:	d001      	beq.n	800021c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000218:	f000 f8fe 	bl	8000418 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 800021c:	2312      	movs	r3, #18
 800021e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000220:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000224:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000226:	2340      	movs	r3, #64	@ 0x40
 8000228:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800022a:	2301      	movs	r3, #1
 800022c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800022e:	2300      	movs	r3, #0
 8000230:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000232:	23b0      	movs	r3, #176	@ 0xb0
 8000234:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000236:	2302      	movs	r3, #2
 8000238:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800023a:	2302      	movs	r3, #2
 800023c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 800023e:	2301      	movs	r3, #1
 8000240:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000242:	230a      	movs	r3, #10
 8000244:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000246:	2302      	movs	r3, #2
 8000248:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800024a:	2302      	movs	r3, #2
 800024c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800024e:	f107 0314 	add.w	r3, r7, #20
 8000252:	4618      	mov	r0, r3
 8000254:	f002 fbcc 	bl	80029f0 <HAL_RCC_OscConfig>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d001      	beq.n	8000262 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800025e:	f000 f8db 	bl	8000418 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000262:	230f      	movs	r3, #15
 8000264:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000266:	2303      	movs	r3, #3
 8000268:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026a:	2300      	movs	r3, #0
 800026c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800026e:	2300      	movs	r3, #0
 8000270:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000272:	2300      	movs	r3, #0
 8000274:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000276:	463b      	mov	r3, r7
 8000278:	2104      	movs	r1, #4
 800027a:	4618      	mov	r0, r3
 800027c:	f003 f81a 	bl	80032b4 <HAL_RCC_ClockConfig>
 8000280:	4603      	mov	r3, r0
 8000282:	2b00      	cmp	r3, #0
 8000284:	d001      	beq.n	800028a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000286:	f000 f8c7 	bl	8000418 <Error_Handler>
  }
}
 800028a:	bf00      	nop
 800028c:	3758      	adds	r7, #88	@ 0x58
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
	...

08000294 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000298:	4b1b      	ldr	r3, [pc, #108]	@ (8000308 <MX_I2C1_Init+0x74>)
 800029a:	4a1c      	ldr	r2, [pc, #112]	@ (800030c <MX_I2C1_Init+0x78>)
 800029c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800029e:	4b1a      	ldr	r3, [pc, #104]	@ (8000308 <MX_I2C1_Init+0x74>)
 80002a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000310 <MX_I2C1_Init+0x7c>)
 80002a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80002a4:	4b18      	ldr	r3, [pc, #96]	@ (8000308 <MX_I2C1_Init+0x74>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002aa:	4b17      	ldr	r3, [pc, #92]	@ (8000308 <MX_I2C1_Init+0x74>)
 80002ac:	2201      	movs	r2, #1
 80002ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002b0:	4b15      	ldr	r3, [pc, #84]	@ (8000308 <MX_I2C1_Init+0x74>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80002b6:	4b14      	ldr	r3, [pc, #80]	@ (8000308 <MX_I2C1_Init+0x74>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80002bc:	4b12      	ldr	r3, [pc, #72]	@ (8000308 <MX_I2C1_Init+0x74>)
 80002be:	2200      	movs	r2, #0
 80002c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002c2:	4b11      	ldr	r3, [pc, #68]	@ (8000308 <MX_I2C1_Init+0x74>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000308 <MX_I2C1_Init+0x74>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80002ce:	480e      	ldr	r0, [pc, #56]	@ (8000308 <MX_I2C1_Init+0x74>)
 80002d0:	f000 fcaa 	bl	8000c28 <HAL_I2C_Init>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80002da:	f000 f89d 	bl	8000418 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80002de:	2100      	movs	r1, #0
 80002e0:	4809      	ldr	r0, [pc, #36]	@ (8000308 <MX_I2C1_Init+0x74>)
 80002e2:	f000 fd3c 	bl	8000d5e <HAL_I2CEx_ConfigAnalogFilter>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d001      	beq.n	80002f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80002ec:	f000 f894 	bl	8000418 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80002f0:	2100      	movs	r1, #0
 80002f2:	4805      	ldr	r0, [pc, #20]	@ (8000308 <MX_I2C1_Init+0x74>)
 80002f4:	f000 fd7e 	bl	8000df4 <HAL_I2CEx_ConfigDigitalFilter>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80002fe:	f000 f88b 	bl	8000418 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000302:	bf00      	nop
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	20000128 	.word	0x20000128
 800030c:	40005400 	.word	0x40005400
 8000310:	10d19ce4 	.word	0x10d19ce4

08000314 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b08a      	sub	sp, #40	@ 0x28
 8000318:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800031a:	f107 0314 	add.w	r3, r7, #20
 800031e:	2200      	movs	r2, #0
 8000320:	601a      	str	r2, [r3, #0]
 8000322:	605a      	str	r2, [r3, #4]
 8000324:	609a      	str	r2, [r3, #8]
 8000326:	60da      	str	r2, [r3, #12]
 8000328:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800032a:	4b37      	ldr	r3, [pc, #220]	@ (8000408 <MX_GPIO_Init+0xf4>)
 800032c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800032e:	4a36      	ldr	r2, [pc, #216]	@ (8000408 <MX_GPIO_Init+0xf4>)
 8000330:	f043 0304 	orr.w	r3, r3, #4
 8000334:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000336:	4b34      	ldr	r3, [pc, #208]	@ (8000408 <MX_GPIO_Init+0xf4>)
 8000338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800033a:	f003 0304 	and.w	r3, r3, #4
 800033e:	613b      	str	r3, [r7, #16]
 8000340:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000342:	4b31      	ldr	r3, [pc, #196]	@ (8000408 <MX_GPIO_Init+0xf4>)
 8000344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000346:	4a30      	ldr	r2, [pc, #192]	@ (8000408 <MX_GPIO_Init+0xf4>)
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800034e:	4b2e      	ldr	r3, [pc, #184]	@ (8000408 <MX_GPIO_Init+0xf4>)
 8000350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000352:	f003 0301 	and.w	r3, r3, #1
 8000356:	60fb      	str	r3, [r7, #12]
 8000358:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800035a:	4b2b      	ldr	r3, [pc, #172]	@ (8000408 <MX_GPIO_Init+0xf4>)
 800035c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800035e:	4a2a      	ldr	r2, [pc, #168]	@ (8000408 <MX_GPIO_Init+0xf4>)
 8000360:	f043 0302 	orr.w	r3, r3, #2
 8000364:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000366:	4b28      	ldr	r3, [pc, #160]	@ (8000408 <MX_GPIO_Init+0xf4>)
 8000368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800036a:	f003 0302 	and.w	r3, r3, #2
 800036e:	60bb      	str	r3, [r7, #8]
 8000370:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000372:	4b25      	ldr	r3, [pc, #148]	@ (8000408 <MX_GPIO_Init+0xf4>)
 8000374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000376:	4a24      	ldr	r2, [pc, #144]	@ (8000408 <MX_GPIO_Init+0xf4>)
 8000378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800037c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800037e:	4b22      	ldr	r3, [pc, #136]	@ (8000408 <MX_GPIO_Init+0xf4>)
 8000380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000386:	607b      	str	r3, [r7, #4]
 8000388:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G0_Pin|G1_Pin|G2_Pin|G3_Pin
 800038a:	2200      	movs	r2, #0
 800038c:	21fb      	movs	r1, #251	@ 0xfb
 800038e:	481f      	ldr	r0, [pc, #124]	@ (800040c <MX_GPIO_Init+0xf8>)
 8000390:	f000 fc32 	bl	8000bf8 <HAL_GPIO_WritePin>
                          |G4_Pin|G5_Pin|G6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000394:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000398:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800039a:	2303      	movs	r3, #3
 800039c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039e:	2300      	movs	r3, #0
 80003a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003a2:	f107 0314 	add.w	r3, r7, #20
 80003a6:	4619      	mov	r1, r3
 80003a8:	4819      	ldr	r0, [pc, #100]	@ (8000410 <MX_GPIO_Init+0xfc>)
 80003aa:	f000 fab3 	bl	8000914 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80003ae:	f248 13ff 	movw	r3, #33279	@ 0x81ff
 80003b2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003b4:	2303      	movs	r3, #3
 80003b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b8:	2300      	movs	r3, #0
 80003ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003bc:	f107 0314 	add.w	r3, r7, #20
 80003c0:	4619      	mov	r1, r3
 80003c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003c6:	f000 faa5 	bl	8000914 <HAL_GPIO_Init>

  /*Configure GPIO pins : G0_Pin G1_Pin G2_Pin G3_Pin
                           G4_Pin G5_Pin G6_Pin */
  GPIO_InitStruct.Pin = G0_Pin|G1_Pin|G2_Pin|G3_Pin
 80003ca:	23fb      	movs	r3, #251	@ 0xfb
 80003cc:	617b      	str	r3, [r7, #20]
                          |G4_Pin|G5_Pin|G6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ce:	2301      	movs	r3, #1
 80003d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d2:	2300      	movs	r3, #0
 80003d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003d6:	2300      	movs	r3, #0
 80003d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003da:	f107 0314 	add.w	r3, r7, #20
 80003de:	4619      	mov	r1, r3
 80003e0:	480a      	ldr	r0, [pc, #40]	@ (800040c <MX_GPIO_Init+0xf8>)
 80003e2:	f000 fa97 	bl	8000914 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80003e6:	2308      	movs	r3, #8
 80003e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003ea:	2303      	movs	r3, #3
 80003ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ee:	2300      	movs	r3, #0
 80003f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80003f2:	f107 0314 	add.w	r3, r7, #20
 80003f6:	4619      	mov	r1, r3
 80003f8:	4806      	ldr	r0, [pc, #24]	@ (8000414 <MX_GPIO_Init+0x100>)
 80003fa:	f000 fa8b 	bl	8000914 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003fe:	bf00      	nop
 8000400:	3728      	adds	r7, #40	@ 0x28
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}
 8000406:	bf00      	nop
 8000408:	40021000 	.word	0x40021000
 800040c:	48000400 	.word	0x48000400
 8000410:	48000800 	.word	0x48000800
 8000414:	48001c00 	.word	0x48001c00

08000418 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800041c:	b672      	cpsid	i
}
 800041e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000420:	bf00      	nop
 8000422:	e7fd      	b.n	8000420 <Error_Handler+0x8>

08000424 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000424:	b480      	push	{r7}
 8000426:	b083      	sub	sp, #12
 8000428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800042a:	4b0f      	ldr	r3, [pc, #60]	@ (8000468 <HAL_MspInit+0x44>)
 800042c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800042e:	4a0e      	ldr	r2, [pc, #56]	@ (8000468 <HAL_MspInit+0x44>)
 8000430:	f043 0301 	orr.w	r3, r3, #1
 8000434:	6613      	str	r3, [r2, #96]	@ 0x60
 8000436:	4b0c      	ldr	r3, [pc, #48]	@ (8000468 <HAL_MspInit+0x44>)
 8000438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800043a:	f003 0301 	and.w	r3, r3, #1
 800043e:	607b      	str	r3, [r7, #4]
 8000440:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000442:	4b09      	ldr	r3, [pc, #36]	@ (8000468 <HAL_MspInit+0x44>)
 8000444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000446:	4a08      	ldr	r2, [pc, #32]	@ (8000468 <HAL_MspInit+0x44>)
 8000448:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800044c:	6593      	str	r3, [r2, #88]	@ 0x58
 800044e:	4b06      	ldr	r3, [pc, #24]	@ (8000468 <HAL_MspInit+0x44>)
 8000450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000456:	603b      	str	r3, [r7, #0]
 8000458:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800045a:	bf00      	nop
 800045c:	370c      	adds	r7, #12
 800045e:	46bd      	mov	sp, r7
 8000460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop
 8000468:	40021000 	.word	0x40021000

0800046c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b096      	sub	sp, #88	@ 0x58
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000474:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000478:	2200      	movs	r2, #0
 800047a:	601a      	str	r2, [r3, #0]
 800047c:	605a      	str	r2, [r3, #4]
 800047e:	609a      	str	r2, [r3, #8]
 8000480:	60da      	str	r2, [r3, #12]
 8000482:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000484:	f107 0310 	add.w	r3, r7, #16
 8000488:	2234      	movs	r2, #52	@ 0x34
 800048a:	2100      	movs	r1, #0
 800048c:	4618      	mov	r0, r3
 800048e:	f007 fe2f 	bl	80080f0 <memset>
  if(hi2c->Instance==I2C1)
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	4a1f      	ldr	r2, [pc, #124]	@ (8000514 <HAL_I2C_MspInit+0xa8>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d137      	bne.n	800050c <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800049c:	2340      	movs	r3, #64	@ 0x40
 800049e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80004a0:	2300      	movs	r3, #0
 80004a2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004a4:	f107 0310 	add.w	r3, r7, #16
 80004a8:	4618      	mov	r0, r3
 80004aa:	f003 f8ef 	bl	800368c <HAL_RCCEx_PeriphCLKConfig>
 80004ae:	4603      	mov	r3, r0
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d001      	beq.n	80004b8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80004b4:	f7ff ffb0 	bl	8000418 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b8:	4b17      	ldr	r3, [pc, #92]	@ (8000518 <HAL_I2C_MspInit+0xac>)
 80004ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004bc:	4a16      	ldr	r2, [pc, #88]	@ (8000518 <HAL_I2C_MspInit+0xac>)
 80004be:	f043 0301 	orr.w	r3, r3, #1
 80004c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004c4:	4b14      	ldr	r3, [pc, #80]	@ (8000518 <HAL_I2C_MspInit+0xac>)
 80004c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004c8:	f003 0301 	and.w	r3, r3, #1
 80004cc:	60fb      	str	r3, [r7, #12]
 80004ce:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80004d0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80004d4:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004d6:	2312      	movs	r3, #18
 80004d8:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004da:	2300      	movs	r3, #0
 80004dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80004de:	2303      	movs	r3, #3
 80004e0:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80004e2:	2304      	movs	r3, #4
 80004e4:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80004ea:	4619      	mov	r1, r3
 80004ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004f0:	f000 fa10 	bl	8000914 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80004f4:	4b08      	ldr	r3, [pc, #32]	@ (8000518 <HAL_I2C_MspInit+0xac>)
 80004f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004f8:	4a07      	ldr	r2, [pc, #28]	@ (8000518 <HAL_I2C_MspInit+0xac>)
 80004fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80004fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8000500:	4b05      	ldr	r3, [pc, #20]	@ (8000518 <HAL_I2C_MspInit+0xac>)
 8000502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000504:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000508:	60bb      	str	r3, [r7, #8]
 800050a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800050c:	bf00      	nop
 800050e:	3758      	adds	r7, #88	@ 0x58
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	40005400 	.word	0x40005400
 8000518:	40021000 	.word	0x40021000

0800051c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000520:	bf00      	nop
 8000522:	e7fd      	b.n	8000520 <NMI_Handler+0x4>

08000524 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000528:	bf00      	nop
 800052a:	e7fd      	b.n	8000528 <HardFault_Handler+0x4>

0800052c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000530:	bf00      	nop
 8000532:	e7fd      	b.n	8000530 <MemManage_Handler+0x4>

08000534 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000538:	bf00      	nop
 800053a:	e7fd      	b.n	8000538 <BusFault_Handler+0x4>

0800053c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000540:	bf00      	nop
 8000542:	e7fd      	b.n	8000540 <UsageFault_Handler+0x4>

08000544 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000548:	bf00      	nop
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr

08000552 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000552:	b480      	push	{r7}
 8000554:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000556:	bf00      	nop
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr

0800056e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800056e:	b580      	push	{r7, lr}
 8000570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000572:	f000 f89d 	bl	80006b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000576:	bf00      	nop
 8000578:	bd80      	pop	{r7, pc}
	...

0800057c <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000580:	4802      	ldr	r0, [pc, #8]	@ (800058c <USB_IRQHandler+0x10>)
 8000582:	f000 fda2 	bl	80010ca <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8000586:	bf00      	nop
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	20000e60 	.word	0x20000e60

08000590 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000594:	4b06      	ldr	r3, [pc, #24]	@ (80005b0 <SystemInit+0x20>)
 8000596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800059a:	4a05      	ldr	r2, [pc, #20]	@ (80005b0 <SystemInit+0x20>)
 800059c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80005a4:	bf00      	nop
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	e000ed00 	.word	0xe000ed00

080005b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80005b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80005ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005b8:	f7ff ffea 	bl	8000590 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005bc:	480c      	ldr	r0, [pc, #48]	@ (80005f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80005be:	490d      	ldr	r1, [pc, #52]	@ (80005f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005c0:	4a0d      	ldr	r2, [pc, #52]	@ (80005f8 <LoopForever+0xe>)
  movs r3, #0
 80005c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005c4:	e002      	b.n	80005cc <LoopCopyDataInit>

080005c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ca:	3304      	adds	r3, #4

080005cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005d0:	d3f9      	bcc.n	80005c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005d2:	4a0a      	ldr	r2, [pc, #40]	@ (80005fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80005d4:	4c0a      	ldr	r4, [pc, #40]	@ (8000600 <LoopForever+0x16>)
  movs r3, #0
 80005d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005d8:	e001      	b.n	80005de <LoopFillZerobss>

080005da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005dc:	3204      	adds	r2, #4

080005de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005e0:	d3fb      	bcc.n	80005da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005e2:	f007 fd8d 	bl	8008100 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005e6:	f7ff fdf1 	bl	80001cc <main>

080005ea <LoopForever>:

LoopForever:
    b LoopForever
 80005ea:	e7fe      	b.n	80005ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80005ec:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80005f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005f4:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 80005f8:	080081f0 	.word	0x080081f0
  ldr r2, =_sbss
 80005fc:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 8000600:	20001360 	.word	0x20001360

08000604 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000604:	e7fe      	b.n	8000604 <ADC1_2_IRQHandler>

08000606 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000606:	b580      	push	{r7, lr}
 8000608:	b082      	sub	sp, #8
 800060a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800060c:	2300      	movs	r3, #0
 800060e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000610:	2003      	movs	r0, #3
 8000612:	f000 f93d 	bl	8000890 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000616:	200f      	movs	r0, #15
 8000618:	f000 f80e 	bl	8000638 <HAL_InitTick>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d002      	beq.n	8000628 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000622:	2301      	movs	r3, #1
 8000624:	71fb      	strb	r3, [r7, #7]
 8000626:	e001      	b.n	800062c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000628:	f7ff fefc 	bl	8000424 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800062c:	79fb      	ldrb	r3, [r7, #7]
}
 800062e:	4618      	mov	r0, r3
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
	...

08000638 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000640:	2300      	movs	r3, #0
 8000642:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000644:	4b17      	ldr	r3, [pc, #92]	@ (80006a4 <HAL_InitTick+0x6c>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d023      	beq.n	8000694 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800064c:	4b16      	ldr	r3, [pc, #88]	@ (80006a8 <HAL_InitTick+0x70>)
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	4b14      	ldr	r3, [pc, #80]	@ (80006a4 <HAL_InitTick+0x6c>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	4619      	mov	r1, r3
 8000656:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800065a:	fbb3 f3f1 	udiv	r3, r3, r1
 800065e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000662:	4618      	mov	r0, r3
 8000664:	f000 f949 	bl	80008fa <HAL_SYSTICK_Config>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d10f      	bne.n	800068e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2b0f      	cmp	r3, #15
 8000672:	d809      	bhi.n	8000688 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000674:	2200      	movs	r2, #0
 8000676:	6879      	ldr	r1, [r7, #4]
 8000678:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800067c:	f000 f913 	bl	80008a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000680:	4a0a      	ldr	r2, [pc, #40]	@ (80006ac <HAL_InitTick+0x74>)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	6013      	str	r3, [r2, #0]
 8000686:	e007      	b.n	8000698 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000688:	2301      	movs	r3, #1
 800068a:	73fb      	strb	r3, [r7, #15]
 800068c:	e004      	b.n	8000698 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800068e:	2301      	movs	r3, #1
 8000690:	73fb      	strb	r3, [r7, #15]
 8000692:	e001      	b.n	8000698 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000694:	2301      	movs	r3, #1
 8000696:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000698:	7bfb      	ldrb	r3, [r7, #15]
}
 800069a:	4618      	mov	r0, r3
 800069c:	3710      	adds	r7, #16
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	20000008 	.word	0x20000008
 80006a8:	20000000 	.word	0x20000000
 80006ac:	20000004 	.word	0x20000004

080006b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80006b4:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <HAL_IncTick+0x20>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	461a      	mov	r2, r3
 80006ba:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <HAL_IncTick+0x24>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4413      	add	r3, r2
 80006c0:	4a04      	ldr	r2, [pc, #16]	@ (80006d4 <HAL_IncTick+0x24>)
 80006c2:	6013      	str	r3, [r2, #0]
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	20000008 	.word	0x20000008
 80006d4:	2000017c 	.word	0x2000017c

080006d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  return uwTick;
 80006dc:	4b03      	ldr	r3, [pc, #12]	@ (80006ec <HAL_GetTick+0x14>)
 80006de:	681b      	ldr	r3, [r3, #0]
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	2000017c 	.word	0x2000017c

080006f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b085      	sub	sp, #20
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f003 0307 	and.w	r3, r3, #7
 80006fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000700:	4b0c      	ldr	r3, [pc, #48]	@ (8000734 <__NVIC_SetPriorityGrouping+0x44>)
 8000702:	68db      	ldr	r3, [r3, #12]
 8000704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000706:	68ba      	ldr	r2, [r7, #8]
 8000708:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800070c:	4013      	ands	r3, r2
 800070e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000718:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800071c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000722:	4a04      	ldr	r2, [pc, #16]	@ (8000734 <__NVIC_SetPriorityGrouping+0x44>)
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	60d3      	str	r3, [r2, #12]
}
 8000728:	bf00      	nop
 800072a:	3714      	adds	r7, #20
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr
 8000734:	e000ed00 	.word	0xe000ed00

08000738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800073c:	4b04      	ldr	r3, [pc, #16]	@ (8000750 <__NVIC_GetPriorityGrouping+0x18>)
 800073e:	68db      	ldr	r3, [r3, #12]
 8000740:	0a1b      	lsrs	r3, r3, #8
 8000742:	f003 0307 	and.w	r3, r3, #7
}
 8000746:	4618      	mov	r0, r3
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr
 8000750:	e000ed00 	.word	0xe000ed00

08000754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800075e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000762:	2b00      	cmp	r3, #0
 8000764:	db0b      	blt.n	800077e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000766:	79fb      	ldrb	r3, [r7, #7]
 8000768:	f003 021f 	and.w	r2, r3, #31
 800076c:	4907      	ldr	r1, [pc, #28]	@ (800078c <__NVIC_EnableIRQ+0x38>)
 800076e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000772:	095b      	lsrs	r3, r3, #5
 8000774:	2001      	movs	r0, #1
 8000776:	fa00 f202 	lsl.w	r2, r0, r2
 800077a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800077e:	bf00      	nop
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	e000e100 	.word	0xe000e100

08000790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	6039      	str	r1, [r7, #0]
 800079a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800079c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	db0a      	blt.n	80007ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	b2da      	uxtb	r2, r3
 80007a8:	490c      	ldr	r1, [pc, #48]	@ (80007dc <__NVIC_SetPriority+0x4c>)
 80007aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ae:	0112      	lsls	r2, r2, #4
 80007b0:	b2d2      	uxtb	r2, r2
 80007b2:	440b      	add	r3, r1
 80007b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007b8:	e00a      	b.n	80007d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4908      	ldr	r1, [pc, #32]	@ (80007e0 <__NVIC_SetPriority+0x50>)
 80007c0:	79fb      	ldrb	r3, [r7, #7]
 80007c2:	f003 030f 	and.w	r3, r3, #15
 80007c6:	3b04      	subs	r3, #4
 80007c8:	0112      	lsls	r2, r2, #4
 80007ca:	b2d2      	uxtb	r2, r2
 80007cc:	440b      	add	r3, r1
 80007ce:	761a      	strb	r2, [r3, #24]
}
 80007d0:	bf00      	nop
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	e000e100 	.word	0xe000e100
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b089      	sub	sp, #36	@ 0x24
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	60f8      	str	r0, [r7, #12]
 80007ec:	60b9      	str	r1, [r7, #8]
 80007ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	f003 0307 	and.w	r3, r3, #7
 80007f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007f8:	69fb      	ldr	r3, [r7, #28]
 80007fa:	f1c3 0307 	rsb	r3, r3, #7
 80007fe:	2b04      	cmp	r3, #4
 8000800:	bf28      	it	cs
 8000802:	2304      	movcs	r3, #4
 8000804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000806:	69fb      	ldr	r3, [r7, #28]
 8000808:	3304      	adds	r3, #4
 800080a:	2b06      	cmp	r3, #6
 800080c:	d902      	bls.n	8000814 <NVIC_EncodePriority+0x30>
 800080e:	69fb      	ldr	r3, [r7, #28]
 8000810:	3b03      	subs	r3, #3
 8000812:	e000      	b.n	8000816 <NVIC_EncodePriority+0x32>
 8000814:	2300      	movs	r3, #0
 8000816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000818:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800081c:	69bb      	ldr	r3, [r7, #24]
 800081e:	fa02 f303 	lsl.w	r3, r2, r3
 8000822:	43da      	mvns	r2, r3
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	401a      	ands	r2, r3
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800082c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	fa01 f303 	lsl.w	r3, r1, r3
 8000836:	43d9      	mvns	r1, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800083c:	4313      	orrs	r3, r2
         );
}
 800083e:	4618      	mov	r0, r3
 8000840:	3724      	adds	r7, #36	@ 0x24
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
	...

0800084c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	3b01      	subs	r3, #1
 8000858:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800085c:	d301      	bcc.n	8000862 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800085e:	2301      	movs	r3, #1
 8000860:	e00f      	b.n	8000882 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000862:	4a0a      	ldr	r2, [pc, #40]	@ (800088c <SysTick_Config+0x40>)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	3b01      	subs	r3, #1
 8000868:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800086a:	210f      	movs	r1, #15
 800086c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000870:	f7ff ff8e 	bl	8000790 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000874:	4b05      	ldr	r3, [pc, #20]	@ (800088c <SysTick_Config+0x40>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800087a:	4b04      	ldr	r3, [pc, #16]	@ (800088c <SysTick_Config+0x40>)
 800087c:	2207      	movs	r2, #7
 800087e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000880:	2300      	movs	r3, #0
}
 8000882:	4618      	mov	r0, r3
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	e000e010 	.word	0xe000e010

08000890 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000898:	6878      	ldr	r0, [r7, #4]
 800089a:	f7ff ff29 	bl	80006f0 <__NVIC_SetPriorityGrouping>
}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b086      	sub	sp, #24
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	4603      	mov	r3, r0
 80008ae:	60b9      	str	r1, [r7, #8]
 80008b0:	607a      	str	r2, [r7, #4]
 80008b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80008b4:	2300      	movs	r3, #0
 80008b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80008b8:	f7ff ff3e 	bl	8000738 <__NVIC_GetPriorityGrouping>
 80008bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	68b9      	ldr	r1, [r7, #8]
 80008c2:	6978      	ldr	r0, [r7, #20]
 80008c4:	f7ff ff8e 	bl	80007e4 <NVIC_EncodePriority>
 80008c8:	4602      	mov	r2, r0
 80008ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ce:	4611      	mov	r1, r2
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff5d 	bl	8000790 <__NVIC_SetPriority>
}
 80008d6:	bf00      	nop
 80008d8:	3718      	adds	r7, #24
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b082      	sub	sp, #8
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	4603      	mov	r3, r0
 80008e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ec:	4618      	mov	r0, r3
 80008ee:	f7ff ff31 	bl	8000754 <__NVIC_EnableIRQ>
}
 80008f2:	bf00      	nop
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b082      	sub	sp, #8
 80008fe:	af00      	add	r7, sp, #0
 8000900:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f7ff ffa2 	bl	800084c <SysTick_Config>
 8000908:	4603      	mov	r3, r0
}
 800090a:	4618      	mov	r0, r3
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000914:	b480      	push	{r7}
 8000916:	b087      	sub	sp, #28
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800091e:	2300      	movs	r3, #0
 8000920:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000922:	e14e      	b.n	8000bc2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	2101      	movs	r1, #1
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	fa01 f303 	lsl.w	r3, r1, r3
 8000930:	4013      	ands	r3, r2
 8000932:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	2b00      	cmp	r3, #0
 8000938:	f000 8140 	beq.w	8000bbc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	f003 0303 	and.w	r3, r3, #3
 8000944:	2b01      	cmp	r3, #1
 8000946:	d005      	beq.n	8000954 <HAL_GPIO_Init+0x40>
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	f003 0303 	and.w	r3, r3, #3
 8000950:	2b02      	cmp	r3, #2
 8000952:	d130      	bne.n	80009b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	689b      	ldr	r3, [r3, #8]
 8000958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	2203      	movs	r2, #3
 8000960:	fa02 f303 	lsl.w	r3, r2, r3
 8000964:	43db      	mvns	r3, r3
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	4013      	ands	r3, r2
 800096a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	68da      	ldr	r2, [r3, #12]
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	005b      	lsls	r3, r3, #1
 8000974:	fa02 f303 	lsl.w	r3, r2, r3
 8000978:	693a      	ldr	r2, [r7, #16]
 800097a:	4313      	orrs	r3, r2
 800097c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	693a      	ldr	r2, [r7, #16]
 8000982:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800098a:	2201      	movs	r2, #1
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	fa02 f303 	lsl.w	r3, r2, r3
 8000992:	43db      	mvns	r3, r3
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	4013      	ands	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	091b      	lsrs	r3, r3, #4
 80009a0:	f003 0201 	and.w	r2, r3, #1
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	fa02 f303 	lsl.w	r3, r2, r3
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	f003 0303 	and.w	r3, r3, #3
 80009be:	2b03      	cmp	r3, #3
 80009c0:	d017      	beq.n	80009f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	68db      	ldr	r3, [r3, #12]
 80009c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	2203      	movs	r2, #3
 80009ce:	fa02 f303 	lsl.w	r3, r2, r3
 80009d2:	43db      	mvns	r3, r3
 80009d4:	693a      	ldr	r2, [r7, #16]
 80009d6:	4013      	ands	r3, r2
 80009d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f003 0303 	and.w	r3, r3, #3
 80009fa:	2b02      	cmp	r3, #2
 80009fc:	d123      	bne.n	8000a46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	08da      	lsrs	r2, r3, #3
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3208      	adds	r2, #8
 8000a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	f003 0307 	and.w	r3, r3, #7
 8000a12:	009b      	lsls	r3, r3, #2
 8000a14:	220f      	movs	r2, #15
 8000a16:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1a:	43db      	mvns	r3, r3
 8000a1c:	693a      	ldr	r2, [r7, #16]
 8000a1e:	4013      	ands	r3, r2
 8000a20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	691a      	ldr	r2, [r3, #16]
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	f003 0307 	and.w	r3, r3, #7
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	08da      	lsrs	r2, r3, #3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	3208      	adds	r2, #8
 8000a40:	6939      	ldr	r1, [r7, #16]
 8000a42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	005b      	lsls	r3, r3, #1
 8000a50:	2203      	movs	r2, #3
 8000a52:	fa02 f303 	lsl.w	r3, r2, r3
 8000a56:	43db      	mvns	r3, r3
 8000a58:	693a      	ldr	r2, [r7, #16]
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	f003 0203 	and.w	r2, r3, #3
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	f000 809a 	beq.w	8000bbc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a88:	4b55      	ldr	r3, [pc, #340]	@ (8000be0 <HAL_GPIO_Init+0x2cc>)
 8000a8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a8c:	4a54      	ldr	r2, [pc, #336]	@ (8000be0 <HAL_GPIO_Init+0x2cc>)
 8000a8e:	f043 0301 	orr.w	r3, r3, #1
 8000a92:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a94:	4b52      	ldr	r3, [pc, #328]	@ (8000be0 <HAL_GPIO_Init+0x2cc>)
 8000a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a98:	f003 0301 	and.w	r3, r3, #1
 8000a9c:	60bb      	str	r3, [r7, #8]
 8000a9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000aa0:	4a50      	ldr	r2, [pc, #320]	@ (8000be4 <HAL_GPIO_Init+0x2d0>)
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	089b      	lsrs	r3, r3, #2
 8000aa6:	3302      	adds	r3, #2
 8000aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	f003 0303 	and.w	r3, r3, #3
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	220f      	movs	r2, #15
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	43db      	mvns	r3, r3
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000aca:	d013      	beq.n	8000af4 <HAL_GPIO_Init+0x1e0>
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a46      	ldr	r2, [pc, #280]	@ (8000be8 <HAL_GPIO_Init+0x2d4>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d00d      	beq.n	8000af0 <HAL_GPIO_Init+0x1dc>
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a45      	ldr	r2, [pc, #276]	@ (8000bec <HAL_GPIO_Init+0x2d8>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d007      	beq.n	8000aec <HAL_GPIO_Init+0x1d8>
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4a44      	ldr	r2, [pc, #272]	@ (8000bf0 <HAL_GPIO_Init+0x2dc>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d101      	bne.n	8000ae8 <HAL_GPIO_Init+0x1d4>
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	e006      	b.n	8000af6 <HAL_GPIO_Init+0x1e2>
 8000ae8:	2307      	movs	r3, #7
 8000aea:	e004      	b.n	8000af6 <HAL_GPIO_Init+0x1e2>
 8000aec:	2302      	movs	r3, #2
 8000aee:	e002      	b.n	8000af6 <HAL_GPIO_Init+0x1e2>
 8000af0:	2301      	movs	r3, #1
 8000af2:	e000      	b.n	8000af6 <HAL_GPIO_Init+0x1e2>
 8000af4:	2300      	movs	r3, #0
 8000af6:	697a      	ldr	r2, [r7, #20]
 8000af8:	f002 0203 	and.w	r2, r2, #3
 8000afc:	0092      	lsls	r2, r2, #2
 8000afe:	4093      	lsls	r3, r2
 8000b00:	693a      	ldr	r2, [r7, #16]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b06:	4937      	ldr	r1, [pc, #220]	@ (8000be4 <HAL_GPIO_Init+0x2d0>)
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	089b      	lsrs	r3, r3, #2
 8000b0c:	3302      	adds	r3, #2
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b14:	4b37      	ldr	r3, [pc, #220]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b16:	689b      	ldr	r3, [r3, #8]
 8000b18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	43db      	mvns	r3, r3
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	4013      	ands	r3, r2
 8000b22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d003      	beq.n	8000b38 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000b30:	693a      	ldr	r2, [r7, #16]
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b38:	4a2e      	ldr	r2, [pc, #184]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000b3e:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	43db      	mvns	r3, r3
 8000b48:	693a      	ldr	r2, [r7, #16]
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d003      	beq.n	8000b62 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b62:	4a24      	ldr	r2, [pc, #144]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000b68:	4b22      	ldr	r3, [pc, #136]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	43db      	mvns	r3, r3
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	4013      	ands	r3, r2
 8000b76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d003      	beq.n	8000b8c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000b84:	693a      	ldr	r2, [r7, #16]
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b8c:	4a19      	ldr	r2, [pc, #100]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000b92:	4b18      	ldr	r3, [pc, #96]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	43db      	mvns	r3, r3
 8000b9c:	693a      	ldr	r2, [r7, #16]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d003      	beq.n	8000bb6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	4313      	orrs	r3, r2
 8000bb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	f47f aea9 	bne.w	8000924 <HAL_GPIO_Init+0x10>
  }
}
 8000bd2:	bf00      	nop
 8000bd4:	bf00      	nop
 8000bd6:	371c      	adds	r7, #28
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	40021000 	.word	0x40021000
 8000be4:	40010000 	.word	0x40010000
 8000be8:	48000400 	.word	0x48000400
 8000bec:	48000800 	.word	0x48000800
 8000bf0:	48000c00 	.word	0x48000c00
 8000bf4:	40010400 	.word	0x40010400

08000bf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	460b      	mov	r3, r1
 8000c02:	807b      	strh	r3, [r7, #2]
 8000c04:	4613      	mov	r3, r2
 8000c06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c08:	787b      	ldrb	r3, [r7, #1]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d003      	beq.n	8000c16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c0e:	887a      	ldrh	r2, [r7, #2]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c14:	e002      	b.n	8000c1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c16:	887a      	ldrh	r2, [r7, #2]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d101      	bne.n	8000c3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000c36:	2301      	movs	r3, #1
 8000c38:	e08d      	b.n	8000d56 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d106      	bne.n	8000c54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2200      	movs	r2, #0
 8000c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f7ff fc0c 	bl	800046c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2224      	movs	r2, #36	@ 0x24
 8000c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f022 0201 	bic.w	r2, r2, #1
 8000c6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	685a      	ldr	r2, [r3, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8000c78:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	689a      	ldr	r2, [r3, #8]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000c88:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	68db      	ldr	r3, [r3, #12]
 8000c8e:	2b01      	cmp	r3, #1
 8000c90:	d107      	bne.n	8000ca2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	689a      	ldr	r2, [r3, #8]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	e006      	b.n	8000cb0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	689a      	ldr	r2, [r3, #8]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8000cae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d108      	bne.n	8000cca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	685a      	ldr	r2, [r3, #4]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	e007      	b.n	8000cda <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	685a      	ldr	r2, [r3, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000cd8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	6812      	ldr	r2, [r2, #0]
 8000ce4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ce8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	68da      	ldr	r2, [r3, #12]
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000cfc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	691a      	ldr	r2, [r3, #16]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	699b      	ldr	r3, [r3, #24]
 8000d0e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	430a      	orrs	r2, r1
 8000d16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	69d9      	ldr	r1, [r3, #28]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6a1a      	ldr	r2, [r3, #32]
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	430a      	orrs	r2, r1
 8000d26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f042 0201 	orr.w	r2, r2, #1
 8000d36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2220      	movs	r2, #32
 8000d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2200      	movs	r2, #0
 8000d4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8000d54:	2300      	movs	r3, #0
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	b083      	sub	sp, #12
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
 8000d66:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	2b20      	cmp	r3, #32
 8000d72:	d138      	bne.n	8000de6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d101      	bne.n	8000d82 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000d7e:	2302      	movs	r3, #2
 8000d80:	e032      	b.n	8000de8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2201      	movs	r2, #1
 8000d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2224      	movs	r2, #36	@ 0x24
 8000d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f022 0201 	bic.w	r2, r2, #1
 8000da0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000db0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	6819      	ldr	r1, [r3, #0]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	683a      	ldr	r2, [r7, #0]
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f042 0201 	orr.w	r2, r2, #1
 8000dd0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2220      	movs	r2, #32
 8000dd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000de2:	2300      	movs	r3, #0
 8000de4:	e000      	b.n	8000de8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000de6:	2302      	movs	r3, #2
  }
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr

08000df4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	2b20      	cmp	r3, #32
 8000e08:	d139      	bne.n	8000e7e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d101      	bne.n	8000e18 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8000e14:	2302      	movs	r3, #2
 8000e16:	e033      	b.n	8000e80 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2224      	movs	r2, #36	@ 0x24
 8000e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f022 0201 	bic.w	r2, r2, #1
 8000e36:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000e46:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	021b      	lsls	r3, r3, #8
 8000e4c:	68fa      	ldr	r2, [r7, #12]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f042 0201 	orr.w	r2, r2, #1
 8000e68:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2220      	movs	r2, #32
 8000e6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2200      	movs	r2, #0
 8000e76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e000      	b.n	8000e80 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8000e7e:	2302      	movs	r3, #2
  }
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3714      	adds	r7, #20
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d101      	bne.n	8000e9e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e0ef      	b.n	800107e <HAL_PCD_Init+0x1f2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d106      	bne.n	8000eb8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	2200      	movs	r2, #0
 8000eae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f006 fd62 	bl	800797c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2203      	movs	r2, #3
 8000ebc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f002 fd89 	bl	80039e2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6818      	ldr	r0, [r3, #0]
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	3304      	adds	r3, #4
 8000ed8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000eda:	f002 fd5d 	bl	8003998 <USB_CoreInit>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d005      	beq.n	8000ef0 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2202      	movs	r2, #2
 8000ee8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8000eec:	2301      	movs	r3, #1
 8000eee:	e0c6      	b.n	800107e <HAL_PCD_Init+0x1f2>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f002 fd8e 	bl	8003a18 <USB_SetCurrentMode>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d005      	beq.n	8000f0e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2202      	movs	r2, #2
 8000f06:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e0b7      	b.n	800107e <HAL_PCD_Init+0x1f2>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f0e:	2300      	movs	r3, #0
 8000f10:	73fb      	strb	r3, [r7, #15]
 8000f12:	e03e      	b.n	8000f92 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000f14:	7bfa      	ldrb	r2, [r7, #15]
 8000f16:	6879      	ldr	r1, [r7, #4]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	4413      	add	r3, r2
 8000f1e:	00db      	lsls	r3, r3, #3
 8000f20:	440b      	add	r3, r1
 8000f22:	3311      	adds	r3, #17
 8000f24:	2201      	movs	r2, #1
 8000f26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000f28:	7bfa      	ldrb	r2, [r7, #15]
 8000f2a:	6879      	ldr	r1, [r7, #4]
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	4413      	add	r3, r2
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	440b      	add	r3, r1
 8000f36:	3310      	adds	r3, #16
 8000f38:	7bfa      	ldrb	r2, [r7, #15]
 8000f3a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000f3c:	7bfa      	ldrb	r2, [r7, #15]
 8000f3e:	6879      	ldr	r1, [r7, #4]
 8000f40:	4613      	mov	r3, r2
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	4413      	add	r3, r2
 8000f46:	00db      	lsls	r3, r3, #3
 8000f48:	440b      	add	r3, r1
 8000f4a:	3313      	adds	r3, #19
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000f50:	7bfa      	ldrb	r2, [r7, #15]
 8000f52:	6879      	ldr	r1, [r7, #4]
 8000f54:	4613      	mov	r3, r2
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	4413      	add	r3, r2
 8000f5a:	00db      	lsls	r3, r3, #3
 8000f5c:	440b      	add	r3, r1
 8000f5e:	3320      	adds	r3, #32
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000f64:	7bfa      	ldrb	r2, [r7, #15]
 8000f66:	6879      	ldr	r1, [r7, #4]
 8000f68:	4613      	mov	r3, r2
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	4413      	add	r3, r2
 8000f6e:	00db      	lsls	r3, r3, #3
 8000f70:	440b      	add	r3, r1
 8000f72:	3324      	adds	r3, #36	@ 0x24
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000f78:	7bfb      	ldrb	r3, [r7, #15]
 8000f7a:	6879      	ldr	r1, [r7, #4]
 8000f7c:	1c5a      	adds	r2, r3, #1
 8000f7e:	4613      	mov	r3, r2
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	4413      	add	r3, r2
 8000f84:	00db      	lsls	r3, r3, #3
 8000f86:	440b      	add	r3, r1
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	73fb      	strb	r3, [r7, #15]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	791b      	ldrb	r3, [r3, #4]
 8000f96:	7bfa      	ldrb	r2, [r7, #15]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d3bb      	bcc.n	8000f14 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73fb      	strb	r3, [r7, #15]
 8000fa0:	e044      	b.n	800102c <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000fa2:	7bfa      	ldrb	r2, [r7, #15]
 8000fa4:	6879      	ldr	r1, [r7, #4]
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	009b      	lsls	r3, r3, #2
 8000faa:	4413      	add	r3, r2
 8000fac:	00db      	lsls	r3, r3, #3
 8000fae:	440b      	add	r3, r1
 8000fb0:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000fb8:	7bfa      	ldrb	r2, [r7, #15]
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	4413      	add	r3, r2
 8000fc2:	00db      	lsls	r3, r3, #3
 8000fc4:	440b      	add	r3, r1
 8000fc6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8000fca:	7bfa      	ldrb	r2, [r7, #15]
 8000fcc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000fce:	7bfa      	ldrb	r2, [r7, #15]
 8000fd0:	6879      	ldr	r1, [r7, #4]
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	4413      	add	r3, r2
 8000fd8:	00db      	lsls	r3, r3, #3
 8000fda:	440b      	add	r3, r1
 8000fdc:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000fe4:	7bfa      	ldrb	r2, [r7, #15]
 8000fe6:	6879      	ldr	r1, [r7, #4]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	4413      	add	r3, r2
 8000fee:	00db      	lsls	r3, r3, #3
 8000ff0:	440b      	add	r3, r1
 8000ff2:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000ffa:	7bfa      	ldrb	r2, [r7, #15]
 8000ffc:	6879      	ldr	r1, [r7, #4]
 8000ffe:	4613      	mov	r3, r2
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	4413      	add	r3, r2
 8001004:	00db      	lsls	r3, r3, #3
 8001006:	440b      	add	r3, r1
 8001008:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001010:	7bfa      	ldrb	r2, [r7, #15]
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	4613      	mov	r3, r2
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	4413      	add	r3, r2
 800101a:	00db      	lsls	r3, r3, #3
 800101c:	440b      	add	r3, r1
 800101e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	3301      	adds	r3, #1
 800102a:	73fb      	strb	r3, [r7, #15]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	791b      	ldrb	r3, [r3, #4]
 8001030:	7bfa      	ldrb	r2, [r7, #15]
 8001032:	429a      	cmp	r2, r3
 8001034:	d3b5      	bcc.n	8000fa2 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6818      	ldr	r0, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3304      	adds	r3, #4
 800103e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001040:	f002 fcf7 	bl	8003a32 <USB_DevInit>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d005      	beq.n	8001056 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2202      	movs	r2, #2
 800104e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e013      	b.n	800107e <HAL_PCD_Init+0x1f2>
  }

  hpcd->USB_Address = 0U;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2201      	movs	r2, #1
 8001060:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	7adb      	ldrb	r3, [r3, #11]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d102      	bne.n	8001072 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f001 fc21 	bl	80028b4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4618      	mov	r0, r3
 8001078:	f004 faa3 	bl	80055c2 <USB_DevDisconnect>

  return HAL_OK;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001094:	2b01      	cmp	r3, #1
 8001096:	d101      	bne.n	800109c <HAL_PCD_Start+0x16>
 8001098:	2302      	movs	r3, #2
 800109a:	e012      	b.n	80010c2 <HAL_PCD_Start+0x3c>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2201      	movs	r2, #1
 80010a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f002 fc83 	bl	80039b4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f004 fa6e 	bl	8005594 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2200      	movs	r2, #0
 80010bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b084      	sub	sp, #16
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f004 fa88 	bl	80055ec <USB_ReadInterrupts>
 80010dc:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d003      	beq.n	80010f0 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f000 fb14 	bl	8001716 <PCD_EP_ISR_Handler>

    return;
 80010ee:	e110      	b.n	8001312 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d013      	beq.n	8001122 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001102:	b29a      	uxth	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800110c:	b292      	uxth	r2, r2
 800110e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f006 fce9 	bl	8007aea <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001118:	2100      	movs	r1, #0
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f000 f8fc 	bl	8001318 <HAL_PCD_SetAddress>

    return;
 8001120:	e0f7      	b.n	8001312 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d00c      	beq.n	8001146 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001134:	b29a      	uxth	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800113e:	b292      	uxth	r2, r2
 8001140:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001144:	e0e5      	b.n	8001312 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d00c      	beq.n	800116a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001158:	b29a      	uxth	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001162:	b292      	uxth	r2, r2
 8001164:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001168:	e0d3      	b.n	8001312 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d034      	beq.n	80011de <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800117c:	b29a      	uxth	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f022 0204 	bic.w	r2, r2, #4
 8001186:	b292      	uxth	r2, r2
 8001188:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001194:	b29a      	uxth	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f022 0208 	bic.w	r2, r2, #8
 800119e:	b292      	uxth	r2, r2
 80011a0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d107      	bne.n	80011be <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2200      	movs	r2, #0
 80011b2:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80011b6:	2100      	movs	r1, #0
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f006 ff45 	bl	8008048 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f006 fccc 	bl	8007b5c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80011d6:	b292      	uxth	r2, r2
 80011d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80011dc:	e099      	b.n	8001312 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d027      	beq.n	8001238 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f042 0208 	orr.w	r2, r2, #8
 80011fa:	b292      	uxth	r2, r2
 80011fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001208:	b29a      	uxth	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001212:	b292      	uxth	r2, r2
 8001214:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001220:	b29a      	uxth	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f042 0204 	orr.w	r2, r2, #4
 800122a:	b292      	uxth	r2, r2
 800122c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f006 fc79 	bl	8007b28 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001236:	e06c      	b.n	8001312 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800123e:	2b00      	cmp	r3, #0
 8001240:	d040      	beq.n	80012c4 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800124a:	b29a      	uxth	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001254:	b292      	uxth	r2, r2
 8001256:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001260:	2b00      	cmp	r3, #0
 8001262:	d12b      	bne.n	80012bc <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800126c:	b29a      	uxth	r2, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f042 0204 	orr.w	r2, r2, #4
 8001276:	b292      	uxth	r2, r2
 8001278:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001284:	b29a      	uxth	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f042 0208 	orr.w	r2, r2, #8
 800128e:	b292      	uxth	r2, r2
 8001290:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2201      	movs	r2, #1
 8001298:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	089b      	lsrs	r3, r3, #2
 80012a8:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80012b2:	2101      	movs	r1, #1
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f006 fec7 	bl	8008048 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80012ba:	e02a      	b.n	8001312 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f006 fc33 	bl	8007b28 <HAL_PCD_SuspendCallback>
    return;
 80012c2:	e026      	b.n	8001312 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d00f      	beq.n	80012ee <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80012d6:	b29a      	uxth	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80012e0:	b292      	uxth	r2, r2
 80012e2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f006 fbf1 	bl	8007ace <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80012ec:	e011      	b.n	8001312 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d00c      	beq.n	8001312 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001300:	b29a      	uxth	r2, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800130a:	b292      	uxth	r2, r2
 800130c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001310:	bf00      	nop
  }
}
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	460b      	mov	r3, r1
 8001322:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800132a:	2b01      	cmp	r3, #1
 800132c:	d101      	bne.n	8001332 <HAL_PCD_SetAddress+0x1a>
 800132e:	2302      	movs	r3, #2
 8001330:	e012      	b.n	8001358 <HAL_PCD_SetAddress+0x40>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2201      	movs	r2, #1
 8001336:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	78fa      	ldrb	r2, [r7, #3]
 800133e:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	78fa      	ldrb	r2, [r7, #3]
 8001346:	4611      	mov	r1, r2
 8001348:	4618      	mov	r0, r3
 800134a:	f004 f90f 	bl	800556c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2200      	movs	r2, #0
 8001352:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001356:	2300      	movs	r3, #0
}
 8001358:	4618      	mov	r0, r3
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	4608      	mov	r0, r1
 800136a:	4611      	mov	r1, r2
 800136c:	461a      	mov	r2, r3
 800136e:	4603      	mov	r3, r0
 8001370:	70fb      	strb	r3, [r7, #3]
 8001372:	460b      	mov	r3, r1
 8001374:	803b      	strh	r3, [r7, #0]
 8001376:	4613      	mov	r3, r2
 8001378:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800137a:	2300      	movs	r3, #0
 800137c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800137e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001382:	2b00      	cmp	r3, #0
 8001384:	da0e      	bge.n	80013a4 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001386:	78fb      	ldrb	r3, [r7, #3]
 8001388:	f003 0207 	and.w	r2, r3, #7
 800138c:	4613      	mov	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	4413      	add	r3, r2
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	3310      	adds	r3, #16
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	4413      	add	r3, r2
 800139a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	2201      	movs	r2, #1
 80013a0:	705a      	strb	r2, [r3, #1]
 80013a2:	e00e      	b.n	80013c2 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80013a4:	78fb      	ldrb	r3, [r7, #3]
 80013a6:	f003 0207 	and.w	r2, r3, #7
 80013aa:	4613      	mov	r3, r2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	4413      	add	r3, r2
 80013b0:	00db      	lsls	r3, r3, #3
 80013b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	4413      	add	r3, r2
 80013ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2200      	movs	r2, #0
 80013c0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80013c2:	78fb      	ldrb	r3, [r7, #3]
 80013c4:	f003 0307 	and.w	r3, r3, #7
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80013ce:	883b      	ldrh	r3, [r7, #0]
 80013d0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	78ba      	ldrb	r2, [r7, #2]
 80013dc:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80013de:	78bb      	ldrb	r3, [r7, #2]
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d102      	bne.n	80013ea <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	2200      	movs	r2, #0
 80013e8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d101      	bne.n	80013f8 <HAL_PCD_EP_Open+0x98>
 80013f4:	2302      	movs	r3, #2
 80013f6:	e00e      	b.n	8001416 <HAL_PCD_EP_Open+0xb6>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2201      	movs	r2, #1
 80013fc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	68f9      	ldr	r1, [r7, #12]
 8001406:	4618      	mov	r0, r3
 8001408:	f002 fb32 	bl	8003a70 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8001414:	7afb      	ldrb	r3, [r7, #11]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b084      	sub	sp, #16
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
 8001426:	460b      	mov	r3, r1
 8001428:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800142a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800142e:	2b00      	cmp	r3, #0
 8001430:	da0e      	bge.n	8001450 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001432:	78fb      	ldrb	r3, [r7, #3]
 8001434:	f003 0207 	and.w	r2, r3, #7
 8001438:	4613      	mov	r3, r2
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	4413      	add	r3, r2
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	3310      	adds	r3, #16
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	2201      	movs	r2, #1
 800144c:	705a      	strb	r2, [r3, #1]
 800144e:	e00e      	b.n	800146e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001450:	78fb      	ldrb	r3, [r7, #3]
 8001452:	f003 0207 	and.w	r2, r3, #7
 8001456:	4613      	mov	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	4413      	add	r3, r2
 800145c:	00db      	lsls	r3, r3, #3
 800145e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	4413      	add	r3, r2
 8001466:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2200      	movs	r2, #0
 800146c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800146e:	78fb      	ldrb	r3, [r7, #3]
 8001470:	f003 0307 	and.w	r3, r3, #7
 8001474:	b2da      	uxtb	r2, r3
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001480:	2b01      	cmp	r3, #1
 8001482:	d101      	bne.n	8001488 <HAL_PCD_EP_Close+0x6a>
 8001484:	2302      	movs	r3, #2
 8001486:	e00e      	b.n	80014a6 <HAL_PCD_EP_Close+0x88>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2201      	movs	r2, #1
 800148c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	68f9      	ldr	r1, [r7, #12]
 8001496:	4618      	mov	r0, r3
 8001498:	f002 ffd2 	bl	8004440 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b086      	sub	sp, #24
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	60f8      	str	r0, [r7, #12]
 80014b6:	607a      	str	r2, [r7, #4]
 80014b8:	603b      	str	r3, [r7, #0]
 80014ba:	460b      	mov	r3, r1
 80014bc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80014be:	7afb      	ldrb	r3, [r7, #11]
 80014c0:	f003 0207 	and.w	r2, r3, #7
 80014c4:	4613      	mov	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	4413      	add	r3, r2
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80014d0:	68fa      	ldr	r2, [r7, #12]
 80014d2:	4413      	add	r3, r2
 80014d4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	683a      	ldr	r2, [r7, #0]
 80014e0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	2200      	movs	r2, #0
 80014e6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	2200      	movs	r2, #0
 80014ec:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80014ee:	7afb      	ldrb	r3, [r7, #11]
 80014f0:	f003 0307 	and.w	r3, r3, #7
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	6979      	ldr	r1, [r7, #20]
 8001500:	4618      	mov	r0, r3
 8001502:	f003 f98a 	bl	800481a <USB_EPStartXfer>

  return HAL_OK;
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	3718      	adds	r7, #24
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	460b      	mov	r3, r1
 800151a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800151c:	78fb      	ldrb	r3, [r7, #3]
 800151e:	f003 0207 	and.w	r2, r3, #7
 8001522:	6879      	ldr	r1, [r7, #4]
 8001524:	4613      	mov	r3, r2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	4413      	add	r3, r2
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	440b      	add	r3, r1
 800152e:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8001532:	681b      	ldr	r3, [r3, #0]
}
 8001534:	4618      	mov	r0, r3
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	607a      	str	r2, [r7, #4]
 800154a:	603b      	str	r3, [r7, #0]
 800154c:	460b      	mov	r3, r1
 800154e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001550:	7afb      	ldrb	r3, [r7, #11]
 8001552:	f003 0207 	and.w	r2, r3, #7
 8001556:	4613      	mov	r3, r2
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	4413      	add	r3, r2
 800155c:	00db      	lsls	r3, r3, #3
 800155e:	3310      	adds	r3, #16
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	4413      	add	r3, r2
 8001564:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	683a      	ldr	r2, [r7, #0]
 8001570:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	2201      	movs	r2, #1
 8001576:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	683a      	ldr	r2, [r7, #0]
 800157e:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	2200      	movs	r2, #0
 8001584:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	2201      	movs	r2, #1
 800158a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800158c:	7afb      	ldrb	r3, [r7, #11]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	b2da      	uxtb	r2, r3
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	6979      	ldr	r1, [r7, #20]
 800159e:	4618      	mov	r0, r3
 80015a0:	f003 f93b 	bl	800481a <USB_EPStartXfer>

  return HAL_OK;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b084      	sub	sp, #16
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	460b      	mov	r3, r1
 80015b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80015ba:	78fb      	ldrb	r3, [r7, #3]
 80015bc:	f003 0307 	and.w	r3, r3, #7
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	7912      	ldrb	r2, [r2, #4]
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d901      	bls.n	80015cc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e04c      	b.n	8001666 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80015cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	da0e      	bge.n	80015f2 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80015d4:	78fb      	ldrb	r3, [r7, #3]
 80015d6:	f003 0207 	and.w	r2, r3, #7
 80015da:	4613      	mov	r3, r2
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	4413      	add	r3, r2
 80015e0:	00db      	lsls	r3, r3, #3
 80015e2:	3310      	adds	r3, #16
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	4413      	add	r3, r2
 80015e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2201      	movs	r2, #1
 80015ee:	705a      	strb	r2, [r3, #1]
 80015f0:	e00c      	b.n	800160c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80015f2:	78fa      	ldrb	r2, [r7, #3]
 80015f4:	4613      	mov	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	4413      	add	r3, r2
 8001604:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2200      	movs	r2, #0
 800160a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	2201      	movs	r2, #1
 8001610:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001612:	78fb      	ldrb	r3, [r7, #3]
 8001614:	f003 0307 	and.w	r3, r3, #7
 8001618:	b2da      	uxtb	r2, r3
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001624:	2b01      	cmp	r3, #1
 8001626:	d101      	bne.n	800162c <HAL_PCD_EP_SetStall+0x7e>
 8001628:	2302      	movs	r3, #2
 800162a:	e01c      	b.n	8001666 <HAL_PCD_EP_SetStall+0xb8>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2201      	movs	r2, #1
 8001630:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	68f9      	ldr	r1, [r7, #12]
 800163a:	4618      	mov	r0, r3
 800163c:	f003 fe9c 	bl	8005378 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001640:	78fb      	ldrb	r3, [r7, #3]
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	2b00      	cmp	r3, #0
 8001648:	d108      	bne.n	800165c <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8001654:	4619      	mov	r1, r3
 8001656:	4610      	mov	r0, r2
 8001658:	f003 ffd8 	bl	800560c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2200      	movs	r2, #0
 8001660:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}

0800166e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b084      	sub	sp, #16
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
 8001676:	460b      	mov	r3, r1
 8001678:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800167a:	78fb      	ldrb	r3, [r7, #3]
 800167c:	f003 030f 	and.w	r3, r3, #15
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	7912      	ldrb	r2, [r2, #4]
 8001684:	4293      	cmp	r3, r2
 8001686:	d901      	bls.n	800168c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e040      	b.n	800170e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800168c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001690:	2b00      	cmp	r3, #0
 8001692:	da0e      	bge.n	80016b2 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001694:	78fb      	ldrb	r3, [r7, #3]
 8001696:	f003 0207 	and.w	r2, r3, #7
 800169a:	4613      	mov	r3, r2
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	4413      	add	r3, r2
 80016a0:	00db      	lsls	r3, r3, #3
 80016a2:	3310      	adds	r3, #16
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	4413      	add	r3, r2
 80016a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	2201      	movs	r2, #1
 80016ae:	705a      	strb	r2, [r3, #1]
 80016b0:	e00e      	b.n	80016d0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80016b2:	78fb      	ldrb	r3, [r7, #3]
 80016b4:	f003 0207 	and.w	r2, r3, #7
 80016b8:	4613      	mov	r3, r2
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	4413      	add	r3, r2
 80016be:	00db      	lsls	r3, r3, #3
 80016c0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	4413      	add	r3, r2
 80016c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2200      	movs	r2, #0
 80016ce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2200      	movs	r2, #0
 80016d4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80016d6:	78fb      	ldrb	r3, [r7, #3]
 80016d8:	f003 0307 	and.w	r3, r3, #7
 80016dc:	b2da      	uxtb	r2, r3
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d101      	bne.n	80016f0 <HAL_PCD_EP_ClrStall+0x82>
 80016ec:	2302      	movs	r3, #2
 80016ee:	e00e      	b.n	800170e <HAL_PCD_EP_ClrStall+0xa0>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2201      	movs	r2, #1
 80016f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68f9      	ldr	r1, [r7, #12]
 80016fe:	4618      	mov	r0, r3
 8001700:	f003 fe8b 	bl	800541a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2200      	movs	r2, #0
 8001708:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3710      	adds	r7, #16
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b092      	sub	sp, #72	@ 0x48
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800171e:	e333      	b.n	8001d88 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001728:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800172a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800172c:	b2db      	uxtb	r3, r3
 800172e:	f003 030f 	and.w	r3, r3, #15
 8001732:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8001736:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800173a:	2b00      	cmp	r3, #0
 800173c:	f040 8108 	bne.w	8001950 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001740:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001742:	f003 0310 	and.w	r3, r3, #16
 8001746:	2b00      	cmp	r3, #0
 8001748:	d14c      	bne.n	80017e4 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	881b      	ldrh	r3, [r3, #0]
 8001750:	b29b      	uxth	r3, r3
 8001752:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001756:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800175a:	813b      	strh	r3, [r7, #8]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	893b      	ldrh	r3, [r7, #8]
 8001762:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001766:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800176a:	b29b      	uxth	r3, r3
 800176c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	3310      	adds	r3, #16
 8001772:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800177c:	b29b      	uxth	r3, r3
 800177e:	461a      	mov	r2, r3
 8001780:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	00db      	lsls	r3, r3, #3
 8001786:	4413      	add	r3, r2
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	6812      	ldr	r2, [r2, #0]
 800178c:	4413      	add	r3, r2
 800178e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001792:	881b      	ldrh	r3, [r3, #0]
 8001794:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001798:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800179a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800179c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800179e:	695a      	ldr	r2, [r3, #20]
 80017a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017a2:	69db      	ldr	r3, [r3, #28]
 80017a4:	441a      	add	r2, r3
 80017a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017a8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80017aa:	2100      	movs	r1, #0
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f006 f974 	bl	8007a9a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	7b5b      	ldrb	r3, [r3, #13]
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f000 82e5 	beq.w	8001d88 <PCD_EP_ISR_Handler+0x672>
 80017be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f040 82e0 	bne.w	8001d88 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	7b5b      	ldrb	r3, [r3, #13]
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80017d2:	b2da      	uxtb	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	735a      	strb	r2, [r3, #13]
 80017e2:	e2d1      	b.n	8001d88 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80017ea:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	881b      	ldrh	r3, [r3, #0]
 80017f2:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80017f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80017f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d032      	beq.n	8001864 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001806:	b29b      	uxth	r3, r3
 8001808:	461a      	mov	r2, r3
 800180a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	4413      	add	r3, r2
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	6812      	ldr	r2, [r2, #0]
 8001816:	4413      	add	r3, r2
 8001818:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800181c:	881b      	ldrh	r3, [r3, #0]
 800181e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001822:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001824:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6818      	ldr	r0, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8001830:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001832:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001836:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001838:	b29b      	uxth	r3, r3
 800183a:	f003 ff36 	bl	80056aa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	881b      	ldrh	r3, [r3, #0]
 8001844:	b29a      	uxth	r2, r3
 8001846:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800184a:	4013      	ands	r3, r2
 800184c:	817b      	strh	r3, [r7, #10]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	897a      	ldrh	r2, [r7, #10]
 8001854:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001858:	b292      	uxth	r2, r2
 800185a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f006 f8ef 	bl	8007a40 <HAL_PCD_SetupStageCallback>
 8001862:	e291      	b.n	8001d88 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001864:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001868:	2b00      	cmp	r3, #0
 800186a:	f280 828d 	bge.w	8001d88 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	881b      	ldrh	r3, [r3, #0]
 8001874:	b29a      	uxth	r2, r3
 8001876:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800187a:	4013      	ands	r3, r2
 800187c:	81fb      	strh	r3, [r7, #14]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	89fa      	ldrh	r2, [r7, #14]
 8001884:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001888:	b292      	uxth	r2, r2
 800188a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001894:	b29b      	uxth	r3, r3
 8001896:	461a      	mov	r2, r3
 8001898:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	4413      	add	r3, r2
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	6812      	ldr	r2, [r2, #0]
 80018a4:	4413      	add	r3, r2
 80018a6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80018b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018b2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80018b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018b6:	69db      	ldr	r3, [r3, #28]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d019      	beq.n	80018f0 <PCD_EP_ISR_Handler+0x1da>
 80018bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018be:	695b      	ldr	r3, [r3, #20]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d015      	beq.n	80018f0 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6818      	ldr	r0, [r3, #0]
 80018c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018ca:	6959      	ldr	r1, [r3, #20]
 80018cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018ce:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80018d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018d2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	f003 fee8 	bl	80056aa <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80018da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018dc:	695a      	ldr	r2, [r3, #20]
 80018de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018e0:	69db      	ldr	r3, [r3, #28]
 80018e2:	441a      	add	r2, r3
 80018e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018e6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80018e8:	2100      	movs	r1, #0
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f006 f8ba 	bl	8007a64 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	881b      	ldrh	r3, [r3, #0]
 80018f6:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80018f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80018fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f040 8242 	bne.w	8001d88 <PCD_EP_ISR_Handler+0x672>
 8001904:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001906:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800190a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800190e:	f000 823b 	beq.w	8001d88 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	881b      	ldrh	r3, [r3, #0]
 8001918:	b29b      	uxth	r3, r3
 800191a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800191e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001922:	81bb      	strh	r3, [r7, #12]
 8001924:	89bb      	ldrh	r3, [r7, #12]
 8001926:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800192a:	81bb      	strh	r3, [r7, #12]
 800192c:	89bb      	ldrh	r3, [r7, #12]
 800192e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001932:	81bb      	strh	r3, [r7, #12]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	89bb      	ldrh	r3, [r7, #12]
 800193a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800193e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001942:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001946:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800194a:	b29b      	uxth	r3, r3
 800194c:	8013      	strh	r3, [r2, #0]
 800194e:	e21b      	b.n	8001d88 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	461a      	mov	r2, r3
 8001956:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4413      	add	r3, r2
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001962:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001966:	2b00      	cmp	r3, #0
 8001968:	f280 80f1 	bge.w	8001b4e <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	881b      	ldrh	r3, [r3, #0]
 800197c:	b29a      	uxth	r2, r3
 800197e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001982:	4013      	ands	r3, r2
 8001984:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	461a      	mov	r2, r3
 800198c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	4413      	add	r3, r2
 8001994:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001996:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800199a:	b292      	uxth	r2, r2
 800199c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800199e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80019a2:	4613      	mov	r3, r2
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	4413      	add	r3, r2
 80019a8:	00db      	lsls	r3, r3, #3
 80019aa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	4413      	add	r3, r2
 80019b2:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80019b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019b6:	7b1b      	ldrb	r3, [r3, #12]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d123      	bne.n	8001a04 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	461a      	mov	r2, r3
 80019c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	00db      	lsls	r3, r3, #3
 80019ce:	4413      	add	r3, r2
 80019d0:	687a      	ldr	r2, [r7, #4]
 80019d2:	6812      	ldr	r2, [r2, #0]
 80019d4:	4413      	add	r3, r2
 80019d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80019da:	881b      	ldrh	r3, [r3, #0]
 80019dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80019e0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80019e4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f000 808b 	beq.w	8001b04 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6818      	ldr	r0, [r3, #0]
 80019f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019f4:	6959      	ldr	r1, [r3, #20]
 80019f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019f8:	88da      	ldrh	r2, [r3, #6]
 80019fa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80019fe:	f003 fe54 	bl	80056aa <USB_ReadPMA>
 8001a02:	e07f      	b.n	8001b04 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8001a04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a06:	78db      	ldrb	r3, [r3, #3]
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d109      	bne.n	8001a20 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8001a0c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001a0e:	461a      	mov	r2, r3
 8001a10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f000 f9c6 	bl	8001da4 <HAL_PCD_EP_DB_Receive>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001a1e:	e071      	b.n	8001b04 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	4413      	add	r3, r2
 8001a2e:	881b      	ldrh	r3, [r3, #0]
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001a36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a3a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	461a      	mov	r2, r3
 8001a42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	441a      	add	r2, r3
 8001a4a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001a50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001a54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a58:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	461a      	mov	r2, r3
 8001a66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	4413      	add	r3, r2
 8001a6e:	881b      	ldrh	r3, [r3, #0]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d022      	beq.n	8001ac0 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	461a      	mov	r2, r3
 8001a86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	4413      	add	r3, r2
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	6812      	ldr	r2, [r2, #0]
 8001a92:	4413      	add	r3, r2
 8001a94:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001a98:	881b      	ldrh	r3, [r3, #0]
 8001a9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a9e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8001aa2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d02c      	beq.n	8001b04 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6818      	ldr	r0, [r3, #0]
 8001aae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ab0:	6959      	ldr	r1, [r3, #20]
 8001ab2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ab4:	891a      	ldrh	r2, [r3, #8]
 8001ab6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001aba:	f003 fdf6 	bl	80056aa <USB_ReadPMA>
 8001abe:	e021      	b.n	8001b04 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	461a      	mov	r2, r3
 8001acc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	00db      	lsls	r3, r3, #3
 8001ad2:	4413      	add	r3, r2
 8001ad4:	687a      	ldr	r2, [r7, #4]
 8001ad6:	6812      	ldr	r2, [r2, #0]
 8001ad8:	4413      	add	r3, r2
 8001ada:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001ade:	881b      	ldrh	r3, [r3, #0]
 8001ae0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ae4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8001ae8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d009      	beq.n	8001b04 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6818      	ldr	r0, [r3, #0]
 8001af4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001af6:	6959      	ldr	r1, [r3, #20]
 8001af8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001afa:	895a      	ldrh	r2, [r3, #10]
 8001afc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b00:	f003 fdd3 	bl	80056aa <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8001b04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b06:	69da      	ldr	r2, [r3, #28]
 8001b08:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b0c:	441a      	add	r2, r3
 8001b0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b10:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8001b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b14:	695a      	ldr	r2, [r3, #20]
 8001b16:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b1a:	441a      	add	r2, r3
 8001b1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b1e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001b20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b22:	699b      	ldr	r3, [r3, #24]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d005      	beq.n	8001b34 <PCD_EP_ISR_Handler+0x41e>
 8001b28:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001b2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b2e:	691b      	ldr	r3, [r3, #16]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d206      	bcs.n	8001b42 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	4619      	mov	r1, r3
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f005 ff92 	bl	8007a64 <HAL_PCD_DataOutStageCallback>
 8001b40:	e005      	b.n	8001b4e <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f002 fe66 	bl	800481a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001b4e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 8117 	beq.w	8001d88 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8001b5a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001b5e:	4613      	mov	r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	4413      	add	r3, r2
 8001b64:	00db      	lsls	r3, r3, #3
 8001b66:	3310      	adds	r3, #16
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	461a      	mov	r2, r3
 8001b74:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	4413      	add	r3, r2
 8001b7c:	881b      	ldrh	r3, [r3, #0]
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001b84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b88:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	441a      	add	r2, r3
 8001b98:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001b9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001b9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8001ba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ba8:	78db      	ldrb	r3, [r3, #3]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	f040 80a1 	bne.w	8001cf2 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8001bb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8001bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bb8:	7b1b      	ldrb	r3, [r3, #12]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	f000 8092 	beq.w	8001ce4 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001bc0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d046      	beq.n	8001c58 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001bca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bcc:	785b      	ldrb	r3, [r3, #1]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d126      	bne.n	8001c20 <PCD_EP_ISR_Handler+0x50a>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	617b      	str	r3, [r7, #20]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	461a      	mov	r2, r3
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	4413      	add	r3, r2
 8001be8:	617b      	str	r3, [r7, #20]
 8001bea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	00da      	lsls	r2, r3, #3
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001bf8:	613b      	str	r3, [r7, #16]
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	801a      	strh	r2, [r3, #0]
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	881b      	ldrh	r3, [r3, #0]
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001c14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001c18:	b29a      	uxth	r2, r3
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	801a      	strh	r2, [r3, #0]
 8001c1e:	e061      	b.n	8001ce4 <PCD_EP_ISR_Handler+0x5ce>
 8001c20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c22:	785b      	ldrb	r3, [r3, #1]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d15d      	bne.n	8001ce4 <PCD_EP_ISR_Handler+0x5ce>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	61fb      	str	r3, [r7, #28]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	461a      	mov	r2, r3
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	61fb      	str	r3, [r7, #28]
 8001c40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	00da      	lsls	r2, r3, #3
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	4413      	add	r3, r2
 8001c4a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001c4e:	61bb      	str	r3, [r7, #24]
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	2200      	movs	r2, #0
 8001c54:	801a      	strh	r2, [r3, #0]
 8001c56:	e045      	b.n	8001ce4 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c60:	785b      	ldrb	r3, [r3, #1]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d126      	bne.n	8001cb4 <PCD_EP_ISR_Handler+0x59e>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	461a      	mov	r2, r3
 8001c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7a:	4413      	add	r3, r2
 8001c7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	00da      	lsls	r2, r3, #3
 8001c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c86:	4413      	add	r3, r2
 8001c88:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001c8c:	623b      	str	r3, [r7, #32]
 8001c8e:	6a3b      	ldr	r3, [r7, #32]
 8001c90:	881b      	ldrh	r3, [r3, #0]
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c98:	b29a      	uxth	r2, r3
 8001c9a:	6a3b      	ldr	r3, [r7, #32]
 8001c9c:	801a      	strh	r2, [r3, #0]
 8001c9e:	6a3b      	ldr	r3, [r7, #32]
 8001ca0:	881b      	ldrh	r3, [r3, #0]
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001ca8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001cac:	b29a      	uxth	r2, r3
 8001cae:	6a3b      	ldr	r3, [r7, #32]
 8001cb0:	801a      	strh	r2, [r3, #0]
 8001cb2:	e017      	b.n	8001ce4 <PCD_EP_ISR_Handler+0x5ce>
 8001cb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cb6:	785b      	ldrb	r3, [r3, #1]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d113      	bne.n	8001ce4 <PCD_EP_ISR_Handler+0x5ce>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cca:	4413      	add	r3, r2
 8001ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	00da      	lsls	r2, r3, #3
 8001cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cd6:	4413      	add	r3, r2
 8001cd8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001ce4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f005 fed5 	bl	8007a9a <HAL_PCD_DataInStageCallback>
 8001cf0:	e04a      	b.n	8001d88 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8001cf2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d13f      	bne.n	8001d7c <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	461a      	mov	r2, r3
 8001d08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	4413      	add	r3, r2
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	6812      	ldr	r2, [r2, #0]
 8001d14:	4413      	add	r3, r2
 8001d16:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001d1a:	881b      	ldrh	r3, [r3, #0]
 8001d1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d20:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8001d22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d24:	699a      	ldr	r2, [r3, #24]
 8001d26:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d906      	bls.n	8001d3a <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8001d2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d2e:	699a      	ldr	r2, [r3, #24]
 8001d30:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001d32:	1ad2      	subs	r2, r2, r3
 8001d34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d36:	619a      	str	r2, [r3, #24]
 8001d38:	e002      	b.n	8001d40 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8001d3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8001d40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d106      	bne.n	8001d56 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001d48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f005 fea3 	bl	8007a9a <HAL_PCD_DataInStageCallback>
 8001d54:	e018      	b.n	8001d88 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8001d56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d58:	695a      	ldr	r2, [r3, #20]
 8001d5a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001d5c:	441a      	add	r2, r3
 8001d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d60:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8001d62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d64:	69da      	ldr	r2, [r3, #28]
 8001d66:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001d68:	441a      	add	r2, r3
 8001d6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d6c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001d74:	4618      	mov	r0, r3
 8001d76:	f002 fd50 	bl	800481a <USB_EPStartXfer>
 8001d7a:	e005      	b.n	8001d88 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8001d7c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001d7e:	461a      	mov	r2, r3
 8001d80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f000 f917 	bl	8001fb6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	b21b      	sxth	r3, r3
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f6ff acc3 	blt.w	8001720 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8001d9a:	2300      	movs	r3, #0
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3748      	adds	r7, #72	@ 0x48
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b088      	sub	sp, #32
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	4613      	mov	r3, r2
 8001db0:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001db2:	88fb      	ldrh	r3, [r7, #6]
 8001db4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d07c      	beq.n	8001eb6 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	4413      	add	r3, r2
 8001dd0:	68fa      	ldr	r2, [r7, #12]
 8001dd2:	6812      	ldr	r2, [r2, #0]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001dda:	881b      	ldrh	r3, [r3, #0]
 8001ddc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001de0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	699a      	ldr	r2, [r3, #24]
 8001de6:	8b7b      	ldrh	r3, [r7, #26]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d306      	bcc.n	8001dfa <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	699a      	ldr	r2, [r3, #24]
 8001df0:	8b7b      	ldrh	r3, [r7, #26]
 8001df2:	1ad2      	subs	r2, r2, r3
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	619a      	str	r2, [r3, #24]
 8001df8:	e002      	b.n	8001e00 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d123      	bne.n	8001e50 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	4413      	add	r3, r2
 8001e16:	881b      	ldrh	r3, [r3, #0]
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e22:	833b      	strh	r3, [r7, #24]
 8001e24:	8b3b      	ldrh	r3, [r7, #24]
 8001e26:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001e2a:	833b      	strh	r3, [r7, #24]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	461a      	mov	r2, r3
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	441a      	add	r2, r3
 8001e3a:	8b3b      	ldrh	r3, [r7, #24]
 8001e3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001e40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001e44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001e50:	88fb      	ldrh	r3, [r7, #6]
 8001e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d01f      	beq.n	8001e9a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	461a      	mov	r2, r3
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	4413      	add	r3, r2
 8001e68:	881b      	ldrh	r3, [r3, #0]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001e70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e74:	82fb      	strh	r3, [r7, #22]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	441a      	add	r2, r3
 8001e84:	8afb      	ldrh	r3, [r7, #22]
 8001e86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001e8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001e8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e92:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001e9a:	8b7b      	ldrh	r3, [r7, #26]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f000 8085 	beq.w	8001fac <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	6818      	ldr	r0, [r3, #0]
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	6959      	ldr	r1, [r3, #20]
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	891a      	ldrh	r2, [r3, #8]
 8001eae:	8b7b      	ldrh	r3, [r7, #26]
 8001eb0:	f003 fbfb 	bl	80056aa <USB_ReadPMA>
 8001eb4:	e07a      	b.n	8001fac <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	4413      	add	r3, r2
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	6812      	ldr	r2, [r2, #0]
 8001ece:	4413      	add	r3, r2
 8001ed0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001ed4:	881b      	ldrh	r3, [r3, #0]
 8001ed6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001eda:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	699a      	ldr	r2, [r3, #24]
 8001ee0:	8b7b      	ldrh	r3, [r7, #26]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d306      	bcc.n	8001ef4 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	699a      	ldr	r2, [r3, #24]
 8001eea:	8b7b      	ldrh	r3, [r7, #26]
 8001eec:	1ad2      	subs	r2, r2, r3
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	619a      	str	r2, [r3, #24]
 8001ef2:	e002      	b.n	8001efa <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d123      	bne.n	8001f4a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	461a      	mov	r2, r3
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	881b      	ldrh	r3, [r3, #0]
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001f18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f1c:	83fb      	strh	r3, [r7, #30]
 8001f1e:	8bfb      	ldrh	r3, [r7, #30]
 8001f20:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001f24:	83fb      	strh	r3, [r7, #30]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	441a      	add	r2, r3
 8001f34:	8bfb      	ldrh	r3, [r7, #30]
 8001f36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001f3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001f3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8001f4a:	88fb      	ldrh	r3, [r7, #6]
 8001f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d11f      	bne.n	8001f94 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	4413      	add	r3, r2
 8001f62:	881b      	ldrh	r3, [r3, #0]
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f6e:	83bb      	strh	r3, [r7, #28]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	461a      	mov	r2, r3
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	441a      	add	r2, r3
 8001f7e:	8bbb      	ldrh	r3, [r7, #28]
 8001f80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001f84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001f88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f8c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001f94:	8b7b      	ldrh	r3, [r7, #26]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d008      	beq.n	8001fac <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6818      	ldr	r0, [r3, #0]
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	6959      	ldr	r1, [r3, #20]
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	895a      	ldrh	r2, [r3, #10]
 8001fa6:	8b7b      	ldrh	r3, [r7, #26]
 8001fa8:	f003 fb7f 	bl	80056aa <USB_ReadPMA>
    }
  }

  return count;
 8001fac:	8b7b      	ldrh	r3, [r7, #26]
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3720      	adds	r7, #32
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b0a6      	sub	sp, #152	@ 0x98
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	60f8      	str	r0, [r7, #12]
 8001fbe:	60b9      	str	r1, [r7, #8]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001fc4:	88fb      	ldrh	r3, [r7, #6]
 8001fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 81f7 	beq.w	80023be <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	461a      	mov	r2, r3
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	4413      	add	r3, r2
 8001fe4:	68fa      	ldr	r2, [r7, #12]
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	4413      	add	r3, r2
 8001fea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ff4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	699a      	ldr	r2, [r3, #24]
 8001ffc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002000:	429a      	cmp	r2, r3
 8002002:	d907      	bls.n	8002014 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	699a      	ldr	r2, [r3, #24]
 8002008:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800200c:	1ad2      	subs	r2, r2, r3
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	619a      	str	r2, [r3, #24]
 8002012:	e002      	b.n	800201a <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	2200      	movs	r2, #0
 8002018:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	2b00      	cmp	r3, #0
 8002020:	f040 80e1 	bne.w	80021e6 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	785b      	ldrb	r3, [r3, #1]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d126      	bne.n	800207a <HAL_PCD_EP_DB_Transmit+0xc4>
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	633b      	str	r3, [r7, #48]	@ 0x30
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800203a:	b29b      	uxth	r3, r3
 800203c:	461a      	mov	r2, r3
 800203e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002040:	4413      	add	r3, r2
 8002042:	633b      	str	r3, [r7, #48]	@ 0x30
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	00da      	lsls	r2, r3, #3
 800204a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800204c:	4413      	add	r3, r2
 800204e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002052:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002056:	881b      	ldrh	r3, [r3, #0]
 8002058:	b29b      	uxth	r3, r3
 800205a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800205e:	b29a      	uxth	r2, r3
 8002060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002062:	801a      	strh	r2, [r3, #0]
 8002064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002066:	881b      	ldrh	r3, [r3, #0]
 8002068:	b29b      	uxth	r3, r3
 800206a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800206e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002072:	b29a      	uxth	r2, r3
 8002074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002076:	801a      	strh	r2, [r3, #0]
 8002078:	e01a      	b.n	80020b0 <HAL_PCD_EP_DB_Transmit+0xfa>
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	785b      	ldrb	r3, [r3, #1]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d116      	bne.n	80020b0 <HAL_PCD_EP_DB_Transmit+0xfa>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002090:	b29b      	uxth	r3, r3
 8002092:	461a      	mov	r2, r3
 8002094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002096:	4413      	add	r3, r2
 8002098:	63bb      	str	r3, [r7, #56]	@ 0x38
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	00da      	lsls	r2, r3, #3
 80020a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020a2:	4413      	add	r3, r2
 80020a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80020a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80020aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020ac:	2200      	movs	r2, #0
 80020ae:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	785b      	ldrb	r3, [r3, #1]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d126      	bne.n	800210c <HAL_PCD_EP_DB_Transmit+0x156>
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	623b      	str	r3, [r7, #32]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	461a      	mov	r2, r3
 80020d0:	6a3b      	ldr	r3, [r7, #32]
 80020d2:	4413      	add	r3, r2
 80020d4:	623b      	str	r3, [r7, #32]
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	00da      	lsls	r2, r3, #3
 80020dc:	6a3b      	ldr	r3, [r7, #32]
 80020de:	4413      	add	r3, r2
 80020e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80020e4:	61fb      	str	r3, [r7, #28]
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	881b      	ldrh	r3, [r3, #0]
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020f0:	b29a      	uxth	r2, r3
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	801a      	strh	r2, [r3, #0]
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	881b      	ldrh	r3, [r3, #0]
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002100:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002104:	b29a      	uxth	r2, r3
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	801a      	strh	r2, [r3, #0]
 800210a:	e017      	b.n	800213c <HAL_PCD_EP_DB_Transmit+0x186>
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	785b      	ldrb	r3, [r3, #1]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d113      	bne.n	800213c <HAL_PCD_EP_DB_Transmit+0x186>
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800211c:	b29b      	uxth	r3, r3
 800211e:	461a      	mov	r2, r3
 8002120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002122:	4413      	add	r3, r2
 8002124:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	00da      	lsls	r2, r3, #3
 800212c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800212e:	4413      	add	r3, r2
 8002130:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002134:	627b      	str	r3, [r7, #36]	@ 0x24
 8002136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002138:	2200      	movs	r2, #0
 800213a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	78db      	ldrb	r3, [r3, #3]
 8002140:	2b02      	cmp	r3, #2
 8002142:	d123      	bne.n	800218c <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	461a      	mov	r2, r3
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	4413      	add	r3, r2
 8002152:	881b      	ldrh	r3, [r3, #0]
 8002154:	b29b      	uxth	r3, r3
 8002156:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800215a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800215e:	837b      	strh	r3, [r7, #26]
 8002160:	8b7b      	ldrh	r3, [r7, #26]
 8002162:	f083 0320 	eor.w	r3, r3, #32
 8002166:	837b      	strh	r3, [r7, #26]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	461a      	mov	r2, r3
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	441a      	add	r2, r3
 8002176:	8b7b      	ldrh	r3, [r7, #26]
 8002178:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800217c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002180:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002184:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002188:	b29b      	uxth	r3, r3
 800218a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	4619      	mov	r1, r3
 8002192:	68f8      	ldr	r0, [r7, #12]
 8002194:	f005 fc81 	bl	8007a9a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002198:	88fb      	ldrh	r3, [r7, #6]
 800219a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d01f      	beq.n	80021e2 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	461a      	mov	r2, r3
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80021b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021bc:	833b      	strh	r3, [r7, #24]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	461a      	mov	r2, r3
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	441a      	add	r2, r3
 80021cc:	8b3b      	ldrh	r3, [r7, #24]
 80021ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80021d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80021d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80021da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021de:	b29b      	uxth	r3, r3
 80021e0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80021e2:	2300      	movs	r3, #0
 80021e4:	e31f      	b.n	8002826 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80021e6:	88fb      	ldrh	r3, [r7, #6]
 80021e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d021      	beq.n	8002234 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	461a      	mov	r2, r3
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	4413      	add	r3, r2
 80021fe:	881b      	ldrh	r3, [r3, #0]
 8002200:	b29b      	uxth	r3, r3
 8002202:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800220a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	441a      	add	r2, r3
 800221c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002220:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002224:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002228:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800222c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002230:	b29b      	uxth	r3, r3
 8002232:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800223a:	2b01      	cmp	r3, #1
 800223c:	f040 82ca 	bne.w	80027d4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	695a      	ldr	r2, [r3, #20]
 8002244:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002248:	441a      	add	r2, r3
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	69da      	ldr	r2, [r3, #28]
 8002252:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002256:	441a      	add	r2, r3
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	6a1a      	ldr	r2, [r3, #32]
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	429a      	cmp	r2, r3
 8002266:	d309      	bcc.n	800227c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	6a1a      	ldr	r2, [r3, #32]
 8002272:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002274:	1ad2      	subs	r2, r2, r3
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	621a      	str	r2, [r3, #32]
 800227a:	e015      	b.n	80022a8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	6a1b      	ldr	r3, [r3, #32]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d107      	bne.n	8002294 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8002284:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002288:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002292:	e009      	b.n	80022a8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	2200      	movs	r2, #0
 8002298:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2200      	movs	r2, #0
 80022a6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	785b      	ldrb	r3, [r3, #1]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d15f      	bne.n	8002370 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022be:	b29b      	uxth	r3, r3
 80022c0:	461a      	mov	r2, r3
 80022c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022c4:	4413      	add	r3, r2
 80022c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	00da      	lsls	r2, r3, #3
 80022ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022d0:	4413      	add	r3, r2
 80022d2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80022d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80022d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	b29b      	uxth	r3, r3
 80022de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022e2:	b29a      	uxth	r2, r3
 80022e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022e6:	801a      	strh	r2, [r3, #0]
 80022e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10a      	bne.n	8002304 <HAL_PCD_EP_DB_Transmit+0x34e>
 80022ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022f0:	881b      	ldrh	r3, [r3, #0]
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80022f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022fc:	b29a      	uxth	r2, r3
 80022fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002300:	801a      	strh	r2, [r3, #0]
 8002302:	e051      	b.n	80023a8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002304:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002306:	2b3e      	cmp	r3, #62	@ 0x3e
 8002308:	d816      	bhi.n	8002338 <HAL_PCD_EP_DB_Transmit+0x382>
 800230a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800230c:	085b      	lsrs	r3, r3, #1
 800230e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002310:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	d002      	beq.n	8002320 <HAL_PCD_EP_DB_Transmit+0x36a>
 800231a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800231c:	3301      	adds	r3, #1
 800231e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002320:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002322:	881b      	ldrh	r3, [r3, #0]
 8002324:	b29a      	uxth	r2, r3
 8002326:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002328:	b29b      	uxth	r3, r3
 800232a:	029b      	lsls	r3, r3, #10
 800232c:	b29b      	uxth	r3, r3
 800232e:	4313      	orrs	r3, r2
 8002330:	b29a      	uxth	r2, r3
 8002332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002334:	801a      	strh	r2, [r3, #0]
 8002336:	e037      	b.n	80023a8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002338:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800233a:	095b      	lsrs	r3, r3, #5
 800233c:	653b      	str	r3, [r7, #80]	@ 0x50
 800233e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002340:	f003 031f 	and.w	r3, r3, #31
 8002344:	2b00      	cmp	r3, #0
 8002346:	d102      	bne.n	800234e <HAL_PCD_EP_DB_Transmit+0x398>
 8002348:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800234a:	3b01      	subs	r3, #1
 800234c:	653b      	str	r3, [r7, #80]	@ 0x50
 800234e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002350:	881b      	ldrh	r3, [r3, #0]
 8002352:	b29a      	uxth	r2, r3
 8002354:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002356:	b29b      	uxth	r3, r3
 8002358:	029b      	lsls	r3, r3, #10
 800235a:	b29b      	uxth	r3, r3
 800235c:	4313      	orrs	r3, r2
 800235e:	b29b      	uxth	r3, r3
 8002360:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002364:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002368:	b29a      	uxth	r2, r3
 800236a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800236c:	801a      	strh	r2, [r3, #0]
 800236e:	e01b      	b.n	80023a8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	785b      	ldrb	r3, [r3, #1]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d117      	bne.n	80023a8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002386:	b29b      	uxth	r3, r3
 8002388:	461a      	mov	r2, r3
 800238a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800238c:	4413      	add	r3, r2
 800238e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	00da      	lsls	r2, r3, #3
 8002396:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002398:	4413      	add	r3, r2
 800239a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800239e:	647b      	str	r3, [r7, #68]	@ 0x44
 80023a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023a6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6818      	ldr	r0, [r3, #0]
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	6959      	ldr	r1, [r3, #20]
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	891a      	ldrh	r2, [r3, #8]
 80023b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	f003 f934 	bl	8005624 <USB_WritePMA>
 80023bc:	e20a      	b.n	80027d4 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	461a      	mov	r2, r3
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	4413      	add	r3, r2
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	6812      	ldr	r2, [r2, #0]
 80023d6:	4413      	add	r3, r2
 80023d8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80023dc:	881b      	ldrh	r3, [r3, #0]
 80023de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023e2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	699a      	ldr	r2, [r3, #24]
 80023ea:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d307      	bcc.n	8002402 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	699a      	ldr	r2, [r3, #24]
 80023f6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80023fa:	1ad2      	subs	r2, r2, r3
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	619a      	str	r2, [r3, #24]
 8002400:	e002      	b.n	8002408 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	2200      	movs	r2, #0
 8002406:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	2b00      	cmp	r3, #0
 800240e:	f040 80f6 	bne.w	80025fe <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	785b      	ldrb	r3, [r3, #1]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d126      	bne.n	8002468 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	677b      	str	r3, [r7, #116]	@ 0x74
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002428:	b29b      	uxth	r3, r3
 800242a:	461a      	mov	r2, r3
 800242c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800242e:	4413      	add	r3, r2
 8002430:	677b      	str	r3, [r7, #116]	@ 0x74
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	00da      	lsls	r2, r3, #3
 8002438:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800243a:	4413      	add	r3, r2
 800243c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002440:	673b      	str	r3, [r7, #112]	@ 0x70
 8002442:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002444:	881b      	ldrh	r3, [r3, #0]
 8002446:	b29b      	uxth	r3, r3
 8002448:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800244c:	b29a      	uxth	r2, r3
 800244e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002450:	801a      	strh	r2, [r3, #0]
 8002452:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002454:	881b      	ldrh	r3, [r3, #0]
 8002456:	b29b      	uxth	r3, r3
 8002458:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800245c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002460:	b29a      	uxth	r2, r3
 8002462:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002464:	801a      	strh	r2, [r3, #0]
 8002466:	e01a      	b.n	800249e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	785b      	ldrb	r3, [r3, #1]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d116      	bne.n	800249e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800247e:	b29b      	uxth	r3, r3
 8002480:	461a      	mov	r2, r3
 8002482:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002484:	4413      	add	r3, r2
 8002486:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	00da      	lsls	r2, r3, #3
 800248e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002490:	4413      	add	r3, r2
 8002492:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002496:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002498:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800249a:	2200      	movs	r2, #0
 800249c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	785b      	ldrb	r3, [r3, #1]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d12f      	bne.n	800250e <HAL_PCD_EP_DB_Transmit+0x558>
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024be:	b29b      	uxth	r3, r3
 80024c0:	461a      	mov	r2, r3
 80024c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024c6:	4413      	add	r3, r2
 80024c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	00da      	lsls	r2, r3, #3
 80024d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024d6:	4413      	add	r3, r2
 80024d8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80024dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80024e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80024e4:	881b      	ldrh	r3, [r3, #0]
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80024f2:	801a      	strh	r2, [r3, #0]
 80024f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002500:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002504:	b29a      	uxth	r2, r3
 8002506:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800250a:	801a      	strh	r2, [r3, #0]
 800250c:	e01c      	b.n	8002548 <HAL_PCD_EP_DB_Transmit+0x592>
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	785b      	ldrb	r3, [r3, #1]
 8002512:	2b01      	cmp	r3, #1
 8002514:	d118      	bne.n	8002548 <HAL_PCD_EP_DB_Transmit+0x592>
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800251e:	b29b      	uxth	r3, r3
 8002520:	461a      	mov	r2, r3
 8002522:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002526:	4413      	add	r3, r2
 8002528:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	00da      	lsls	r2, r3, #3
 8002532:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002536:	4413      	add	r3, r2
 8002538:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800253c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002540:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002544:	2200      	movs	r2, #0
 8002546:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	78db      	ldrb	r3, [r3, #3]
 800254c:	2b02      	cmp	r3, #2
 800254e:	d127      	bne.n	80025a0 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	461a      	mov	r2, r3
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	4413      	add	r3, r2
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	b29b      	uxth	r3, r3
 8002562:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002566:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800256a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800256e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8002572:	f083 0320 	eor.w	r3, r3, #32
 8002576:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	461a      	mov	r2, r3
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	441a      	add	r2, r3
 8002588:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800258c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002590:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002594:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002598:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800259c:	b29b      	uxth	r3, r3
 800259e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	4619      	mov	r1, r3
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f005 fa77 	bl	8007a9a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80025ac:	88fb      	ldrh	r3, [r7, #6]
 80025ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d121      	bne.n	80025fa <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	461a      	mov	r2, r3
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	881b      	ldrh	r3, [r3, #0]
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80025cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025d0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	461a      	mov	r2, r3
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	441a      	add	r2, r3
 80025e2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80025e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80025ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80025ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80025f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80025fa:	2300      	movs	r3, #0
 80025fc:	e113      	b.n	8002826 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80025fe:	88fb      	ldrh	r3, [r7, #6]
 8002600:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d121      	bne.n	800264c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	461a      	mov	r2, r3
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	4413      	add	r3, r2
 8002616:	881b      	ldrh	r3, [r3, #0]
 8002618:	b29b      	uxth	r3, r3
 800261a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800261e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002622:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	461a      	mov	r2, r3
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	441a      	add	r2, r3
 8002634:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002638:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800263c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002640:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002644:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002648:	b29b      	uxth	r3, r3
 800264a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002652:	2b01      	cmp	r3, #1
 8002654:	f040 80be 	bne.w	80027d4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	695a      	ldr	r2, [r3, #20]
 800265c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002660:	441a      	add	r2, r3
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	69da      	ldr	r2, [r3, #28]
 800266a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800266e:	441a      	add	r2, r3
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	6a1a      	ldr	r2, [r3, #32]
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	429a      	cmp	r2, r3
 800267e:	d309      	bcc.n	8002694 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	6a1a      	ldr	r2, [r3, #32]
 800268a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800268c:	1ad2      	subs	r2, r2, r3
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	621a      	str	r2, [r3, #32]
 8002692:	e015      	b.n	80026c0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	6a1b      	ldr	r3, [r3, #32]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d107      	bne.n	80026ac <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800269c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80026a0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80026aa:	e009      	b.n	80026c0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	2200      	movs	r2, #0
 80026b6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	785b      	ldrb	r3, [r3, #1]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d15f      	bne.n	800278e <HAL_PCD_EP_DB_Transmit+0x7d8>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026dc:	b29b      	uxth	r3, r3
 80026de:	461a      	mov	r2, r3
 80026e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026e2:	4413      	add	r3, r2
 80026e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	00da      	lsls	r2, r3, #3
 80026ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026ee:	4413      	add	r3, r2
 80026f0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80026f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80026f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80026f8:	881b      	ldrh	r3, [r3, #0]
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002700:	b29a      	uxth	r2, r3
 8002702:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002704:	801a      	strh	r2, [r3, #0]
 8002706:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002708:	2b00      	cmp	r3, #0
 800270a:	d10a      	bne.n	8002722 <HAL_PCD_EP_DB_Transmit+0x76c>
 800270c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800270e:	881b      	ldrh	r3, [r3, #0]
 8002710:	b29b      	uxth	r3, r3
 8002712:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002716:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800271a:	b29a      	uxth	r2, r3
 800271c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800271e:	801a      	strh	r2, [r3, #0]
 8002720:	e04e      	b.n	80027c0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8002722:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002724:	2b3e      	cmp	r3, #62	@ 0x3e
 8002726:	d816      	bhi.n	8002756 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8002728:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800272a:	085b      	lsrs	r3, r3, #1
 800272c:	663b      	str	r3, [r7, #96]	@ 0x60
 800272e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002730:	f003 0301 	and.w	r3, r3, #1
 8002734:	2b00      	cmp	r3, #0
 8002736:	d002      	beq.n	800273e <HAL_PCD_EP_DB_Transmit+0x788>
 8002738:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800273a:	3301      	adds	r3, #1
 800273c:	663b      	str	r3, [r7, #96]	@ 0x60
 800273e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	b29a      	uxth	r2, r3
 8002744:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002746:	b29b      	uxth	r3, r3
 8002748:	029b      	lsls	r3, r3, #10
 800274a:	b29b      	uxth	r3, r3
 800274c:	4313      	orrs	r3, r2
 800274e:	b29a      	uxth	r2, r3
 8002750:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002752:	801a      	strh	r2, [r3, #0]
 8002754:	e034      	b.n	80027c0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8002756:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002758:	095b      	lsrs	r3, r3, #5
 800275a:	663b      	str	r3, [r7, #96]	@ 0x60
 800275c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800275e:	f003 031f 	and.w	r3, r3, #31
 8002762:	2b00      	cmp	r3, #0
 8002764:	d102      	bne.n	800276c <HAL_PCD_EP_DB_Transmit+0x7b6>
 8002766:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002768:	3b01      	subs	r3, #1
 800276a:	663b      	str	r3, [r7, #96]	@ 0x60
 800276c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800276e:	881b      	ldrh	r3, [r3, #0]
 8002770:	b29a      	uxth	r2, r3
 8002772:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002774:	b29b      	uxth	r3, r3
 8002776:	029b      	lsls	r3, r3, #10
 8002778:	b29b      	uxth	r3, r3
 800277a:	4313      	orrs	r3, r2
 800277c:	b29b      	uxth	r3, r3
 800277e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002782:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002786:	b29a      	uxth	r2, r3
 8002788:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800278a:	801a      	strh	r2, [r3, #0]
 800278c:	e018      	b.n	80027c0 <HAL_PCD_EP_DB_Transmit+0x80a>
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	785b      	ldrb	r3, [r3, #1]
 8002792:	2b01      	cmp	r3, #1
 8002794:	d114      	bne.n	80027c0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800279e:	b29b      	uxth	r3, r3
 80027a0:	461a      	mov	r2, r3
 80027a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027a4:	4413      	add	r3, r2
 80027a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	00da      	lsls	r2, r3, #3
 80027ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027b0:	4413      	add	r3, r2
 80027b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80027b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80027b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027be:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6818      	ldr	r0, [r3, #0]
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	6959      	ldr	r1, [r3, #20]
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	895a      	ldrh	r2, [r3, #10]
 80027cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	f002 ff28 	bl	8005624 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	461a      	mov	r2, r3
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	4413      	add	r3, r2
 80027e2:	881b      	ldrh	r3, [r3, #0]
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027ee:	82fb      	strh	r3, [r7, #22]
 80027f0:	8afb      	ldrh	r3, [r7, #22]
 80027f2:	f083 0310 	eor.w	r3, r3, #16
 80027f6:	82fb      	strh	r3, [r7, #22]
 80027f8:	8afb      	ldrh	r3, [r7, #22]
 80027fa:	f083 0320 	eor.w	r3, r3, #32
 80027fe:	82fb      	strh	r3, [r7, #22]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	461a      	mov	r2, r3
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	441a      	add	r2, r3
 800280e:	8afb      	ldrh	r3, [r7, #22]
 8002810:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002814:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002818:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800281c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002820:	b29b      	uxth	r3, r3
 8002822:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3798      	adds	r7, #152	@ 0x98
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800282e:	b480      	push	{r7}
 8002830:	b087      	sub	sp, #28
 8002832:	af00      	add	r7, sp, #0
 8002834:	60f8      	str	r0, [r7, #12]
 8002836:	607b      	str	r3, [r7, #4]
 8002838:	460b      	mov	r3, r1
 800283a:	817b      	strh	r3, [r7, #10]
 800283c:	4613      	mov	r3, r2
 800283e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002840:	897b      	ldrh	r3, [r7, #10]
 8002842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002846:	b29b      	uxth	r3, r3
 8002848:	2b00      	cmp	r3, #0
 800284a:	d00b      	beq.n	8002864 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800284c:	897b      	ldrh	r3, [r7, #10]
 800284e:	f003 0207 	and.w	r2, r3, #7
 8002852:	4613      	mov	r3, r2
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	4413      	add	r3, r2
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	3310      	adds	r3, #16
 800285c:	68fa      	ldr	r2, [r7, #12]
 800285e:	4413      	add	r3, r2
 8002860:	617b      	str	r3, [r7, #20]
 8002862:	e009      	b.n	8002878 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002864:	897a      	ldrh	r2, [r7, #10]
 8002866:	4613      	mov	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	00db      	lsls	r3, r3, #3
 800286e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	4413      	add	r3, r2
 8002876:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002878:	893b      	ldrh	r3, [r7, #8]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d107      	bne.n	800288e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	2200      	movs	r2, #0
 8002882:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	b29a      	uxth	r2, r3
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	80da      	strh	r2, [r3, #6]
 800288c:	e00b      	b.n	80028a6 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	2201      	movs	r2, #1
 8002892:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	b29a      	uxth	r2, r3
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	0c1b      	lsrs	r3, r3, #16
 80028a0:	b29a      	uxth	r2, r3
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	371c      	adds	r7, #28
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2201      	movs	r2, #1
 80028c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80028d8:	b29b      	uxth	r3, r3
 80028da:	f043 0301 	orr.w	r3, r3, #1
 80028de:	b29a      	uxth	r2, r3
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	f043 0302 	orr.w	r3, r3, #2
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3714      	adds	r7, #20
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800290c:	4b04      	ldr	r3, [pc, #16]	@ (8002920 <HAL_PWREx_GetVoltageRange+0x18>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002914:	4618      	mov	r0, r3
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	40007000 	.word	0x40007000

08002924 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002932:	d130      	bne.n	8002996 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002934:	4b23      	ldr	r3, [pc, #140]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800293c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002940:	d038      	beq.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002942:	4b20      	ldr	r3, [pc, #128]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800294a:	4a1e      	ldr	r2, [pc, #120]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800294c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002950:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002952:	4b1d      	ldr	r3, [pc, #116]	@ (80029c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2232      	movs	r2, #50	@ 0x32
 8002958:	fb02 f303 	mul.w	r3, r2, r3
 800295c:	4a1b      	ldr	r2, [pc, #108]	@ (80029cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800295e:	fba2 2303 	umull	r2, r3, r2, r3
 8002962:	0c9b      	lsrs	r3, r3, #18
 8002964:	3301      	adds	r3, #1
 8002966:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002968:	e002      	b.n	8002970 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	3b01      	subs	r3, #1
 800296e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002970:	4b14      	ldr	r3, [pc, #80]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800297c:	d102      	bne.n	8002984 <HAL_PWREx_ControlVoltageScaling+0x60>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1f2      	bne.n	800296a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002984:	4b0f      	ldr	r3, [pc, #60]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800298c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002990:	d110      	bne.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e00f      	b.n	80029b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002996:	4b0b      	ldr	r3, [pc, #44]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800299e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029a2:	d007      	beq.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80029a4:	4b07      	ldr	r3, [pc, #28]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029ac:	4a05      	ldr	r2, [pc, #20]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	40007000 	.word	0x40007000
 80029c8:	20000000 	.word	0x20000000
 80029cc:	431bde83 	.word	0x431bde83

080029d0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80029d4:	4b05      	ldr	r3, [pc, #20]	@ (80029ec <HAL_PWREx_EnableVddUSB+0x1c>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	4a04      	ldr	r2, [pc, #16]	@ (80029ec <HAL_PWREx_EnableVddUSB+0x1c>)
 80029da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029de:	6053      	str	r3, [r2, #4]
}
 80029e0:	bf00      	nop
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	40007000 	.word	0x40007000

080029f0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08a      	sub	sp, #40	@ 0x28
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d102      	bne.n	8002a04 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	f000 bc4f 	b.w	80032a2 <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a04:	4b97      	ldr	r3, [pc, #604]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f003 030c 	and.w	r3, r3, #12
 8002a0c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a0e:	4b95      	ldr	r3, [pc, #596]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	f003 0303 	and.w	r3, r3, #3
 8002a16:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0310 	and.w	r3, r3, #16
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f000 80e6 	beq.w	8002bf2 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a26:	6a3b      	ldr	r3, [r7, #32]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d007      	beq.n	8002a3c <HAL_RCC_OscConfig+0x4c>
 8002a2c:	6a3b      	ldr	r3, [r7, #32]
 8002a2e:	2b0c      	cmp	r3, #12
 8002a30:	f040 808d 	bne.w	8002b4e <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	f040 8089 	bne.w	8002b4e <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a3c:	4b89      	ldr	r3, [pc, #548]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d006      	beq.n	8002a56 <HAL_RCC_OscConfig+0x66>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	69db      	ldr	r3, [r3, #28]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d102      	bne.n	8002a56 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	f000 bc26 	b.w	80032a2 <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a5a:	4b82      	ldr	r3, [pc, #520]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0308 	and.w	r3, r3, #8
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d004      	beq.n	8002a70 <HAL_RCC_OscConfig+0x80>
 8002a66:	4b7f      	ldr	r3, [pc, #508]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a6e:	e005      	b.n	8002a7c <HAL_RCC_OscConfig+0x8c>
 8002a70:	4b7c      	ldr	r3, [pc, #496]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a76:	091b      	lsrs	r3, r3, #4
 8002a78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d224      	bcs.n	8002aca <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a84:	4618      	mov	r0, r3
 8002a86:	f000 fda1 	bl	80035cc <RCC_SetFlashLatencyFromMSIRange>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d002      	beq.n	8002a96 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	f000 bc06 	b.w	80032a2 <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a96:	4b73      	ldr	r3, [pc, #460]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a72      	ldr	r2, [pc, #456]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002a9c:	f043 0308 	orr.w	r3, r3, #8
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	4b70      	ldr	r3, [pc, #448]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aae:	496d      	ldr	r1, [pc, #436]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ab4:	4b6b      	ldr	r3, [pc, #428]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	021b      	lsls	r3, r3, #8
 8002ac2:	4968      	ldr	r1, [pc, #416]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	604b      	str	r3, [r1, #4]
 8002ac8:	e025      	b.n	8002b16 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aca:	4b66      	ldr	r3, [pc, #408]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a65      	ldr	r2, [pc, #404]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002ad0:	f043 0308 	orr.w	r3, r3, #8
 8002ad4:	6013      	str	r3, [r2, #0]
 8002ad6:	4b63      	ldr	r3, [pc, #396]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae2:	4960      	ldr	r1, [pc, #384]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ae8:	4b5e      	ldr	r3, [pc, #376]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a1b      	ldr	r3, [r3, #32]
 8002af4:	021b      	lsls	r3, r3, #8
 8002af6:	495b      	ldr	r1, [pc, #364]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d109      	bne.n	8002b16 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b06:	4618      	mov	r0, r3
 8002b08:	f000 fd60 	bl	80035cc <RCC_SetFlashLatencyFromMSIRange>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e3c5      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b16:	f000 fccd 	bl	80034b4 <HAL_RCC_GetSysClockFreq>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	4b51      	ldr	r3, [pc, #324]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	091b      	lsrs	r3, r3, #4
 8002b22:	f003 030f 	and.w	r3, r3, #15
 8002b26:	4950      	ldr	r1, [pc, #320]	@ (8002c68 <HAL_RCC_OscConfig+0x278>)
 8002b28:	5ccb      	ldrb	r3, [r1, r3]
 8002b2a:	f003 031f 	and.w	r3, r3, #31
 8002b2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b32:	4a4e      	ldr	r2, [pc, #312]	@ (8002c6c <HAL_RCC_OscConfig+0x27c>)
 8002b34:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002b36:	4b4e      	ldr	r3, [pc, #312]	@ (8002c70 <HAL_RCC_OscConfig+0x280>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fd fd7c 	bl	8000638 <HAL_InitTick>
 8002b40:	4603      	mov	r3, r0
 8002b42:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8002b44:	7dfb      	ldrb	r3, [r7, #23]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d052      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8002b4a:	7dfb      	ldrb	r3, [r7, #23]
 8002b4c:	e3a9      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	69db      	ldr	r3, [r3, #28]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d032      	beq.n	8002bbc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b56:	4b43      	ldr	r3, [pc, #268]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a42      	ldr	r2, [pc, #264]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b62:	f7fd fdb9 	bl	80006d8 <HAL_GetTick>
 8002b66:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b68:	e008      	b.n	8002b7c <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b6a:	f7fd fdb5 	bl	80006d8 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e392      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b7c:	4b39      	ldr	r3, [pc, #228]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d0f0      	beq.n	8002b6a <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b88:	4b36      	ldr	r3, [pc, #216]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a35      	ldr	r2, [pc, #212]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002b8e:	f043 0308 	orr.w	r3, r3, #8
 8002b92:	6013      	str	r3, [r2, #0]
 8002b94:	4b33      	ldr	r3, [pc, #204]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba0:	4930      	ldr	r1, [pc, #192]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ba6:	4b2f      	ldr	r3, [pc, #188]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a1b      	ldr	r3, [r3, #32]
 8002bb2:	021b      	lsls	r3, r3, #8
 8002bb4:	492b      	ldr	r1, [pc, #172]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	604b      	str	r3, [r1, #4]
 8002bba:	e01a      	b.n	8002bf2 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002bbc:	4b29      	ldr	r3, [pc, #164]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a28      	ldr	r2, [pc, #160]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002bc2:	f023 0301 	bic.w	r3, r3, #1
 8002bc6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bc8:	f7fd fd86 	bl	80006d8 <HAL_GetTick>
 8002bcc:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bd0:	f7fd fd82 	bl	80006d8 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e35f      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002be2:	4b20      	ldr	r3, [pc, #128]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1f0      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x1e0>
 8002bee:	e000      	b.n	8002bf2 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bf0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d073      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002bfe:	6a3b      	ldr	r3, [r7, #32]
 8002c00:	2b08      	cmp	r3, #8
 8002c02:	d005      	beq.n	8002c10 <HAL_RCC_OscConfig+0x220>
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	2b0c      	cmp	r3, #12
 8002c08:	d10e      	bne.n	8002c28 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	2b03      	cmp	r3, #3
 8002c0e:	d10b      	bne.n	8002c28 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c10:	4b14      	ldr	r3, [pc, #80]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d063      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x2f4>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d15f      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e33c      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c30:	d106      	bne.n	8002c40 <HAL_RCC_OscConfig+0x250>
 8002c32:	4b0c      	ldr	r3, [pc, #48]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a0b      	ldr	r2, [pc, #44]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002c38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c3c:	6013      	str	r3, [r2, #0]
 8002c3e:	e025      	b.n	8002c8c <HAL_RCC_OscConfig+0x29c>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c48:	d114      	bne.n	8002c74 <HAL_RCC_OscConfig+0x284>
 8002c4a:	4b06      	ldr	r3, [pc, #24]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a05      	ldr	r2, [pc, #20]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002c50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c54:	6013      	str	r3, [r2, #0]
 8002c56:	4b03      	ldr	r3, [pc, #12]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a02      	ldr	r2, [pc, #8]	@ (8002c64 <HAL_RCC_OscConfig+0x274>)
 8002c5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c60:	6013      	str	r3, [r2, #0]
 8002c62:	e013      	b.n	8002c8c <HAL_RCC_OscConfig+0x29c>
 8002c64:	40021000 	.word	0x40021000
 8002c68:	080081a8 	.word	0x080081a8
 8002c6c:	20000000 	.word	0x20000000
 8002c70:	20000004 	.word	0x20000004
 8002c74:	4b8f      	ldr	r3, [pc, #572]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a8e      	ldr	r2, [pc, #568]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c7e:	6013      	str	r3, [r2, #0]
 8002c80:	4b8c      	ldr	r3, [pc, #560]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a8b      	ldr	r2, [pc, #556]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d013      	beq.n	8002cbc <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c94:	f7fd fd20 	bl	80006d8 <HAL_GetTick>
 8002c98:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c9c:	f7fd fd1c 	bl	80006d8 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b64      	cmp	r3, #100	@ 0x64
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e2f9      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cae:	4b81      	ldr	r3, [pc, #516]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d0f0      	beq.n	8002c9c <HAL_RCC_OscConfig+0x2ac>
 8002cba:	e014      	b.n	8002ce6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cbc:	f7fd fd0c 	bl	80006d8 <HAL_GetTick>
 8002cc0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc4:	f7fd fd08 	bl	80006d8 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b64      	cmp	r3, #100	@ 0x64
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e2e5      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cd6:	4b77      	ldr	r3, [pc, #476]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f0      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x2d4>
 8002ce2:	e000      	b.n	8002ce6 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d060      	beq.n	8002db4 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
 8002cf4:	2b04      	cmp	r3, #4
 8002cf6:	d005      	beq.n	8002d04 <HAL_RCC_OscConfig+0x314>
 8002cf8:	6a3b      	ldr	r3, [r7, #32]
 8002cfa:	2b0c      	cmp	r3, #12
 8002cfc:	d119      	bne.n	8002d32 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d116      	bne.n	8002d32 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d04:	4b6b      	ldr	r3, [pc, #428]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d005      	beq.n	8002d1c <HAL_RCC_OscConfig+0x32c>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e2c2      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d1c:	4b65      	ldr	r3, [pc, #404]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	061b      	lsls	r3, r3, #24
 8002d2a:	4962      	ldr	r1, [pc, #392]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d30:	e040      	b.n	8002db4 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d023      	beq.n	8002d82 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d3a:	4b5e      	ldr	r3, [pc, #376]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a5d      	ldr	r2, [pc, #372]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002d40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d46:	f7fd fcc7 	bl	80006d8 <HAL_GetTick>
 8002d4a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d4e:	f7fd fcc3 	bl	80006d8 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e2a0      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d60:	4b54      	ldr	r3, [pc, #336]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d0f0      	beq.n	8002d4e <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d6c:	4b51      	ldr	r3, [pc, #324]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	691b      	ldr	r3, [r3, #16]
 8002d78:	061b      	lsls	r3, r3, #24
 8002d7a:	494e      	ldr	r1, [pc, #312]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	604b      	str	r3, [r1, #4]
 8002d80:	e018      	b.n	8002db4 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d82:	4b4c      	ldr	r3, [pc, #304]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a4b      	ldr	r2, [pc, #300]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002d88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8e:	f7fd fca3 	bl	80006d8 <HAL_GetTick>
 8002d92:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d94:	e008      	b.n	8002da8 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d96:	f7fd fc9f 	bl	80006d8 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e27c      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002da8:	4b42      	ldr	r3, [pc, #264]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d1f0      	bne.n	8002d96 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0308 	and.w	r3, r3, #8
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f000 8082 	beq.w	8002ec6 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d05f      	beq.n	8002e8a <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8002dca:	4b3a      	ldr	r3, [pc, #232]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dd0:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	699a      	ldr	r2, [r3, #24]
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	f003 0310 	and.w	r3, r3, #16
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d037      	beq.n	8002e50 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d006      	beq.n	8002df8 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e254      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d01b      	beq.n	8002e3a <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8002e02:	4b2c      	ldr	r3, [pc, #176]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002e04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e08:	4a2a      	ldr	r2, [pc, #168]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002e0a:	f023 0301 	bic.w	r3, r3, #1
 8002e0e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e12:	f7fd fc61 	bl	80006d8 <HAL_GetTick>
 8002e16:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e18:	e008      	b.n	8002e2c <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e1a:	f7fd fc5d 	bl	80006d8 <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	2b11      	cmp	r3, #17
 8002e26:	d901      	bls.n	8002e2c <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e23a      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e2c:	4b21      	ldr	r3, [pc, #132]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002e2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1ef      	bne.n	8002e1a <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8002e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002e3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e40:	f023 0210 	bic.w	r2, r3, #16
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	491a      	ldr	r1, [pc, #104]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e50:	4b18      	ldr	r3, [pc, #96]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002e52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e56:	4a17      	ldr	r2, [pc, #92]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002e58:	f043 0301 	orr.w	r3, r3, #1
 8002e5c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e60:	f7fd fc3a 	bl	80006d8 <HAL_GetTick>
 8002e64:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e66:	e008      	b.n	8002e7a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e68:	f7fd fc36 	bl	80006d8 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b11      	cmp	r3, #17
 8002e74:	d901      	bls.n	8002e7a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e213      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002e7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0ef      	beq.n	8002e68 <HAL_RCC_OscConfig+0x478>
 8002e88:	e01d      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002e8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e90:	4a08      	ldr	r2, [pc, #32]	@ (8002eb4 <HAL_RCC_OscConfig+0x4c4>)
 8002e92:	f023 0301 	bic.w	r3, r3, #1
 8002e96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e9a:	f7fd fc1d 	bl	80006d8 <HAL_GetTick>
 8002e9e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ea0:	e00a      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ea2:	f7fd fc19 	bl	80006d8 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	2b11      	cmp	r3, #17
 8002eae:	d903      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e1f6      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
 8002eb4:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002eb8:	4ba9      	ldr	r3, [pc, #676]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002eba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d1ed      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0304 	and.w	r3, r3, #4
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 80bd 	beq.w	800304e <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002eda:	4ba1      	ldr	r3, [pc, #644]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10e      	bne.n	8002f04 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee6:	4b9e      	ldr	r3, [pc, #632]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eea:	4a9d      	ldr	r2, [pc, #628]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002eec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ef0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ef2:	4b9b      	ldr	r3, [pc, #620]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efa:	60fb      	str	r3, [r7, #12]
 8002efc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002efe:	2301      	movs	r3, #1
 8002f00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f04:	4b97      	ldr	r3, [pc, #604]	@ (8003164 <HAL_RCC_OscConfig+0x774>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d118      	bne.n	8002f42 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f10:	4b94      	ldr	r3, [pc, #592]	@ (8003164 <HAL_RCC_OscConfig+0x774>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a93      	ldr	r2, [pc, #588]	@ (8003164 <HAL_RCC_OscConfig+0x774>)
 8002f16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f1c:	f7fd fbdc 	bl	80006d8 <HAL_GetTick>
 8002f20:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f24:	f7fd fbd8 	bl	80006d8 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e1b5      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f36:	4b8b      	ldr	r3, [pc, #556]	@ (8003164 <HAL_RCC_OscConfig+0x774>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d0f0      	beq.n	8002f24 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d02c      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8002f4e:	4b84      	ldr	r3, [pc, #528]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002f50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f54:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f60:	497f      	ldr	r1, [pc, #508]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d010      	beq.n	8002f96 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002f74:	4b7a      	ldr	r3, [pc, #488]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f7a:	4a79      	ldr	r2, [pc, #484]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002f7c:	f043 0304 	orr.w	r3, r3, #4
 8002f80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002f84:	4b76      	ldr	r3, [pc, #472]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8a:	4a75      	ldr	r2, [pc, #468]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002f8c:	f043 0301 	orr.w	r3, r3, #1
 8002f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f94:	e018      	b.n	8002fc8 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002f96:	4b72      	ldr	r3, [pc, #456]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f9c:	4a70      	ldr	r2, [pc, #448]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002f9e:	f043 0301 	orr.w	r3, r3, #1
 8002fa2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fa6:	e00f      	b.n	8002fc8 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002fa8:	4b6d      	ldr	r3, [pc, #436]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fae:	4a6c      	ldr	r2, [pc, #432]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002fb0:	f023 0301 	bic.w	r3, r3, #1
 8002fb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002fb8:	4b69      	ldr	r3, [pc, #420]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fbe:	4a68      	ldr	r2, [pc, #416]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002fc0:	f023 0304 	bic.w	r3, r3, #4
 8002fc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d016      	beq.n	8002ffe <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd0:	f7fd fb82 	bl	80006d8 <HAL_GetTick>
 8002fd4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fd6:	e00a      	b.n	8002fee <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd8:	f7fd fb7e 	bl	80006d8 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e159      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fee:	4b5c      	ldr	r3, [pc, #368]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8002ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff4:	f003 0302 	and.w	r3, r3, #2
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d0ed      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x5e8>
 8002ffc:	e01d      	b.n	800303a <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ffe:	f7fd fb6b 	bl	80006d8 <HAL_GetTick>
 8003002:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003004:	e00a      	b.n	800301c <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003006:	f7fd fb67 	bl	80006d8 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003014:	4293      	cmp	r3, r2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e142      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800301c:	4b50      	ldr	r3, [pc, #320]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 800301e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1ed      	bne.n	8003006 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 800302a:	4b4d      	ldr	r3, [pc, #308]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 800302c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003030:	4a4b      	ldr	r2, [pc, #300]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8003032:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003036:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800303a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800303e:	2b01      	cmp	r3, #1
 8003040:	d105      	bne.n	800304e <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003042:	4b47      	ldr	r3, [pc, #284]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8003044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003046:	4a46      	ldr	r2, [pc, #280]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8003048:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800304c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0320 	and.w	r3, r3, #32
 8003056:	2b00      	cmp	r3, #0
 8003058:	d03c      	beq.n	80030d4 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800305e:	2b00      	cmp	r3, #0
 8003060:	d01c      	beq.n	800309c <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003062:	4b3f      	ldr	r3, [pc, #252]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8003064:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003068:	4a3d      	ldr	r2, [pc, #244]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 800306a:	f043 0301 	orr.w	r3, r3, #1
 800306e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003072:	f7fd fb31 	bl	80006d8 <HAL_GetTick>
 8003076:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003078:	e008      	b.n	800308c <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800307a:	f7fd fb2d 	bl	80006d8 <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d901      	bls.n	800308c <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e10a      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800308c:	4b34      	ldr	r3, [pc, #208]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 800308e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d0ef      	beq.n	800307a <HAL_RCC_OscConfig+0x68a>
 800309a:	e01b      	b.n	80030d4 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800309c:	4b30      	ldr	r3, [pc, #192]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 800309e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030a2:	4a2f      	ldr	r2, [pc, #188]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 80030a4:	f023 0301 	bic.w	r3, r3, #1
 80030a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ac:	f7fd fb14 	bl	80006d8 <HAL_GetTick>
 80030b0:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030b4:	f7fd fb10 	bl	80006d8 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e0ed      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030c6:	4b26      	ldr	r3, [pc, #152]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 80030c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1ef      	bne.n	80030b4 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 80e1 	beq.w	80032a0 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	f040 80b5 	bne.w	8003252 <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80030e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	f003 0203 	and.w	r2, r3, #3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d124      	bne.n	8003146 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003106:	3b01      	subs	r3, #1
 8003108:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800310a:	429a      	cmp	r2, r3
 800310c:	d11b      	bne.n	8003146 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003118:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800311a:	429a      	cmp	r2, r3
 800311c:	d113      	bne.n	8003146 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003128:	085b      	lsrs	r3, r3, #1
 800312a:	3b01      	subs	r3, #1
 800312c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800312e:	429a      	cmp	r2, r3
 8003130:	d109      	bne.n	8003146 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313c:	085b      	lsrs	r3, r3, #1
 800313e:	3b01      	subs	r3, #1
 8003140:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003142:	429a      	cmp	r2, r3
 8003144:	d05f      	beq.n	8003206 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003146:	6a3b      	ldr	r3, [r7, #32]
 8003148:	2b0c      	cmp	r3, #12
 800314a:	d05a      	beq.n	8003202 <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800314c:	4b04      	ldr	r3, [pc, #16]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a03      	ldr	r2, [pc, #12]	@ (8003160 <HAL_RCC_OscConfig+0x770>)
 8003152:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003156:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003158:	f7fd fabe 	bl	80006d8 <HAL_GetTick>
 800315c:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800315e:	e00c      	b.n	800317a <HAL_RCC_OscConfig+0x78a>
 8003160:	40021000 	.word	0x40021000
 8003164:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003168:	f7fd fab6 	bl	80006d8 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	2b02      	cmp	r3, #2
 8003174:	d901      	bls.n	800317a <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e093      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800317a:	4b4c      	ldr	r3, [pc, #304]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1f0      	bne.n	8003168 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003186:	4b49      	ldr	r3, [pc, #292]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	4b49      	ldr	r3, [pc, #292]	@ (80032b0 <HAL_RCC_OscConfig+0x8c0>)
 800318c:	4013      	ands	r3, r2
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003196:	3a01      	subs	r2, #1
 8003198:	0112      	lsls	r2, r2, #4
 800319a:	4311      	orrs	r1, r2
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80031a0:	0212      	lsls	r2, r2, #8
 80031a2:	4311      	orrs	r1, r2
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80031a8:	0852      	lsrs	r2, r2, #1
 80031aa:	3a01      	subs	r2, #1
 80031ac:	0552      	lsls	r2, r2, #21
 80031ae:	4311      	orrs	r1, r2
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80031b4:	0852      	lsrs	r2, r2, #1
 80031b6:	3a01      	subs	r2, #1
 80031b8:	0652      	lsls	r2, r2, #25
 80031ba:	430a      	orrs	r2, r1
 80031bc:	493b      	ldr	r1, [pc, #236]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80031c2:	4b3a      	ldr	r3, [pc, #232]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a39      	ldr	r2, [pc, #228]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 80031c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031cc:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031ce:	4b37      	ldr	r3, [pc, #220]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	4a36      	ldr	r2, [pc, #216]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 80031d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031d8:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031da:	f7fd fa7d 	bl	80006d8 <HAL_GetTick>
 80031de:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031e0:	e008      	b.n	80031f4 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031e2:	f7fd fa79 	bl	80006d8 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e056      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031f4:	4b2d      	ldr	r3, [pc, #180]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d0f0      	beq.n	80031e2 <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003200:	e04e      	b.n	80032a0 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e04d      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003206:	4b29      	ldr	r3, [pc, #164]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d146      	bne.n	80032a0 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003212:	4b26      	ldr	r3, [pc, #152]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a25      	ldr	r2, [pc, #148]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 8003218:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800321c:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800321e:	4b23      	ldr	r3, [pc, #140]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	4a22      	ldr	r2, [pc, #136]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 8003224:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003228:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800322a:	f7fd fa55 	bl	80006d8 <HAL_GetTick>
 800322e:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003230:	e008      	b.n	8003244 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003232:	f7fd fa51 	bl	80006d8 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d901      	bls.n	8003244 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e02e      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003244:	4b19      	ldr	r3, [pc, #100]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d0f0      	beq.n	8003232 <HAL_RCC_OscConfig+0x842>
 8003250:	e026      	b.n	80032a0 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003252:	6a3b      	ldr	r3, [r7, #32]
 8003254:	2b0c      	cmp	r3, #12
 8003256:	d021      	beq.n	800329c <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003258:	4b14      	ldr	r3, [pc, #80]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a13      	ldr	r2, [pc, #76]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 800325e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003262:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003264:	f7fd fa38 	bl	80006d8 <HAL_GetTick>
 8003268:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800326c:	f7fd fa34 	bl	80006d8 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e011      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800327e:	4b0b      	ldr	r3, [pc, #44]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1f0      	bne.n	800326c <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 800328a:	4b08      	ldr	r3, [pc, #32]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	4a07      	ldr	r2, [pc, #28]	@ (80032ac <HAL_RCC_OscConfig+0x8bc>)
 8003290:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8003294:	f023 0303 	bic.w	r3, r3, #3
 8003298:	60d3      	str	r3, [r2, #12]
 800329a:	e001      	b.n	80032a0 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e000      	b.n	80032a2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3728      	adds	r7, #40	@ 0x28
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	40021000 	.word	0x40021000
 80032b0:	f99f808c 	.word	0xf99f808c

080032b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d101      	bne.n	80032c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e0e7      	b.n	8003498 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032c8:	4b75      	ldr	r3, [pc, #468]	@ (80034a0 <HAL_RCC_ClockConfig+0x1ec>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0307 	and.w	r3, r3, #7
 80032d0:	683a      	ldr	r2, [r7, #0]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d910      	bls.n	80032f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032d6:	4b72      	ldr	r3, [pc, #456]	@ (80034a0 <HAL_RCC_ClockConfig+0x1ec>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f023 0207 	bic.w	r2, r3, #7
 80032de:	4970      	ldr	r1, [pc, #448]	@ (80034a0 <HAL_RCC_ClockConfig+0x1ec>)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032e6:	4b6e      	ldr	r3, [pc, #440]	@ (80034a0 <HAL_RCC_ClockConfig+0x1ec>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0307 	and.w	r3, r3, #7
 80032ee:	683a      	ldr	r2, [r7, #0]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d001      	beq.n	80032f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e0cf      	b.n	8003498 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0302 	and.w	r3, r3, #2
 8003300:	2b00      	cmp	r3, #0
 8003302:	d010      	beq.n	8003326 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	4b66      	ldr	r3, [pc, #408]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003310:	429a      	cmp	r2, r3
 8003312:	d908      	bls.n	8003326 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003314:	4b63      	ldr	r3, [pc, #396]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	4960      	ldr	r1, [pc, #384]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003322:	4313      	orrs	r3, r2
 8003324:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	2b00      	cmp	r3, #0
 8003330:	d04c      	beq.n	80033cc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2b03      	cmp	r3, #3
 8003338:	d107      	bne.n	800334a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800333a:	4b5a      	ldr	r3, [pc, #360]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d121      	bne.n	800338a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e0a6      	b.n	8003498 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b02      	cmp	r3, #2
 8003350:	d107      	bne.n	8003362 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003352:	4b54      	ldr	r3, [pc, #336]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d115      	bne.n	800338a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e09a      	b.n	8003498 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d107      	bne.n	800337a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800336a:	4b4e      	ldr	r3, [pc, #312]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d109      	bne.n	800338a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e08e      	b.n	8003498 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800337a:	4b4a      	ldr	r3, [pc, #296]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e086      	b.n	8003498 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800338a:	4b46      	ldr	r3, [pc, #280]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f023 0203 	bic.w	r2, r3, #3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	4943      	ldr	r1, [pc, #268]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003398:	4313      	orrs	r3, r2
 800339a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800339c:	f7fd f99c 	bl	80006d8 <HAL_GetTick>
 80033a0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033a2:	e00a      	b.n	80033ba <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033a4:	f7fd f998 	bl	80006d8 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e06e      	b.n	8003498 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ba:	4b3a      	ldr	r3, [pc, #232]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f003 020c 	and.w	r2, r3, #12
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d1eb      	bne.n	80033a4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d010      	beq.n	80033fa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	4b31      	ldr	r3, [pc, #196]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d208      	bcs.n	80033fa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033e8:	4b2e      	ldr	r3, [pc, #184]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	492b      	ldr	r1, [pc, #172]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033fa:	4b29      	ldr	r3, [pc, #164]	@ (80034a0 <HAL_RCC_ClockConfig+0x1ec>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0307 	and.w	r3, r3, #7
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	429a      	cmp	r2, r3
 8003406:	d210      	bcs.n	800342a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003408:	4b25      	ldr	r3, [pc, #148]	@ (80034a0 <HAL_RCC_ClockConfig+0x1ec>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f023 0207 	bic.w	r2, r3, #7
 8003410:	4923      	ldr	r1, [pc, #140]	@ (80034a0 <HAL_RCC_ClockConfig+0x1ec>)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	4313      	orrs	r3, r2
 8003416:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003418:	4b21      	ldr	r3, [pc, #132]	@ (80034a0 <HAL_RCC_ClockConfig+0x1ec>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0307 	and.w	r3, r3, #7
 8003420:	683a      	ldr	r2, [r7, #0]
 8003422:	429a      	cmp	r2, r3
 8003424:	d001      	beq.n	800342a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e036      	b.n	8003498 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0304 	and.w	r3, r3, #4
 8003432:	2b00      	cmp	r3, #0
 8003434:	d008      	beq.n	8003448 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003436:	4b1b      	ldr	r3, [pc, #108]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	4918      	ldr	r1, [pc, #96]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003444:	4313      	orrs	r3, r2
 8003446:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0308 	and.w	r3, r3, #8
 8003450:	2b00      	cmp	r3, #0
 8003452:	d009      	beq.n	8003468 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003454:	4b13      	ldr	r3, [pc, #76]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	4910      	ldr	r1, [pc, #64]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003464:	4313      	orrs	r3, r2
 8003466:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003468:	f000 f824 	bl	80034b4 <HAL_RCC_GetSysClockFreq>
 800346c:	4602      	mov	r2, r0
 800346e:	4b0d      	ldr	r3, [pc, #52]	@ (80034a4 <HAL_RCC_ClockConfig+0x1f0>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	091b      	lsrs	r3, r3, #4
 8003474:	f003 030f 	and.w	r3, r3, #15
 8003478:	490b      	ldr	r1, [pc, #44]	@ (80034a8 <HAL_RCC_ClockConfig+0x1f4>)
 800347a:	5ccb      	ldrb	r3, [r1, r3]
 800347c:	f003 031f 	and.w	r3, r3, #31
 8003480:	fa22 f303 	lsr.w	r3, r2, r3
 8003484:	4a09      	ldr	r2, [pc, #36]	@ (80034ac <HAL_RCC_ClockConfig+0x1f8>)
 8003486:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003488:	4b09      	ldr	r3, [pc, #36]	@ (80034b0 <HAL_RCC_ClockConfig+0x1fc>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4618      	mov	r0, r3
 800348e:	f7fd f8d3 	bl	8000638 <HAL_InitTick>
 8003492:	4603      	mov	r3, r0
 8003494:	72fb      	strb	r3, [r7, #11]

  return status;
 8003496:	7afb      	ldrb	r3, [r7, #11]
}
 8003498:	4618      	mov	r0, r3
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40022000 	.word	0x40022000
 80034a4:	40021000 	.word	0x40021000
 80034a8:	080081a8 	.word	0x080081a8
 80034ac:	20000000 	.word	0x20000000
 80034b0:	20000004 	.word	0x20000004

080034b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b089      	sub	sp, #36	@ 0x24
 80034b8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	61fb      	str	r3, [r7, #28]
 80034be:	2300      	movs	r3, #0
 80034c0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034c2:	4b3e      	ldr	r3, [pc, #248]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x108>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f003 030c 	and.w	r3, r3, #12
 80034ca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034cc:	4b3b      	ldr	r3, [pc, #236]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x108>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	f003 0303 	and.w	r3, r3, #3
 80034d4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d005      	beq.n	80034e8 <HAL_RCC_GetSysClockFreq+0x34>
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	2b0c      	cmp	r3, #12
 80034e0:	d121      	bne.n	8003526 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d11e      	bne.n	8003526 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80034e8:	4b34      	ldr	r3, [pc, #208]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x108>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0308 	and.w	r3, r3, #8
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d107      	bne.n	8003504 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80034f4:	4b31      	ldr	r3, [pc, #196]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x108>)
 80034f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034fa:	0a1b      	lsrs	r3, r3, #8
 80034fc:	f003 030f 	and.w	r3, r3, #15
 8003500:	61fb      	str	r3, [r7, #28]
 8003502:	e005      	b.n	8003510 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003504:	4b2d      	ldr	r3, [pc, #180]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x108>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	091b      	lsrs	r3, r3, #4
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003510:	4a2b      	ldr	r2, [pc, #172]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003518:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d10d      	bne.n	800353c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003524:	e00a      	b.n	800353c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	2b04      	cmp	r3, #4
 800352a:	d102      	bne.n	8003532 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800352c:	4b25      	ldr	r3, [pc, #148]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800352e:	61bb      	str	r3, [r7, #24]
 8003530:	e004      	b.n	800353c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	2b08      	cmp	r3, #8
 8003536:	d101      	bne.n	800353c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003538:	4b23      	ldr	r3, [pc, #140]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0x114>)
 800353a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	2b0c      	cmp	r3, #12
 8003540:	d134      	bne.n	80035ac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003542:	4b1e      	ldr	r3, [pc, #120]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x108>)
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	f003 0303 	and.w	r3, r3, #3
 800354a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	2b02      	cmp	r3, #2
 8003550:	d003      	beq.n	800355a <HAL_RCC_GetSysClockFreq+0xa6>
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	2b03      	cmp	r3, #3
 8003556:	d003      	beq.n	8003560 <HAL_RCC_GetSysClockFreq+0xac>
 8003558:	e005      	b.n	8003566 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800355a:	4b1a      	ldr	r3, [pc, #104]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800355c:	617b      	str	r3, [r7, #20]
      break;
 800355e:	e005      	b.n	800356c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003560:	4b19      	ldr	r3, [pc, #100]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003562:	617b      	str	r3, [r7, #20]
      break;
 8003564:	e002      	b.n	800356c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	617b      	str	r3, [r7, #20]
      break;
 800356a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800356c:	4b13      	ldr	r3, [pc, #76]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x108>)
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	091b      	lsrs	r3, r3, #4
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	3301      	adds	r3, #1
 8003578:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800357a:	4b10      	ldr	r3, [pc, #64]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x108>)
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	0a1b      	lsrs	r3, r3, #8
 8003580:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	fb03 f202 	mul.w	r2, r3, r2
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003590:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003592:	4b0a      	ldr	r3, [pc, #40]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x108>)
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	0e5b      	lsrs	r3, r3, #25
 8003598:	f003 0303 	and.w	r3, r3, #3
 800359c:	3301      	adds	r3, #1
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80035a2:	697a      	ldr	r2, [r7, #20]
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035aa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80035ac:	69bb      	ldr	r3, [r7, #24]
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3724      	adds	r7, #36	@ 0x24
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	40021000 	.word	0x40021000
 80035c0:	080081b8 	.word	0x080081b8
 80035c4:	00f42400 	.word	0x00f42400
 80035c8:	007a1200 	.word	0x007a1200

080035cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b086      	sub	sp, #24
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80035d4:	2300      	movs	r3, #0
 80035d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80035d8:	4b2a      	ldr	r3, [pc, #168]	@ (8003684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d003      	beq.n	80035ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80035e4:	f7ff f990 	bl	8002908 <HAL_PWREx_GetVoltageRange>
 80035e8:	6178      	str	r0, [r7, #20]
 80035ea:	e014      	b.n	8003616 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80035ec:	4b25      	ldr	r3, [pc, #148]	@ (8003684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f0:	4a24      	ldr	r2, [pc, #144]	@ (8003684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80035f8:	4b22      	ldr	r3, [pc, #136]	@ (8003684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003604:	f7ff f980 	bl	8002908 <HAL_PWREx_GetVoltageRange>
 8003608:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800360a:	4b1e      	ldr	r3, [pc, #120]	@ (8003684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800360c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800360e:	4a1d      	ldr	r2, [pc, #116]	@ (8003684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003610:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003614:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800361c:	d10b      	bne.n	8003636 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2b80      	cmp	r3, #128	@ 0x80
 8003622:	d919      	bls.n	8003658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2ba0      	cmp	r3, #160	@ 0xa0
 8003628:	d902      	bls.n	8003630 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800362a:	2302      	movs	r3, #2
 800362c:	613b      	str	r3, [r7, #16]
 800362e:	e013      	b.n	8003658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003630:	2301      	movs	r3, #1
 8003632:	613b      	str	r3, [r7, #16]
 8003634:	e010      	b.n	8003658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b80      	cmp	r3, #128	@ 0x80
 800363a:	d902      	bls.n	8003642 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800363c:	2303      	movs	r3, #3
 800363e:	613b      	str	r3, [r7, #16]
 8003640:	e00a      	b.n	8003658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2b80      	cmp	r3, #128	@ 0x80
 8003646:	d102      	bne.n	800364e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003648:	2302      	movs	r3, #2
 800364a:	613b      	str	r3, [r7, #16]
 800364c:	e004      	b.n	8003658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2b70      	cmp	r3, #112	@ 0x70
 8003652:	d101      	bne.n	8003658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003654:	2301      	movs	r3, #1
 8003656:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003658:	4b0b      	ldr	r3, [pc, #44]	@ (8003688 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f023 0207 	bic.w	r2, r3, #7
 8003660:	4909      	ldr	r1, [pc, #36]	@ (8003688 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003668:	4b07      	ldr	r3, [pc, #28]	@ (8003688 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0307 	and.w	r3, r3, #7
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	429a      	cmp	r2, r3
 8003674:	d001      	beq.n	800367a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e000      	b.n	800367c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	3718      	adds	r7, #24
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	40021000 	.word	0x40021000
 8003688:	40022000 	.word	0x40022000

0800368c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b086      	sub	sp, #24
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003694:	2300      	movs	r3, #0
 8003696:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003698:	2300      	movs	r3, #0
 800369a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 809e 	beq.w	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036aa:	2300      	movs	r3, #0
 80036ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80036ae:	4b46      	ldr	r3, [pc, #280]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80036b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d101      	bne.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x32>
 80036ba:	2301      	movs	r3, #1
 80036bc:	e000      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x34>
 80036be:	2300      	movs	r3, #0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00d      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036c4:	4b40      	ldr	r3, [pc, #256]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80036c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c8:	4a3f      	ldr	r2, [pc, #252]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80036ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80036d0:	4b3d      	ldr	r3, [pc, #244]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80036d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036d8:	60bb      	str	r3, [r7, #8]
 80036da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036dc:	2301      	movs	r3, #1
 80036de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036e0:	4b3a      	ldr	r3, [pc, #232]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a39      	ldr	r2, [pc, #228]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80036e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036ec:	f7fc fff4 	bl	80006d8 <HAL_GetTick>
 80036f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036f2:	e009      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036f4:	f7fc fff0 	bl	80006d8 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d902      	bls.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	74fb      	strb	r3, [r7, #19]
        break;
 8003706:	e005      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003708:	4b30      	ldr	r3, [pc, #192]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003710:	2b00      	cmp	r3, #0
 8003712:	d0ef      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8003714:	7cfb      	ldrb	r3, [r7, #19]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d15a      	bne.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800371a:	4b2b      	ldr	r3, [pc, #172]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800371c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003720:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003724:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d01e      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0xde>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	429a      	cmp	r2, r3
 8003734:	d019      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003736:	4b24      	ldr	r3, [pc, #144]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800373c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003740:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003742:	4b21      	ldr	r3, [pc, #132]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003748:	4a1f      	ldr	r2, [pc, #124]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800374a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800374e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003752:	4b1d      	ldr	r3, [pc, #116]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003758:	4a1b      	ldr	r2, [pc, #108]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800375a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800375e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003762:	4a19      	ldr	r2, [pc, #100]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	2b00      	cmp	r3, #0
 8003772:	d016      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003774:	f7fc ffb0 	bl	80006d8 <HAL_GetTick>
 8003778:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800377a:	e00b      	b.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800377c:	f7fc ffac 	bl	80006d8 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800378a:	4293      	cmp	r3, r2
 800378c:	d902      	bls.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	74fb      	strb	r3, [r7, #19]
            break;
 8003792:	e006      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003794:	4b0c      	ldr	r3, [pc, #48]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0ec      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 80037a2:	7cfb      	ldrb	r3, [r7, #19]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d10b      	bne.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037a8:	4b07      	ldr	r3, [pc, #28]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80037aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ae:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b6:	4904      	ldr	r1, [pc, #16]	@ (80037c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80037be:	e009      	b.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037c0:	7cfb      	ldrb	r3, [r7, #19]
 80037c2:	74bb      	strb	r3, [r7, #18]
 80037c4:	e006      	b.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80037c6:	bf00      	nop
 80037c8:	40021000 	.word	0x40021000
 80037cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037d0:	7cfb      	ldrb	r3, [r7, #19]
 80037d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037d4:	7c7b      	ldrb	r3, [r7, #17]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d105      	bne.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037da:	4b6e      	ldr	r3, [pc, #440]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80037dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037de:	4a6d      	ldr	r2, [pc, #436]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80037e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037e4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00a      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037f2:	4b68      	ldr	r3, [pc, #416]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80037f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037f8:	f023 0203 	bic.w	r2, r3, #3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	4964      	ldr	r1, [pc, #400]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003802:	4313      	orrs	r3, r2
 8003804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00a      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003814:	4b5f      	ldr	r3, [pc, #380]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381a:	f023 020c 	bic.w	r2, r3, #12
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	495c      	ldr	r1, [pc, #368]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003824:	4313      	orrs	r3, r2
 8003826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0304 	and.w	r3, r3, #4
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00a      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003836:	4b57      	ldr	r3, [pc, #348]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	4953      	ldr	r1, [pc, #332]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003846:	4313      	orrs	r3, r2
 8003848:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0320 	and.w	r3, r3, #32
 8003854:	2b00      	cmp	r3, #0
 8003856:	d00a      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003858:	4b4e      	ldr	r3, [pc, #312]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800385a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800385e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	494b      	ldr	r1, [pc, #300]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003868:	4313      	orrs	r3, r2
 800386a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003876:	2b00      	cmp	r3, #0
 8003878:	d00a      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800387a:	4b46      	ldr	r3, [pc, #280]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800387c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003880:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	4942      	ldr	r1, [pc, #264]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800388a:	4313      	orrs	r3, r2
 800388c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00a      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800389c:	4b3d      	ldr	r3, [pc, #244]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800389e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038aa:	493a      	ldr	r1, [pc, #232]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00a      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038be:	4b35      	ldr	r3, [pc, #212]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	695b      	ldr	r3, [r3, #20]
 80038cc:	4931      	ldr	r1, [pc, #196]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d00a      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	4929      	ldr	r1, [pc, #164]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00a      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003902:	4b24      	ldr	r3, [pc, #144]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003908:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	69db      	ldr	r3, [r3, #28]
 8003910:	4920      	ldr	r1, [pc, #128]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003912:	4313      	orrs	r3, r2
 8003914:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d015      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003924:	4b1b      	ldr	r3, [pc, #108]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800392a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003932:	4918      	ldr	r1, [pc, #96]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003934:	4313      	orrs	r3, r2
 8003936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003942:	d105      	bne.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003944:	4b13      	ldr	r3, [pc, #76]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	4a12      	ldr	r2, [pc, #72]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800394a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800394e:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d015      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800395c:	4b0d      	ldr	r3, [pc, #52]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800395e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003962:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396a:	490a      	ldr	r1, [pc, #40]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800396c:	4313      	orrs	r3, r2
 800396e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003976:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800397a:	d105      	bne.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800397c:	4b05      	ldr	r3, [pc, #20]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	4a04      	ldr	r2, [pc, #16]	@ (8003994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003986:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003988:	7cbb      	ldrb	r3, [r7, #18]
}
 800398a:	4618      	mov	r0, r3
 800398c:	3718      	adds	r7, #24
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	40021000 	.word	0x40021000

08003998 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003998:	b480      	push	{r7}
 800399a:	b085      	sub	sp, #20
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	4638      	mov	r0, r7
 80039a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3714      	adds	r7, #20
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80039c4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80039c8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	b29a      	uxth	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3714      	adds	r7, #20
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr

080039e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80039e2:	b480      	push	{r7}
 80039e4:	b085      	sub	sp, #20
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80039ea:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80039ee:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	43db      	mvns	r3, r3
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	4013      	ands	r3, r2
 8003a02:	b29a      	uxth	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3714      	adds	r7, #20
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	460b      	mov	r3, r1
 8003a22:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	370c      	adds	r7, #12
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr

08003a32 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003a32:	b480      	push	{r7}
 8003a34:	b085      	sub	sp, #20
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	60f8      	str	r0, [r7, #12]
 8003a3a:	4638      	mov	r0, r7
 8003a3c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3714      	adds	r7, #20
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
	...

08003a70 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b0a7      	sub	sp, #156	@ 0x9c
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	4413      	add	r3, r2
 8003a8a:	881b      	ldrh	r3, [r3, #0]
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8003a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a96:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	78db      	ldrb	r3, [r3, #3]
 8003a9e:	2b03      	cmp	r3, #3
 8003aa0:	d81f      	bhi.n	8003ae2 <USB_ActivateEndpoint+0x72>
 8003aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8003aa8 <USB_ActivateEndpoint+0x38>)
 8003aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa8:	08003ab9 	.word	0x08003ab9
 8003aac:	08003ad5 	.word	0x08003ad5
 8003ab0:	08003aeb 	.word	0x08003aeb
 8003ab4:	08003ac7 	.word	0x08003ac7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003ab8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003abc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ac0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003ac4:	e012      	b.n	8003aec <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003ac6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003aca:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8003ace:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003ad2:	e00b      	b.n	8003aec <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003ad4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003ad8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003adc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003ae0:	e004      	b.n	8003aec <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8003ae8:	e000      	b.n	8003aec <USB_ActivateEndpoint+0x7c>
      break;
 8003aea:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	441a      	add	r2, r3
 8003af6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003afa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003afe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	4413      	add	r3, r2
 8003b18:	881b      	ldrh	r3, [r3, #0]
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	b21b      	sxth	r3, r3
 8003b1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b26:	b21a      	sxth	r2, r3
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	b21b      	sxth	r3, r3
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	b21b      	sxth	r3, r3
 8003b32:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	441a      	add	r2, r3
 8003b40:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003b44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	7b1b      	ldrb	r3, [r3, #12]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f040 8180 	bne.w	8003e62 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	785b      	ldrb	r3, [r3, #1]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f000 8084 	beq.w	8003c74 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	61bb      	str	r3, [r7, #24]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	461a      	mov	r2, r3
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	4413      	add	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	00da      	lsls	r2, r3, #3
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	4413      	add	r3, r2
 8003b8a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003b8e:	617b      	str	r3, [r7, #20]
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	88db      	ldrh	r3, [r3, #6]
 8003b94:	085b      	lsrs	r3, r3, #1
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	005b      	lsls	r3, r3, #1
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	4413      	add	r3, r2
 8003baa:	881b      	ldrh	r3, [r3, #0]
 8003bac:	827b      	strh	r3, [r7, #18]
 8003bae:	8a7b      	ldrh	r3, [r7, #18]
 8003bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d01b      	beq.n	8003bf0 <USB_ActivateEndpoint+0x180>
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4413      	add	r3, r2
 8003bc2:	881b      	ldrh	r3, [r3, #0]
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bce:	823b      	strh	r3, [r7, #16]
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	441a      	add	r2, r3
 8003bda:	8a3b      	ldrh	r3, [r7, #16]
 8003bdc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003be0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003be4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003be8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	78db      	ldrb	r3, [r3, #3]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d020      	beq.n	8003c3a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	4413      	add	r3, r2
 8003c02:	881b      	ldrh	r3, [r3, #0]
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c0e:	81bb      	strh	r3, [r7, #12]
 8003c10:	89bb      	ldrh	r3, [r7, #12]
 8003c12:	f083 0320 	eor.w	r3, r3, #32
 8003c16:	81bb      	strh	r3, [r7, #12]
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	441a      	add	r2, r3
 8003c22:	89bb      	ldrh	r3, [r7, #12]
 8003c24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	8013      	strh	r3, [r2, #0]
 8003c38:	e3f9      	b.n	800442e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	4413      	add	r3, r2
 8003c44:	881b      	ldrh	r3, [r3, #0]
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c50:	81fb      	strh	r3, [r7, #14]
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	441a      	add	r2, r3
 8003c5c:	89fb      	ldrh	r3, [r7, #14]
 8003c5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	8013      	strh	r3, [r2, #0]
 8003c72:	e3dc      	b.n	800442e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	461a      	mov	r2, r3
 8003c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c84:	4413      	add	r3, r2
 8003c86:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	00da      	lsls	r2, r3, #3
 8003c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c90:	4413      	add	r3, r2
 8003c92:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003c96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	88db      	ldrh	r3, [r3, #6]
 8003c9c:	085b      	lsrs	r3, r3, #1
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	b29a      	uxth	r2, r3
 8003ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ca6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cb8:	4413      	add	r3, r2
 8003cba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	00da      	lsls	r2, r3, #3
 8003cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc4:	4413      	add	r3, r2
 8003cc6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003cca:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cce:	881b      	ldrh	r3, [r3, #0]
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cd6:	b29a      	uxth	r2, r3
 8003cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cda:	801a      	strh	r2, [r3, #0]
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10a      	bne.n	8003cfa <USB_ActivateEndpoint+0x28a>
 8003ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce6:	881b      	ldrh	r3, [r3, #0]
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf6:	801a      	strh	r2, [r3, #0]
 8003cf8:	e041      	b.n	8003d7e <USB_ActivateEndpoint+0x30e>
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	2b3e      	cmp	r3, #62	@ 0x3e
 8003d00:	d81c      	bhi.n	8003d3c <USB_ActivateEndpoint+0x2cc>
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	085b      	lsrs	r3, r3, #1
 8003d08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	f003 0301 	and.w	r3, r3, #1
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d004      	beq.n	8003d22 <USB_ActivateEndpoint+0x2b2>
 8003d18:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d24:	881b      	ldrh	r3, [r3, #0]
 8003d26:	b29a      	uxth	r2, r3
 8003d28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	029b      	lsls	r3, r3, #10
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	4313      	orrs	r3, r2
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d38:	801a      	strh	r2, [r3, #0]
 8003d3a:	e020      	b.n	8003d7e <USB_ActivateEndpoint+0x30e>
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	095b      	lsrs	r3, r3, #5
 8003d42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	f003 031f 	and.w	r3, r3, #31
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d104      	bne.n	8003d5c <USB_ActivateEndpoint+0x2ec>
 8003d52:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d56:	3b01      	subs	r3, #1
 8003d58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5e:	881b      	ldrh	r3, [r3, #0]
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	029b      	lsls	r3, r3, #10
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d78:	b29a      	uxth	r2, r3
 8003d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d7c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	4413      	add	r3, r2
 8003d88:	881b      	ldrh	r3, [r3, #0]
 8003d8a:	847b      	strh	r3, [r7, #34]	@ 0x22
 8003d8c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d01b      	beq.n	8003dce <USB_ActivateEndpoint+0x35e>
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	4413      	add	r3, r2
 8003da0:	881b      	ldrh	r3, [r3, #0]
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003da8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dac:	843b      	strh	r3, [r7, #32]
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	441a      	add	r2, r3
 8003db8:	8c3b      	ldrh	r3, [r7, #32]
 8003dba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003dbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003dc2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003dc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d124      	bne.n	8003e20 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	4413      	add	r3, r2
 8003de0:	881b      	ldrh	r3, [r3, #0]
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dec:	83bb      	strh	r3, [r7, #28]
 8003dee:	8bbb      	ldrh	r3, [r7, #28]
 8003df0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003df4:	83bb      	strh	r3, [r7, #28]
 8003df6:	8bbb      	ldrh	r3, [r7, #28]
 8003df8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003dfc:	83bb      	strh	r3, [r7, #28]
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	781b      	ldrb	r3, [r3, #0]
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	441a      	add	r2, r3
 8003e08:	8bbb      	ldrh	r3, [r7, #28]
 8003e0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	8013      	strh	r3, [r2, #0]
 8003e1e:	e306      	b.n	800442e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	4413      	add	r3, r2
 8003e2a:	881b      	ldrh	r3, [r3, #0]
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e36:	83fb      	strh	r3, [r7, #30]
 8003e38:	8bfb      	ldrh	r3, [r7, #30]
 8003e3a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003e3e:	83fb      	strh	r3, [r7, #30]
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	441a      	add	r2, r3
 8003e4a:	8bfb      	ldrh	r3, [r7, #30]
 8003e4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	8013      	strh	r3, [r2, #0]
 8003e60:	e2e5      	b.n	800442e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	78db      	ldrb	r3, [r3, #3]
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d11e      	bne.n	8003ea8 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	4413      	add	r3, r2
 8003e74:	881b      	ldrh	r3, [r3, #0]
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e80:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	441a      	add	r2, r3
 8003e8e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8003e92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e9a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8003e9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	8013      	strh	r3, [r2, #0]
 8003ea6:	e01d      	b.n	8003ee4 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	4413      	add	r3, r2
 8003eb2:	881b      	ldrh	r3, [r3, #0]
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8003eba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ebe:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	441a      	add	r2, r3
 8003ecc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8003ed0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ed4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ed8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003edc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ef4:	4413      	add	r3, r2
 8003ef6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	00da      	lsls	r2, r3, #3
 8003efe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f00:	4413      	add	r3, r2
 8003f02:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003f06:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	891b      	ldrh	r3, [r3, #8]
 8003f0c:	085b      	lsrs	r3, r3, #1
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	005b      	lsls	r3, r3, #1
 8003f12:	b29a      	uxth	r2, r3
 8003f14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f16:	801a      	strh	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	677b      	str	r3, [r7, #116]	@ 0x74
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	461a      	mov	r2, r3
 8003f26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f28:	4413      	add	r3, r2
 8003f2a:	677b      	str	r3, [r7, #116]	@ 0x74
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	00da      	lsls	r2, r3, #3
 8003f32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f34:	4413      	add	r3, r2
 8003f36:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003f3a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	895b      	ldrh	r3, [r3, #10]
 8003f40:	085b      	lsrs	r3, r3, #1
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	b29a      	uxth	r2, r3
 8003f48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f4a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	785b      	ldrb	r3, [r3, #1]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	f040 81af 	bne.w	80042b4 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4413      	add	r3, r2
 8003f60:	881b      	ldrh	r3, [r3, #0]
 8003f62:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8003f66:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8003f6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d01d      	beq.n	8003fae <USB_ActivateEndpoint+0x53e>
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	781b      	ldrb	r3, [r3, #0]
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	4413      	add	r3, r2
 8003f7c:	881b      	ldrh	r3, [r3, #0]
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f88:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	441a      	add	r2, r3
 8003f96:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8003f9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fa2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	4413      	add	r3, r2
 8003fb8:	881b      	ldrh	r3, [r3, #0]
 8003fba:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8003fbe:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8003fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d01d      	beq.n	8004006 <USB_ActivateEndpoint+0x596>
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	4413      	add	r3, r2
 8003fd4:	881b      	ldrh	r3, [r3, #0]
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fe0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	441a      	add	r2, r3
 8003fee:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8003ff2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ff6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ffa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ffe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004002:	b29b      	uxth	r3, r3
 8004004:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	785b      	ldrb	r3, [r3, #1]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d16b      	bne.n	80040e6 <USB_ActivateEndpoint+0x676>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004018:	b29b      	uxth	r3, r3
 800401a:	461a      	mov	r2, r3
 800401c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800401e:	4413      	add	r3, r2
 8004020:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	00da      	lsls	r2, r3, #3
 8004028:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800402a:	4413      	add	r3, r2
 800402c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004030:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004034:	881b      	ldrh	r3, [r3, #0]
 8004036:	b29b      	uxth	r3, r3
 8004038:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800403c:	b29a      	uxth	r2, r3
 800403e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004040:	801a      	strh	r2, [r3, #0]
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10a      	bne.n	8004060 <USB_ActivateEndpoint+0x5f0>
 800404a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	b29b      	uxth	r3, r3
 8004050:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004054:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004058:	b29a      	uxth	r2, r3
 800405a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800405c:	801a      	strh	r2, [r3, #0]
 800405e:	e05d      	b.n	800411c <USB_ActivateEndpoint+0x6ac>
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	691b      	ldr	r3, [r3, #16]
 8004064:	2b3e      	cmp	r3, #62	@ 0x3e
 8004066:	d81c      	bhi.n	80040a2 <USB_ActivateEndpoint+0x632>
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	085b      	lsrs	r3, r3, #1
 800406e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d004      	beq.n	8004088 <USB_ActivateEndpoint+0x618>
 800407e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004082:	3301      	adds	r3, #1
 8004084:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004088:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800408a:	881b      	ldrh	r3, [r3, #0]
 800408c:	b29a      	uxth	r2, r3
 800408e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004092:	b29b      	uxth	r3, r3
 8004094:	029b      	lsls	r3, r3, #10
 8004096:	b29b      	uxth	r3, r3
 8004098:	4313      	orrs	r3, r2
 800409a:	b29a      	uxth	r2, r3
 800409c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800409e:	801a      	strh	r2, [r3, #0]
 80040a0:	e03c      	b.n	800411c <USB_ActivateEndpoint+0x6ac>
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	095b      	lsrs	r3, r3, #5
 80040a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	f003 031f 	and.w	r3, r3, #31
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d104      	bne.n	80040c2 <USB_ActivateEndpoint+0x652>
 80040b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040bc:	3b01      	subs	r3, #1
 80040be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80040c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040c4:	881b      	ldrh	r3, [r3, #0]
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	029b      	lsls	r3, r3, #10
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	4313      	orrs	r3, r2
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040de:	b29a      	uxth	r2, r3
 80040e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040e2:	801a      	strh	r2, [r3, #0]
 80040e4:	e01a      	b.n	800411c <USB_ActivateEndpoint+0x6ac>
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	785b      	ldrb	r3, [r3, #1]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d116      	bne.n	800411c <USB_ActivateEndpoint+0x6ac>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	461a      	mov	r2, r3
 80040fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040fe:	4413      	add	r3, r2
 8004100:	657b      	str	r3, [r7, #84]	@ 0x54
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	781b      	ldrb	r3, [r3, #0]
 8004106:	00da      	lsls	r2, r3, #3
 8004108:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800410a:	4413      	add	r3, r2
 800410c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004110:	653b      	str	r3, [r7, #80]	@ 0x50
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	b29a      	uxth	r2, r3
 8004118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800411a:	801a      	strh	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	785b      	ldrb	r3, [r3, #1]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d16b      	bne.n	8004200 <USB_ActivateEndpoint+0x790>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004132:	b29b      	uxth	r3, r3
 8004134:	461a      	mov	r2, r3
 8004136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004138:	4413      	add	r3, r2
 800413a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	00da      	lsls	r2, r3, #3
 8004142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004144:	4413      	add	r3, r2
 8004146:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800414a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800414c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800414e:	881b      	ldrh	r3, [r3, #0]
 8004150:	b29b      	uxth	r3, r3
 8004152:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004156:	b29a      	uxth	r2, r3
 8004158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800415a:	801a      	strh	r2, [r3, #0]
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10a      	bne.n	800417a <USB_ActivateEndpoint+0x70a>
 8004164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004166:	881b      	ldrh	r3, [r3, #0]
 8004168:	b29b      	uxth	r3, r3
 800416a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800416e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004172:	b29a      	uxth	r2, r3
 8004174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004176:	801a      	strh	r2, [r3, #0]
 8004178:	e05b      	b.n	8004232 <USB_ActivateEndpoint+0x7c2>
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004180:	d81c      	bhi.n	80041bc <USB_ActivateEndpoint+0x74c>
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	085b      	lsrs	r3, r3, #1
 8004188:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	691b      	ldr	r3, [r3, #16]
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	2b00      	cmp	r3, #0
 8004196:	d004      	beq.n	80041a2 <USB_ActivateEndpoint+0x732>
 8004198:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800419c:	3301      	adds	r3, #1
 800419e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a4:	881b      	ldrh	r3, [r3, #0]
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	029b      	lsls	r3, r3, #10
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	4313      	orrs	r3, r2
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041b8:	801a      	strh	r2, [r3, #0]
 80041ba:	e03a      	b.n	8004232 <USB_ActivateEndpoint+0x7c2>
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	095b      	lsrs	r3, r3, #5
 80041c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	f003 031f 	and.w	r3, r3, #31
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d104      	bne.n	80041dc <USB_ActivateEndpoint+0x76c>
 80041d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041d6:	3b01      	subs	r3, #1
 80041d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041de:	881b      	ldrh	r3, [r3, #0]
 80041e0:	b29a      	uxth	r2, r3
 80041e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	029b      	lsls	r3, r3, #10
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	4313      	orrs	r3, r2
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041f8:	b29a      	uxth	r2, r3
 80041fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041fc:	801a      	strh	r2, [r3, #0]
 80041fe:	e018      	b.n	8004232 <USB_ActivateEndpoint+0x7c2>
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	785b      	ldrb	r3, [r3, #1]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d114      	bne.n	8004232 <USB_ActivateEndpoint+0x7c2>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800420e:	b29b      	uxth	r3, r3
 8004210:	461a      	mov	r2, r3
 8004212:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004214:	4413      	add	r3, r2
 8004216:	647b      	str	r3, [r7, #68]	@ 0x44
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	00da      	lsls	r2, r3, #3
 800421e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004220:	4413      	add	r3, r2
 8004222:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004226:	643b      	str	r3, [r7, #64]	@ 0x40
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	b29a      	uxth	r2, r3
 800422e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004230:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	4413      	add	r3, r2
 800423c:	881b      	ldrh	r3, [r3, #0]
 800423e:	b29b      	uxth	r3, r3
 8004240:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004248:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800424a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800424c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004250:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004252:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004254:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004258:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	441a      	add	r2, r3
 8004264:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004266:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800426a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800426e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004276:	b29b      	uxth	r3, r3
 8004278:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	009b      	lsls	r3, r3, #2
 8004282:	4413      	add	r3, r2
 8004284:	881b      	ldrh	r3, [r3, #0]
 8004286:	b29b      	uxth	r3, r3
 8004288:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800428c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004290:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	441a      	add	r2, r3
 800429c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800429e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	8013      	strh	r3, [r2, #0]
 80042b2:	e0bc      	b.n	800442e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	4413      	add	r3, r2
 80042be:	881b      	ldrh	r3, [r3, #0]
 80042c0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80042c4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80042c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d01d      	beq.n	800430c <USB_ActivateEndpoint+0x89c>
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	4413      	add	r3, r2
 80042da:	881b      	ldrh	r3, [r3, #0]
 80042dc:	b29b      	uxth	r3, r3
 80042de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042e6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	441a      	add	r2, r3
 80042f4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80042f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004300:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004308:	b29b      	uxth	r3, r3
 800430a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	781b      	ldrb	r3, [r3, #0]
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	4413      	add	r3, r2
 8004316:	881b      	ldrh	r3, [r3, #0]
 8004318:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800431c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8004320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004324:	2b00      	cmp	r3, #0
 8004326:	d01d      	beq.n	8004364 <USB_ActivateEndpoint+0x8f4>
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	4413      	add	r3, r2
 8004332:	881b      	ldrh	r3, [r3, #0]
 8004334:	b29b      	uxth	r3, r3
 8004336:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800433a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800433e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	441a      	add	r2, r3
 800434c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8004350:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004354:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004358:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800435c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004360:	b29b      	uxth	r3, r3
 8004362:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	78db      	ldrb	r3, [r3, #3]
 8004368:	2b01      	cmp	r3, #1
 800436a:	d024      	beq.n	80043b6 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	881b      	ldrh	r3, [r3, #0]
 8004378:	b29b      	uxth	r3, r3
 800437a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800437e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004382:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004386:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800438a:	f083 0320 	eor.w	r3, r3, #32
 800438e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	781b      	ldrb	r3, [r3, #0]
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	441a      	add	r2, r3
 800439c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80043a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	8013      	strh	r3, [r2, #0]
 80043b4:	e01d      	b.n	80043f2 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	4413      	add	r3, r2
 80043c0:	881b      	ldrh	r3, [r3, #0]
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043cc:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	441a      	add	r2, r3
 80043da:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80043de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	4413      	add	r3, r2
 80043fc:	881b      	ldrh	r3, [r3, #0]
 80043fe:	b29b      	uxth	r3, r3
 8004400:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004404:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004408:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	441a      	add	r2, r3
 8004416:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800441a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800441e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004422:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004426:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800442a:	b29b      	uxth	r3, r3
 800442c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800442e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8004432:	4618      	mov	r0, r3
 8004434:	379c      	adds	r7, #156	@ 0x9c
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop

08004440 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004440:	b480      	push	{r7}
 8004442:	b08d      	sub	sp, #52	@ 0x34
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	7b1b      	ldrb	r3, [r3, #12]
 800444e:	2b00      	cmp	r3, #0
 8004450:	f040 808e 	bne.w	8004570 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	785b      	ldrb	r3, [r3, #1]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d044      	beq.n	80044e6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	4413      	add	r3, r2
 8004466:	881b      	ldrh	r3, [r3, #0]
 8004468:	81bb      	strh	r3, [r7, #12]
 800446a:	89bb      	ldrh	r3, [r7, #12]
 800446c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004470:	2b00      	cmp	r3, #0
 8004472:	d01b      	beq.n	80044ac <USB_DeactivateEndpoint+0x6c>
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	4413      	add	r3, r2
 800447e:	881b      	ldrh	r3, [r3, #0]
 8004480:	b29b      	uxth	r3, r3
 8004482:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800448a:	817b      	strh	r3, [r7, #10]
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	441a      	add	r2, r3
 8004496:	897b      	ldrh	r3, [r7, #10]
 8004498:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800449c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	4413      	add	r3, r2
 80044b6:	881b      	ldrh	r3, [r3, #0]
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044c2:	813b      	strh	r3, [r7, #8]
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	441a      	add	r2, r3
 80044ce:	893b      	ldrh	r3, [r7, #8]
 80044d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	8013      	strh	r3, [r2, #0]
 80044e4:	e192      	b.n	800480c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	4413      	add	r3, r2
 80044f0:	881b      	ldrh	r3, [r3, #0]
 80044f2:	827b      	strh	r3, [r7, #18]
 80044f4:	8a7b      	ldrh	r3, [r7, #18]
 80044f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d01b      	beq.n	8004536 <USB_DeactivateEndpoint+0xf6>
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	4413      	add	r3, r2
 8004508:	881b      	ldrh	r3, [r3, #0]
 800450a:	b29b      	uxth	r3, r3
 800450c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004510:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004514:	823b      	strh	r3, [r7, #16]
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	441a      	add	r2, r3
 8004520:	8a3b      	ldrh	r3, [r7, #16]
 8004522:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004526:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800452a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800452e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004532:	b29b      	uxth	r3, r3
 8004534:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	4413      	add	r3, r2
 8004540:	881b      	ldrh	r3, [r3, #0]
 8004542:	b29b      	uxth	r3, r3
 8004544:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004548:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800454c:	81fb      	strh	r3, [r7, #14]
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	441a      	add	r2, r3
 8004558:	89fb      	ldrh	r3, [r7, #14]
 800455a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800455e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004562:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004566:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800456a:	b29b      	uxth	r3, r3
 800456c:	8013      	strh	r3, [r2, #0]
 800456e:	e14d      	b.n	800480c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	785b      	ldrb	r3, [r3, #1]
 8004574:	2b00      	cmp	r3, #0
 8004576:	f040 80a5 	bne.w	80046c4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	4413      	add	r3, r2
 8004584:	881b      	ldrh	r3, [r3, #0]
 8004586:	843b      	strh	r3, [r7, #32]
 8004588:	8c3b      	ldrh	r3, [r7, #32]
 800458a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d01b      	beq.n	80045ca <USB_DeactivateEndpoint+0x18a>
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	781b      	ldrb	r3, [r3, #0]
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	4413      	add	r3, r2
 800459c:	881b      	ldrh	r3, [r3, #0]
 800459e:	b29b      	uxth	r3, r3
 80045a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045a8:	83fb      	strh	r3, [r7, #30]
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	441a      	add	r2, r3
 80045b4:	8bfb      	ldrh	r3, [r7, #30]
 80045b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80045c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	781b      	ldrb	r3, [r3, #0]
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	4413      	add	r3, r2
 80045d4:	881b      	ldrh	r3, [r3, #0]
 80045d6:	83bb      	strh	r3, [r7, #28]
 80045d8:	8bbb      	ldrh	r3, [r7, #28]
 80045da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d01b      	beq.n	800461a <USB_DeactivateEndpoint+0x1da>
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	4413      	add	r3, r2
 80045ec:	881b      	ldrh	r3, [r3, #0]
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045f8:	837b      	strh	r3, [r7, #26]
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	441a      	add	r2, r3
 8004604:	8b7b      	ldrh	r3, [r7, #26]
 8004606:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800460a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800460e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004612:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004616:	b29b      	uxth	r3, r3
 8004618:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4413      	add	r3, r2
 8004624:	881b      	ldrh	r3, [r3, #0]
 8004626:	b29b      	uxth	r3, r3
 8004628:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800462c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004630:	833b      	strh	r3, [r7, #24]
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	441a      	add	r2, r3
 800463c:	8b3b      	ldrh	r3, [r7, #24]
 800463e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004642:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004646:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800464a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800464e:	b29b      	uxth	r3, r3
 8004650:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	781b      	ldrb	r3, [r3, #0]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4413      	add	r3, r2
 800465c:	881b      	ldrh	r3, [r3, #0]
 800465e:	b29b      	uxth	r3, r3
 8004660:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004664:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004668:	82fb      	strh	r3, [r7, #22]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	441a      	add	r2, r3
 8004674:	8afb      	ldrh	r3, [r7, #22]
 8004676:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800467a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800467e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004686:	b29b      	uxth	r3, r3
 8004688:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	4413      	add	r3, r2
 8004694:	881b      	ldrh	r3, [r3, #0]
 8004696:	b29b      	uxth	r3, r3
 8004698:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800469c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046a0:	82bb      	strh	r3, [r7, #20]
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	441a      	add	r2, r3
 80046ac:	8abb      	ldrh	r3, [r7, #20]
 80046ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046be:	b29b      	uxth	r3, r3
 80046c0:	8013      	strh	r3, [r2, #0]
 80046c2:	e0a3      	b.n	800480c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4413      	add	r3, r2
 80046ce:	881b      	ldrh	r3, [r3, #0]
 80046d0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80046d2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80046d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d01b      	beq.n	8004714 <USB_DeactivateEndpoint+0x2d4>
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	4413      	add	r3, r2
 80046e6:	881b      	ldrh	r3, [r3, #0]
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046f2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	441a      	add	r2, r3
 80046fe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004700:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004704:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004708:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800470c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004710:	b29b      	uxth	r3, r3
 8004712:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	781b      	ldrb	r3, [r3, #0]
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	4413      	add	r3, r2
 800471e:	881b      	ldrh	r3, [r3, #0]
 8004720:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8004722:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004728:	2b00      	cmp	r3, #0
 800472a:	d01b      	beq.n	8004764 <USB_DeactivateEndpoint+0x324>
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	4413      	add	r3, r2
 8004736:	881b      	ldrh	r3, [r3, #0]
 8004738:	b29b      	uxth	r3, r3
 800473a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800473e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004742:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	441a      	add	r2, r3
 800474e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004750:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004754:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004758:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800475c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004760:	b29b      	uxth	r3, r3
 8004762:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	4413      	add	r3, r2
 800476e:	881b      	ldrh	r3, [r3, #0]
 8004770:	b29b      	uxth	r3, r3
 8004772:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004776:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800477a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	441a      	add	r2, r3
 8004786:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004788:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800478c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004790:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004794:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004798:	b29b      	uxth	r3, r3
 800479a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	4413      	add	r3, r2
 80047a6:	881b      	ldrh	r3, [r3, #0]
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047b2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	441a      	add	r2, r3
 80047be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80047c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	4413      	add	r3, r2
 80047de:	881b      	ldrh	r3, [r3, #0]
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047ea:	847b      	strh	r3, [r7, #34]	@ 0x22
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	441a      	add	r2, r3
 80047f6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80047f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004800:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004808:	b29b      	uxth	r3, r3
 800480a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3734      	adds	r7, #52	@ 0x34
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr

0800481a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b0ac      	sub	sp, #176	@ 0xb0
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
 8004822:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	785b      	ldrb	r3, [r3, #1]
 8004828:	2b01      	cmp	r3, #1
 800482a:	f040 84ca 	bne.w	80051c2 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	699a      	ldr	r2, [r3, #24]
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	429a      	cmp	r2, r3
 8004838:	d904      	bls.n	8004844 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	691b      	ldr	r3, [r3, #16]
 800483e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004842:	e003      	b.n	800484c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	7b1b      	ldrb	r3, [r3, #12]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d122      	bne.n	800489a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	6959      	ldr	r1, [r3, #20]
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	88da      	ldrh	r2, [r3, #6]
 800485c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004860:	b29b      	uxth	r3, r3
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 fede 	bl	8005624 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	613b      	str	r3, [r7, #16]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004872:	b29b      	uxth	r3, r3
 8004874:	461a      	mov	r2, r3
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	4413      	add	r3, r2
 800487a:	613b      	str	r3, [r7, #16]
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	00da      	lsls	r2, r3, #3
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	4413      	add	r3, r2
 8004886:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800488a:	60fb      	str	r3, [r7, #12]
 800488c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004890:	b29a      	uxth	r2, r3
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	801a      	strh	r2, [r3, #0]
 8004896:	f000 bc6f 	b.w	8005178 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	78db      	ldrb	r3, [r3, #3]
 800489e:	2b02      	cmp	r3, #2
 80048a0:	f040 831e 	bne.w	8004ee0 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	6a1a      	ldr	r2, [r3, #32]
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	691b      	ldr	r3, [r3, #16]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	f240 82cf 	bls.w	8004e50 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	4413      	add	r3, r2
 80048bc:	881b      	ldrh	r3, [r3, #0]
 80048be:	b29b      	uxth	r3, r3
 80048c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	441a      	add	r2, r3
 80048d6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80048da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048e2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80048e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	6a1a      	ldr	r2, [r3, #32]
 80048f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80048f6:	1ad2      	subs	r2, r2, r3
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	4413      	add	r3, r2
 8004906:	881b      	ldrh	r3, [r3, #0]
 8004908:	b29b      	uxth	r3, r3
 800490a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 814f 	beq.w	8004bb2 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	633b      	str	r3, [r7, #48]	@ 0x30
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	785b      	ldrb	r3, [r3, #1]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d16b      	bne.n	80049f8 <USB_EPStartXfer+0x1de>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800492a:	b29b      	uxth	r3, r3
 800492c:	461a      	mov	r2, r3
 800492e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004930:	4413      	add	r3, r2
 8004932:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	00da      	lsls	r2, r3, #3
 800493a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800493c:	4413      	add	r3, r2
 800493e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004942:	627b      	str	r3, [r7, #36]	@ 0x24
 8004944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004946:	881b      	ldrh	r3, [r3, #0]
 8004948:	b29b      	uxth	r3, r3
 800494a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800494e:	b29a      	uxth	r2, r3
 8004950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004952:	801a      	strh	r2, [r3, #0]
 8004954:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004958:	2b00      	cmp	r3, #0
 800495a:	d10a      	bne.n	8004972 <USB_EPStartXfer+0x158>
 800495c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495e:	881b      	ldrh	r3, [r3, #0]
 8004960:	b29b      	uxth	r3, r3
 8004962:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004966:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800496a:	b29a      	uxth	r2, r3
 800496c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496e:	801a      	strh	r2, [r3, #0]
 8004970:	e05b      	b.n	8004a2a <USB_EPStartXfer+0x210>
 8004972:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004976:	2b3e      	cmp	r3, #62	@ 0x3e
 8004978:	d81c      	bhi.n	80049b4 <USB_EPStartXfer+0x19a>
 800497a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800497e:	085b      	lsrs	r3, r3, #1
 8004980:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004984:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004988:	f003 0301 	and.w	r3, r3, #1
 800498c:	2b00      	cmp	r3, #0
 800498e:	d004      	beq.n	800499a <USB_EPStartXfer+0x180>
 8004990:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004994:	3301      	adds	r3, #1
 8004996:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800499a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499c:	881b      	ldrh	r3, [r3, #0]
 800499e:	b29a      	uxth	r2, r3
 80049a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	029b      	lsls	r3, r3, #10
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	4313      	orrs	r3, r2
 80049ac:	b29a      	uxth	r2, r3
 80049ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b0:	801a      	strh	r2, [r3, #0]
 80049b2:	e03a      	b.n	8004a2a <USB_EPStartXfer+0x210>
 80049b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049b8:	095b      	lsrs	r3, r3, #5
 80049ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80049be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049c2:	f003 031f 	and.w	r3, r3, #31
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d104      	bne.n	80049d4 <USB_EPStartXfer+0x1ba>
 80049ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80049ce:	3b01      	subs	r3, #1
 80049d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80049d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d6:	881b      	ldrh	r3, [r3, #0]
 80049d8:	b29a      	uxth	r2, r3
 80049da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80049de:	b29b      	uxth	r3, r3
 80049e0:	029b      	lsls	r3, r3, #10
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	4313      	orrs	r3, r2
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049f0:	b29a      	uxth	r2, r3
 80049f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f4:	801a      	strh	r2, [r3, #0]
 80049f6:	e018      	b.n	8004a2a <USB_EPStartXfer+0x210>
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	785b      	ldrb	r3, [r3, #1]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d114      	bne.n	8004a2a <USB_EPStartXfer+0x210>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	461a      	mov	r2, r3
 8004a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a0c:	4413      	add	r3, r2
 8004a0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	00da      	lsls	r2, r3, #3
 8004a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a18:	4413      	add	r3, r2
 8004a1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a28:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	895b      	ldrh	r3, [r3, #10]
 8004a2e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	6959      	ldr	r1, [r3, #20]
 8004a36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 fdef 	bl	8005624 <USB_WritePMA>
            ep->xfer_buff += len;
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	695a      	ldr	r2, [r3, #20]
 8004a4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a4e:	441a      	add	r2, r3
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	6a1a      	ldr	r2, [r3, #32]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d907      	bls.n	8004a70 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	6a1a      	ldr	r2, [r3, #32]
 8004a64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a68:	1ad2      	subs	r2, r2, r3
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	621a      	str	r2, [r3, #32]
 8004a6e:	e006      	b.n	8004a7e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	6a1b      	ldr	r3, [r3, #32]
 8004a74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	785b      	ldrb	r3, [r3, #1]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d16b      	bne.n	8004b5e <USB_EPStartXfer+0x344>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	61bb      	str	r3, [r7, #24]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	461a      	mov	r2, r3
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	4413      	add	r3, r2
 8004a98:	61bb      	str	r3, [r7, #24]
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	781b      	ldrb	r3, [r3, #0]
 8004a9e:	00da      	lsls	r2, r3, #3
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004aa8:	617b      	str	r3, [r7, #20]
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	881b      	ldrh	r3, [r3, #0]
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	801a      	strh	r2, [r3, #0]
 8004aba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d10a      	bne.n	8004ad8 <USB_EPStartXfer+0x2be>
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	881b      	ldrh	r3, [r3, #0]
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004acc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	801a      	strh	r2, [r3, #0]
 8004ad6:	e05d      	b.n	8004b94 <USB_EPStartXfer+0x37a>
 8004ad8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004adc:	2b3e      	cmp	r3, #62	@ 0x3e
 8004ade:	d81c      	bhi.n	8004b1a <USB_EPStartXfer+0x300>
 8004ae0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ae4:	085b      	lsrs	r3, r3, #1
 8004ae6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004aea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d004      	beq.n	8004b00 <USB_EPStartXfer+0x2e6>
 8004af6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004afa:	3301      	adds	r3, #1
 8004afc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	881b      	ldrh	r3, [r3, #0]
 8004b04:	b29a      	uxth	r2, r3
 8004b06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	029b      	lsls	r3, r3, #10
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	4313      	orrs	r3, r2
 8004b12:	b29a      	uxth	r2, r3
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	801a      	strh	r2, [r3, #0]
 8004b18:	e03c      	b.n	8004b94 <USB_EPStartXfer+0x37a>
 8004b1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b1e:	095b      	lsrs	r3, r3, #5
 8004b20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004b24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b28:	f003 031f 	and.w	r3, r3, #31
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d104      	bne.n	8004b3a <USB_EPStartXfer+0x320>
 8004b30:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004b34:	3b01      	subs	r3, #1
 8004b36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	881b      	ldrh	r3, [r3, #0]
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	029b      	lsls	r3, r3, #10
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b56:	b29a      	uxth	r2, r3
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	801a      	strh	r2, [r3, #0]
 8004b5c:	e01a      	b.n	8004b94 <USB_EPStartXfer+0x37a>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	785b      	ldrb	r3, [r3, #1]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d116      	bne.n	8004b94 <USB_EPStartXfer+0x37a>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	623b      	str	r3, [r7, #32]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	461a      	mov	r2, r3
 8004b74:	6a3b      	ldr	r3, [r7, #32]
 8004b76:	4413      	add	r3, r2
 8004b78:	623b      	str	r3, [r7, #32]
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	00da      	lsls	r2, r3, #3
 8004b80:	6a3b      	ldr	r3, [r7, #32]
 8004b82:	4413      	add	r3, r2
 8004b84:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004b88:	61fb      	str	r3, [r7, #28]
 8004b8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b8e:	b29a      	uxth	r2, r3
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	891b      	ldrh	r3, [r3, #8]
 8004b98:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	6959      	ldr	r1, [r3, #20]
 8004ba0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f000 fd3a 	bl	8005624 <USB_WritePMA>
 8004bb0:	e2e2      	b.n	8005178 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	785b      	ldrb	r3, [r3, #1]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d16b      	bne.n	8004c92 <USB_EPStartXfer+0x478>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bca:	4413      	add	r3, r2
 8004bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	00da      	lsls	r2, r3, #3
 8004bd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bd6:	4413      	add	r3, r2
 8004bd8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004bdc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004be0:	881b      	ldrh	r3, [r3, #0]
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bec:	801a      	strh	r2, [r3, #0]
 8004bee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d10a      	bne.n	8004c0c <USB_EPStartXfer+0x3f2>
 8004bf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bf8:	881b      	ldrh	r3, [r3, #0]
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c08:	801a      	strh	r2, [r3, #0]
 8004c0a:	e05d      	b.n	8004cc8 <USB_EPStartXfer+0x4ae>
 8004c0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c10:	2b3e      	cmp	r3, #62	@ 0x3e
 8004c12:	d81c      	bhi.n	8004c4e <USB_EPStartXfer+0x434>
 8004c14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c18:	085b      	lsrs	r3, r3, #1
 8004c1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004c1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c22:	f003 0301 	and.w	r3, r3, #1
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d004      	beq.n	8004c34 <USB_EPStartXfer+0x41a>
 8004c2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c2e:	3301      	adds	r3, #1
 8004c30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004c34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c36:	881b      	ldrh	r3, [r3, #0]
 8004c38:	b29a      	uxth	r2, r3
 8004c3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	029b      	lsls	r3, r3, #10
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	4313      	orrs	r3, r2
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c4a:	801a      	strh	r2, [r3, #0]
 8004c4c:	e03c      	b.n	8004cc8 <USB_EPStartXfer+0x4ae>
 8004c4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c52:	095b      	lsrs	r3, r3, #5
 8004c54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004c58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c5c:	f003 031f 	and.w	r3, r3, #31
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d104      	bne.n	8004c6e <USB_EPStartXfer+0x454>
 8004c64:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004c6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c70:	881b      	ldrh	r3, [r3, #0]
 8004c72:	b29a      	uxth	r2, r3
 8004c74:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	029b      	lsls	r3, r3, #10
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c8e:	801a      	strh	r2, [r3, #0]
 8004c90:	e01a      	b.n	8004cc8 <USB_EPStartXfer+0x4ae>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	785b      	ldrb	r3, [r3, #1]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d116      	bne.n	8004cc8 <USB_EPStartXfer+0x4ae>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004caa:	4413      	add	r3, r2
 8004cac:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	781b      	ldrb	r3, [r3, #0]
 8004cb2:	00da      	lsls	r2, r3, #3
 8004cb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cb6:	4413      	add	r3, r2
 8004cb8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004cbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cc2:	b29a      	uxth	r2, r3
 8004cc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cc6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	891b      	ldrh	r3, [r3, #8]
 8004ccc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	6959      	ldr	r1, [r3, #20]
 8004cd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 fca0 	bl	8005624 <USB_WritePMA>
            ep->xfer_buff += len;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	695a      	ldr	r2, [r3, #20]
 8004ce8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cec:	441a      	add	r2, r3
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	6a1a      	ldr	r2, [r3, #32]
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d907      	bls.n	8004d0e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	6a1a      	ldr	r2, [r3, #32]
 8004d02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d06:	1ad2      	subs	r2, r2, r3
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	621a      	str	r2, [r3, #32]
 8004d0c:	e006      	b.n	8004d1c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	785b      	ldrb	r3, [r3, #1]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d16b      	bne.n	8004e00 <USB_EPStartXfer+0x5e6>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	461a      	mov	r2, r3
 8004d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d38:	4413      	add	r3, r2
 8004d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	00da      	lsls	r2, r3, #3
 8004d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d44:	4413      	add	r3, r2
 8004d46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004d4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d4e:	881b      	ldrh	r3, [r3, #0]
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d5a:	801a      	strh	r2, [r3, #0]
 8004d5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d10a      	bne.n	8004d7a <USB_EPStartXfer+0x560>
 8004d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d66:	881b      	ldrh	r3, [r3, #0]
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d76:	801a      	strh	r2, [r3, #0]
 8004d78:	e05b      	b.n	8004e32 <USB_EPStartXfer+0x618>
 8004d7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d7e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004d80:	d81c      	bhi.n	8004dbc <USB_EPStartXfer+0x5a2>
 8004d82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d86:	085b      	lsrs	r3, r3, #1
 8004d88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004d8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d90:	f003 0301 	and.w	r3, r3, #1
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d004      	beq.n	8004da2 <USB_EPStartXfer+0x588>
 8004d98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004da4:	881b      	ldrh	r3, [r3, #0]
 8004da6:	b29a      	uxth	r2, r3
 8004da8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	029b      	lsls	r3, r3, #10
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	4313      	orrs	r3, r2
 8004db4:	b29a      	uxth	r2, r3
 8004db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004db8:	801a      	strh	r2, [r3, #0]
 8004dba:	e03a      	b.n	8004e32 <USB_EPStartXfer+0x618>
 8004dbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dc0:	095b      	lsrs	r3, r3, #5
 8004dc2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004dc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dca:	f003 031f 	and.w	r3, r3, #31
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d104      	bne.n	8004ddc <USB_EPStartXfer+0x5c2>
 8004dd2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dde:	881b      	ldrh	r3, [r3, #0]
 8004de0:	b29a      	uxth	r2, r3
 8004de2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	029b      	lsls	r3, r3, #10
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	4313      	orrs	r3, r2
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004df4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004df8:	b29a      	uxth	r2, r3
 8004dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dfc:	801a      	strh	r2, [r3, #0]
 8004dfe:	e018      	b.n	8004e32 <USB_EPStartXfer+0x618>
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	785b      	ldrb	r3, [r3, #1]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d114      	bne.n	8004e32 <USB_EPStartXfer+0x618>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	461a      	mov	r2, r3
 8004e12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e14:	4413      	add	r3, r2
 8004e16:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	00da      	lsls	r2, r3, #3
 8004e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e20:	4413      	add	r3, r2
 8004e22:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e30:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	895b      	ldrh	r3, [r3, #10]
 8004e36:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	6959      	ldr	r1, [r3, #20]
 8004e3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f000 fbeb 	bl	8005624 <USB_WritePMA>
 8004e4e:	e193      	b.n	8005178 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	6a1b      	ldr	r3, [r3, #32]
 8004e54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4413      	add	r3, r2
 8004e62:	881b      	ldrh	r3, [r3, #0]
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e6e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	441a      	add	r2, r3
 8004e7c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004e80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ea4:	4413      	add	r3, r2
 8004ea6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	00da      	lsls	r2, r3, #3
 8004eae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004eb0:	4413      	add	r3, r2
 8004eb2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004eb6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004eb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ec0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	891b      	ldrh	r3, [r3, #8]
 8004ec6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	6959      	ldr	r1, [r3, #20]
 8004ece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f000 fba3 	bl	8005624 <USB_WritePMA>
 8004ede:	e14b      	b.n	8005178 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	6a1a      	ldr	r2, [r3, #32]
 8004ee4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ee8:	1ad2      	subs	r2, r2, r3
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	4413      	add	r3, r2
 8004ef8:	881b      	ldrh	r3, [r3, #0]
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f000 809a 	beq.w	800503a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	673b      	str	r3, [r7, #112]	@ 0x70
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	785b      	ldrb	r3, [r3, #1]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d16b      	bne.n	8004fea <USB_EPStartXfer+0x7d0>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	461a      	mov	r2, r3
 8004f20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f22:	4413      	add	r3, r2
 8004f24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	00da      	lsls	r2, r3, #3
 8004f2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f2e:	4413      	add	r3, r2
 8004f30:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004f34:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f38:	881b      	ldrh	r3, [r3, #0]
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f40:	b29a      	uxth	r2, r3
 8004f42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f44:	801a      	strh	r2, [r3, #0]
 8004f46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10a      	bne.n	8004f64 <USB_EPStartXfer+0x74a>
 8004f4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f50:	881b      	ldrh	r3, [r3, #0]
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f5c:	b29a      	uxth	r2, r3
 8004f5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f60:	801a      	strh	r2, [r3, #0]
 8004f62:	e05b      	b.n	800501c <USB_EPStartXfer+0x802>
 8004f64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f68:	2b3e      	cmp	r3, #62	@ 0x3e
 8004f6a:	d81c      	bhi.n	8004fa6 <USB_EPStartXfer+0x78c>
 8004f6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f70:	085b      	lsrs	r3, r3, #1
 8004f72:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d004      	beq.n	8004f8c <USB_EPStartXfer+0x772>
 8004f82:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f86:	3301      	adds	r3, #1
 8004f88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f8e:	881b      	ldrh	r3, [r3, #0]
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	029b      	lsls	r3, r3, #10
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	b29a      	uxth	r2, r3
 8004fa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fa2:	801a      	strh	r2, [r3, #0]
 8004fa4:	e03a      	b.n	800501c <USB_EPStartXfer+0x802>
 8004fa6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004faa:	095b      	lsrs	r3, r3, #5
 8004fac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004fb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fb4:	f003 031f 	and.w	r3, r3, #31
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d104      	bne.n	8004fc6 <USB_EPStartXfer+0x7ac>
 8004fbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004fc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fc8:	881b      	ldrh	r3, [r3, #0]
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	029b      	lsls	r3, r3, #10
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fe2:	b29a      	uxth	r2, r3
 8004fe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fe6:	801a      	strh	r2, [r3, #0]
 8004fe8:	e018      	b.n	800501c <USB_EPStartXfer+0x802>
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	785b      	ldrb	r3, [r3, #1]
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d114      	bne.n	800501c <USB_EPStartXfer+0x802>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ffe:	4413      	add	r3, r2
 8005000:	673b      	str	r3, [r7, #112]	@ 0x70
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	00da      	lsls	r2, r3, #3
 8005008:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800500a:	4413      	add	r3, r2
 800500c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005010:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005012:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005016:	b29a      	uxth	r2, r3
 8005018:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800501a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	895b      	ldrh	r3, [r3, #10]
 8005020:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	6959      	ldr	r1, [r3, #20]
 8005028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800502c:	b29b      	uxth	r3, r3
 800502e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 faf6 	bl	8005624 <USB_WritePMA>
 8005038:	e09e      	b.n	8005178 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	785b      	ldrb	r3, [r3, #1]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d16b      	bne.n	800511a <USB_EPStartXfer+0x900>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800504c:	b29b      	uxth	r3, r3
 800504e:	461a      	mov	r2, r3
 8005050:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005052:	4413      	add	r3, r2
 8005054:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	00da      	lsls	r2, r3, #3
 800505c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800505e:	4413      	add	r3, r2
 8005060:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005064:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005066:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005068:	881b      	ldrh	r3, [r3, #0]
 800506a:	b29b      	uxth	r3, r3
 800506c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005070:	b29a      	uxth	r2, r3
 8005072:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005074:	801a      	strh	r2, [r3, #0]
 8005076:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800507a:	2b00      	cmp	r3, #0
 800507c:	d10a      	bne.n	8005094 <USB_EPStartXfer+0x87a>
 800507e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005080:	881b      	ldrh	r3, [r3, #0]
 8005082:	b29b      	uxth	r3, r3
 8005084:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005088:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800508c:	b29a      	uxth	r2, r3
 800508e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005090:	801a      	strh	r2, [r3, #0]
 8005092:	e063      	b.n	800515c <USB_EPStartXfer+0x942>
 8005094:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005098:	2b3e      	cmp	r3, #62	@ 0x3e
 800509a:	d81c      	bhi.n	80050d6 <USB_EPStartXfer+0x8bc>
 800509c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050a0:	085b      	lsrs	r3, r3, #1
 80050a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d004      	beq.n	80050bc <USB_EPStartXfer+0x8a2>
 80050b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050b6:	3301      	adds	r3, #1
 80050b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050be:	881b      	ldrh	r3, [r3, #0]
 80050c0:	b29a      	uxth	r2, r3
 80050c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	029b      	lsls	r3, r3, #10
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	4313      	orrs	r3, r2
 80050ce:	b29a      	uxth	r2, r3
 80050d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050d2:	801a      	strh	r2, [r3, #0]
 80050d4:	e042      	b.n	800515c <USB_EPStartXfer+0x942>
 80050d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050da:	095b      	lsrs	r3, r3, #5
 80050dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050e4:	f003 031f 	and.w	r3, r3, #31
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d104      	bne.n	80050f6 <USB_EPStartXfer+0x8dc>
 80050ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80050f0:	3b01      	subs	r3, #1
 80050f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050f8:	881b      	ldrh	r3, [r3, #0]
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005100:	b29b      	uxth	r3, r3
 8005102:	029b      	lsls	r3, r3, #10
 8005104:	b29b      	uxth	r3, r3
 8005106:	4313      	orrs	r3, r2
 8005108:	b29b      	uxth	r3, r3
 800510a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800510e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005112:	b29a      	uxth	r2, r3
 8005114:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005116:	801a      	strh	r2, [r3, #0]
 8005118:	e020      	b.n	800515c <USB_EPStartXfer+0x942>
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	785b      	ldrb	r3, [r3, #1]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d11c      	bne.n	800515c <USB_EPStartXfer+0x942>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800512e:	b29b      	uxth	r3, r3
 8005130:	461a      	mov	r2, r3
 8005132:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005136:	4413      	add	r3, r2
 8005138:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	00da      	lsls	r2, r3, #3
 8005142:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005146:	4413      	add	r3, r2
 8005148:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800514c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005150:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005154:	b29a      	uxth	r2, r3
 8005156:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800515a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	891b      	ldrh	r3, [r3, #8]
 8005160:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	6959      	ldr	r1, [r3, #20]
 8005168:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800516c:	b29b      	uxth	r3, r3
 800516e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f000 fa56 	bl	8005624 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	4413      	add	r3, r2
 8005182:	881b      	ldrh	r3, [r3, #0]
 8005184:	b29b      	uxth	r3, r3
 8005186:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800518a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800518e:	817b      	strh	r3, [r7, #10]
 8005190:	897b      	ldrh	r3, [r7, #10]
 8005192:	f083 0310 	eor.w	r3, r3, #16
 8005196:	817b      	strh	r3, [r7, #10]
 8005198:	897b      	ldrh	r3, [r7, #10]
 800519a:	f083 0320 	eor.w	r3, r3, #32
 800519e:	817b      	strh	r3, [r7, #10]
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	441a      	add	r2, r3
 80051aa:	897b      	ldrh	r3, [r7, #10]
 80051ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051bc:	b29b      	uxth	r3, r3
 80051be:	8013      	strh	r3, [r2, #0]
 80051c0:	e0d5      	b.n	800536e <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	7b1b      	ldrb	r3, [r3, #12]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d156      	bne.n	8005278 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d122      	bne.n	8005218 <USB_EPStartXfer+0x9fe>
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	78db      	ldrb	r3, [r3, #3]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d11e      	bne.n	8005218 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	4413      	add	r3, r2
 80051e4:	881b      	ldrh	r3, [r3, #0]
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051f0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	441a      	add	r2, r3
 80051fe:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005202:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005206:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800520a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800520e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005212:	b29b      	uxth	r3, r3
 8005214:	8013      	strh	r3, [r2, #0]
 8005216:	e01d      	b.n	8005254 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	009b      	lsls	r3, r3, #2
 8005220:	4413      	add	r3, r2
 8005222:	881b      	ldrh	r3, [r3, #0]
 8005224:	b29b      	uxth	r3, r3
 8005226:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800522a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800522e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	441a      	add	r2, r3
 800523c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8005240:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005244:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005248:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800524c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005250:	b29b      	uxth	r3, r3
 8005252:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	699a      	ldr	r2, [r3, #24]
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	429a      	cmp	r2, r3
 800525e:	d907      	bls.n	8005270 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	699a      	ldr	r2, [r3, #24]
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	691b      	ldr	r3, [r3, #16]
 8005268:	1ad2      	subs	r2, r2, r3
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	619a      	str	r2, [r3, #24]
 800526e:	e054      	b.n	800531a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	2200      	movs	r2, #0
 8005274:	619a      	str	r2, [r3, #24]
 8005276:	e050      	b.n	800531a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	78db      	ldrb	r3, [r3, #3]
 800527c:	2b02      	cmp	r3, #2
 800527e:	d142      	bne.n	8005306 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	69db      	ldr	r3, [r3, #28]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d048      	beq.n	800531a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	4413      	add	r3, r2
 8005292:	881b      	ldrh	r3, [r3, #0]
 8005294:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005298:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800529c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d005      	beq.n	80052b0 <USB_EPStartXfer+0xa96>
 80052a4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80052a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d10b      	bne.n	80052c8 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80052b0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80052b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d12e      	bne.n	800531a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80052bc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80052c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d128      	bne.n	800531a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	4413      	add	r3, r2
 80052d2:	881b      	ldrh	r3, [r3, #0]
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052de:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	781b      	ldrb	r3, [r3, #0]
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	441a      	add	r2, r3
 80052ec:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80052f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052fc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005300:	b29b      	uxth	r3, r3
 8005302:	8013      	strh	r3, [r2, #0]
 8005304:	e009      	b.n	800531a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	78db      	ldrb	r3, [r3, #3]
 800530a:	2b01      	cmp	r3, #1
 800530c:	d103      	bne.n	8005316 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2200      	movs	r2, #0
 8005312:	619a      	str	r2, [r3, #24]
 8005314:	e001      	b.n	800531a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e02a      	b.n	8005370 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	4413      	add	r3, r2
 8005324:	881b      	ldrh	r3, [r3, #0]
 8005326:	b29b      	uxth	r3, r3
 8005328:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800532c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005330:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005334:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005338:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800533c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005340:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005344:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005348:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	441a      	add	r2, r3
 8005356:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800535a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800535e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005362:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005366:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800536a:	b29b      	uxth	r3, r3
 800536c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	37b0      	adds	r7, #176	@ 0xb0
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	785b      	ldrb	r3, [r3, #1]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d020      	beq.n	80053cc <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	4413      	add	r3, r2
 8005394:	881b      	ldrh	r3, [r3, #0]
 8005396:	b29b      	uxth	r3, r3
 8005398:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800539c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053a0:	81bb      	strh	r3, [r7, #12]
 80053a2:	89bb      	ldrh	r3, [r7, #12]
 80053a4:	f083 0310 	eor.w	r3, r3, #16
 80053a8:	81bb      	strh	r3, [r7, #12]
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	009b      	lsls	r3, r3, #2
 80053b2:	441a      	add	r2, r3
 80053b4:	89bb      	ldrh	r3, [r7, #12]
 80053b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	8013      	strh	r3, [r2, #0]
 80053ca:	e01f      	b.n	800540c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	4413      	add	r3, r2
 80053d6:	881b      	ldrh	r3, [r3, #0]
 80053d8:	b29b      	uxth	r3, r3
 80053da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053e2:	81fb      	strh	r3, [r7, #14]
 80053e4:	89fb      	ldrh	r3, [r7, #14]
 80053e6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80053ea:	81fb      	strh	r3, [r7, #14]
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	441a      	add	r2, r3
 80053f6:	89fb      	ldrh	r3, [r7, #14]
 80053f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005400:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005404:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005408:	b29b      	uxth	r3, r3
 800540a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800540c:	2300      	movs	r3, #0
}
 800540e:	4618      	mov	r0, r3
 8005410:	3714      	adds	r7, #20
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr

0800541a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800541a:	b480      	push	{r7}
 800541c:	b087      	sub	sp, #28
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
 8005422:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	785b      	ldrb	r3, [r3, #1]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d04c      	beq.n	80054c6 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	4413      	add	r3, r2
 8005436:	881b      	ldrh	r3, [r3, #0]
 8005438:	823b      	strh	r3, [r7, #16]
 800543a:	8a3b      	ldrh	r3, [r7, #16]
 800543c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005440:	2b00      	cmp	r3, #0
 8005442:	d01b      	beq.n	800547c <USB_EPClearStall+0x62>
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	4413      	add	r3, r2
 800544e:	881b      	ldrh	r3, [r3, #0]
 8005450:	b29b      	uxth	r3, r3
 8005452:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005456:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800545a:	81fb      	strh	r3, [r7, #14]
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	441a      	add	r2, r3
 8005466:	89fb      	ldrh	r3, [r7, #14]
 8005468:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800546c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005470:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005474:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005478:	b29b      	uxth	r3, r3
 800547a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	78db      	ldrb	r3, [r3, #3]
 8005480:	2b01      	cmp	r3, #1
 8005482:	d06c      	beq.n	800555e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	4413      	add	r3, r2
 800548e:	881b      	ldrh	r3, [r3, #0]
 8005490:	b29b      	uxth	r3, r3
 8005492:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005496:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800549a:	81bb      	strh	r3, [r7, #12]
 800549c:	89bb      	ldrh	r3, [r7, #12]
 800549e:	f083 0320 	eor.w	r3, r3, #32
 80054a2:	81bb      	strh	r3, [r7, #12]
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	441a      	add	r2, r3
 80054ae:	89bb      	ldrh	r3, [r7, #12]
 80054b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054c0:	b29b      	uxth	r3, r3
 80054c2:	8013      	strh	r3, [r2, #0]
 80054c4:	e04b      	b.n	800555e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	781b      	ldrb	r3, [r3, #0]
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	4413      	add	r3, r2
 80054d0:	881b      	ldrh	r3, [r3, #0]
 80054d2:	82fb      	strh	r3, [r7, #22]
 80054d4:	8afb      	ldrh	r3, [r7, #22]
 80054d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d01b      	beq.n	8005516 <USB_EPClearStall+0xfc>
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	4413      	add	r3, r2
 80054e8:	881b      	ldrh	r3, [r3, #0]
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054f4:	82bb      	strh	r3, [r7, #20]
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	781b      	ldrb	r3, [r3, #0]
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	441a      	add	r2, r3
 8005500:	8abb      	ldrh	r3, [r7, #20]
 8005502:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005506:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800550a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800550e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005512:	b29b      	uxth	r3, r3
 8005514:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4413      	add	r3, r2
 8005520:	881b      	ldrh	r3, [r3, #0]
 8005522:	b29b      	uxth	r3, r3
 8005524:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005528:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800552c:	827b      	strh	r3, [r7, #18]
 800552e:	8a7b      	ldrh	r3, [r7, #18]
 8005530:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005534:	827b      	strh	r3, [r7, #18]
 8005536:	8a7b      	ldrh	r3, [r7, #18]
 8005538:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800553c:	827b      	strh	r3, [r7, #18]
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	441a      	add	r2, r3
 8005548:	8a7b      	ldrh	r3, [r7, #18]
 800554a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800554e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005552:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800555a:	b29b      	uxth	r3, r3
 800555c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800555e:	2300      	movs	r3, #0
}
 8005560:	4618      	mov	r0, r3
 8005562:	371c      	adds	r7, #28
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr

0800556c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	460b      	mov	r3, r1
 8005576:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005578:	78fb      	ldrb	r3, [r7, #3]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d103      	bne.n	8005586 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2280      	movs	r2, #128	@ 0x80
 8005582:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005586:	2300      	movs	r3, #0
}
 8005588:	4618      	mov	r0, r3
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	370c      	adds	r7, #12
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80055c2:	b480      	push	{r7}
 80055c4:	b083      	sub	sp, #12
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80055fe:	68fb      	ldr	r3, [r7, #12]
}
 8005600:	4618      	mov	r0, r3
 8005602:	3714      	adds	r7, #20
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005624:	b480      	push	{r7}
 8005626:	b08b      	sub	sp, #44	@ 0x2c
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	4611      	mov	r1, r2
 8005630:	461a      	mov	r2, r3
 8005632:	460b      	mov	r3, r1
 8005634:	80fb      	strh	r3, [r7, #6]
 8005636:	4613      	mov	r3, r2
 8005638:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800563a:	88bb      	ldrh	r3, [r7, #4]
 800563c:	3301      	adds	r3, #1
 800563e:	085b      	lsrs	r3, r3, #1
 8005640:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800564a:	88fa      	ldrh	r2, [r7, #6]
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	4413      	add	r3, r2
 8005650:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005654:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	627b      	str	r3, [r7, #36]	@ 0x24
 800565a:	e01c      	b.n	8005696 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	3301      	adds	r3, #1
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	b21b      	sxth	r3, r3
 800566a:	021b      	lsls	r3, r3, #8
 800566c:	b21a      	sxth	r2, r3
 800566e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005672:	4313      	orrs	r3, r2
 8005674:	b21b      	sxth	r3, r3
 8005676:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8005678:	6a3b      	ldr	r3, [r7, #32]
 800567a:	8a7a      	ldrh	r2, [r7, #18]
 800567c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800567e:	6a3b      	ldr	r3, [r7, #32]
 8005680:	3302      	adds	r3, #2
 8005682:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	3301      	adds	r3, #1
 8005688:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	3301      	adds	r3, #1
 800568e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005692:	3b01      	subs	r3, #1
 8005694:	627b      	str	r3, [r7, #36]	@ 0x24
 8005696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1df      	bne.n	800565c <USB_WritePMA+0x38>
  }
}
 800569c:	bf00      	nop
 800569e:	bf00      	nop
 80056a0:	372c      	adds	r7, #44	@ 0x2c
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80056aa:	b480      	push	{r7}
 80056ac:	b08b      	sub	sp, #44	@ 0x2c
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	60f8      	str	r0, [r7, #12]
 80056b2:	60b9      	str	r1, [r7, #8]
 80056b4:	4611      	mov	r1, r2
 80056b6:	461a      	mov	r2, r3
 80056b8:	460b      	mov	r3, r1
 80056ba:	80fb      	strh	r3, [r7, #6]
 80056bc:	4613      	mov	r3, r2
 80056be:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80056c0:	88bb      	ldrh	r3, [r7, #4]
 80056c2:	085b      	lsrs	r3, r3, #1
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80056d0:	88fa      	ldrh	r2, [r7, #6]
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	4413      	add	r3, r2
 80056d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80056da:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	627b      	str	r3, [r7, #36]	@ 0x24
 80056e0:	e018      	b.n	8005714 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80056e2:	6a3b      	ldr	r3, [r7, #32]
 80056e4:	881b      	ldrh	r3, [r3, #0]
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80056ea:	6a3b      	ldr	r3, [r7, #32]
 80056ec:	3302      	adds	r3, #2
 80056ee:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	b2da      	uxtb	r2, r3
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	3301      	adds	r3, #1
 80056fc:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	0a1b      	lsrs	r3, r3, #8
 8005702:	b2da      	uxtb	r2, r3
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	3301      	adds	r3, #1
 800570c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800570e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005710:	3b01      	subs	r3, #1
 8005712:	627b      	str	r3, [r7, #36]	@ 0x24
 8005714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1e3      	bne.n	80056e2 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800571a:	88bb      	ldrh	r3, [r7, #4]
 800571c:	f003 0301 	and.w	r3, r3, #1
 8005720:	b29b      	uxth	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d007      	beq.n	8005736 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8005726:	6a3b      	ldr	r3, [r7, #32]
 8005728:	881b      	ldrh	r3, [r3, #0]
 800572a:	b29b      	uxth	r3, r3
 800572c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	b2da      	uxtb	r2, r3
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	701a      	strb	r2, [r3, #0]
  }
}
 8005736:	bf00      	nop
 8005738:	372c      	adds	r7, #44	@ 0x2c
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
	...

08005744 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	460b      	mov	r3, r1
 800574e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005750:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005754:	f002 fcae 	bl	80080b4 <USBD_static_malloc>
 8005758:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d109      	bne.n	8005774 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	32b0      	adds	r2, #176	@ 0xb0
 800576a:	2100      	movs	r1, #0
 800576c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005770:	2302      	movs	r3, #2
 8005772:	e0d4      	b.n	800591e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005774:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005778:	2100      	movs	r1, #0
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f002 fcb8 	bl	80080f0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	32b0      	adds	r2, #176	@ 0xb0
 800578a:	68f9      	ldr	r1, [r7, #12]
 800578c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	32b0      	adds	r2, #176	@ 0xb0
 800579a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	7c1b      	ldrb	r3, [r3, #16]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d138      	bne.n	800581e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80057ac:	4b5e      	ldr	r3, [pc, #376]	@ (8005928 <USBD_CDC_Init+0x1e4>)
 80057ae:	7819      	ldrb	r1, [r3, #0]
 80057b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80057b4:	2202      	movs	r2, #2
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f002 fa80 	bl	8007cbc <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80057bc:	4b5a      	ldr	r3, [pc, #360]	@ (8005928 <USBD_CDC_Init+0x1e4>)
 80057be:	781b      	ldrb	r3, [r3, #0]
 80057c0:	f003 020f 	and.w	r2, r3, #15
 80057c4:	6879      	ldr	r1, [r7, #4]
 80057c6:	4613      	mov	r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	4413      	add	r3, r2
 80057cc:	009b      	lsls	r3, r3, #2
 80057ce:	440b      	add	r3, r1
 80057d0:	3324      	adds	r3, #36	@ 0x24
 80057d2:	2201      	movs	r2, #1
 80057d4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80057d6:	4b55      	ldr	r3, [pc, #340]	@ (800592c <USBD_CDC_Init+0x1e8>)
 80057d8:	7819      	ldrb	r1, [r3, #0]
 80057da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80057de:	2202      	movs	r2, #2
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f002 fa6b 	bl	8007cbc <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80057e6:	4b51      	ldr	r3, [pc, #324]	@ (800592c <USBD_CDC_Init+0x1e8>)
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	f003 020f 	and.w	r2, r3, #15
 80057ee:	6879      	ldr	r1, [r7, #4]
 80057f0:	4613      	mov	r3, r2
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	4413      	add	r3, r2
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	440b      	add	r3, r1
 80057fa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80057fe:	2201      	movs	r2, #1
 8005800:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005802:	4b4b      	ldr	r3, [pc, #300]	@ (8005930 <USBD_CDC_Init+0x1ec>)
 8005804:	781b      	ldrb	r3, [r3, #0]
 8005806:	f003 020f 	and.w	r2, r3, #15
 800580a:	6879      	ldr	r1, [r7, #4]
 800580c:	4613      	mov	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	4413      	add	r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	440b      	add	r3, r1
 8005816:	3326      	adds	r3, #38	@ 0x26
 8005818:	2210      	movs	r2, #16
 800581a:	801a      	strh	r2, [r3, #0]
 800581c:	e035      	b.n	800588a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800581e:	4b42      	ldr	r3, [pc, #264]	@ (8005928 <USBD_CDC_Init+0x1e4>)
 8005820:	7819      	ldrb	r1, [r3, #0]
 8005822:	2340      	movs	r3, #64	@ 0x40
 8005824:	2202      	movs	r2, #2
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f002 fa48 	bl	8007cbc <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800582c:	4b3e      	ldr	r3, [pc, #248]	@ (8005928 <USBD_CDC_Init+0x1e4>)
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	f003 020f 	and.w	r2, r3, #15
 8005834:	6879      	ldr	r1, [r7, #4]
 8005836:	4613      	mov	r3, r2
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	4413      	add	r3, r2
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	440b      	add	r3, r1
 8005840:	3324      	adds	r3, #36	@ 0x24
 8005842:	2201      	movs	r2, #1
 8005844:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005846:	4b39      	ldr	r3, [pc, #228]	@ (800592c <USBD_CDC_Init+0x1e8>)
 8005848:	7819      	ldrb	r1, [r3, #0]
 800584a:	2340      	movs	r3, #64	@ 0x40
 800584c:	2202      	movs	r2, #2
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f002 fa34 	bl	8007cbc <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005854:	4b35      	ldr	r3, [pc, #212]	@ (800592c <USBD_CDC_Init+0x1e8>)
 8005856:	781b      	ldrb	r3, [r3, #0]
 8005858:	f003 020f 	and.w	r2, r3, #15
 800585c:	6879      	ldr	r1, [r7, #4]
 800585e:	4613      	mov	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	4413      	add	r3, r2
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	440b      	add	r3, r1
 8005868:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800586c:	2201      	movs	r2, #1
 800586e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005870:	4b2f      	ldr	r3, [pc, #188]	@ (8005930 <USBD_CDC_Init+0x1ec>)
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	f003 020f 	and.w	r2, r3, #15
 8005878:	6879      	ldr	r1, [r7, #4]
 800587a:	4613      	mov	r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	4413      	add	r3, r2
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	440b      	add	r3, r1
 8005884:	3326      	adds	r3, #38	@ 0x26
 8005886:	2210      	movs	r2, #16
 8005888:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800588a:	4b29      	ldr	r3, [pc, #164]	@ (8005930 <USBD_CDC_Init+0x1ec>)
 800588c:	7819      	ldrb	r1, [r3, #0]
 800588e:	2308      	movs	r3, #8
 8005890:	2203      	movs	r2, #3
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f002 fa12 	bl	8007cbc <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005898:	4b25      	ldr	r3, [pc, #148]	@ (8005930 <USBD_CDC_Init+0x1ec>)
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	f003 020f 	and.w	r2, r3, #15
 80058a0:	6879      	ldr	r1, [r7, #4]
 80058a2:	4613      	mov	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	4413      	add	r3, r2
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	440b      	add	r3, r1
 80058ac:	3324      	adds	r3, #36	@ 0x24
 80058ae:	2201      	movs	r2, #1
 80058b0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	33b0      	adds	r3, #176	@ 0xb0
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	4413      	add	r3, r2
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2200      	movs	r2, #0
 80058da:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d101      	bne.n	80058ec <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80058e8:	2302      	movs	r3, #2
 80058ea:	e018      	b.n	800591e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	7c1b      	ldrb	r3, [r3, #16]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d10a      	bne.n	800590a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80058f4:	4b0d      	ldr	r3, [pc, #52]	@ (800592c <USBD_CDC_Init+0x1e8>)
 80058f6:	7819      	ldrb	r1, [r3, #0]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80058fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f002 fb54 	bl	8007fb0 <USBD_LL_PrepareReceive>
 8005908:	e008      	b.n	800591c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800590a:	4b08      	ldr	r3, [pc, #32]	@ (800592c <USBD_CDC_Init+0x1e8>)
 800590c:	7819      	ldrb	r1, [r3, #0]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005914:	2340      	movs	r3, #64	@ 0x40
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f002 fb4a 	bl	8007fb0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3710      	adds	r7, #16
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	20000093 	.word	0x20000093
 800592c:	20000094 	.word	0x20000094
 8005930:	20000095 	.word	0x20000095

08005934 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	460b      	mov	r3, r1
 800593e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005940:	4b3a      	ldr	r3, [pc, #232]	@ (8005a2c <USBD_CDC_DeInit+0xf8>)
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	4619      	mov	r1, r3
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f002 f9f6 	bl	8007d38 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800594c:	4b37      	ldr	r3, [pc, #220]	@ (8005a2c <USBD_CDC_DeInit+0xf8>)
 800594e:	781b      	ldrb	r3, [r3, #0]
 8005950:	f003 020f 	and.w	r2, r3, #15
 8005954:	6879      	ldr	r1, [r7, #4]
 8005956:	4613      	mov	r3, r2
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	4413      	add	r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	440b      	add	r3, r1
 8005960:	3324      	adds	r3, #36	@ 0x24
 8005962:	2200      	movs	r2, #0
 8005964:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005966:	4b32      	ldr	r3, [pc, #200]	@ (8005a30 <USBD_CDC_DeInit+0xfc>)
 8005968:	781b      	ldrb	r3, [r3, #0]
 800596a:	4619      	mov	r1, r3
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f002 f9e3 	bl	8007d38 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005972:	4b2f      	ldr	r3, [pc, #188]	@ (8005a30 <USBD_CDC_DeInit+0xfc>)
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	f003 020f 	and.w	r2, r3, #15
 800597a:	6879      	ldr	r1, [r7, #4]
 800597c:	4613      	mov	r3, r2
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	4413      	add	r3, r2
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	440b      	add	r3, r1
 8005986:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800598a:	2200      	movs	r2, #0
 800598c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800598e:	4b29      	ldr	r3, [pc, #164]	@ (8005a34 <USBD_CDC_DeInit+0x100>)
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	4619      	mov	r1, r3
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f002 f9cf 	bl	8007d38 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800599a:	4b26      	ldr	r3, [pc, #152]	@ (8005a34 <USBD_CDC_DeInit+0x100>)
 800599c:	781b      	ldrb	r3, [r3, #0]
 800599e:	f003 020f 	and.w	r2, r3, #15
 80059a2:	6879      	ldr	r1, [r7, #4]
 80059a4:	4613      	mov	r3, r2
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	4413      	add	r3, r2
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	440b      	add	r3, r1
 80059ae:	3324      	adds	r3, #36	@ 0x24
 80059b0:	2200      	movs	r2, #0
 80059b2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80059b4:	4b1f      	ldr	r3, [pc, #124]	@ (8005a34 <USBD_CDC_DeInit+0x100>)
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	f003 020f 	and.w	r2, r3, #15
 80059bc:	6879      	ldr	r1, [r7, #4]
 80059be:	4613      	mov	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	4413      	add	r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	440b      	add	r3, r1
 80059c8:	3326      	adds	r3, #38	@ 0x26
 80059ca:	2200      	movs	r2, #0
 80059cc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	32b0      	adds	r2, #176	@ 0xb0
 80059d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d01f      	beq.n	8005a20 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	33b0      	adds	r3, #176	@ 0xb0
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	4413      	add	r3, r2
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	32b0      	adds	r2, #176	@ 0xb0
 80059fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a02:	4618      	mov	r0, r3
 8005a04:	f002 fb64 	bl	80080d0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	32b0      	adds	r2, #176	@ 0xb0
 8005a12:	2100      	movs	r1, #0
 8005a14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3708      	adds	r7, #8
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	20000093 	.word	0x20000093
 8005a30:	20000094 	.word	0x20000094
 8005a34:	20000095 	.word	0x20000095

08005a38 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b086      	sub	sp, #24
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	32b0      	adds	r2, #176	@ 0xb0
 8005a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a50:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005a52:	2300      	movs	r3, #0
 8005a54:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005a56:	2300      	movs	r3, #0
 8005a58:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d101      	bne.n	8005a68 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e0bf      	b.n	8005be8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d050      	beq.n	8005b16 <USBD_CDC_Setup+0xde>
 8005a74:	2b20      	cmp	r3, #32
 8005a76:	f040 80af 	bne.w	8005bd8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	88db      	ldrh	r3, [r3, #6]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d03a      	beq.n	8005af8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	b25b      	sxtb	r3, r3
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	da1b      	bge.n	8005ac4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	33b0      	adds	r3, #176	@ 0xb0
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4413      	add	r3, r2
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005aa2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005aa4:	683a      	ldr	r2, [r7, #0]
 8005aa6:	88d2      	ldrh	r2, [r2, #6]
 8005aa8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	88db      	ldrh	r3, [r3, #6]
 8005aae:	2b07      	cmp	r3, #7
 8005ab0:	bf28      	it	cs
 8005ab2:	2307      	movcs	r3, #7
 8005ab4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	89fa      	ldrh	r2, [r7, #14]
 8005aba:	4619      	mov	r1, r3
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f001 fceb 	bl	8007498 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005ac2:	e090      	b.n	8005be6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	785a      	ldrb	r2, [r3, #1]
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	88db      	ldrh	r3, [r3, #6]
 8005ad2:	2b3f      	cmp	r3, #63	@ 0x3f
 8005ad4:	d803      	bhi.n	8005ade <USBD_CDC_Setup+0xa6>
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	88db      	ldrh	r3, [r3, #6]
 8005ada:	b2da      	uxtb	r2, r3
 8005adc:	e000      	b.n	8005ae0 <USBD_CDC_Setup+0xa8>
 8005ade:	2240      	movs	r2, #64	@ 0x40
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005ae6:	6939      	ldr	r1, [r7, #16]
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8005aee:	461a      	mov	r2, r3
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f001 fcfd 	bl	80074f0 <USBD_CtlPrepareRx>
      break;
 8005af6:	e076      	b.n	8005be6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	33b0      	adds	r3, #176	@ 0xb0
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	4413      	add	r3, r2
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	683a      	ldr	r2, [r7, #0]
 8005b0c:	7850      	ldrb	r0, [r2, #1]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	6839      	ldr	r1, [r7, #0]
 8005b12:	4798      	blx	r3
      break;
 8005b14:	e067      	b.n	8005be6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	785b      	ldrb	r3, [r3, #1]
 8005b1a:	2b0b      	cmp	r3, #11
 8005b1c:	d851      	bhi.n	8005bc2 <USBD_CDC_Setup+0x18a>
 8005b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8005b24 <USBD_CDC_Setup+0xec>)
 8005b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b24:	08005b55 	.word	0x08005b55
 8005b28:	08005bd1 	.word	0x08005bd1
 8005b2c:	08005bc3 	.word	0x08005bc3
 8005b30:	08005bc3 	.word	0x08005bc3
 8005b34:	08005bc3 	.word	0x08005bc3
 8005b38:	08005bc3 	.word	0x08005bc3
 8005b3c:	08005bc3 	.word	0x08005bc3
 8005b40:	08005bc3 	.word	0x08005bc3
 8005b44:	08005bc3 	.word	0x08005bc3
 8005b48:	08005bc3 	.word	0x08005bc3
 8005b4c:	08005b7f 	.word	0x08005b7f
 8005b50:	08005ba9 	.word	0x08005ba9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	2b03      	cmp	r3, #3
 8005b5e:	d107      	bne.n	8005b70 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005b60:	f107 030a 	add.w	r3, r7, #10
 8005b64:	2202      	movs	r2, #2
 8005b66:	4619      	mov	r1, r3
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f001 fc95 	bl	8007498 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005b6e:	e032      	b.n	8005bd6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005b70:	6839      	ldr	r1, [r7, #0]
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f001 fc13 	bl	800739e <USBD_CtlError>
            ret = USBD_FAIL;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	75fb      	strb	r3, [r7, #23]
          break;
 8005b7c:	e02b      	b.n	8005bd6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2b03      	cmp	r3, #3
 8005b88:	d107      	bne.n	8005b9a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005b8a:	f107 030d 	add.w	r3, r7, #13
 8005b8e:	2201      	movs	r2, #1
 8005b90:	4619      	mov	r1, r3
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f001 fc80 	bl	8007498 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005b98:	e01d      	b.n	8005bd6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005b9a:	6839      	ldr	r1, [r7, #0]
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f001 fbfe 	bl	800739e <USBD_CtlError>
            ret = USBD_FAIL;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	75fb      	strb	r3, [r7, #23]
          break;
 8005ba6:	e016      	b.n	8005bd6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	2b03      	cmp	r3, #3
 8005bb2:	d00f      	beq.n	8005bd4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005bb4:	6839      	ldr	r1, [r7, #0]
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f001 fbf1 	bl	800739e <USBD_CtlError>
            ret = USBD_FAIL;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005bc0:	e008      	b.n	8005bd4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005bc2:	6839      	ldr	r1, [r7, #0]
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f001 fbea 	bl	800739e <USBD_CtlError>
          ret = USBD_FAIL;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	75fb      	strb	r3, [r7, #23]
          break;
 8005bce:	e002      	b.n	8005bd6 <USBD_CDC_Setup+0x19e>
          break;
 8005bd0:	bf00      	nop
 8005bd2:	e008      	b.n	8005be6 <USBD_CDC_Setup+0x1ae>
          break;
 8005bd4:	bf00      	nop
      }
      break;
 8005bd6:	e006      	b.n	8005be6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005bd8:	6839      	ldr	r1, [r7, #0]
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f001 fbdf 	bl	800739e <USBD_CtlError>
      ret = USBD_FAIL;
 8005be0:	2303      	movs	r3, #3
 8005be2:	75fb      	strb	r3, [r7, #23]
      break;
 8005be4:	bf00      	nop
  }

  return (uint8_t)ret;
 8005be6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3718      	adds	r7, #24
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8005c02:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	32b0      	adds	r2, #176	@ 0xb0
 8005c0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005c16:	2303      	movs	r3, #3
 8005c18:	e065      	b.n	8005ce6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	32b0      	adds	r2, #176	@ 0xb0
 8005c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c28:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005c2a:	78fb      	ldrb	r3, [r7, #3]
 8005c2c:	f003 020f 	and.w	r2, r3, #15
 8005c30:	6879      	ldr	r1, [r7, #4]
 8005c32:	4613      	mov	r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	4413      	add	r3, r2
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	440b      	add	r3, r1
 8005c3c:	3318      	adds	r3, #24
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d02f      	beq.n	8005ca4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005c44:	78fb      	ldrb	r3, [r7, #3]
 8005c46:	f003 020f 	and.w	r2, r3, #15
 8005c4a:	6879      	ldr	r1, [r7, #4]
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	4413      	add	r3, r2
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	440b      	add	r3, r1
 8005c56:	3318      	adds	r3, #24
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	78fb      	ldrb	r3, [r7, #3]
 8005c5c:	f003 010f 	and.w	r1, r3, #15
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	460b      	mov	r3, r1
 8005c64:	009b      	lsls	r3, r3, #2
 8005c66:	440b      	add	r3, r1
 8005c68:	00db      	lsls	r3, r3, #3
 8005c6a:	4403      	add	r3, r0
 8005c6c:	3320      	adds	r3, #32
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	fbb2 f1f3 	udiv	r1, r2, r3
 8005c74:	fb01 f303 	mul.w	r3, r1, r3
 8005c78:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d112      	bne.n	8005ca4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005c7e:	78fb      	ldrb	r3, [r7, #3]
 8005c80:	f003 020f 	and.w	r2, r3, #15
 8005c84:	6879      	ldr	r1, [r7, #4]
 8005c86:	4613      	mov	r3, r2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	4413      	add	r3, r2
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	440b      	add	r3, r1
 8005c90:	3318      	adds	r3, #24
 8005c92:	2200      	movs	r2, #0
 8005c94:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005c96:	78f9      	ldrb	r1, [r7, #3]
 8005c98:	2300      	movs	r3, #0
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f002 f94f 	bl	8007f40 <USBD_LL_Transmit>
 8005ca2:	e01f      	b.n	8005ce4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	33b0      	adds	r3, #176	@ 0xb0
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	4413      	add	r3, r2
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d010      	beq.n	8005ce4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	33b0      	adds	r3, #176	@ 0xb0
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	4413      	add	r3, r2
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	691b      	ldr	r3, [r3, #16]
 8005cd4:	68ba      	ldr	r2, [r7, #8]
 8005cd6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8005ce0:	78fa      	ldrb	r2, [r7, #3]
 8005ce2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3710      	adds	r7, #16
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}

08005cee <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005cee:	b580      	push	{r7, lr}
 8005cf0:	b084      	sub	sp, #16
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
 8005cf6:	460b      	mov	r3, r1
 8005cf8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	32b0      	adds	r2, #176	@ 0xb0
 8005d04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d08:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	32b0      	adds	r2, #176	@ 0xb0
 8005d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d101      	bne.n	8005d20 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e01a      	b.n	8005d56 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005d20:	78fb      	ldrb	r3, [r7, #3]
 8005d22:	4619      	mov	r1, r3
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f002 f97b 	bl	8008020 <USBD_LL_GetRxDataSize>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	33b0      	adds	r3, #176	@ 0xb0
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	4413      	add	r3, r2
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	68fa      	ldr	r2, [r7, #12]
 8005d46:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005d50:	4611      	mov	r1, r2
 8005d52:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005d5e:	b580      	push	{r7, lr}
 8005d60:	b084      	sub	sp, #16
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	32b0      	adds	r2, #176	@ 0xb0
 8005d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d74:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d101      	bne.n	8005d80 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	e024      	b.n	8005dca <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	33b0      	adds	r3, #176	@ 0xb0
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	4413      	add	r3, r2
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d019      	beq.n	8005dc8 <USBD_CDC_EP0_RxReady+0x6a>
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005d9a:	2bff      	cmp	r3, #255	@ 0xff
 8005d9c:	d014      	beq.n	8005dc8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	33b0      	adds	r3, #176	@ 0xb0
 8005da8:	009b      	lsls	r3, r3, #2
 8005daa:	4413      	add	r3, r2
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	68fa      	ldr	r2, [r7, #12]
 8005db2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8005db6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005dbe:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	22ff      	movs	r2, #255	@ 0xff
 8005dc4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3710      	adds	r7, #16
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
	...

08005dd4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005ddc:	2182      	movs	r1, #130	@ 0x82
 8005dde:	4818      	ldr	r0, [pc, #96]	@ (8005e40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005de0:	f000 fc7d 	bl	80066de <USBD_GetEpDesc>
 8005de4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005de6:	2101      	movs	r1, #1
 8005de8:	4815      	ldr	r0, [pc, #84]	@ (8005e40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005dea:	f000 fc78 	bl	80066de <USBD_GetEpDesc>
 8005dee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005df0:	2181      	movs	r1, #129	@ 0x81
 8005df2:	4813      	ldr	r0, [pc, #76]	@ (8005e40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005df4:	f000 fc73 	bl	80066de <USBD_GetEpDesc>
 8005df8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d002      	beq.n	8005e06 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	2210      	movs	r2, #16
 8005e04:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d006      	beq.n	8005e1a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e14:	711a      	strb	r2, [r3, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d006      	beq.n	8005e2e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e28:	711a      	strb	r2, [r3, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2243      	movs	r2, #67	@ 0x43
 8005e32:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005e34:	4b02      	ldr	r3, [pc, #8]	@ (8005e40 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3718      	adds	r7, #24
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	20000050 	.word	0x20000050

08005e44 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b086      	sub	sp, #24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005e4c:	2182      	movs	r1, #130	@ 0x82
 8005e4e:	4818      	ldr	r0, [pc, #96]	@ (8005eb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005e50:	f000 fc45 	bl	80066de <USBD_GetEpDesc>
 8005e54:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005e56:	2101      	movs	r1, #1
 8005e58:	4815      	ldr	r0, [pc, #84]	@ (8005eb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005e5a:	f000 fc40 	bl	80066de <USBD_GetEpDesc>
 8005e5e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005e60:	2181      	movs	r1, #129	@ 0x81
 8005e62:	4813      	ldr	r0, [pc, #76]	@ (8005eb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005e64:	f000 fc3b 	bl	80066de <USBD_GetEpDesc>
 8005e68:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d002      	beq.n	8005e76 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	2210      	movs	r2, #16
 8005e74:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d006      	beq.n	8005e8a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	711a      	strb	r2, [r3, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f042 0202 	orr.w	r2, r2, #2
 8005e88:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d006      	beq.n	8005e9e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	711a      	strb	r2, [r3, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f042 0202 	orr.w	r2, r2, #2
 8005e9c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2243      	movs	r2, #67	@ 0x43
 8005ea2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005ea4:	4b02      	ldr	r3, [pc, #8]	@ (8005eb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3718      	adds	r7, #24
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	20000050 	.word	0x20000050

08005eb4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b086      	sub	sp, #24
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005ebc:	2182      	movs	r1, #130	@ 0x82
 8005ebe:	4818      	ldr	r0, [pc, #96]	@ (8005f20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005ec0:	f000 fc0d 	bl	80066de <USBD_GetEpDesc>
 8005ec4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005ec6:	2101      	movs	r1, #1
 8005ec8:	4815      	ldr	r0, [pc, #84]	@ (8005f20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005eca:	f000 fc08 	bl	80066de <USBD_GetEpDesc>
 8005ece:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005ed0:	2181      	movs	r1, #129	@ 0x81
 8005ed2:	4813      	ldr	r0, [pc, #76]	@ (8005f20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005ed4:	f000 fc03 	bl	80066de <USBD_GetEpDesc>
 8005ed8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d002      	beq.n	8005ee6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	2210      	movs	r2, #16
 8005ee4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d006      	beq.n	8005efa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ef4:	711a      	strb	r2, [r3, #4]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d006      	beq.n	8005f0e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f08:	711a      	strb	r2, [r3, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2243      	movs	r2, #67	@ 0x43
 8005f12:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005f14:	4b02      	ldr	r3, [pc, #8]	@ (8005f20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3718      	adds	r7, #24
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	20000050 	.word	0x20000050

08005f24 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	220a      	movs	r2, #10
 8005f30:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005f32:	4b03      	ldr	r3, [pc, #12]	@ (8005f40 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr
 8005f40:	2000000c 	.word	0x2000000c

08005f44 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d101      	bne.n	8005f58 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005f54:	2303      	movs	r3, #3
 8005f56:	e009      	b.n	8005f6c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005f5e:	687a      	ldr	r2, [r7, #4]
 8005f60:	33b0      	adds	r3, #176	@ 0xb0
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	4413      	add	r3, r2
 8005f66:	683a      	ldr	r2, [r7, #0]
 8005f68:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b087      	sub	sp, #28
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	32b0      	adds	r2, #176	@ 0xb0
 8005f8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f92:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d101      	bne.n	8005f9e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e008      	b.n	8005fb0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	371c      	adds	r7, #28
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	32b0      	adds	r2, #176	@ 0xb0
 8005fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fd4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d101      	bne.n	8005fe0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	e004      	b.n	8005fea <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	683a      	ldr	r2, [r7, #0]
 8005fe4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3714      	adds	r7, #20
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
	...

08005ff8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	32b0      	adds	r2, #176	@ 0xb0
 800600a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800600e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	32b0      	adds	r2, #176	@ 0xb0
 800601a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d101      	bne.n	8006026 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006022:	2303      	movs	r3, #3
 8006024:	e018      	b.n	8006058 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	7c1b      	ldrb	r3, [r3, #16]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d10a      	bne.n	8006044 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800602e:	4b0c      	ldr	r3, [pc, #48]	@ (8006060 <USBD_CDC_ReceivePacket+0x68>)
 8006030:	7819      	ldrb	r1, [r3, #0]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006038:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f001 ffb7 	bl	8007fb0 <USBD_LL_PrepareReceive>
 8006042:	e008      	b.n	8006056 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006044:	4b06      	ldr	r3, [pc, #24]	@ (8006060 <USBD_CDC_ReceivePacket+0x68>)
 8006046:	7819      	ldrb	r1, [r3, #0]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800604e:	2340      	movs	r3, #64	@ 0x40
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f001 ffad 	bl	8007fb0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	20000094 	.word	0x20000094

08006064 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b086      	sub	sp, #24
 8006068:	af00      	add	r7, sp, #0
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	60b9      	str	r1, [r7, #8]
 800606e:	4613      	mov	r3, r2
 8006070:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d101      	bne.n	800607c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006078:	2303      	movs	r3, #3
 800607a:	e01f      	b.n	80060bc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2200      	movs	r2, #0
 8006080:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2200      	movs	r2, #0
 8006088:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2200      	movs	r2, #0
 8006090:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d003      	beq.n	80060a2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	68ba      	ldr	r2, [r7, #8]
 800609e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2201      	movs	r2, #1
 80060a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	79fa      	ldrb	r2, [r7, #7]
 80060ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80060b0:	68f8      	ldr	r0, [r7, #12]
 80060b2:	f001 fd6f 	bl	8007b94 <USBD_LL_Init>
 80060b6:	4603      	mov	r3, r0
 80060b8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80060ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80060ce:	2300      	movs	r3, #0
 80060d0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80060d8:	2303      	movs	r3, #3
 80060da:	e025      	b.n	8006128 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	683a      	ldr	r2, [r7, #0]
 80060e0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	32ae      	adds	r2, #174	@ 0xae
 80060ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00f      	beq.n	8006118 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	32ae      	adds	r2, #174	@ 0xae
 8006102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006108:	f107 020e 	add.w	r2, r7, #14
 800610c:	4610      	mov	r0, r2
 800610e:	4798      	blx	r3
 8006110:	4602      	mov	r2, r0
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800611e:	1c5a      	adds	r2, r3, #1
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8006126:	2300      	movs	r3, #0
}
 8006128:	4618      	mov	r0, r3
 800612a:	3710      	adds	r7, #16
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b082      	sub	sp, #8
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f001 fd8d 	bl	8007c58 <USBD_LL_Start>
 800613e:	4603      	mov	r3, r0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3708      	adds	r7, #8
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}

08006148 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006150:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006152:	4618      	mov	r0, r3
 8006154:	370c      	adds	r7, #12
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr

0800615e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800615e:	b580      	push	{r7, lr}
 8006160:	b084      	sub	sp, #16
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
 8006166:	460b      	mov	r3, r1
 8006168:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800616a:	2300      	movs	r3, #0
 800616c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006174:	2b00      	cmp	r3, #0
 8006176:	d009      	beq.n	800618c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	78fa      	ldrb	r2, [r7, #3]
 8006182:	4611      	mov	r1, r2
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	4798      	blx	r3
 8006188:	4603      	mov	r3, r0
 800618a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800618c:	7bfb      	ldrb	r3, [r7, #15]
}
 800618e:	4618      	mov	r0, r3
 8006190:	3710      	adds	r7, #16
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}

08006196 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006196:	b580      	push	{r7, lr}
 8006198:	b084      	sub	sp, #16
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
 800619e:	460b      	mov	r3, r1
 80061a0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80061a2:	2300      	movs	r3, #0
 80061a4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	78fa      	ldrb	r2, [r7, #3]
 80061b0:	4611      	mov	r1, r2
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	4798      	blx	r3
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d001      	beq.n	80061c0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80061bc:	2303      	movs	r3, #3
 80061be:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80061c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3710      	adds	r7, #16
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}

080061ca <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80061ca:	b580      	push	{r7, lr}
 80061cc:	b084      	sub	sp, #16
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
 80061d2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80061da:	6839      	ldr	r1, [r7, #0]
 80061dc:	4618      	mov	r0, r3
 80061de:	f001 f8a4 	bl	800732a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80061f0:	461a      	mov	r2, r3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80061fe:	f003 031f 	and.w	r3, r3, #31
 8006202:	2b02      	cmp	r3, #2
 8006204:	d01a      	beq.n	800623c <USBD_LL_SetupStage+0x72>
 8006206:	2b02      	cmp	r3, #2
 8006208:	d822      	bhi.n	8006250 <USBD_LL_SetupStage+0x86>
 800620a:	2b00      	cmp	r3, #0
 800620c:	d002      	beq.n	8006214 <USBD_LL_SetupStage+0x4a>
 800620e:	2b01      	cmp	r3, #1
 8006210:	d00a      	beq.n	8006228 <USBD_LL_SetupStage+0x5e>
 8006212:	e01d      	b.n	8006250 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800621a:	4619      	mov	r1, r3
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 fad1 	bl	80067c4 <USBD_StdDevReq>
 8006222:	4603      	mov	r3, r0
 8006224:	73fb      	strb	r3, [r7, #15]
      break;
 8006226:	e020      	b.n	800626a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800622e:	4619      	mov	r1, r3
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f000 fb39 	bl	80068a8 <USBD_StdItfReq>
 8006236:	4603      	mov	r3, r0
 8006238:	73fb      	strb	r3, [r7, #15]
      break;
 800623a:	e016      	b.n	800626a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006242:	4619      	mov	r1, r3
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f000 fb9b 	bl	8006980 <USBD_StdEPReq>
 800624a:	4603      	mov	r3, r0
 800624c:	73fb      	strb	r3, [r7, #15]
      break;
 800624e:	e00c      	b.n	800626a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006256:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800625a:	b2db      	uxtb	r3, r3
 800625c:	4619      	mov	r1, r3
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f001 fda0 	bl	8007da4 <USBD_LL_StallEP>
 8006264:	4603      	mov	r3, r0
 8006266:	73fb      	strb	r3, [r7, #15]
      break;
 8006268:	bf00      	nop
  }

  return ret;
 800626a:	7bfb      	ldrb	r3, [r7, #15]
}
 800626c:	4618      	mov	r0, r3
 800626e:	3710      	adds	r7, #16
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}

08006274 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b086      	sub	sp, #24
 8006278:	af00      	add	r7, sp, #0
 800627a:	60f8      	str	r0, [r7, #12]
 800627c:	460b      	mov	r3, r1
 800627e:	607a      	str	r2, [r7, #4]
 8006280:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006282:	2300      	movs	r3, #0
 8006284:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006286:	7afb      	ldrb	r3, [r7, #11]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d16e      	bne.n	800636a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006292:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800629a:	2b03      	cmp	r3, #3
 800629c:	f040 8098 	bne.w	80063d0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	689a      	ldr	r2, [r3, #8]
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d913      	bls.n	80062d4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	689a      	ldr	r2, [r3, #8]
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	1ad2      	subs	r2, r2, r3
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	68da      	ldr	r2, [r3, #12]
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	4293      	cmp	r3, r2
 80062c4:	bf28      	it	cs
 80062c6:	4613      	movcs	r3, r2
 80062c8:	461a      	mov	r2, r3
 80062ca:	6879      	ldr	r1, [r7, #4]
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f001 f92c 	bl	800752a <USBD_CtlContinueRx>
 80062d2:	e07d      	b.n	80063d0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80062da:	f003 031f 	and.w	r3, r3, #31
 80062de:	2b02      	cmp	r3, #2
 80062e0:	d014      	beq.n	800630c <USBD_LL_DataOutStage+0x98>
 80062e2:	2b02      	cmp	r3, #2
 80062e4:	d81d      	bhi.n	8006322 <USBD_LL_DataOutStage+0xae>
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d002      	beq.n	80062f0 <USBD_LL_DataOutStage+0x7c>
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d003      	beq.n	80062f6 <USBD_LL_DataOutStage+0x82>
 80062ee:	e018      	b.n	8006322 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80062f0:	2300      	movs	r3, #0
 80062f2:	75bb      	strb	r3, [r7, #22]
            break;
 80062f4:	e018      	b.n	8006328 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	4619      	mov	r1, r3
 8006300:	68f8      	ldr	r0, [r7, #12]
 8006302:	f000 f9d2 	bl	80066aa <USBD_CoreFindIF>
 8006306:	4603      	mov	r3, r0
 8006308:	75bb      	strb	r3, [r7, #22]
            break;
 800630a:	e00d      	b.n	8006328 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006312:	b2db      	uxtb	r3, r3
 8006314:	4619      	mov	r1, r3
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	f000 f9d4 	bl	80066c4 <USBD_CoreFindEP>
 800631c:	4603      	mov	r3, r0
 800631e:	75bb      	strb	r3, [r7, #22]
            break;
 8006320:	e002      	b.n	8006328 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006322:	2300      	movs	r3, #0
 8006324:	75bb      	strb	r3, [r7, #22]
            break;
 8006326:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006328:	7dbb      	ldrb	r3, [r7, #22]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d119      	bne.n	8006362 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b03      	cmp	r3, #3
 8006338:	d113      	bne.n	8006362 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800633a:	7dba      	ldrb	r2, [r7, #22]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	32ae      	adds	r2, #174	@ 0xae
 8006340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d00b      	beq.n	8006362 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800634a:	7dba      	ldrb	r2, [r7, #22]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006352:	7dba      	ldrb	r2, [r7, #22]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	32ae      	adds	r2, #174	@ 0xae
 8006358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800635c:	691b      	ldr	r3, [r3, #16]
 800635e:	68f8      	ldr	r0, [r7, #12]
 8006360:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006362:	68f8      	ldr	r0, [r7, #12]
 8006364:	f001 f8f2 	bl	800754c <USBD_CtlSendStatus>
 8006368:	e032      	b.n	80063d0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800636a:	7afb      	ldrb	r3, [r7, #11]
 800636c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006370:	b2db      	uxtb	r3, r3
 8006372:	4619      	mov	r1, r3
 8006374:	68f8      	ldr	r0, [r7, #12]
 8006376:	f000 f9a5 	bl	80066c4 <USBD_CoreFindEP>
 800637a:	4603      	mov	r3, r0
 800637c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800637e:	7dbb      	ldrb	r3, [r7, #22]
 8006380:	2bff      	cmp	r3, #255	@ 0xff
 8006382:	d025      	beq.n	80063d0 <USBD_LL_DataOutStage+0x15c>
 8006384:	7dbb      	ldrb	r3, [r7, #22]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d122      	bne.n	80063d0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006390:	b2db      	uxtb	r3, r3
 8006392:	2b03      	cmp	r3, #3
 8006394:	d117      	bne.n	80063c6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006396:	7dba      	ldrb	r2, [r7, #22]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	32ae      	adds	r2, #174	@ 0xae
 800639c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d00f      	beq.n	80063c6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80063a6:	7dba      	ldrb	r2, [r7, #22]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80063ae:	7dba      	ldrb	r2, [r7, #22]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	32ae      	adds	r2, #174	@ 0xae
 80063b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	7afa      	ldrb	r2, [r7, #11]
 80063bc:	4611      	mov	r1, r2
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	4798      	blx	r3
 80063c2:	4603      	mov	r3, r0
 80063c4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80063c6:	7dfb      	ldrb	r3, [r7, #23]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d001      	beq.n	80063d0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80063cc:	7dfb      	ldrb	r3, [r7, #23]
 80063ce:	e000      	b.n	80063d2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3718      	adds	r7, #24
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}

080063da <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80063da:	b580      	push	{r7, lr}
 80063dc:	b086      	sub	sp, #24
 80063de:	af00      	add	r7, sp, #0
 80063e0:	60f8      	str	r0, [r7, #12]
 80063e2:	460b      	mov	r3, r1
 80063e4:	607a      	str	r2, [r7, #4]
 80063e6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80063e8:	7afb      	ldrb	r3, [r7, #11]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d16f      	bne.n	80064ce <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	3314      	adds	r3, #20
 80063f2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d15a      	bne.n	80064b4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	689a      	ldr	r2, [r3, #8]
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	68db      	ldr	r3, [r3, #12]
 8006406:	429a      	cmp	r2, r3
 8006408:	d914      	bls.n	8006434 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	689a      	ldr	r2, [r3, #8]
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	1ad2      	subs	r2, r2, r3
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	461a      	mov	r2, r3
 800641e:	6879      	ldr	r1, [r7, #4]
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	f001 f854 	bl	80074ce <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006426:	2300      	movs	r3, #0
 8006428:	2200      	movs	r2, #0
 800642a:	2100      	movs	r1, #0
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f001 fdbf 	bl	8007fb0 <USBD_LL_PrepareReceive>
 8006432:	e03f      	b.n	80064b4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	68da      	ldr	r2, [r3, #12]
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	429a      	cmp	r2, r3
 800643e:	d11c      	bne.n	800647a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	685a      	ldr	r2, [r3, #4]
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006448:	429a      	cmp	r2, r3
 800644a:	d316      	bcc.n	800647a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006456:	429a      	cmp	r2, r3
 8006458:	d20f      	bcs.n	800647a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800645a:	2200      	movs	r2, #0
 800645c:	2100      	movs	r1, #0
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f001 f835 	bl	80074ce <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800646c:	2300      	movs	r3, #0
 800646e:	2200      	movs	r2, #0
 8006470:	2100      	movs	r1, #0
 8006472:	68f8      	ldr	r0, [r7, #12]
 8006474:	f001 fd9c 	bl	8007fb0 <USBD_LL_PrepareReceive>
 8006478:	e01c      	b.n	80064b4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006480:	b2db      	uxtb	r3, r3
 8006482:	2b03      	cmp	r3, #3
 8006484:	d10f      	bne.n	80064a6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d009      	beq.n	80064a6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	68f8      	ldr	r0, [r7, #12]
 80064a4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80064a6:	2180      	movs	r1, #128	@ 0x80
 80064a8:	68f8      	ldr	r0, [r7, #12]
 80064aa:	f001 fc7b 	bl	8007da4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80064ae:	68f8      	ldr	r0, [r7, #12]
 80064b0:	f001 f85f 	bl	8007572 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d03a      	beq.n	8006534 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f7ff fe42 	bl	8006148 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80064cc:	e032      	b.n	8006534 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80064ce:	7afb      	ldrb	r3, [r7, #11]
 80064d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	4619      	mov	r1, r3
 80064d8:	68f8      	ldr	r0, [r7, #12]
 80064da:	f000 f8f3 	bl	80066c4 <USBD_CoreFindEP>
 80064de:	4603      	mov	r3, r0
 80064e0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80064e2:	7dfb      	ldrb	r3, [r7, #23]
 80064e4:	2bff      	cmp	r3, #255	@ 0xff
 80064e6:	d025      	beq.n	8006534 <USBD_LL_DataInStage+0x15a>
 80064e8:	7dfb      	ldrb	r3, [r7, #23]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d122      	bne.n	8006534 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	2b03      	cmp	r3, #3
 80064f8:	d11c      	bne.n	8006534 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80064fa:	7dfa      	ldrb	r2, [r7, #23]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	32ae      	adds	r2, #174	@ 0xae
 8006500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d014      	beq.n	8006534 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800650a:	7dfa      	ldrb	r2, [r7, #23]
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006512:	7dfa      	ldrb	r2, [r7, #23]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	32ae      	adds	r2, #174	@ 0xae
 8006518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800651c:	695b      	ldr	r3, [r3, #20]
 800651e:	7afa      	ldrb	r2, [r7, #11]
 8006520:	4611      	mov	r1, r2
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	4798      	blx	r3
 8006526:	4603      	mov	r3, r0
 8006528:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800652a:	7dbb      	ldrb	r3, [r7, #22]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d001      	beq.n	8006534 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8006530:	7dbb      	ldrb	r3, [r7, #22]
 8006532:	e000      	b.n	8006536 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8006534:	2300      	movs	r3, #0
}
 8006536:	4618      	mov	r0, r3
 8006538:	3718      	adds	r7, #24
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}

0800653e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b084      	sub	sp, #16
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006546:	2300      	movs	r3, #0
 8006548:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2200      	movs	r2, #0
 8006564:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006576:	2b00      	cmp	r3, #0
 8006578:	d014      	beq.n	80065a4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00e      	beq.n	80065a4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	6852      	ldr	r2, [r2, #4]
 8006592:	b2d2      	uxtb	r2, r2
 8006594:	4611      	mov	r1, r2
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	4798      	blx	r3
 800659a:	4603      	mov	r3, r0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d001      	beq.n	80065a4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80065a0:	2303      	movs	r3, #3
 80065a2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80065a4:	2340      	movs	r3, #64	@ 0x40
 80065a6:	2200      	movs	r2, #0
 80065a8:	2100      	movs	r1, #0
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f001 fb86 	bl	8007cbc <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2240      	movs	r2, #64	@ 0x40
 80065bc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80065c0:	2340      	movs	r3, #64	@ 0x40
 80065c2:	2200      	movs	r2, #0
 80065c4:	2180      	movs	r1, #128	@ 0x80
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f001 fb78 	bl	8007cbc <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2240      	movs	r2, #64	@ 0x40
 80065d6:	621a      	str	r2, [r3, #32]

  return ret;
 80065d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3710      	adds	r7, #16
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80065e2:	b480      	push	{r7}
 80065e4:	b083      	sub	sp, #12
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
 80065ea:	460b      	mov	r3, r1
 80065ec:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	78fa      	ldrb	r2, [r7, #3]
 80065f2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	370c      	adds	r7, #12
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr

08006602 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006602:	b480      	push	{r7}
 8006604:	b083      	sub	sp, #12
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006610:	b2db      	uxtb	r3, r3
 8006612:	2b04      	cmp	r3, #4
 8006614:	d006      	beq.n	8006624 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800661c:	b2da      	uxtb	r2, r3
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2204      	movs	r2, #4
 8006628:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	370c      	adds	r7, #12
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr

0800663a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800663a:	b480      	push	{r7}
 800663c:	b083      	sub	sp, #12
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006648:	b2db      	uxtb	r3, r3
 800664a:	2b04      	cmp	r3, #4
 800664c:	d106      	bne.n	800665c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006654:	b2da      	uxtb	r2, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	370c      	adds	r7, #12
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr

0800666a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800666a:	b580      	push	{r7, lr}
 800666c:	b082      	sub	sp, #8
 800666e:	af00      	add	r7, sp, #0
 8006670:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006678:	b2db      	uxtb	r3, r3
 800667a:	2b03      	cmp	r3, #3
 800667c:	d110      	bne.n	80066a0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00b      	beq.n	80066a0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800668e:	69db      	ldr	r3, [r3, #28]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d005      	beq.n	80066a0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800669a:	69db      	ldr	r3, [r3, #28]
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3708      	adds	r7, #8
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}

080066aa <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80066aa:	b480      	push	{r7}
 80066ac:	b083      	sub	sp, #12
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
 80066b2:	460b      	mov	r3, r1
 80066b4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80066b6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	370c      	adds	r7, #12
 80066bc:	46bd      	mov	sp, r7
 80066be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c2:	4770      	bx	lr

080066c4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b083      	sub	sp, #12
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	460b      	mov	r3, r1
 80066ce:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80066d0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	370c      	adds	r7, #12
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr

080066de <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80066de:	b580      	push	{r7, lr}
 80066e0:	b086      	sub	sp, #24
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
 80066e6:	460b      	mov	r3, r1
 80066e8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80066f2:	2300      	movs	r3, #0
 80066f4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	885b      	ldrh	r3, [r3, #2]
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	7812      	ldrb	r2, [r2, #0]
 8006700:	4293      	cmp	r3, r2
 8006702:	d91f      	bls.n	8006744 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	781b      	ldrb	r3, [r3, #0]
 8006708:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800670a:	e013      	b.n	8006734 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800670c:	f107 030a 	add.w	r3, r7, #10
 8006710:	4619      	mov	r1, r3
 8006712:	6978      	ldr	r0, [r7, #20]
 8006714:	f000 f81b 	bl	800674e <USBD_GetNextDesc>
 8006718:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	785b      	ldrb	r3, [r3, #1]
 800671e:	2b05      	cmp	r3, #5
 8006720:	d108      	bne.n	8006734 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	789b      	ldrb	r3, [r3, #2]
 800672a:	78fa      	ldrb	r2, [r7, #3]
 800672c:	429a      	cmp	r2, r3
 800672e:	d008      	beq.n	8006742 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006730:	2300      	movs	r3, #0
 8006732:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	885b      	ldrh	r3, [r3, #2]
 8006738:	b29a      	uxth	r2, r3
 800673a:	897b      	ldrh	r3, [r7, #10]
 800673c:	429a      	cmp	r2, r3
 800673e:	d8e5      	bhi.n	800670c <USBD_GetEpDesc+0x2e>
 8006740:	e000      	b.n	8006744 <USBD_GetEpDesc+0x66>
          break;
 8006742:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006744:	693b      	ldr	r3, [r7, #16]
}
 8006746:	4618      	mov	r0, r3
 8006748:	3718      	adds	r7, #24
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}

0800674e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800674e:	b480      	push	{r7}
 8006750:	b085      	sub	sp, #20
 8006752:	af00      	add	r7, sp, #0
 8006754:	6078      	str	r0, [r7, #4]
 8006756:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	881b      	ldrh	r3, [r3, #0]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	7812      	ldrb	r2, [r2, #0]
 8006764:	4413      	add	r3, r2
 8006766:	b29a      	uxth	r2, r3
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	461a      	mov	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4413      	add	r3, r2
 8006776:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006778:	68fb      	ldr	r3, [r7, #12]
}
 800677a:	4618      	mov	r0, r3
 800677c:	3714      	adds	r7, #20
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr

08006786 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006786:	b480      	push	{r7}
 8006788:	b087      	sub	sp, #28
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	3301      	adds	r3, #1
 800679c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	781b      	ldrb	r3, [r3, #0]
 80067a2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80067a4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80067a8:	021b      	lsls	r3, r3, #8
 80067aa:	b21a      	sxth	r2, r3
 80067ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	b21b      	sxth	r3, r3
 80067b4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80067b6:	89fb      	ldrh	r3, [r7, #14]
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	371c      	adds	r7, #28
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr

080067c4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80067ce:	2300      	movs	r3, #0
 80067d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80067da:	2b40      	cmp	r3, #64	@ 0x40
 80067dc:	d005      	beq.n	80067ea <USBD_StdDevReq+0x26>
 80067de:	2b40      	cmp	r3, #64	@ 0x40
 80067e0:	d857      	bhi.n	8006892 <USBD_StdDevReq+0xce>
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00f      	beq.n	8006806 <USBD_StdDevReq+0x42>
 80067e6:	2b20      	cmp	r3, #32
 80067e8:	d153      	bne.n	8006892 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	32ae      	adds	r2, #174	@ 0xae
 80067f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	6839      	ldr	r1, [r7, #0]
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	4798      	blx	r3
 8006800:	4603      	mov	r3, r0
 8006802:	73fb      	strb	r3, [r7, #15]
      break;
 8006804:	e04a      	b.n	800689c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	785b      	ldrb	r3, [r3, #1]
 800680a:	2b09      	cmp	r3, #9
 800680c:	d83b      	bhi.n	8006886 <USBD_StdDevReq+0xc2>
 800680e:	a201      	add	r2, pc, #4	@ (adr r2, 8006814 <USBD_StdDevReq+0x50>)
 8006810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006814:	08006869 	.word	0x08006869
 8006818:	0800687d 	.word	0x0800687d
 800681c:	08006887 	.word	0x08006887
 8006820:	08006873 	.word	0x08006873
 8006824:	08006887 	.word	0x08006887
 8006828:	08006847 	.word	0x08006847
 800682c:	0800683d 	.word	0x0800683d
 8006830:	08006887 	.word	0x08006887
 8006834:	0800685f 	.word	0x0800685f
 8006838:	08006851 	.word	0x08006851
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800683c:	6839      	ldr	r1, [r7, #0]
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 fa3c 	bl	8006cbc <USBD_GetDescriptor>
          break;
 8006844:	e024      	b.n	8006890 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006846:	6839      	ldr	r1, [r7, #0]
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 fbcb 	bl	8006fe4 <USBD_SetAddress>
          break;
 800684e:	e01f      	b.n	8006890 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006850:	6839      	ldr	r1, [r7, #0]
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 fc0a 	bl	800706c <USBD_SetConfig>
 8006858:	4603      	mov	r3, r0
 800685a:	73fb      	strb	r3, [r7, #15]
          break;
 800685c:	e018      	b.n	8006890 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800685e:	6839      	ldr	r1, [r7, #0]
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f000 fcad 	bl	80071c0 <USBD_GetConfig>
          break;
 8006866:	e013      	b.n	8006890 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006868:	6839      	ldr	r1, [r7, #0]
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 fcde 	bl	800722c <USBD_GetStatus>
          break;
 8006870:	e00e      	b.n	8006890 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006872:	6839      	ldr	r1, [r7, #0]
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f000 fd0d 	bl	8007294 <USBD_SetFeature>
          break;
 800687a:	e009      	b.n	8006890 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800687c:	6839      	ldr	r1, [r7, #0]
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 fd31 	bl	80072e6 <USBD_ClrFeature>
          break;
 8006884:	e004      	b.n	8006890 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006886:	6839      	ldr	r1, [r7, #0]
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f000 fd88 	bl	800739e <USBD_CtlError>
          break;
 800688e:	bf00      	nop
      }
      break;
 8006890:	e004      	b.n	800689c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006892:	6839      	ldr	r1, [r7, #0]
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f000 fd82 	bl	800739e <USBD_CtlError>
      break;
 800689a:	bf00      	nop
  }

  return ret;
 800689c:	7bfb      	ldrb	r3, [r7, #15]
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3710      	adds	r7, #16
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop

080068a8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80068b2:	2300      	movs	r3, #0
 80068b4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80068be:	2b40      	cmp	r3, #64	@ 0x40
 80068c0:	d005      	beq.n	80068ce <USBD_StdItfReq+0x26>
 80068c2:	2b40      	cmp	r3, #64	@ 0x40
 80068c4:	d852      	bhi.n	800696c <USBD_StdItfReq+0xc4>
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d001      	beq.n	80068ce <USBD_StdItfReq+0x26>
 80068ca:	2b20      	cmp	r3, #32
 80068cc:	d14e      	bne.n	800696c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068d4:	b2db      	uxtb	r3, r3
 80068d6:	3b01      	subs	r3, #1
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d840      	bhi.n	800695e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	889b      	ldrh	r3, [r3, #4]
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d836      	bhi.n	8006954 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	889b      	ldrh	r3, [r3, #4]
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	4619      	mov	r1, r3
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f7ff fedb 	bl	80066aa <USBD_CoreFindIF>
 80068f4:	4603      	mov	r3, r0
 80068f6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80068f8:	7bbb      	ldrb	r3, [r7, #14]
 80068fa:	2bff      	cmp	r3, #255	@ 0xff
 80068fc:	d01d      	beq.n	800693a <USBD_StdItfReq+0x92>
 80068fe:	7bbb      	ldrb	r3, [r7, #14]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d11a      	bne.n	800693a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006904:	7bba      	ldrb	r2, [r7, #14]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	32ae      	adds	r2, #174	@ 0xae
 800690a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d00f      	beq.n	8006934 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006914:	7bba      	ldrb	r2, [r7, #14]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800691c:	7bba      	ldrb	r2, [r7, #14]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	32ae      	adds	r2, #174	@ 0xae
 8006922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	6839      	ldr	r1, [r7, #0]
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	4798      	blx	r3
 800692e:	4603      	mov	r3, r0
 8006930:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006932:	e004      	b.n	800693e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006934:	2303      	movs	r3, #3
 8006936:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006938:	e001      	b.n	800693e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800693a:	2303      	movs	r3, #3
 800693c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	88db      	ldrh	r3, [r3, #6]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d110      	bne.n	8006968 <USBD_StdItfReq+0xc0>
 8006946:	7bfb      	ldrb	r3, [r7, #15]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d10d      	bne.n	8006968 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 fdfd 	bl	800754c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006952:	e009      	b.n	8006968 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006954:	6839      	ldr	r1, [r7, #0]
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f000 fd21 	bl	800739e <USBD_CtlError>
          break;
 800695c:	e004      	b.n	8006968 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800695e:	6839      	ldr	r1, [r7, #0]
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	f000 fd1c 	bl	800739e <USBD_CtlError>
          break;
 8006966:	e000      	b.n	800696a <USBD_StdItfReq+0xc2>
          break;
 8006968:	bf00      	nop
      }
      break;
 800696a:	e004      	b.n	8006976 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800696c:	6839      	ldr	r1, [r7, #0]
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 fd15 	bl	800739e <USBD_CtlError>
      break;
 8006974:	bf00      	nop
  }

  return ret;
 8006976:	7bfb      	ldrb	r3, [r7, #15]
}
 8006978:	4618      	mov	r0, r3
 800697a:	3710      	adds	r7, #16
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800698a:	2300      	movs	r3, #0
 800698c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	889b      	ldrh	r3, [r3, #4]
 8006992:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	781b      	ldrb	r3, [r3, #0]
 8006998:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800699c:	2b40      	cmp	r3, #64	@ 0x40
 800699e:	d007      	beq.n	80069b0 <USBD_StdEPReq+0x30>
 80069a0:	2b40      	cmp	r3, #64	@ 0x40
 80069a2:	f200 817f 	bhi.w	8006ca4 <USBD_StdEPReq+0x324>
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d02a      	beq.n	8006a00 <USBD_StdEPReq+0x80>
 80069aa:	2b20      	cmp	r3, #32
 80069ac:	f040 817a 	bne.w	8006ca4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80069b0:	7bbb      	ldrb	r3, [r7, #14]
 80069b2:	4619      	mov	r1, r3
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f7ff fe85 	bl	80066c4 <USBD_CoreFindEP>
 80069ba:	4603      	mov	r3, r0
 80069bc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80069be:	7b7b      	ldrb	r3, [r7, #13]
 80069c0:	2bff      	cmp	r3, #255	@ 0xff
 80069c2:	f000 8174 	beq.w	8006cae <USBD_StdEPReq+0x32e>
 80069c6:	7b7b      	ldrb	r3, [r7, #13]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	f040 8170 	bne.w	8006cae <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80069ce:	7b7a      	ldrb	r2, [r7, #13]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80069d6:	7b7a      	ldrb	r2, [r7, #13]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	32ae      	adds	r2, #174	@ 0xae
 80069dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 8163 	beq.w	8006cae <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80069e8:	7b7a      	ldrb	r2, [r7, #13]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	32ae      	adds	r2, #174	@ 0xae
 80069ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	6839      	ldr	r1, [r7, #0]
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	4798      	blx	r3
 80069fa:	4603      	mov	r3, r0
 80069fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80069fe:	e156      	b.n	8006cae <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	785b      	ldrb	r3, [r3, #1]
 8006a04:	2b03      	cmp	r3, #3
 8006a06:	d008      	beq.n	8006a1a <USBD_StdEPReq+0x9a>
 8006a08:	2b03      	cmp	r3, #3
 8006a0a:	f300 8145 	bgt.w	8006c98 <USBD_StdEPReq+0x318>
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	f000 809b 	beq.w	8006b4a <USBD_StdEPReq+0x1ca>
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d03c      	beq.n	8006a92 <USBD_StdEPReq+0x112>
 8006a18:	e13e      	b.n	8006c98 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d002      	beq.n	8006a2c <USBD_StdEPReq+0xac>
 8006a26:	2b03      	cmp	r3, #3
 8006a28:	d016      	beq.n	8006a58 <USBD_StdEPReq+0xd8>
 8006a2a:	e02c      	b.n	8006a86 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006a2c:	7bbb      	ldrb	r3, [r7, #14]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d00d      	beq.n	8006a4e <USBD_StdEPReq+0xce>
 8006a32:	7bbb      	ldrb	r3, [r7, #14]
 8006a34:	2b80      	cmp	r3, #128	@ 0x80
 8006a36:	d00a      	beq.n	8006a4e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006a38:	7bbb      	ldrb	r3, [r7, #14]
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f001 f9b1 	bl	8007da4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006a42:	2180      	movs	r1, #128	@ 0x80
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f001 f9ad 	bl	8007da4 <USBD_LL_StallEP>
 8006a4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006a4c:	e020      	b.n	8006a90 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006a4e:	6839      	ldr	r1, [r7, #0]
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f000 fca4 	bl	800739e <USBD_CtlError>
              break;
 8006a56:	e01b      	b.n	8006a90 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	885b      	ldrh	r3, [r3, #2]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d10e      	bne.n	8006a7e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006a60:	7bbb      	ldrb	r3, [r7, #14]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00b      	beq.n	8006a7e <USBD_StdEPReq+0xfe>
 8006a66:	7bbb      	ldrb	r3, [r7, #14]
 8006a68:	2b80      	cmp	r3, #128	@ 0x80
 8006a6a:	d008      	beq.n	8006a7e <USBD_StdEPReq+0xfe>
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	88db      	ldrh	r3, [r3, #6]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d104      	bne.n	8006a7e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006a74:	7bbb      	ldrb	r3, [r7, #14]
 8006a76:	4619      	mov	r1, r3
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f001 f993 	bl	8007da4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f000 fd64 	bl	800754c <USBD_CtlSendStatus>

              break;
 8006a84:	e004      	b.n	8006a90 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006a86:	6839      	ldr	r1, [r7, #0]
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 fc88 	bl	800739e <USBD_CtlError>
              break;
 8006a8e:	bf00      	nop
          }
          break;
 8006a90:	e107      	b.n	8006ca2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b02      	cmp	r3, #2
 8006a9c:	d002      	beq.n	8006aa4 <USBD_StdEPReq+0x124>
 8006a9e:	2b03      	cmp	r3, #3
 8006aa0:	d016      	beq.n	8006ad0 <USBD_StdEPReq+0x150>
 8006aa2:	e04b      	b.n	8006b3c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006aa4:	7bbb      	ldrb	r3, [r7, #14]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d00d      	beq.n	8006ac6 <USBD_StdEPReq+0x146>
 8006aaa:	7bbb      	ldrb	r3, [r7, #14]
 8006aac:	2b80      	cmp	r3, #128	@ 0x80
 8006aae:	d00a      	beq.n	8006ac6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006ab0:	7bbb      	ldrb	r3, [r7, #14]
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f001 f975 	bl	8007da4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006aba:	2180      	movs	r1, #128	@ 0x80
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f001 f971 	bl	8007da4 <USBD_LL_StallEP>
 8006ac2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006ac4:	e040      	b.n	8006b48 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006ac6:	6839      	ldr	r1, [r7, #0]
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f000 fc68 	bl	800739e <USBD_CtlError>
              break;
 8006ace:	e03b      	b.n	8006b48 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	885b      	ldrh	r3, [r3, #2]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d136      	bne.n	8006b46 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006ad8:	7bbb      	ldrb	r3, [r7, #14]
 8006ada:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d004      	beq.n	8006aec <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006ae2:	7bbb      	ldrb	r3, [r7, #14]
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f001 f992 	bl	8007e10 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 fd2d 	bl	800754c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006af2:	7bbb      	ldrb	r3, [r7, #14]
 8006af4:	4619      	mov	r1, r3
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f7ff fde4 	bl	80066c4 <USBD_CoreFindEP>
 8006afc:	4603      	mov	r3, r0
 8006afe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006b00:	7b7b      	ldrb	r3, [r7, #13]
 8006b02:	2bff      	cmp	r3, #255	@ 0xff
 8006b04:	d01f      	beq.n	8006b46 <USBD_StdEPReq+0x1c6>
 8006b06:	7b7b      	ldrb	r3, [r7, #13]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d11c      	bne.n	8006b46 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006b0c:	7b7a      	ldrb	r2, [r7, #13]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006b14:	7b7a      	ldrb	r2, [r7, #13]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	32ae      	adds	r2, #174	@ 0xae
 8006b1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d010      	beq.n	8006b46 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006b24:	7b7a      	ldrb	r2, [r7, #13]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	32ae      	adds	r2, #174	@ 0xae
 8006b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	6839      	ldr	r1, [r7, #0]
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	4798      	blx	r3
 8006b36:	4603      	mov	r3, r0
 8006b38:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006b3a:	e004      	b.n	8006b46 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006b3c:	6839      	ldr	r1, [r7, #0]
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 fc2d 	bl	800739e <USBD_CtlError>
              break;
 8006b44:	e000      	b.n	8006b48 <USBD_StdEPReq+0x1c8>
              break;
 8006b46:	bf00      	nop
          }
          break;
 8006b48:	e0ab      	b.n	8006ca2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d002      	beq.n	8006b5c <USBD_StdEPReq+0x1dc>
 8006b56:	2b03      	cmp	r3, #3
 8006b58:	d032      	beq.n	8006bc0 <USBD_StdEPReq+0x240>
 8006b5a:	e097      	b.n	8006c8c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006b5c:	7bbb      	ldrb	r3, [r7, #14]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d007      	beq.n	8006b72 <USBD_StdEPReq+0x1f2>
 8006b62:	7bbb      	ldrb	r3, [r7, #14]
 8006b64:	2b80      	cmp	r3, #128	@ 0x80
 8006b66:	d004      	beq.n	8006b72 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006b68:	6839      	ldr	r1, [r7, #0]
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 fc17 	bl	800739e <USBD_CtlError>
                break;
 8006b70:	e091      	b.n	8006c96 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006b72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	da0b      	bge.n	8006b92 <USBD_StdEPReq+0x212>
 8006b7a:	7bbb      	ldrb	r3, [r7, #14]
 8006b7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006b80:	4613      	mov	r3, r2
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4413      	add	r3, r2
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	3310      	adds	r3, #16
 8006b8a:	687a      	ldr	r2, [r7, #4]
 8006b8c:	4413      	add	r3, r2
 8006b8e:	3304      	adds	r3, #4
 8006b90:	e00b      	b.n	8006baa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006b92:	7bbb      	ldrb	r3, [r7, #14]
 8006b94:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006b98:	4613      	mov	r3, r2
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	4413      	add	r3, r2
 8006b9e:	009b      	lsls	r3, r3, #2
 8006ba0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	4413      	add	r3, r2
 8006ba8:	3304      	adds	r3, #4
 8006baa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	2202      	movs	r2, #2
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 fc6d 	bl	8007498 <USBD_CtlSendData>
              break;
 8006bbe:	e06a      	b.n	8006c96 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006bc0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	da11      	bge.n	8006bec <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006bc8:	7bbb      	ldrb	r3, [r7, #14]
 8006bca:	f003 020f 	and.w	r2, r3, #15
 8006bce:	6879      	ldr	r1, [r7, #4]
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	4413      	add	r3, r2
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	440b      	add	r3, r1
 8006bda:	3324      	adds	r3, #36	@ 0x24
 8006bdc:	881b      	ldrh	r3, [r3, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d117      	bne.n	8006c12 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006be2:	6839      	ldr	r1, [r7, #0]
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f000 fbda 	bl	800739e <USBD_CtlError>
                  break;
 8006bea:	e054      	b.n	8006c96 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006bec:	7bbb      	ldrb	r3, [r7, #14]
 8006bee:	f003 020f 	and.w	r2, r3, #15
 8006bf2:	6879      	ldr	r1, [r7, #4]
 8006bf4:	4613      	mov	r3, r2
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	4413      	add	r3, r2
 8006bfa:	009b      	lsls	r3, r3, #2
 8006bfc:	440b      	add	r3, r1
 8006bfe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006c02:	881b      	ldrh	r3, [r3, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d104      	bne.n	8006c12 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006c08:	6839      	ldr	r1, [r7, #0]
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 fbc7 	bl	800739e <USBD_CtlError>
                  break;
 8006c10:	e041      	b.n	8006c96 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	da0b      	bge.n	8006c32 <USBD_StdEPReq+0x2b2>
 8006c1a:	7bbb      	ldrb	r3, [r7, #14]
 8006c1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006c20:	4613      	mov	r3, r2
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	4413      	add	r3, r2
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	3310      	adds	r3, #16
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	3304      	adds	r3, #4
 8006c30:	e00b      	b.n	8006c4a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006c32:	7bbb      	ldrb	r3, [r7, #14]
 8006c34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c38:	4613      	mov	r3, r2
 8006c3a:	009b      	lsls	r3, r3, #2
 8006c3c:	4413      	add	r3, r2
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	4413      	add	r3, r2
 8006c48:	3304      	adds	r3, #4
 8006c4a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006c4c:	7bbb      	ldrb	r3, [r7, #14]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d002      	beq.n	8006c58 <USBD_StdEPReq+0x2d8>
 8006c52:	7bbb      	ldrb	r3, [r7, #14]
 8006c54:	2b80      	cmp	r3, #128	@ 0x80
 8006c56:	d103      	bne.n	8006c60 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	601a      	str	r2, [r3, #0]
 8006c5e:	e00e      	b.n	8006c7e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006c60:	7bbb      	ldrb	r3, [r7, #14]
 8006c62:	4619      	mov	r1, r3
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f001 f909 	bl	8007e7c <USBD_LL_IsStallEP>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d003      	beq.n	8006c78 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	2201      	movs	r2, #1
 8006c74:	601a      	str	r2, [r3, #0]
 8006c76:	e002      	b.n	8006c7e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	2202      	movs	r2, #2
 8006c82:	4619      	mov	r1, r3
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 fc07 	bl	8007498 <USBD_CtlSendData>
              break;
 8006c8a:	e004      	b.n	8006c96 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006c8c:	6839      	ldr	r1, [r7, #0]
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 fb85 	bl	800739e <USBD_CtlError>
              break;
 8006c94:	bf00      	nop
          }
          break;
 8006c96:	e004      	b.n	8006ca2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8006c98:	6839      	ldr	r1, [r7, #0]
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 fb7f 	bl	800739e <USBD_CtlError>
          break;
 8006ca0:	bf00      	nop
      }
      break;
 8006ca2:	e005      	b.n	8006cb0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006ca4:	6839      	ldr	r1, [r7, #0]
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 fb79 	bl	800739e <USBD_CtlError>
      break;
 8006cac:	e000      	b.n	8006cb0 <USBD_StdEPReq+0x330>
      break;
 8006cae:	bf00      	nop
  }

  return ret;
 8006cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3710      	adds	r7, #16
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
	...

08006cbc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	885b      	ldrh	r3, [r3, #2]
 8006cd6:	0a1b      	lsrs	r3, r3, #8
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	3b01      	subs	r3, #1
 8006cdc:	2b0e      	cmp	r3, #14
 8006cde:	f200 8152 	bhi.w	8006f86 <USBD_GetDescriptor+0x2ca>
 8006ce2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce8 <USBD_GetDescriptor+0x2c>)
 8006ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce8:	08006d59 	.word	0x08006d59
 8006cec:	08006d71 	.word	0x08006d71
 8006cf0:	08006db1 	.word	0x08006db1
 8006cf4:	08006f87 	.word	0x08006f87
 8006cf8:	08006f87 	.word	0x08006f87
 8006cfc:	08006f27 	.word	0x08006f27
 8006d00:	08006f53 	.word	0x08006f53
 8006d04:	08006f87 	.word	0x08006f87
 8006d08:	08006f87 	.word	0x08006f87
 8006d0c:	08006f87 	.word	0x08006f87
 8006d10:	08006f87 	.word	0x08006f87
 8006d14:	08006f87 	.word	0x08006f87
 8006d18:	08006f87 	.word	0x08006f87
 8006d1c:	08006f87 	.word	0x08006f87
 8006d20:	08006d25 	.word	0x08006d25
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d2a:	69db      	ldr	r3, [r3, #28]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d00b      	beq.n	8006d48 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d36:	69db      	ldr	r3, [r3, #28]
 8006d38:	687a      	ldr	r2, [r7, #4]
 8006d3a:	7c12      	ldrb	r2, [r2, #16]
 8006d3c:	f107 0108 	add.w	r1, r7, #8
 8006d40:	4610      	mov	r0, r2
 8006d42:	4798      	blx	r3
 8006d44:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006d46:	e126      	b.n	8006f96 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006d48:	6839      	ldr	r1, [r7, #0]
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 fb27 	bl	800739e <USBD_CtlError>
        err++;
 8006d50:	7afb      	ldrb	r3, [r7, #11]
 8006d52:	3301      	adds	r3, #1
 8006d54:	72fb      	strb	r3, [r7, #11]
      break;
 8006d56:	e11e      	b.n	8006f96 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	7c12      	ldrb	r2, [r2, #16]
 8006d64:	f107 0108 	add.w	r1, r7, #8
 8006d68:	4610      	mov	r0, r2
 8006d6a:	4798      	blx	r3
 8006d6c:	60f8      	str	r0, [r7, #12]
      break;
 8006d6e:	e112      	b.n	8006f96 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	7c1b      	ldrb	r3, [r3, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d10d      	bne.n	8006d94 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d80:	f107 0208 	add.w	r2, r7, #8
 8006d84:	4610      	mov	r0, r2
 8006d86:	4798      	blx	r3
 8006d88:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	2202      	movs	r2, #2
 8006d90:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006d92:	e100      	b.n	8006f96 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d9c:	f107 0208 	add.w	r2, r7, #8
 8006da0:	4610      	mov	r0, r2
 8006da2:	4798      	blx	r3
 8006da4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	3301      	adds	r3, #1
 8006daa:	2202      	movs	r2, #2
 8006dac:	701a      	strb	r2, [r3, #0]
      break;
 8006dae:	e0f2      	b.n	8006f96 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	885b      	ldrh	r3, [r3, #2]
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	2b05      	cmp	r3, #5
 8006db8:	f200 80ac 	bhi.w	8006f14 <USBD_GetDescriptor+0x258>
 8006dbc:	a201      	add	r2, pc, #4	@ (adr r2, 8006dc4 <USBD_GetDescriptor+0x108>)
 8006dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dc2:	bf00      	nop
 8006dc4:	08006ddd 	.word	0x08006ddd
 8006dc8:	08006e11 	.word	0x08006e11
 8006dcc:	08006e45 	.word	0x08006e45
 8006dd0:	08006e79 	.word	0x08006e79
 8006dd4:	08006ead 	.word	0x08006ead
 8006dd8:	08006ee1 	.word	0x08006ee1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d00b      	beq.n	8006e00 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	7c12      	ldrb	r2, [r2, #16]
 8006df4:	f107 0108 	add.w	r1, r7, #8
 8006df8:	4610      	mov	r0, r2
 8006dfa:	4798      	blx	r3
 8006dfc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006dfe:	e091      	b.n	8006f24 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006e00:	6839      	ldr	r1, [r7, #0]
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 facb 	bl	800739e <USBD_CtlError>
            err++;
 8006e08:	7afb      	ldrb	r3, [r7, #11]
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	72fb      	strb	r3, [r7, #11]
          break;
 8006e0e:	e089      	b.n	8006f24 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00b      	beq.n	8006e34 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	7c12      	ldrb	r2, [r2, #16]
 8006e28:	f107 0108 	add.w	r1, r7, #8
 8006e2c:	4610      	mov	r0, r2
 8006e2e:	4798      	blx	r3
 8006e30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e32:	e077      	b.n	8006f24 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006e34:	6839      	ldr	r1, [r7, #0]
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 fab1 	bl	800739e <USBD_CtlError>
            err++;
 8006e3c:	7afb      	ldrb	r3, [r7, #11]
 8006e3e:	3301      	adds	r3, #1
 8006e40:	72fb      	strb	r3, [r7, #11]
          break;
 8006e42:	e06f      	b.n	8006f24 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00b      	beq.n	8006e68 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	687a      	ldr	r2, [r7, #4]
 8006e5a:	7c12      	ldrb	r2, [r2, #16]
 8006e5c:	f107 0108 	add.w	r1, r7, #8
 8006e60:	4610      	mov	r0, r2
 8006e62:	4798      	blx	r3
 8006e64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e66:	e05d      	b.n	8006f24 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006e68:	6839      	ldr	r1, [r7, #0]
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 fa97 	bl	800739e <USBD_CtlError>
            err++;
 8006e70:	7afb      	ldrb	r3, [r7, #11]
 8006e72:	3301      	adds	r3, #1
 8006e74:	72fb      	strb	r3, [r7, #11]
          break;
 8006e76:	e055      	b.n	8006f24 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e7e:	691b      	ldr	r3, [r3, #16]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d00b      	beq.n	8006e9c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	7c12      	ldrb	r2, [r2, #16]
 8006e90:	f107 0108 	add.w	r1, r7, #8
 8006e94:	4610      	mov	r0, r2
 8006e96:	4798      	blx	r3
 8006e98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e9a:	e043      	b.n	8006f24 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006e9c:	6839      	ldr	r1, [r7, #0]
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f000 fa7d 	bl	800739e <USBD_CtlError>
            err++;
 8006ea4:	7afb      	ldrb	r3, [r7, #11]
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	72fb      	strb	r3, [r7, #11]
          break;
 8006eaa:	e03b      	b.n	8006f24 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006eb2:	695b      	ldr	r3, [r3, #20]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d00b      	beq.n	8006ed0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ebe:	695b      	ldr	r3, [r3, #20]
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	7c12      	ldrb	r2, [r2, #16]
 8006ec4:	f107 0108 	add.w	r1, r7, #8
 8006ec8:	4610      	mov	r0, r2
 8006eca:	4798      	blx	r3
 8006ecc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006ece:	e029      	b.n	8006f24 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006ed0:	6839      	ldr	r1, [r7, #0]
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f000 fa63 	bl	800739e <USBD_CtlError>
            err++;
 8006ed8:	7afb      	ldrb	r3, [r7, #11]
 8006eda:	3301      	adds	r3, #1
 8006edc:	72fb      	strb	r3, [r7, #11]
          break;
 8006ede:	e021      	b.n	8006f24 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ee6:	699b      	ldr	r3, [r3, #24]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00b      	beq.n	8006f04 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ef2:	699b      	ldr	r3, [r3, #24]
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	7c12      	ldrb	r2, [r2, #16]
 8006ef8:	f107 0108 	add.w	r1, r7, #8
 8006efc:	4610      	mov	r0, r2
 8006efe:	4798      	blx	r3
 8006f00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f02:	e00f      	b.n	8006f24 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006f04:	6839      	ldr	r1, [r7, #0]
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 fa49 	bl	800739e <USBD_CtlError>
            err++;
 8006f0c:	7afb      	ldrb	r3, [r7, #11]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	72fb      	strb	r3, [r7, #11]
          break;
 8006f12:	e007      	b.n	8006f24 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006f14:	6839      	ldr	r1, [r7, #0]
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 fa41 	bl	800739e <USBD_CtlError>
          err++;
 8006f1c:	7afb      	ldrb	r3, [r7, #11]
 8006f1e:	3301      	adds	r3, #1
 8006f20:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006f22:	bf00      	nop
      }
      break;
 8006f24:	e037      	b.n	8006f96 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	7c1b      	ldrb	r3, [r3, #16]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d109      	bne.n	8006f42 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f36:	f107 0208 	add.w	r2, r7, #8
 8006f3a:	4610      	mov	r0, r2
 8006f3c:	4798      	blx	r3
 8006f3e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006f40:	e029      	b.n	8006f96 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006f42:	6839      	ldr	r1, [r7, #0]
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 fa2a 	bl	800739e <USBD_CtlError>
        err++;
 8006f4a:	7afb      	ldrb	r3, [r7, #11]
 8006f4c:	3301      	adds	r3, #1
 8006f4e:	72fb      	strb	r3, [r7, #11]
      break;
 8006f50:	e021      	b.n	8006f96 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	7c1b      	ldrb	r3, [r3, #16]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10d      	bne.n	8006f76 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f62:	f107 0208 	add.w	r2, r7, #8
 8006f66:	4610      	mov	r0, r2
 8006f68:	4798      	blx	r3
 8006f6a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	2207      	movs	r2, #7
 8006f72:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006f74:	e00f      	b.n	8006f96 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006f76:	6839      	ldr	r1, [r7, #0]
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 fa10 	bl	800739e <USBD_CtlError>
        err++;
 8006f7e:	7afb      	ldrb	r3, [r7, #11]
 8006f80:	3301      	adds	r3, #1
 8006f82:	72fb      	strb	r3, [r7, #11]
      break;
 8006f84:	e007      	b.n	8006f96 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8006f86:	6839      	ldr	r1, [r7, #0]
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 fa08 	bl	800739e <USBD_CtlError>
      err++;
 8006f8e:	7afb      	ldrb	r3, [r7, #11]
 8006f90:	3301      	adds	r3, #1
 8006f92:	72fb      	strb	r3, [r7, #11]
      break;
 8006f94:	bf00      	nop
  }

  if (err != 0U)
 8006f96:	7afb      	ldrb	r3, [r7, #11]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d11e      	bne.n	8006fda <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	88db      	ldrh	r3, [r3, #6]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d016      	beq.n	8006fd2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006fa4:	893b      	ldrh	r3, [r7, #8]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d00e      	beq.n	8006fc8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	88da      	ldrh	r2, [r3, #6]
 8006fae:	893b      	ldrh	r3, [r7, #8]
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	bf28      	it	cs
 8006fb4:	4613      	movcs	r3, r2
 8006fb6:	b29b      	uxth	r3, r3
 8006fb8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006fba:	893b      	ldrh	r3, [r7, #8]
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	68f9      	ldr	r1, [r7, #12]
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 fa69 	bl	8007498 <USBD_CtlSendData>
 8006fc6:	e009      	b.n	8006fdc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006fc8:	6839      	ldr	r1, [r7, #0]
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 f9e7 	bl	800739e <USBD_CtlError>
 8006fd0:	e004      	b.n	8006fdc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 faba 	bl	800754c <USBD_CtlSendStatus>
 8006fd8:	e000      	b.n	8006fdc <USBD_GetDescriptor+0x320>
    return;
 8006fda:	bf00      	nop
  }
}
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	bf00      	nop

08006fe4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	889b      	ldrh	r3, [r3, #4]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d131      	bne.n	800705a <USBD_SetAddress+0x76>
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	88db      	ldrh	r3, [r3, #6]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d12d      	bne.n	800705a <USBD_SetAddress+0x76>
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	885b      	ldrh	r3, [r3, #2]
 8007002:	2b7f      	cmp	r3, #127	@ 0x7f
 8007004:	d829      	bhi.n	800705a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	885b      	ldrh	r3, [r3, #2]
 800700a:	b2db      	uxtb	r3, r3
 800700c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007010:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007018:	b2db      	uxtb	r3, r3
 800701a:	2b03      	cmp	r3, #3
 800701c:	d104      	bne.n	8007028 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800701e:	6839      	ldr	r1, [r7, #0]
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 f9bc 	bl	800739e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007026:	e01d      	b.n	8007064 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	7bfa      	ldrb	r2, [r7, #15]
 800702c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007030:	7bfb      	ldrb	r3, [r7, #15]
 8007032:	4619      	mov	r1, r3
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 ff4d 	bl	8007ed4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 fa86 	bl	800754c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007040:	7bfb      	ldrb	r3, [r7, #15]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d004      	beq.n	8007050 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2202      	movs	r2, #2
 800704a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800704e:	e009      	b.n	8007064 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007058:	e004      	b.n	8007064 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800705a:	6839      	ldr	r1, [r7, #0]
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 f99e 	bl	800739e <USBD_CtlError>
  }
}
 8007062:	bf00      	nop
 8007064:	bf00      	nop
 8007066:	3710      	adds	r7, #16
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007076:	2300      	movs	r3, #0
 8007078:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	885b      	ldrh	r3, [r3, #2]
 800707e:	b2da      	uxtb	r2, r3
 8007080:	4b4e      	ldr	r3, [pc, #312]	@ (80071bc <USBD_SetConfig+0x150>)
 8007082:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007084:	4b4d      	ldr	r3, [pc, #308]	@ (80071bc <USBD_SetConfig+0x150>)
 8007086:	781b      	ldrb	r3, [r3, #0]
 8007088:	2b01      	cmp	r3, #1
 800708a:	d905      	bls.n	8007098 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800708c:	6839      	ldr	r1, [r7, #0]
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 f985 	bl	800739e <USBD_CtlError>
    return USBD_FAIL;
 8007094:	2303      	movs	r3, #3
 8007096:	e08c      	b.n	80071b2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	2b02      	cmp	r3, #2
 80070a2:	d002      	beq.n	80070aa <USBD_SetConfig+0x3e>
 80070a4:	2b03      	cmp	r3, #3
 80070a6:	d029      	beq.n	80070fc <USBD_SetConfig+0x90>
 80070a8:	e075      	b.n	8007196 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80070aa:	4b44      	ldr	r3, [pc, #272]	@ (80071bc <USBD_SetConfig+0x150>)
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d020      	beq.n	80070f4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80070b2:	4b42      	ldr	r3, [pc, #264]	@ (80071bc <USBD_SetConfig+0x150>)
 80070b4:	781b      	ldrb	r3, [r3, #0]
 80070b6:	461a      	mov	r2, r3
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80070bc:	4b3f      	ldr	r3, [pc, #252]	@ (80071bc <USBD_SetConfig+0x150>)
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	4619      	mov	r1, r3
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f7ff f84b 	bl	800615e <USBD_SetClassConfig>
 80070c8:	4603      	mov	r3, r0
 80070ca:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80070cc:	7bfb      	ldrb	r3, [r7, #15]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d008      	beq.n	80070e4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80070d2:	6839      	ldr	r1, [r7, #0]
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 f962 	bl	800739e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2202      	movs	r2, #2
 80070de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80070e2:	e065      	b.n	80071b0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 fa31 	bl	800754c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2203      	movs	r2, #3
 80070ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80070f2:	e05d      	b.n	80071b0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 fa29 	bl	800754c <USBD_CtlSendStatus>
      break;
 80070fa:	e059      	b.n	80071b0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80070fc:	4b2f      	ldr	r3, [pc, #188]	@ (80071bc <USBD_SetConfig+0x150>)
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d112      	bne.n	800712a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2202      	movs	r2, #2
 8007108:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800710c:	4b2b      	ldr	r3, [pc, #172]	@ (80071bc <USBD_SetConfig+0x150>)
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	461a      	mov	r2, r3
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007116:	4b29      	ldr	r3, [pc, #164]	@ (80071bc <USBD_SetConfig+0x150>)
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	4619      	mov	r1, r3
 800711c:	6878      	ldr	r0, [r7, #4]
 800711e:	f7ff f83a 	bl	8006196 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 fa12 	bl	800754c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007128:	e042      	b.n	80071b0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800712a:	4b24      	ldr	r3, [pc, #144]	@ (80071bc <USBD_SetConfig+0x150>)
 800712c:	781b      	ldrb	r3, [r3, #0]
 800712e:	461a      	mov	r2, r3
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	429a      	cmp	r2, r3
 8007136:	d02a      	beq.n	800718e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	b2db      	uxtb	r3, r3
 800713e:	4619      	mov	r1, r3
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f7ff f828 	bl	8006196 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007146:	4b1d      	ldr	r3, [pc, #116]	@ (80071bc <USBD_SetConfig+0x150>)
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	461a      	mov	r2, r3
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007150:	4b1a      	ldr	r3, [pc, #104]	@ (80071bc <USBD_SetConfig+0x150>)
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	4619      	mov	r1, r3
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f7ff f801 	bl	800615e <USBD_SetClassConfig>
 800715c:	4603      	mov	r3, r0
 800715e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007160:	7bfb      	ldrb	r3, [r7, #15]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d00f      	beq.n	8007186 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8007166:	6839      	ldr	r1, [r7, #0]
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f000 f918 	bl	800739e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	b2db      	uxtb	r3, r3
 8007174:	4619      	mov	r1, r3
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f7ff f80d 	bl	8006196 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2202      	movs	r2, #2
 8007180:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007184:	e014      	b.n	80071b0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 f9e0 	bl	800754c <USBD_CtlSendStatus>
      break;
 800718c:	e010      	b.n	80071b0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 f9dc 	bl	800754c <USBD_CtlSendStatus>
      break;
 8007194:	e00c      	b.n	80071b0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007196:	6839      	ldr	r1, [r7, #0]
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f000 f900 	bl	800739e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800719e:	4b07      	ldr	r3, [pc, #28]	@ (80071bc <USBD_SetConfig+0x150>)
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	4619      	mov	r1, r3
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f7fe fff6 	bl	8006196 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80071aa:	2303      	movs	r3, #3
 80071ac:	73fb      	strb	r3, [r7, #15]
      break;
 80071ae:	bf00      	nop
  }

  return ret;
 80071b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3710      	adds	r7, #16
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
 80071ba:	bf00      	nop
 80071bc:	20000180 	.word	0x20000180

080071c0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b082      	sub	sp, #8
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
 80071c8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	88db      	ldrh	r3, [r3, #6]
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d004      	beq.n	80071dc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80071d2:	6839      	ldr	r1, [r7, #0]
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 f8e2 	bl	800739e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80071da:	e023      	b.n	8007224 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071e2:	b2db      	uxtb	r3, r3
 80071e4:	2b02      	cmp	r3, #2
 80071e6:	dc02      	bgt.n	80071ee <USBD_GetConfig+0x2e>
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	dc03      	bgt.n	80071f4 <USBD_GetConfig+0x34>
 80071ec:	e015      	b.n	800721a <USBD_GetConfig+0x5a>
 80071ee:	2b03      	cmp	r3, #3
 80071f0:	d00b      	beq.n	800720a <USBD_GetConfig+0x4a>
 80071f2:	e012      	b.n	800721a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2200      	movs	r2, #0
 80071f8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	3308      	adds	r3, #8
 80071fe:	2201      	movs	r2, #1
 8007200:	4619      	mov	r1, r3
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f948 	bl	8007498 <USBD_CtlSendData>
        break;
 8007208:	e00c      	b.n	8007224 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	3304      	adds	r3, #4
 800720e:	2201      	movs	r2, #1
 8007210:	4619      	mov	r1, r3
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 f940 	bl	8007498 <USBD_CtlSendData>
        break;
 8007218:	e004      	b.n	8007224 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800721a:	6839      	ldr	r1, [r7, #0]
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 f8be 	bl	800739e <USBD_CtlError>
        break;
 8007222:	bf00      	nop
}
 8007224:	bf00      	nop
 8007226:	3708      	adds	r7, #8
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b082      	sub	sp, #8
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800723c:	b2db      	uxtb	r3, r3
 800723e:	3b01      	subs	r3, #1
 8007240:	2b02      	cmp	r3, #2
 8007242:	d81e      	bhi.n	8007282 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	88db      	ldrh	r3, [r3, #6]
 8007248:	2b02      	cmp	r3, #2
 800724a:	d004      	beq.n	8007256 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800724c:	6839      	ldr	r1, [r7, #0]
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 f8a5 	bl	800739e <USBD_CtlError>
        break;
 8007254:	e01a      	b.n	800728c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2201      	movs	r2, #1
 800725a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007262:	2b00      	cmp	r3, #0
 8007264:	d005      	beq.n	8007272 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	f043 0202 	orr.w	r2, r3, #2
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	330c      	adds	r3, #12
 8007276:	2202      	movs	r2, #2
 8007278:	4619      	mov	r1, r3
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 f90c 	bl	8007498 <USBD_CtlSendData>
      break;
 8007280:	e004      	b.n	800728c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007282:	6839      	ldr	r1, [r7, #0]
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f000 f88a 	bl	800739e <USBD_CtlError>
      break;
 800728a:	bf00      	nop
  }
}
 800728c:	bf00      	nop
 800728e:	3708      	adds	r7, #8
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	885b      	ldrh	r3, [r3, #2]
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d107      	bne.n	80072b6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2201      	movs	r2, #1
 80072aa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f000 f94c 	bl	800754c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80072b4:	e013      	b.n	80072de <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	885b      	ldrh	r3, [r3, #2]
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d10b      	bne.n	80072d6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	889b      	ldrh	r3, [r3, #4]
 80072c2:	0a1b      	lsrs	r3, r3, #8
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	b2da      	uxtb	r2, r3
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 f93c 	bl	800754c <USBD_CtlSendStatus>
}
 80072d4:	e003      	b.n	80072de <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80072d6:	6839      	ldr	r1, [r7, #0]
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 f860 	bl	800739e <USBD_CtlError>
}
 80072de:	bf00      	nop
 80072e0:	3708      	adds	r7, #8
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b082      	sub	sp, #8
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
 80072ee:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	3b01      	subs	r3, #1
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d80b      	bhi.n	8007316 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	885b      	ldrh	r3, [r3, #2]
 8007302:	2b01      	cmp	r3, #1
 8007304:	d10c      	bne.n	8007320 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2200      	movs	r2, #0
 800730a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f91c 	bl	800754c <USBD_CtlSendStatus>
      }
      break;
 8007314:	e004      	b.n	8007320 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007316:	6839      	ldr	r1, [r7, #0]
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f000 f840 	bl	800739e <USBD_CtlError>
      break;
 800731e:	e000      	b.n	8007322 <USBD_ClrFeature+0x3c>
      break;
 8007320:	bf00      	nop
  }
}
 8007322:	bf00      	nop
 8007324:	3708      	adds	r7, #8
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}

0800732a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800732a:	b580      	push	{r7, lr}
 800732c:	b084      	sub	sp, #16
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
 8007332:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	781a      	ldrb	r2, [r3, #0]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	3301      	adds	r3, #1
 8007344:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	781a      	ldrb	r2, [r3, #0]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	3301      	adds	r3, #1
 8007352:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f7ff fa16 	bl	8006786 <SWAPBYTE>
 800735a:	4603      	mov	r3, r0
 800735c:	461a      	mov	r2, r3
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	3301      	adds	r3, #1
 8007366:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	3301      	adds	r3, #1
 800736c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f7ff fa09 	bl	8006786 <SWAPBYTE>
 8007374:	4603      	mov	r3, r0
 8007376:	461a      	mov	r2, r3
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	3301      	adds	r3, #1
 8007380:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	3301      	adds	r3, #1
 8007386:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007388:	68f8      	ldr	r0, [r7, #12]
 800738a:	f7ff f9fc 	bl	8006786 <SWAPBYTE>
 800738e:	4603      	mov	r3, r0
 8007390:	461a      	mov	r2, r3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	80da      	strh	r2, [r3, #6]
}
 8007396:	bf00      	nop
 8007398:	3710      	adds	r7, #16
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}

0800739e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800739e:	b580      	push	{r7, lr}
 80073a0:	b082      	sub	sp, #8
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
 80073a6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80073a8:	2180      	movs	r1, #128	@ 0x80
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fcfa 	bl	8007da4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80073b0:	2100      	movs	r1, #0
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 fcf6 	bl	8007da4 <USBD_LL_StallEP>
}
 80073b8:	bf00      	nop
 80073ba:	3708      	adds	r7, #8
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80073cc:	2300      	movs	r3, #0
 80073ce:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d042      	beq.n	800745c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80073da:	6938      	ldr	r0, [r7, #16]
 80073dc:	f000 f842 	bl	8007464 <USBD_GetLen>
 80073e0:	4603      	mov	r3, r0
 80073e2:	3301      	adds	r3, #1
 80073e4:	005b      	lsls	r3, r3, #1
 80073e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073ea:	d808      	bhi.n	80073fe <USBD_GetString+0x3e>
 80073ec:	6938      	ldr	r0, [r7, #16]
 80073ee:	f000 f839 	bl	8007464 <USBD_GetLen>
 80073f2:	4603      	mov	r3, r0
 80073f4:	3301      	adds	r3, #1
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	005b      	lsls	r3, r3, #1
 80073fa:	b29a      	uxth	r2, r3
 80073fc:	e001      	b.n	8007402 <USBD_GetString+0x42>
 80073fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007406:	7dfb      	ldrb	r3, [r7, #23]
 8007408:	68ba      	ldr	r2, [r7, #8]
 800740a:	4413      	add	r3, r2
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	7812      	ldrb	r2, [r2, #0]
 8007410:	701a      	strb	r2, [r3, #0]
  idx++;
 8007412:	7dfb      	ldrb	r3, [r7, #23]
 8007414:	3301      	adds	r3, #1
 8007416:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007418:	7dfb      	ldrb	r3, [r7, #23]
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	4413      	add	r3, r2
 800741e:	2203      	movs	r2, #3
 8007420:	701a      	strb	r2, [r3, #0]
  idx++;
 8007422:	7dfb      	ldrb	r3, [r7, #23]
 8007424:	3301      	adds	r3, #1
 8007426:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007428:	e013      	b.n	8007452 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800742a:	7dfb      	ldrb	r3, [r7, #23]
 800742c:	68ba      	ldr	r2, [r7, #8]
 800742e:	4413      	add	r3, r2
 8007430:	693a      	ldr	r2, [r7, #16]
 8007432:	7812      	ldrb	r2, [r2, #0]
 8007434:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	3301      	adds	r3, #1
 800743a:	613b      	str	r3, [r7, #16]
    idx++;
 800743c:	7dfb      	ldrb	r3, [r7, #23]
 800743e:	3301      	adds	r3, #1
 8007440:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007442:	7dfb      	ldrb	r3, [r7, #23]
 8007444:	68ba      	ldr	r2, [r7, #8]
 8007446:	4413      	add	r3, r2
 8007448:	2200      	movs	r2, #0
 800744a:	701a      	strb	r2, [r3, #0]
    idx++;
 800744c:	7dfb      	ldrb	r3, [r7, #23]
 800744e:	3301      	adds	r3, #1
 8007450:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d1e7      	bne.n	800742a <USBD_GetString+0x6a>
 800745a:	e000      	b.n	800745e <USBD_GetString+0x9e>
    return;
 800745c:	bf00      	nop
  }
}
 800745e:	3718      	adds	r7, #24
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}

08007464 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800746c:	2300      	movs	r3, #0
 800746e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007474:	e005      	b.n	8007482 <USBD_GetLen+0x1e>
  {
    len++;
 8007476:	7bfb      	ldrb	r3, [r7, #15]
 8007478:	3301      	adds	r3, #1
 800747a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	3301      	adds	r3, #1
 8007480:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1f5      	bne.n	8007476 <USBD_GetLen+0x12>
  }

  return len;
 800748a:	7bfb      	ldrb	r3, [r7, #15]
}
 800748c:	4618      	mov	r0, r3
 800748e:	3714      	adds	r7, #20
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b084      	sub	sp, #16
 800749c:	af00      	add	r7, sp, #0
 800749e:	60f8      	str	r0, [r7, #12]
 80074a0:	60b9      	str	r1, [r7, #8]
 80074a2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2202      	movs	r2, #2
 80074a8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	68ba      	ldr	r2, [r7, #8]
 80074bc:	2100      	movs	r1, #0
 80074be:	68f8      	ldr	r0, [r7, #12]
 80074c0:	f000 fd3e 	bl	8007f40 <USBD_LL_Transmit>

  return USBD_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3710      	adds	r7, #16
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}

080074ce <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80074ce:	b580      	push	{r7, lr}
 80074d0:	b084      	sub	sp, #16
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	60f8      	str	r0, [r7, #12]
 80074d6:	60b9      	str	r1, [r7, #8]
 80074d8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	2100      	movs	r1, #0
 80074e0:	68f8      	ldr	r0, [r7, #12]
 80074e2:	f000 fd2d 	bl	8007f40 <USBD_LL_Transmit>

  return USBD_OK;
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3710      	adds	r7, #16
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b084      	sub	sp, #16
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2203      	movs	r2, #3
 8007500:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	68ba      	ldr	r2, [r7, #8]
 8007518:	2100      	movs	r1, #0
 800751a:	68f8      	ldr	r0, [r7, #12]
 800751c:	f000 fd48 	bl	8007fb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}

0800752a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800752a:	b580      	push	{r7, lr}
 800752c:	b084      	sub	sp, #16
 800752e:	af00      	add	r7, sp, #0
 8007530:	60f8      	str	r0, [r7, #12]
 8007532:	60b9      	str	r1, [r7, #8]
 8007534:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	68ba      	ldr	r2, [r7, #8]
 800753a:	2100      	movs	r1, #0
 800753c:	68f8      	ldr	r0, [r7, #12]
 800753e:	f000 fd37 	bl	8007fb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007542:	2300      	movs	r3, #0
}
 8007544:	4618      	mov	r0, r3
 8007546:	3710      	adds	r7, #16
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}

0800754c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2204      	movs	r2, #4
 8007558:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800755c:	2300      	movs	r3, #0
 800755e:	2200      	movs	r2, #0
 8007560:	2100      	movs	r1, #0
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 fcec 	bl	8007f40 <USBD_LL_Transmit>

  return USBD_OK;
 8007568:	2300      	movs	r3, #0
}
 800756a:	4618      	mov	r0, r3
 800756c:	3708      	adds	r7, #8
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}

08007572 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007572:	b580      	push	{r7, lr}
 8007574:	b082      	sub	sp, #8
 8007576:	af00      	add	r7, sp, #0
 8007578:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2205      	movs	r2, #5
 800757e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007582:	2300      	movs	r3, #0
 8007584:	2200      	movs	r2, #0
 8007586:	2100      	movs	r1, #0
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 fd11 	bl	8007fb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800758e:	2300      	movs	r3, #0
}
 8007590:	4618      	mov	r0, r3
 8007592:	3708      	adds	r7, #8
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800759c:	2200      	movs	r2, #0
 800759e:	4912      	ldr	r1, [pc, #72]	@ (80075e8 <MX_USB_DEVICE_Init+0x50>)
 80075a0:	4812      	ldr	r0, [pc, #72]	@ (80075ec <MX_USB_DEVICE_Init+0x54>)
 80075a2:	f7fe fd5f 	bl	8006064 <USBD_Init>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d001      	beq.n	80075b0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80075ac:	f7f8 ff34 	bl	8000418 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80075b0:	490f      	ldr	r1, [pc, #60]	@ (80075f0 <MX_USB_DEVICE_Init+0x58>)
 80075b2:	480e      	ldr	r0, [pc, #56]	@ (80075ec <MX_USB_DEVICE_Init+0x54>)
 80075b4:	f7fe fd86 	bl	80060c4 <USBD_RegisterClass>
 80075b8:	4603      	mov	r3, r0
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d001      	beq.n	80075c2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80075be:	f7f8 ff2b 	bl	8000418 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80075c2:	490c      	ldr	r1, [pc, #48]	@ (80075f4 <MX_USB_DEVICE_Init+0x5c>)
 80075c4:	4809      	ldr	r0, [pc, #36]	@ (80075ec <MX_USB_DEVICE_Init+0x54>)
 80075c6:	f7fe fcbd 	bl	8005f44 <USBD_CDC_RegisterInterface>
 80075ca:	4603      	mov	r3, r0
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d001      	beq.n	80075d4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80075d0:	f7f8 ff22 	bl	8000418 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80075d4:	4805      	ldr	r0, [pc, #20]	@ (80075ec <MX_USB_DEVICE_Init+0x54>)
 80075d6:	f7fe fdab 	bl	8006130 <USBD_Start>
 80075da:	4603      	mov	r3, r0
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d001      	beq.n	80075e4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80075e0:	f7f8 ff1a 	bl	8000418 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80075e4:	bf00      	nop
 80075e6:	bd80      	pop	{r7, pc}
 80075e8:	200000ac 	.word	0x200000ac
 80075ec:	20000184 	.word	0x20000184
 80075f0:	20000018 	.word	0x20000018
 80075f4:	20000098 	.word	0x20000098

080075f8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80075fc:	2200      	movs	r2, #0
 80075fe:	4905      	ldr	r1, [pc, #20]	@ (8007614 <CDC_Init_FS+0x1c>)
 8007600:	4805      	ldr	r0, [pc, #20]	@ (8007618 <CDC_Init_FS+0x20>)
 8007602:	f7fe fcb9 	bl	8005f78 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007606:	4905      	ldr	r1, [pc, #20]	@ (800761c <CDC_Init_FS+0x24>)
 8007608:	4803      	ldr	r0, [pc, #12]	@ (8007618 <CDC_Init_FS+0x20>)
 800760a:	f7fe fcd7 	bl	8005fbc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800760e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007610:	4618      	mov	r0, r3
 8007612:	bd80      	pop	{r7, pc}
 8007614:	20000860 	.word	0x20000860
 8007618:	20000184 	.word	0x20000184
 800761c:	20000460 	.word	0x20000460

08007620 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007620:	b480      	push	{r7}
 8007622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007624:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007626:	4618      	mov	r0, r3
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr

08007630 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007630:	b480      	push	{r7}
 8007632:	b083      	sub	sp, #12
 8007634:	af00      	add	r7, sp, #0
 8007636:	4603      	mov	r3, r0
 8007638:	6039      	str	r1, [r7, #0]
 800763a:	71fb      	strb	r3, [r7, #7]
 800763c:	4613      	mov	r3, r2
 800763e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007640:	79fb      	ldrb	r3, [r7, #7]
 8007642:	2b23      	cmp	r3, #35	@ 0x23
 8007644:	d84a      	bhi.n	80076dc <CDC_Control_FS+0xac>
 8007646:	a201      	add	r2, pc, #4	@ (adr r2, 800764c <CDC_Control_FS+0x1c>)
 8007648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800764c:	080076dd 	.word	0x080076dd
 8007650:	080076dd 	.word	0x080076dd
 8007654:	080076dd 	.word	0x080076dd
 8007658:	080076dd 	.word	0x080076dd
 800765c:	080076dd 	.word	0x080076dd
 8007660:	080076dd 	.word	0x080076dd
 8007664:	080076dd 	.word	0x080076dd
 8007668:	080076dd 	.word	0x080076dd
 800766c:	080076dd 	.word	0x080076dd
 8007670:	080076dd 	.word	0x080076dd
 8007674:	080076dd 	.word	0x080076dd
 8007678:	080076dd 	.word	0x080076dd
 800767c:	080076dd 	.word	0x080076dd
 8007680:	080076dd 	.word	0x080076dd
 8007684:	080076dd 	.word	0x080076dd
 8007688:	080076dd 	.word	0x080076dd
 800768c:	080076dd 	.word	0x080076dd
 8007690:	080076dd 	.word	0x080076dd
 8007694:	080076dd 	.word	0x080076dd
 8007698:	080076dd 	.word	0x080076dd
 800769c:	080076dd 	.word	0x080076dd
 80076a0:	080076dd 	.word	0x080076dd
 80076a4:	080076dd 	.word	0x080076dd
 80076a8:	080076dd 	.word	0x080076dd
 80076ac:	080076dd 	.word	0x080076dd
 80076b0:	080076dd 	.word	0x080076dd
 80076b4:	080076dd 	.word	0x080076dd
 80076b8:	080076dd 	.word	0x080076dd
 80076bc:	080076dd 	.word	0x080076dd
 80076c0:	080076dd 	.word	0x080076dd
 80076c4:	080076dd 	.word	0x080076dd
 80076c8:	080076dd 	.word	0x080076dd
 80076cc:	080076dd 	.word	0x080076dd
 80076d0:	080076dd 	.word	0x080076dd
 80076d4:	080076dd 	.word	0x080076dd
 80076d8:	080076dd 	.word	0x080076dd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80076dc:	bf00      	nop
  }

  return (USBD_OK);
 80076de:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b082      	sub	sp, #8
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80076f6:	6879      	ldr	r1, [r7, #4]
 80076f8:	4805      	ldr	r0, [pc, #20]	@ (8007710 <CDC_Receive_FS+0x24>)
 80076fa:	f7fe fc5f 	bl	8005fbc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80076fe:	4804      	ldr	r0, [pc, #16]	@ (8007710 <CDC_Receive_FS+0x24>)
 8007700:	f7fe fc7a 	bl	8005ff8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007704:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007706:	4618      	mov	r0, r3
 8007708:	3708      	adds	r7, #8
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	20000184 	.word	0x20000184

08007714 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007714:	b480      	push	{r7}
 8007716:	b087      	sub	sp, #28
 8007718:	af00      	add	r7, sp, #0
 800771a:	60f8      	str	r0, [r7, #12]
 800771c:	60b9      	str	r1, [r7, #8]
 800771e:	4613      	mov	r3, r2
 8007720:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007722:	2300      	movs	r3, #0
 8007724:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007726:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800772a:	4618      	mov	r0, r3
 800772c:	371c      	adds	r7, #28
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr
	...

08007738 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007738:	b480      	push	{r7}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
 800773e:	4603      	mov	r3, r0
 8007740:	6039      	str	r1, [r7, #0]
 8007742:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	2212      	movs	r2, #18
 8007748:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800774a:	4b03      	ldr	r3, [pc, #12]	@ (8007758 <USBD_FS_DeviceDescriptor+0x20>)
}
 800774c:	4618      	mov	r0, r3
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr
 8007758:	200000cc 	.word	0x200000cc

0800775c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	4603      	mov	r3, r0
 8007764:	6039      	str	r1, [r7, #0]
 8007766:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	2204      	movs	r2, #4
 800776c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800776e:	4b03      	ldr	r3, [pc, #12]	@ (800777c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007770:	4618      	mov	r0, r3
 8007772:	370c      	adds	r7, #12
 8007774:	46bd      	mov	sp, r7
 8007776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777a:	4770      	bx	lr
 800777c:	200000ec 	.word	0x200000ec

08007780 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	4603      	mov	r3, r0
 8007788:	6039      	str	r1, [r7, #0]
 800778a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800778c:	79fb      	ldrb	r3, [r7, #7]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d105      	bne.n	800779e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007792:	683a      	ldr	r2, [r7, #0]
 8007794:	4907      	ldr	r1, [pc, #28]	@ (80077b4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007796:	4808      	ldr	r0, [pc, #32]	@ (80077b8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007798:	f7ff fe12 	bl	80073c0 <USBD_GetString>
 800779c:	e004      	b.n	80077a8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800779e:	683a      	ldr	r2, [r7, #0]
 80077a0:	4904      	ldr	r1, [pc, #16]	@ (80077b4 <USBD_FS_ProductStrDescriptor+0x34>)
 80077a2:	4805      	ldr	r0, [pc, #20]	@ (80077b8 <USBD_FS_ProductStrDescriptor+0x38>)
 80077a4:	f7ff fe0c 	bl	80073c0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80077a8:	4b02      	ldr	r3, [pc, #8]	@ (80077b4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3708      	adds	r7, #8
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	20000c60 	.word	0x20000c60
 80077b8:	08008160 	.word	0x08008160

080077bc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b082      	sub	sp, #8
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	4603      	mov	r3, r0
 80077c4:	6039      	str	r1, [r7, #0]
 80077c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80077c8:	683a      	ldr	r2, [r7, #0]
 80077ca:	4904      	ldr	r1, [pc, #16]	@ (80077dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80077cc:	4804      	ldr	r0, [pc, #16]	@ (80077e0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80077ce:	f7ff fdf7 	bl	80073c0 <USBD_GetString>
  return USBD_StrDesc;
 80077d2:	4b02      	ldr	r3, [pc, #8]	@ (80077dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3708      	adds	r7, #8
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}
 80077dc:	20000c60 	.word	0x20000c60
 80077e0:	08008178 	.word	0x08008178

080077e4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b082      	sub	sp, #8
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	4603      	mov	r3, r0
 80077ec:	6039      	str	r1, [r7, #0]
 80077ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	221a      	movs	r2, #26
 80077f4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80077f6:	f000 f855 	bl	80078a4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80077fa:	4b02      	ldr	r3, [pc, #8]	@ (8007804 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3708      	adds	r7, #8
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	200000f0 	.word	0x200000f0

08007808 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	4603      	mov	r3, r0
 8007810:	6039      	str	r1, [r7, #0]
 8007812:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007814:	79fb      	ldrb	r3, [r7, #7]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d105      	bne.n	8007826 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800781a:	683a      	ldr	r2, [r7, #0]
 800781c:	4907      	ldr	r1, [pc, #28]	@ (800783c <USBD_FS_ConfigStrDescriptor+0x34>)
 800781e:	4808      	ldr	r0, [pc, #32]	@ (8007840 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007820:	f7ff fdce 	bl	80073c0 <USBD_GetString>
 8007824:	e004      	b.n	8007830 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007826:	683a      	ldr	r2, [r7, #0]
 8007828:	4904      	ldr	r1, [pc, #16]	@ (800783c <USBD_FS_ConfigStrDescriptor+0x34>)
 800782a:	4805      	ldr	r0, [pc, #20]	@ (8007840 <USBD_FS_ConfigStrDescriptor+0x38>)
 800782c:	f7ff fdc8 	bl	80073c0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007830:	4b02      	ldr	r3, [pc, #8]	@ (800783c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007832:	4618      	mov	r0, r3
 8007834:	3708      	adds	r7, #8
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
 800783a:	bf00      	nop
 800783c:	20000c60 	.word	0x20000c60
 8007840:	0800818c 	.word	0x0800818c

08007844 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b082      	sub	sp, #8
 8007848:	af00      	add	r7, sp, #0
 800784a:	4603      	mov	r3, r0
 800784c:	6039      	str	r1, [r7, #0]
 800784e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007850:	79fb      	ldrb	r3, [r7, #7]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d105      	bne.n	8007862 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007856:	683a      	ldr	r2, [r7, #0]
 8007858:	4907      	ldr	r1, [pc, #28]	@ (8007878 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800785a:	4808      	ldr	r0, [pc, #32]	@ (800787c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800785c:	f7ff fdb0 	bl	80073c0 <USBD_GetString>
 8007860:	e004      	b.n	800786c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007862:	683a      	ldr	r2, [r7, #0]
 8007864:	4904      	ldr	r1, [pc, #16]	@ (8007878 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007866:	4805      	ldr	r0, [pc, #20]	@ (800787c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007868:	f7ff fdaa 	bl	80073c0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800786c:	4b02      	ldr	r3, [pc, #8]	@ (8007878 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800786e:	4618      	mov	r0, r3
 8007870:	3708      	adds	r7, #8
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	20000c60 	.word	0x20000c60
 800787c:	08008198 	.word	0x08008198

08007880 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
 8007886:	4603      	mov	r3, r0
 8007888:	6039      	str	r1, [r7, #0]
 800788a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	220c      	movs	r2, #12
 8007890:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8007892:	4b03      	ldr	r3, [pc, #12]	@ (80078a0 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8007894:	4618      	mov	r0, r3
 8007896:	370c      	adds	r7, #12
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr
 80078a0:	200000e0 	.word	0x200000e0

080078a4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80078aa:	4b0f      	ldr	r3, [pc, #60]	@ (80078e8 <Get_SerialNum+0x44>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80078b0:	4b0e      	ldr	r3, [pc, #56]	@ (80078ec <Get_SerialNum+0x48>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80078b6:	4b0e      	ldr	r3, [pc, #56]	@ (80078f0 <Get_SerialNum+0x4c>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	4413      	add	r3, r2
 80078c2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d009      	beq.n	80078de <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80078ca:	2208      	movs	r2, #8
 80078cc:	4909      	ldr	r1, [pc, #36]	@ (80078f4 <Get_SerialNum+0x50>)
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f000 f814 	bl	80078fc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80078d4:	2204      	movs	r2, #4
 80078d6:	4908      	ldr	r1, [pc, #32]	@ (80078f8 <Get_SerialNum+0x54>)
 80078d8:	68b8      	ldr	r0, [r7, #8]
 80078da:	f000 f80f 	bl	80078fc <IntToUnicode>
  }
}
 80078de:	bf00      	nop
 80078e0:	3710      	adds	r7, #16
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop
 80078e8:	1fff7590 	.word	0x1fff7590
 80078ec:	1fff7594 	.word	0x1fff7594
 80078f0:	1fff7598 	.word	0x1fff7598
 80078f4:	200000f2 	.word	0x200000f2
 80078f8:	20000102 	.word	0x20000102

080078fc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b087      	sub	sp, #28
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	4613      	mov	r3, r2
 8007908:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800790a:	2300      	movs	r3, #0
 800790c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800790e:	2300      	movs	r3, #0
 8007910:	75fb      	strb	r3, [r7, #23]
 8007912:	e027      	b.n	8007964 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	0f1b      	lsrs	r3, r3, #28
 8007918:	2b09      	cmp	r3, #9
 800791a:	d80b      	bhi.n	8007934 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	0f1b      	lsrs	r3, r3, #28
 8007920:	b2da      	uxtb	r2, r3
 8007922:	7dfb      	ldrb	r3, [r7, #23]
 8007924:	005b      	lsls	r3, r3, #1
 8007926:	4619      	mov	r1, r3
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	440b      	add	r3, r1
 800792c:	3230      	adds	r2, #48	@ 0x30
 800792e:	b2d2      	uxtb	r2, r2
 8007930:	701a      	strb	r2, [r3, #0]
 8007932:	e00a      	b.n	800794a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	0f1b      	lsrs	r3, r3, #28
 8007938:	b2da      	uxtb	r2, r3
 800793a:	7dfb      	ldrb	r3, [r7, #23]
 800793c:	005b      	lsls	r3, r3, #1
 800793e:	4619      	mov	r1, r3
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	440b      	add	r3, r1
 8007944:	3237      	adds	r2, #55	@ 0x37
 8007946:	b2d2      	uxtb	r2, r2
 8007948:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	011b      	lsls	r3, r3, #4
 800794e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007950:	7dfb      	ldrb	r3, [r7, #23]
 8007952:	005b      	lsls	r3, r3, #1
 8007954:	3301      	adds	r3, #1
 8007956:	68ba      	ldr	r2, [r7, #8]
 8007958:	4413      	add	r3, r2
 800795a:	2200      	movs	r2, #0
 800795c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800795e:	7dfb      	ldrb	r3, [r7, #23]
 8007960:	3301      	adds	r3, #1
 8007962:	75fb      	strb	r3, [r7, #23]
 8007964:	7dfa      	ldrb	r2, [r7, #23]
 8007966:	79fb      	ldrb	r3, [r7, #7]
 8007968:	429a      	cmp	r2, r3
 800796a:	d3d3      	bcc.n	8007914 <IntToUnicode+0x18>
  }
}
 800796c:	bf00      	nop
 800796e:	bf00      	nop
 8007970:	371c      	adds	r7, #28
 8007972:	46bd      	mov	sp, r7
 8007974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007978:	4770      	bx	lr
	...

0800797c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b096      	sub	sp, #88	@ 0x58
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007984:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8007988:	2200      	movs	r2, #0
 800798a:	601a      	str	r2, [r3, #0]
 800798c:	605a      	str	r2, [r3, #4]
 800798e:	609a      	str	r2, [r3, #8]
 8007990:	60da      	str	r2, [r3, #12]
 8007992:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007994:	f107 0310 	add.w	r3, r7, #16
 8007998:	2234      	movs	r2, #52	@ 0x34
 800799a:	2100      	movs	r1, #0
 800799c:	4618      	mov	r0, r3
 800799e:	f000 fba7 	bl	80080f0 <memset>
  if(pcdHandle->Instance==USB)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a24      	ldr	r2, [pc, #144]	@ (8007a38 <HAL_PCD_MspInit+0xbc>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d141      	bne.n	8007a30 <HAL_PCD_MspInit+0xb4>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80079ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80079b0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_MSI;
 80079b2:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 80079b6:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80079b8:	f107 0310 	add.w	r3, r7, #16
 80079bc:	4618      	mov	r0, r3
 80079be:	f7fb fe65 	bl	800368c <HAL_RCCEx_PeriphCLKConfig>
 80079c2:	4603      	mov	r3, r0
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d001      	beq.n	80079cc <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80079c8:	f7f8 fd26 	bl	8000418 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80079cc:	4b1b      	ldr	r3, [pc, #108]	@ (8007a3c <HAL_PCD_MspInit+0xc0>)
 80079ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079d0:	4a1a      	ldr	r2, [pc, #104]	@ (8007a3c <HAL_PCD_MspInit+0xc0>)
 80079d2:	f043 0301 	orr.w	r3, r3, #1
 80079d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80079d8:	4b18      	ldr	r3, [pc, #96]	@ (8007a3c <HAL_PCD_MspInit+0xc0>)
 80079da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079dc:	f003 0301 	and.w	r3, r3, #1
 80079e0:	60fb      	str	r3, [r7, #12]
 80079e2:	68fb      	ldr	r3, [r7, #12]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80079e4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80079e8:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079ea:	2302      	movs	r3, #2
 80079ec:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079ee:	2300      	movs	r3, #0
 80079f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80079f2:	2303      	movs	r3, #3
 80079f4:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
 80079f6:	230a      	movs	r3, #10
 80079f8:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80079fa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80079fe:	4619      	mov	r1, r3
 8007a00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007a04:	f7f8 ff86 	bl	8000914 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007a08:	4b0c      	ldr	r3, [pc, #48]	@ (8007a3c <HAL_PCD_MspInit+0xc0>)
 8007a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a0c:	4a0b      	ldr	r2, [pc, #44]	@ (8007a3c <HAL_PCD_MspInit+0xc0>)
 8007a0e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007a12:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a14:	4b09      	ldr	r3, [pc, #36]	@ (8007a3c <HAL_PCD_MspInit+0xc0>)
 8007a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007a1c:	60bb      	str	r3, [r7, #8]
 8007a1e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8007a20:	2200      	movs	r2, #0
 8007a22:	2100      	movs	r1, #0
 8007a24:	2043      	movs	r0, #67	@ 0x43
 8007a26:	f7f8 ff3e 	bl	80008a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8007a2a:	2043      	movs	r0, #67	@ 0x43
 8007a2c:	f7f8 ff57 	bl	80008de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007a30:	bf00      	nop
 8007a32:	3758      	adds	r7, #88	@ 0x58
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}
 8007a38:	40006800 	.word	0x40006800
 8007a3c:	40021000 	.word	0x40021000

08007a40 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b082      	sub	sp, #8
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8007a54:	4619      	mov	r1, r3
 8007a56:	4610      	mov	r0, r2
 8007a58:	f7fe fbb7 	bl	80061ca <USBD_LL_SetupStage>
}
 8007a5c:	bf00      	nop
 8007a5e:	3708      	adds	r7, #8
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 8007a76:	78fa      	ldrb	r2, [r7, #3]
 8007a78:	6879      	ldr	r1, [r7, #4]
 8007a7a:	4613      	mov	r3, r2
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	4413      	add	r3, r2
 8007a80:	00db      	lsls	r3, r3, #3
 8007a82:	440b      	add	r3, r1
 8007a84:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	78fb      	ldrb	r3, [r7, #3]
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	f7fe fbf1 	bl	8006274 <USBD_LL_DataOutStage>
}
 8007a92:	bf00      	nop
 8007a94:	3708      	adds	r7, #8
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b082      	sub	sp, #8
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	6078      	str	r0, [r7, #4]
 8007aa2:	460b      	mov	r3, r1
 8007aa4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 8007aac:	78fa      	ldrb	r2, [r7, #3]
 8007aae:	6879      	ldr	r1, [r7, #4]
 8007ab0:	4613      	mov	r3, r2
 8007ab2:	009b      	lsls	r3, r3, #2
 8007ab4:	4413      	add	r3, r2
 8007ab6:	00db      	lsls	r3, r3, #3
 8007ab8:	440b      	add	r3, r1
 8007aba:	3324      	adds	r3, #36	@ 0x24
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	78fb      	ldrb	r3, [r7, #3]
 8007ac0:	4619      	mov	r1, r3
 8007ac2:	f7fe fc8a 	bl	80063da <USBD_LL_DataInStage>
}
 8007ac6:	bf00      	nop
 8007ac8:	3708      	adds	r7, #8
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}

08007ace <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ace:	b580      	push	{r7, lr}
 8007ad0:	b082      	sub	sp, #8
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8007adc:	4618      	mov	r0, r3
 8007ade:	f7fe fdc4 	bl	800666a <USBD_LL_SOF>
}
 8007ae2:	bf00      	nop
 8007ae4:	3708      	adds	r7, #8
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007aea:	b580      	push	{r7, lr}
 8007aec:	b084      	sub	sp, #16
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007af2:	2301      	movs	r3, #1
 8007af4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	799b      	ldrb	r3, [r3, #6]
 8007afa:	2b02      	cmp	r3, #2
 8007afc:	d001      	beq.n	8007b02 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007afe:	f7f8 fc8b 	bl	8000418 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8007b08:	7bfa      	ldrb	r2, [r7, #15]
 8007b0a:	4611      	mov	r1, r2
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f7fe fd68 	bl	80065e2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f7fe fd10 	bl	800653e <USBD_LL_Reset>
}
 8007b1e:	bf00      	nop
 8007b20:	3710      	adds	r7, #16
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}
	...

08007b28 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b082      	sub	sp, #8
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7fe fd63 	bl	8006602 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	7a9b      	ldrb	r3, [r3, #10]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d005      	beq.n	8007b50 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007b44:	4b04      	ldr	r3, [pc, #16]	@ (8007b58 <HAL_PCD_SuspendCallback+0x30>)
 8007b46:	691b      	ldr	r3, [r3, #16]
 8007b48:	4a03      	ldr	r2, [pc, #12]	@ (8007b58 <HAL_PCD_SuspendCallback+0x30>)
 8007b4a:	f043 0306 	orr.w	r3, r3, #6
 8007b4e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007b50:	bf00      	nop
 8007b52:	3708      	adds	r7, #8
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}
 8007b58:	e000ed00 	.word	0xe000ed00

08007b5c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b082      	sub	sp, #8
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	7a9b      	ldrb	r3, [r3, #10]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d007      	beq.n	8007b7c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007b6c:	4b08      	ldr	r3, [pc, #32]	@ (8007b90 <HAL_PCD_ResumeCallback+0x34>)
 8007b6e:	691b      	ldr	r3, [r3, #16]
 8007b70:	4a07      	ldr	r2, [pc, #28]	@ (8007b90 <HAL_PCD_ResumeCallback+0x34>)
 8007b72:	f023 0306 	bic.w	r3, r3, #6
 8007b76:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007b78:	f000 fab4 	bl	80080e4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8007b82:	4618      	mov	r0, r3
 8007b84:	f7fe fd59 	bl	800663a <USBD_LL_Resume>
}
 8007b88:	bf00      	nop
 8007b8a:	3708      	adds	r7, #8
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}
 8007b90:	e000ed00 	.word	0xe000ed00

08007b94 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b082      	sub	sp, #8
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8007b9c:	f7fa ff18 	bl	80029d0 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8007ba0:	4a2b      	ldr	r2, [pc, #172]	@ (8007c50 <USBD_LL_Init+0xbc>)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8c2 32dc 	str.w	r3, [r2, #732]	@ 0x2dc
  pdev->pData = &hpcd_USB_FS;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	4a29      	ldr	r2, [pc, #164]	@ (8007c50 <USBD_LL_Init+0xbc>)
 8007bac:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_FS.Instance = USB;
 8007bb0:	4b27      	ldr	r3, [pc, #156]	@ (8007c50 <USBD_LL_Init+0xbc>)
 8007bb2:	4a28      	ldr	r2, [pc, #160]	@ (8007c54 <USBD_LL_Init+0xc0>)
 8007bb4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007bb6:	4b26      	ldr	r3, [pc, #152]	@ (8007c50 <USBD_LL_Init+0xbc>)
 8007bb8:	2208      	movs	r2, #8
 8007bba:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007bbc:	4b24      	ldr	r3, [pc, #144]	@ (8007c50 <USBD_LL_Init+0xbc>)
 8007bbe:	2202      	movs	r2, #2
 8007bc0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007bc2:	4b23      	ldr	r3, [pc, #140]	@ (8007c50 <USBD_LL_Init+0xbc>)
 8007bc4:	2202      	movs	r2, #2
 8007bc6:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8007bc8:	4b21      	ldr	r3, [pc, #132]	@ (8007c50 <USBD_LL_Init+0xbc>)
 8007bca:	2200      	movs	r2, #0
 8007bcc:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007bce:	4b20      	ldr	r3, [pc, #128]	@ (8007c50 <USBD_LL_Init+0xbc>)
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8007c50 <USBD_LL_Init+0xbc>)
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007bda:	4b1d      	ldr	r3, [pc, #116]	@ (8007c50 <USBD_LL_Init+0xbc>)
 8007bdc:	2200      	movs	r2, #0
 8007bde:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007be0:	481b      	ldr	r0, [pc, #108]	@ (8007c50 <USBD_LL_Init+0xbc>)
 8007be2:	f7f9 f953 	bl	8000e8c <HAL_PCD_Init>
 8007be6:	4603      	mov	r3, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d001      	beq.n	8007bf0 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8007bec:	f7f8 fc14 	bl	8000418 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007bf6:	2318      	movs	r3, #24
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	2100      	movs	r1, #0
 8007bfc:	f7fa fe17 	bl	800282e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007c06:	2358      	movs	r3, #88	@ 0x58
 8007c08:	2200      	movs	r2, #0
 8007c0a:	2180      	movs	r1, #128	@ 0x80
 8007c0c:	f7fa fe0f 	bl	800282e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007c16:	23c0      	movs	r3, #192	@ 0xc0
 8007c18:	2200      	movs	r2, #0
 8007c1a:	2181      	movs	r1, #129	@ 0x81
 8007c1c:	f7fa fe07 	bl	800282e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007c26:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	2101      	movs	r1, #1
 8007c2e:	f7fa fdfe 	bl	800282e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007c38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	2182      	movs	r1, #130	@ 0x82
 8007c40:	f7fa fdf5 	bl	800282e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007c44:	2300      	movs	r3, #0
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3708      	adds	r7, #8
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	bf00      	nop
 8007c50:	20000e60 	.word	0x20000e60
 8007c54:	40006800 	.word	0x40006800

08007c58 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c60:	2300      	movs	r3, #0
 8007c62:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c64:	2300      	movs	r3, #0
 8007c66:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f7f9 fa09 	bl	8001086 <HAL_PCD_Start>
 8007c74:	4603      	mov	r3, r0
 8007c76:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007c78:	7bbb      	ldrb	r3, [r7, #14]
 8007c7a:	2b03      	cmp	r3, #3
 8007c7c:	d816      	bhi.n	8007cac <USBD_LL_Start+0x54>
 8007c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8007c84 <USBD_LL_Start+0x2c>)
 8007c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c84:	08007c95 	.word	0x08007c95
 8007c88:	08007c9b 	.word	0x08007c9b
 8007c8c:	08007ca1 	.word	0x08007ca1
 8007c90:	08007ca7 	.word	0x08007ca7
    case HAL_OK :
      usb_status = USBD_OK;
 8007c94:	2300      	movs	r3, #0
 8007c96:	73fb      	strb	r3, [r7, #15]
    break;
 8007c98:	e00b      	b.n	8007cb2 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	73fb      	strb	r3, [r7, #15]
    break;
 8007c9e:	e008      	b.n	8007cb2 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	73fb      	strb	r3, [r7, #15]
    break;
 8007ca4:	e005      	b.n	8007cb2 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007ca6:	2303      	movs	r3, #3
 8007ca8:	73fb      	strb	r3, [r7, #15]
    break;
 8007caa:	e002      	b.n	8007cb2 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8007cac:	2303      	movs	r3, #3
 8007cae:	73fb      	strb	r3, [r7, #15]
    break;
 8007cb0:	bf00      	nop
  }
  return usb_status;
 8007cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3710      	adds	r7, #16
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	4608      	mov	r0, r1
 8007cc6:	4611      	mov	r1, r2
 8007cc8:	461a      	mov	r2, r3
 8007cca:	4603      	mov	r3, r0
 8007ccc:	70fb      	strb	r3, [r7, #3]
 8007cce:	460b      	mov	r3, r1
 8007cd0:	70bb      	strb	r3, [r7, #2]
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007ce4:	78bb      	ldrb	r3, [r7, #2]
 8007ce6:	883a      	ldrh	r2, [r7, #0]
 8007ce8:	78f9      	ldrb	r1, [r7, #3]
 8007cea:	f7f9 fb39 	bl	8001360 <HAL_PCD_EP_Open>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007cf2:	7bbb      	ldrb	r3, [r7, #14]
 8007cf4:	2b03      	cmp	r3, #3
 8007cf6:	d817      	bhi.n	8007d28 <USBD_LL_OpenEP+0x6c>
 8007cf8:	a201      	add	r2, pc, #4	@ (adr r2, 8007d00 <USBD_LL_OpenEP+0x44>)
 8007cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cfe:	bf00      	nop
 8007d00:	08007d11 	.word	0x08007d11
 8007d04:	08007d17 	.word	0x08007d17
 8007d08:	08007d1d 	.word	0x08007d1d
 8007d0c:	08007d23 	.word	0x08007d23
    case HAL_OK :
      usb_status = USBD_OK;
 8007d10:	2300      	movs	r3, #0
 8007d12:	73fb      	strb	r3, [r7, #15]
    break;
 8007d14:	e00b      	b.n	8007d2e <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007d16:	2303      	movs	r3, #3
 8007d18:	73fb      	strb	r3, [r7, #15]
    break;
 8007d1a:	e008      	b.n	8007d2e <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	73fb      	strb	r3, [r7, #15]
    break;
 8007d20:	e005      	b.n	8007d2e <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007d22:	2303      	movs	r3, #3
 8007d24:	73fb      	strb	r3, [r7, #15]
    break;
 8007d26:	e002      	b.n	8007d2e <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8007d28:	2303      	movs	r3, #3
 8007d2a:	73fb      	strb	r3, [r7, #15]
    break;
 8007d2c:	bf00      	nop
  }
  return usb_status;
 8007d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3710      	adds	r7, #16
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	460b      	mov	r3, r1
 8007d42:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d44:	2300      	movs	r3, #0
 8007d46:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007d52:	78fa      	ldrb	r2, [r7, #3]
 8007d54:	4611      	mov	r1, r2
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7f9 fb61 	bl	800141e <HAL_PCD_EP_Close>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007d60:	7bbb      	ldrb	r3, [r7, #14]
 8007d62:	2b03      	cmp	r3, #3
 8007d64:	d816      	bhi.n	8007d94 <USBD_LL_CloseEP+0x5c>
 8007d66:	a201      	add	r2, pc, #4	@ (adr r2, 8007d6c <USBD_LL_CloseEP+0x34>)
 8007d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d6c:	08007d7d 	.word	0x08007d7d
 8007d70:	08007d83 	.word	0x08007d83
 8007d74:	08007d89 	.word	0x08007d89
 8007d78:	08007d8f 	.word	0x08007d8f
    case HAL_OK :
      usb_status = USBD_OK;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	73fb      	strb	r3, [r7, #15]
    break;
 8007d80:	e00b      	b.n	8007d9a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007d82:	2303      	movs	r3, #3
 8007d84:	73fb      	strb	r3, [r7, #15]
    break;
 8007d86:	e008      	b.n	8007d9a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	73fb      	strb	r3, [r7, #15]
    break;
 8007d8c:	e005      	b.n	8007d9a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007d8e:	2303      	movs	r3, #3
 8007d90:	73fb      	strb	r3, [r7, #15]
    break;
 8007d92:	e002      	b.n	8007d9a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007d94:	2303      	movs	r3, #3
 8007d96:	73fb      	strb	r3, [r7, #15]
    break;
 8007d98:	bf00      	nop
  }
  return usb_status;
 8007d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3710      	adds	r7, #16
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	460b      	mov	r3, r1
 8007dae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007db0:	2300      	movs	r3, #0
 8007db2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007db4:	2300      	movs	r3, #0
 8007db6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007dbe:	78fa      	ldrb	r2, [r7, #3]
 8007dc0:	4611      	mov	r1, r2
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7f9 fbf3 	bl	80015ae <HAL_PCD_EP_SetStall>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007dcc:	7bbb      	ldrb	r3, [r7, #14]
 8007dce:	2b03      	cmp	r3, #3
 8007dd0:	d816      	bhi.n	8007e00 <USBD_LL_StallEP+0x5c>
 8007dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8007dd8 <USBD_LL_StallEP+0x34>)
 8007dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd8:	08007de9 	.word	0x08007de9
 8007ddc:	08007def 	.word	0x08007def
 8007de0:	08007df5 	.word	0x08007df5
 8007de4:	08007dfb 	.word	0x08007dfb
    case HAL_OK :
      usb_status = USBD_OK;
 8007de8:	2300      	movs	r3, #0
 8007dea:	73fb      	strb	r3, [r7, #15]
    break;
 8007dec:	e00b      	b.n	8007e06 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007dee:	2303      	movs	r3, #3
 8007df0:	73fb      	strb	r3, [r7, #15]
    break;
 8007df2:	e008      	b.n	8007e06 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007df4:	2301      	movs	r3, #1
 8007df6:	73fb      	strb	r3, [r7, #15]
    break;
 8007df8:	e005      	b.n	8007e06 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007dfa:	2303      	movs	r3, #3
 8007dfc:	73fb      	strb	r3, [r7, #15]
    break;
 8007dfe:	e002      	b.n	8007e06 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007e00:	2303      	movs	r3, #3
 8007e02:	73fb      	strb	r3, [r7, #15]
    break;
 8007e04:	bf00      	nop
  }
  return usb_status;
 8007e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3710      	adds	r7, #16
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	460b      	mov	r3, r1
 8007e1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e20:	2300      	movs	r3, #0
 8007e22:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e2a:	78fa      	ldrb	r2, [r7, #3]
 8007e2c:	4611      	mov	r1, r2
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f7f9 fc1d 	bl	800166e <HAL_PCD_EP_ClrStall>
 8007e34:	4603      	mov	r3, r0
 8007e36:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007e38:	7bbb      	ldrb	r3, [r7, #14]
 8007e3a:	2b03      	cmp	r3, #3
 8007e3c:	d816      	bhi.n	8007e6c <USBD_LL_ClearStallEP+0x5c>
 8007e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8007e44 <USBD_LL_ClearStallEP+0x34>)
 8007e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e44:	08007e55 	.word	0x08007e55
 8007e48:	08007e5b 	.word	0x08007e5b
 8007e4c:	08007e61 	.word	0x08007e61
 8007e50:	08007e67 	.word	0x08007e67
    case HAL_OK :
      usb_status = USBD_OK;
 8007e54:	2300      	movs	r3, #0
 8007e56:	73fb      	strb	r3, [r7, #15]
    break;
 8007e58:	e00b      	b.n	8007e72 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007e5a:	2303      	movs	r3, #3
 8007e5c:	73fb      	strb	r3, [r7, #15]
    break;
 8007e5e:	e008      	b.n	8007e72 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007e60:	2301      	movs	r3, #1
 8007e62:	73fb      	strb	r3, [r7, #15]
    break;
 8007e64:	e005      	b.n	8007e72 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007e66:	2303      	movs	r3, #3
 8007e68:	73fb      	strb	r3, [r7, #15]
    break;
 8007e6a:	e002      	b.n	8007e72 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007e6c:	2303      	movs	r3, #3
 8007e6e:	73fb      	strb	r3, [r7, #15]
    break;
 8007e70:	bf00      	nop
  }
  return usb_status;
 8007e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3710      	adds	r7, #16
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b085      	sub	sp, #20
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
 8007e84:	460b      	mov	r3, r1
 8007e86:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e8e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007e90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	da0b      	bge.n	8007eb0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007e98:	78fb      	ldrb	r3, [r7, #3]
 8007e9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e9e:	68f9      	ldr	r1, [r7, #12]
 8007ea0:	4613      	mov	r3, r2
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	4413      	add	r3, r2
 8007ea6:	00db      	lsls	r3, r3, #3
 8007ea8:	440b      	add	r3, r1
 8007eaa:	3312      	adds	r3, #18
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	e00b      	b.n	8007ec8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007eb0:	78fb      	ldrb	r3, [r7, #3]
 8007eb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007eb6:	68f9      	ldr	r1, [r7, #12]
 8007eb8:	4613      	mov	r3, r2
 8007eba:	009b      	lsls	r3, r3, #2
 8007ebc:	4413      	add	r3, r2
 8007ebe:	00db      	lsls	r3, r3, #3
 8007ec0:	440b      	add	r3, r1
 8007ec2:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8007ec6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3714      	adds	r7, #20
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr

08007ed4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b084      	sub	sp, #16
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
 8007edc:	460b      	mov	r3, r1
 8007ede:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007eee:	78fa      	ldrb	r2, [r7, #3]
 8007ef0:	4611      	mov	r1, r2
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f7f9 fa10 	bl	8001318 <HAL_PCD_SetAddress>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007efc:	7bbb      	ldrb	r3, [r7, #14]
 8007efe:	2b03      	cmp	r3, #3
 8007f00:	d816      	bhi.n	8007f30 <USBD_LL_SetUSBAddress+0x5c>
 8007f02:	a201      	add	r2, pc, #4	@ (adr r2, 8007f08 <USBD_LL_SetUSBAddress+0x34>)
 8007f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f08:	08007f19 	.word	0x08007f19
 8007f0c:	08007f1f 	.word	0x08007f1f
 8007f10:	08007f25 	.word	0x08007f25
 8007f14:	08007f2b 	.word	0x08007f2b
    case HAL_OK :
      usb_status = USBD_OK;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	73fb      	strb	r3, [r7, #15]
    break;
 8007f1c:	e00b      	b.n	8007f36 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007f1e:	2303      	movs	r3, #3
 8007f20:	73fb      	strb	r3, [r7, #15]
    break;
 8007f22:	e008      	b.n	8007f36 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007f24:	2301      	movs	r3, #1
 8007f26:	73fb      	strb	r3, [r7, #15]
    break;
 8007f28:	e005      	b.n	8007f36 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	73fb      	strb	r3, [r7, #15]
    break;
 8007f2e:	e002      	b.n	8007f36 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8007f30:	2303      	movs	r3, #3
 8007f32:	73fb      	strb	r3, [r7, #15]
    break;
 8007f34:	bf00      	nop
  }
  return usb_status;
 8007f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3710      	adds	r7, #16
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b086      	sub	sp, #24
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	60f8      	str	r0, [r7, #12]
 8007f48:	607a      	str	r2, [r7, #4]
 8007f4a:	603b      	str	r3, [r7, #0]
 8007f4c:	460b      	mov	r3, r1
 8007f4e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f50:	2300      	movs	r3, #0
 8007f52:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f54:	2300      	movs	r3, #0
 8007f56:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007f5e:	7af9      	ldrb	r1, [r7, #11]
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	f7f9 faec 	bl	8001540 <HAL_PCD_EP_Transmit>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007f6c:	7dbb      	ldrb	r3, [r7, #22]
 8007f6e:	2b03      	cmp	r3, #3
 8007f70:	d816      	bhi.n	8007fa0 <USBD_LL_Transmit+0x60>
 8007f72:	a201      	add	r2, pc, #4	@ (adr r2, 8007f78 <USBD_LL_Transmit+0x38>)
 8007f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f78:	08007f89 	.word	0x08007f89
 8007f7c:	08007f8f 	.word	0x08007f8f
 8007f80:	08007f95 	.word	0x08007f95
 8007f84:	08007f9b 	.word	0x08007f9b
    case HAL_OK :
      usb_status = USBD_OK;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	75fb      	strb	r3, [r7, #23]
    break;
 8007f8c:	e00b      	b.n	8007fa6 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007f8e:	2303      	movs	r3, #3
 8007f90:	75fb      	strb	r3, [r7, #23]
    break;
 8007f92:	e008      	b.n	8007fa6 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007f94:	2301      	movs	r3, #1
 8007f96:	75fb      	strb	r3, [r7, #23]
    break;
 8007f98:	e005      	b.n	8007fa6 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007f9a:	2303      	movs	r3, #3
 8007f9c:	75fb      	strb	r3, [r7, #23]
    break;
 8007f9e:	e002      	b.n	8007fa6 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8007fa0:	2303      	movs	r3, #3
 8007fa2:	75fb      	strb	r3, [r7, #23]
    break;
 8007fa4:	bf00      	nop
  }
  return usb_status;
 8007fa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3718      	adds	r7, #24
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b086      	sub	sp, #24
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	607a      	str	r2, [r7, #4]
 8007fba:	603b      	str	r3, [r7, #0]
 8007fbc:	460b      	mov	r3, r1
 8007fbe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007fce:	7af9      	ldrb	r1, [r7, #11]
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	f7f9 fa6b 	bl	80014ae <HAL_PCD_EP_Receive>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007fdc:	7dbb      	ldrb	r3, [r7, #22]
 8007fde:	2b03      	cmp	r3, #3
 8007fe0:	d816      	bhi.n	8008010 <USBD_LL_PrepareReceive+0x60>
 8007fe2:	a201      	add	r2, pc, #4	@ (adr r2, 8007fe8 <USBD_LL_PrepareReceive+0x38>)
 8007fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fe8:	08007ff9 	.word	0x08007ff9
 8007fec:	08007fff 	.word	0x08007fff
 8007ff0:	08008005 	.word	0x08008005
 8007ff4:	0800800b 	.word	0x0800800b
    case HAL_OK :
      usb_status = USBD_OK;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	75fb      	strb	r3, [r7, #23]
    break;
 8007ffc:	e00b      	b.n	8008016 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007ffe:	2303      	movs	r3, #3
 8008000:	75fb      	strb	r3, [r7, #23]
    break;
 8008002:	e008      	b.n	8008016 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008004:	2301      	movs	r3, #1
 8008006:	75fb      	strb	r3, [r7, #23]
    break;
 8008008:	e005      	b.n	8008016 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800800a:	2303      	movs	r3, #3
 800800c:	75fb      	strb	r3, [r7, #23]
    break;
 800800e:	e002      	b.n	8008016 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8008010:	2303      	movs	r3, #3
 8008012:	75fb      	strb	r3, [r7, #23]
    break;
 8008014:	bf00      	nop
  }
  return usb_status;
 8008016:	7dfb      	ldrb	r3, [r7, #23]
}
 8008018:	4618      	mov	r0, r3
 800801a:	3718      	adds	r7, #24
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	460b      	mov	r3, r1
 800802a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008032:	78fa      	ldrb	r2, [r7, #3]
 8008034:	4611      	mov	r1, r2
 8008036:	4618      	mov	r0, r3
 8008038:	f7f9 fa6a 	bl	8001510 <HAL_PCD_EP_GetRxCount>
 800803c:	4603      	mov	r3, r0
}
 800803e:	4618      	mov	r0, r3
 8008040:	3708      	adds	r7, #8
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}
	...

08008048 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	460b      	mov	r3, r1
 8008052:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8008054:	78fb      	ldrb	r3, [r7, #3]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d002      	beq.n	8008060 <HAL_PCDEx_LPM_Callback+0x18>
 800805a:	2b01      	cmp	r3, #1
 800805c:	d013      	beq.n	8008086 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800805e:	e023      	b.n	80080a8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	7a9b      	ldrb	r3, [r3, #10]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d007      	beq.n	8008078 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8008068:	f000 f83c 	bl	80080e4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800806c:	4b10      	ldr	r3, [pc, #64]	@ (80080b0 <HAL_PCDEx_LPM_Callback+0x68>)
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	4a0f      	ldr	r2, [pc, #60]	@ (80080b0 <HAL_PCDEx_LPM_Callback+0x68>)
 8008072:	f023 0306 	bic.w	r3, r3, #6
 8008076:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800807e:	4618      	mov	r0, r3
 8008080:	f7fe fadb 	bl	800663a <USBD_LL_Resume>
    break;
 8008084:	e010      	b.n	80080a8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800808c:	4618      	mov	r0, r3
 800808e:	f7fe fab8 	bl	8006602 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	7a9b      	ldrb	r3, [r3, #10]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d005      	beq.n	80080a6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800809a:	4b05      	ldr	r3, [pc, #20]	@ (80080b0 <HAL_PCDEx_LPM_Callback+0x68>)
 800809c:	691b      	ldr	r3, [r3, #16]
 800809e:	4a04      	ldr	r2, [pc, #16]	@ (80080b0 <HAL_PCDEx_LPM_Callback+0x68>)
 80080a0:	f043 0306 	orr.w	r3, r3, #6
 80080a4:	6113      	str	r3, [r2, #16]
    break;
 80080a6:	bf00      	nop
}
 80080a8:	bf00      	nop
 80080aa:	3708      	adds	r7, #8
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}
 80080b0:	e000ed00 	.word	0xe000ed00

080080b4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80080bc:	4b03      	ldr	r3, [pc, #12]	@ (80080cc <USBD_static_malloc+0x18>)
}
 80080be:	4618      	mov	r0, r3
 80080c0:	370c      	adds	r7, #12
 80080c2:	46bd      	mov	sp, r7
 80080c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c8:	4770      	bx	lr
 80080ca:	bf00      	nop
 80080cc:	20001140 	.word	0x20001140

080080d0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]

}
 80080d8:	bf00      	nop
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80080e8:	f7f8 f87e 	bl	80001e8 <SystemClock_Config>
}
 80080ec:	bf00      	nop
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <memset>:
 80080f0:	4402      	add	r2, r0
 80080f2:	4603      	mov	r3, r0
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d100      	bne.n	80080fa <memset+0xa>
 80080f8:	4770      	bx	lr
 80080fa:	f803 1b01 	strb.w	r1, [r3], #1
 80080fe:	e7f9      	b.n	80080f4 <memset+0x4>

08008100 <__libc_init_array>:
 8008100:	b570      	push	{r4, r5, r6, lr}
 8008102:	4d0d      	ldr	r5, [pc, #52]	@ (8008138 <__libc_init_array+0x38>)
 8008104:	4c0d      	ldr	r4, [pc, #52]	@ (800813c <__libc_init_array+0x3c>)
 8008106:	1b64      	subs	r4, r4, r5
 8008108:	10a4      	asrs	r4, r4, #2
 800810a:	2600      	movs	r6, #0
 800810c:	42a6      	cmp	r6, r4
 800810e:	d109      	bne.n	8008124 <__libc_init_array+0x24>
 8008110:	4d0b      	ldr	r5, [pc, #44]	@ (8008140 <__libc_init_array+0x40>)
 8008112:	4c0c      	ldr	r4, [pc, #48]	@ (8008144 <__libc_init_array+0x44>)
 8008114:	f000 f818 	bl	8008148 <_init>
 8008118:	1b64      	subs	r4, r4, r5
 800811a:	10a4      	asrs	r4, r4, #2
 800811c:	2600      	movs	r6, #0
 800811e:	42a6      	cmp	r6, r4
 8008120:	d105      	bne.n	800812e <__libc_init_array+0x2e>
 8008122:	bd70      	pop	{r4, r5, r6, pc}
 8008124:	f855 3b04 	ldr.w	r3, [r5], #4
 8008128:	4798      	blx	r3
 800812a:	3601      	adds	r6, #1
 800812c:	e7ee      	b.n	800810c <__libc_init_array+0xc>
 800812e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008132:	4798      	blx	r3
 8008134:	3601      	adds	r6, #1
 8008136:	e7f2      	b.n	800811e <__libc_init_array+0x1e>
 8008138:	080081e8 	.word	0x080081e8
 800813c:	080081e8 	.word	0x080081e8
 8008140:	080081e8 	.word	0x080081e8
 8008144:	080081ec 	.word	0x080081ec

08008148 <_init>:
 8008148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800814a:	bf00      	nop
 800814c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800814e:	bc08      	pop	{r3}
 8008150:	469e      	mov	lr, r3
 8008152:	4770      	bx	lr

08008154 <_fini>:
 8008154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008156:	bf00      	nop
 8008158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800815a:	bc08      	pop	{r3}
 800815c:	469e      	mov	lr, r3
 800815e:	4770      	bx	lr
