OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUFx4_ASAP7_75t_R.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1456.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk_i" has 996 sinks.
[INFO CTS-0010]  Clock net "core_clock_gate_i.clk_o" has 937 sinks.
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 996.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0021]  Distance between buffers: 22 units (60 um).
[INFO CTS-0019]  Total number of sinks after clustering: 34.
[INFO CTS-0024]  Normalized sink region: [(3.3323, 12.9104), (30.7216, 53.7861)].
[INFO CTS-0025]     Width:  27.3893.
[INFO CTS-0026]     Height: 40.8757.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 17
    Sub-region size: 27.3893 X 20.4379
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 12 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 9
    Sub-region size: 13.6947 X 20.4379
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 156 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 34.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net core_clock_gate_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 937.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0021]  Distance between buffers: 22 units (60 um).
[INFO CTS-0019]  Total number of sinks after clustering: 32.
[INFO CTS-0024]  Normalized sink region: [(21.7681, 3.39333), (54.7723, 43.7641)].
[INFO CTS-0025]     Width:  33.0042.
[INFO CTS-0026]     Height: 40.3708.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 33.0042 X 20.1854
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 12 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Out of 32 sinks, 1 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 16.5021 X 20.1854
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0093] Fixing tree levels for max depth 7
Fixing from level 3 (parent=0 + current=3) to max 7 for driver clk_i
[INFO CTS-0018]     Created 175 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 7.
[INFO CTS-0015]     Created 175 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 6:1, 7:1, 9:3, 29:1, 30:32..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 37 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 37 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:2, 9:1, 10:1, 30:31..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 996
[INFO CTS-0100]  Leaf buffers 34
[INFO CTS-0101]  Average sink wire length 86.55 um
[INFO CTS-0102]  Path depth 3 - 7
[INFO CTS-0098] Clock net "core_clock_gate_i.clk_o"
[INFO CTS-0099]  Sinks 937
[INFO CTS-0100]  Leaf buffers 32
[INFO CTS-0101]  Average sink wire length 79.34 um
[INFO CTS-0102]  Path depth 3 - 3

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -98.56

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -56.40

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -56.40

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_35825_/CLK ^
 339.34
_34843_/CLK ^
 153.71      0.00     185.63


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _35973_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        352.00  352.00 ^ input external delay
     1    2.89    0.00    0.00  352.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.33    0.11  352.11 ^ input148/A (BUFx16f_ASAP7_75t_R)
    30   43.62   27.45   17.97  370.08 ^ input148/Y (BUFx16f_ASAP7_75t_R)
                                         net148 (net)
                 27.47    0.57  370.64 ^ _35973_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                370.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06    3.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09   28.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39   56.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82   58.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67   83.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55   84.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.73   25.26   25.56  110.33 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.49    2.97  113.29 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   11.08   23.62   30.07  143.37 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 25.11    3.14  146.51 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    10   14.88   28.70   32.98  179.49 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                 28.89    1.30  180.79 ^ clkbuf_leaf_17_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    30   20.35   36.99   38.09  218.88 ^ clkbuf_leaf_17_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_17_core_clock_gate_i.clk_o (net)
                 37.01    0.52  219.40 ^ _35973_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00  219.40   clock reconvergence pessimism
                         23.22  242.62   library removal time
                                242.62   data required time
-----------------------------------------------------------------------------
                                242.62   data required time
                               -370.64   data arrival time
-----------------------------------------------------------------------------
                                128.02   slack (MET)


Startpoint: _36182_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _24596_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.69    3.06  883.06 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.04   18.26   24.86  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.46    1.08  909.00 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.33   19.99   28.87  937.87 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.55    1.81  939.69 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.76   12.44   25.45  965.14 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 12.44    0.01  965.15 v clkbuf_level_0_1_29112_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.58   19.27  984.42 v clkbuf_level_0_1_29112_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_29112_clk_i (net)
                  6.58    0.01  984.42 v clkbuf_level_1_1_29113_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.42 1001.84 v clkbuf_level_1_1_29113_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_29113_clk_i (net)
                  6.57    0.01 1001.84 v clkbuf_level_2_1_29114_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.41 1019.26 v clkbuf_level_2_1_29114_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_29114_clk_i (net)
                  6.57    0.01 1019.26 v clkbuf_level_3_1_29115_clk_i/A (BUFx4_ASAP7_75t_R)
    29   24.55   38.10   33.65 1052.92 v clkbuf_level_3_1_29115_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_29115_clk_i (net)
                 39.04    3.26 1056.18 v _36182_/CLK (DLLx1_ASAP7_75t_R)
     1    0.61    7.92   28.75 1084.92 ^ _36182_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  7.92    0.01 1084.93 ^ _24596_/B (AND2x2_ASAP7_75t_R)
                               1084.93   data arrival time

                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.69    3.06  883.06 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.04   18.26   24.86  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.46    1.08  909.00 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.33   19.99   28.87  937.87 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.55    1.81  939.69 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.76   12.44   25.45  965.14 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.14    1.53  966.67 v _24596_/A (AND2x2_ASAP7_75t_R)
                          0.00  966.67   clock reconvergence pessimism
                          0.00  966.67   clock gating hold time
                                966.67   data required time
-----------------------------------------------------------------------------
                                966.67   data required time
                               -1084.93   data arrival time
-----------------------------------------------------------------------------
                                118.26   slack (MET)


Startpoint: _36244_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _36244_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06    3.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09   28.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39   56.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82   58.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67   83.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55   84.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.73   25.20   25.56  110.33 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.44    2.97  113.29 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   11.08   23.62   30.06  143.36 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 25.73    3.73  147.08 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.74   26.90   32.32  179.40 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.06    1.16  180.56 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     7    6.25   15.11   27.38  207.94 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_31_core_clock_gate_i.clk_o (net)
                 15.13    0.31  208.25 ^ _36244_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    2.14   21.67   42.61  250.86 ^ _36244_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01795_ (net)
                 21.67    0.02  250.88 ^ _32392_/A1 (OAI21x1_ASAP7_75t_R)
     1    0.71    6.64    7.65  258.53 v _32392_/Y (OAI21x1_ASAP7_75t_R)
                                         _04422_ (net)
                  6.64    0.01  258.54 v _36244_/D (DFFHQNx1_ASAP7_75t_R)
                                258.54   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06    3.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09   28.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39   56.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82   58.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67   83.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55   84.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.73   25.26   25.56  110.33 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.49    2.97  113.29 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   11.08   23.62   30.07  143.37 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 25.73    3.73  147.09 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.74   26.90   32.32  179.41 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.06    1.16  180.57 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     7    6.25   15.11   27.38  207.96 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_31_core_clock_gate_i.clk_o (net)
                 15.13    0.31  208.26 ^ _36244_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -0.01  208.25   clock reconvergence pessimism
                         12.31  220.56   library hold time
                                220.56   data required time
-----------------------------------------------------------------------------
                                220.56   data required time
                               -258.54   data arrival time
-----------------------------------------------------------------------------
                                 37.98   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _35321_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        352.00  352.00 ^ input external delay
     1    2.89    0.00    0.00  352.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.33    0.11  352.11 ^ input148/A (BUFx16f_ASAP7_75t_R)
    30   43.62   27.45   17.97  370.08 ^ input148/Y (BUFx16f_ASAP7_75t_R)
                                         net148 (net)
                 27.46    0.38  370.46 ^ load_slew453/A (BUFx16f_ASAP7_75t_R)
    69   92.07   52.85   28.63  399.09 ^ load_slew453/Y (BUFx16f_ASAP7_75t_R)
                                         net453 (net)
                 67.80   14.46  413.55 ^ load_slew438/A (BUFx16f_ASAP7_75t_R)
    59   80.06   47.75   34.36  447.91 ^ load_slew438/Y (BUFx16f_ASAP7_75t_R)
                                         net438 (net)
                 61.08   12.86  460.77 ^ load_slew437/A (BUFx16f_ASAP7_75t_R)
    62   87.29   26.66   28.15  488.92 ^ load_slew437/Y (BUFx16f_ASAP7_75t_R)
                                         net437 (net)
                114.23   32.12  521.04 ^ load_slew436/A (BUFx16f_ASAP7_75t_R)
    57   78.40   45.84   35.43  556.47 ^ load_slew436/Y (BUFx16f_ASAP7_75t_R)
                                         net436 (net)
                 77.32   19.91  576.38 ^ load_slew435/A (BUFx16f_ASAP7_75t_R)
    59   80.96   48.40   39.79  616.18 ^ load_slew435/Y (BUFx16f_ASAP7_75t_R)
                                         net435 (net)
                 51.20    6.26  622.43 ^ load_slew434/A (BUFx16f_ASAP7_75t_R)
    70   95.03   52.09   29.88  652.31 ^ load_slew434/Y (BUFx16f_ASAP7_75t_R)
                                         net434 (net)
                 78.90   18.76  671.08 ^ load_slew433/A (BUFx16f_ASAP7_75t_R)
    54   74.05   43.76   33.55  704.62 ^ load_slew433/Y (BUFx16f_ASAP7_75t_R)
                                         net433 (net)
                 57.59   12.04  716.67 ^ load_slew431/A (BUFx16f_ASAP7_75t_R)
    71   93.18   51.39   29.46  746.13 ^ load_slew431/Y (BUFx16f_ASAP7_75t_R)
                                         net431 (net)
                121.61   37.04  783.17 ^ _35321_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                783.17   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06 1763.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.34    1.50 1788.76 ^ clkbuf_2_2__f_clk_i/A (BUFx4_ASAP7_75t_R)
     9   13.22   25.92   30.58 1819.34 ^ clkbuf_2_2__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk_i (net)
                 26.09    1.18 1820.52 ^ clkbuf_leaf_11_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.87   22.10 1842.61 ^ clkbuf_leaf_11_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_11_clk_i (net)
                  6.87    0.00 1842.62 ^ clkbuf_level_0_1_1244_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.41 1859.02 ^ clkbuf_level_0_1_1244_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_1244_clk_i (net)
                  6.50    0.00 1859.03 ^ clkbuf_level_1_1_1245_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.29 1875.32 ^ clkbuf_level_1_1_1245_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_1245_clk_i (net)
                  6.50    0.00 1875.32 ^ clkbuf_level_2_1_1246_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.29 1891.61 ^ clkbuf_level_2_1_1246_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_1246_clk_i (net)
                  6.50    0.00 1891.62 ^ clkbuf_level_3_1_1247_clk_i/A (BUFx4_ASAP7_75t_R)
    30   19.34   35.15   30.85 1922.47 ^ clkbuf_level_3_1_1247_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_1247_clk_i (net)
                 35.17    0.44 1922.91 ^ _35321_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 1922.91   clock reconvergence pessimism
                         -1.77 1921.14   library recovery time
                               1921.14   data required time
-----------------------------------------------------------------------------
                               1921.14   data required time
                               -783.17   data arrival time
-----------------------------------------------------------------------------
                               1137.97   slack (MET)


Startpoint: _36182_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _24596_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.69    3.06  883.06 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.04   18.26   24.86  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.46    1.08  909.00 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.33   19.99   28.87  937.87 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.55    1.81  939.69 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.76   12.44   25.45  965.14 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 12.44    0.01  965.15 v clkbuf_level_0_1_29112_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.58   19.27  984.42 v clkbuf_level_0_1_29112_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_29112_clk_i (net)
                  6.58    0.01  984.42 v clkbuf_level_1_1_29113_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.42 1001.84 v clkbuf_level_1_1_29113_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_29113_clk_i (net)
                  6.57    0.01 1001.84 v clkbuf_level_2_1_29114_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.41 1019.26 v clkbuf_level_2_1_29114_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_29114_clk_i (net)
                  6.57    0.01 1019.26 v clkbuf_level_3_1_29115_clk_i/A (BUFx4_ASAP7_75t_R)
    29   24.55   38.10   33.65 1052.92 v clkbuf_level_3_1_29115_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_29115_clk_i (net)
                 39.04    3.26 1056.18 v _36182_/CLK (DLLx1_ASAP7_75t_R)
     1    0.61    7.57   37.48 1093.66 v _36182_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  7.57    0.01 1093.67 v _24596_/B (AND2x2_ASAP7_75t_R)
                               1093.67   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06 1763.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09 1788.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39 1816.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82 1818.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67 1843.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55 1844.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
                          0.00 1844.77   clock reconvergence pessimism
                          0.00 1844.77   clock gating setup time
                               1844.77   data required time
-----------------------------------------------------------------------------
                               1844.77   data required time
                               -1093.67   data arrival time
-----------------------------------------------------------------------------
                                751.11   slack (MET)


Startpoint: _36314_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06    3.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09   28.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39   56.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82   58.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67   83.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55   84.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.73   25.26   25.56  110.33 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.49    2.97  113.29 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   11.08   23.62   30.07  143.37 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 25.73    3.73  147.09 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.74   26.90   32.32  179.41 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.01    0.98  180.40 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    30   20.42   37.07   37.50  217.90 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_0_core_clock_gate_i.clk_o (net)
                 37.11    0.67  218.57 ^ _36314_/CLK (DFFHQNx1_ASAP7_75t_R)
    16   24.25  134.14  101.05  319.62 v _36314_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01745_ (net)
                134.20    1.76  321.38 v load_slew354/A (BUFx16f_ASAP7_75t_R)
    34   33.00   23.26   43.71  365.09 v load_slew354/Y (BUFx16f_ASAP7_75t_R)
                                         net354 (net)
                 23.48    1.31  366.39 v load_slew353/A (BUFx12f_ASAP7_75t_R)
    20   21.89   16.84   20.71  387.10 v load_slew353/Y (BUFx12f_ASAP7_75t_R)
                                         net353 (net)
                 17.93    2.29  389.40 v load_slew350/A (BUFx16f_ASAP7_75t_R)
    33   33.82   20.79   22.56  411.95 v load_slew350/Y (BUFx16f_ASAP7_75t_R)
                                         net350 (net)
                 23.17    3.69  415.64 v load_slew349/A (BUFx16f_ASAP7_75t_R)
    36   34.42   21.22   23.42  439.06 v load_slew349/Y (BUFx16f_ASAP7_75t_R)
                                         net349 (net)
                 25.47    4.84  443.90 v load_slew348/A (BUFx12f_ASAP7_75t_R)
    11   22.37   16.28   21.97  465.87 v load_slew348/Y (BUFx12f_ASAP7_75t_R)
                                         net348 (net)
                 16.68    1.41  467.27 v _18398_/A (CKINVDCx20_ASAP7_75t_R)
    41   45.55   25.51   10.68  477.95 ^ _18398_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _13127_ (net)
                 39.75   10.06  488.02 ^ load_slew313/A (BUFx16f_ASAP7_75t_R)
    46   52.54   31.69   27.29  515.30 ^ load_slew313/Y (BUFx16f_ASAP7_75t_R)
                                         net313 (net)
                 53.39   14.24  529.55 ^ _18866_/B (NAND2x2_ASAP7_75t_R)
    14   33.26  100.20   54.66  584.21 v _18866_/Y (NAND2x2_ASAP7_75t_R)
                                         _13586_ (net)
                103.18    9.43  593.64 v _18869_/A2 (OAI22x1_ASAP7_75t_R)
     1    0.65   27.81   20.40  614.04 ^ _18869_/Y (OAI22x1_ASAP7_75t_R)
                                         _13589_ (net)
                 27.81    0.01  614.05 ^ _18877_/A2 (OA211x2_ASAP7_75t_R)
     1    0.69    9.69   23.07  637.13 ^ _18877_/Y (OA211x2_ASAP7_75t_R)
                                         _13597_ (net)
                  9.69    0.01  637.14 ^ _18920_/A1 (AO21x2_ASAP7_75t_R)
     8   15.74   56.90   29.32  666.45 ^ _18920_/Y (AO21x2_ASAP7_75t_R)
                                         _13640_ (net)
                 63.18    9.80  676.25 ^ _18936_/A2 (AOI221x1_ASAP7_75t_R)
    16   13.32  136.64   74.35  750.60 v _18936_/Y (AOI221x1_ASAP7_75t_R)
                                         _13656_ (net)
                136.70    1.64  752.24 v load_slew291/A (BUFx10_ASAP7_75t_R)
    20   16.99   20.62   45.54  797.78 v load_slew291/Y (BUFx10_ASAP7_75t_R)
                                         net291 (net)
                 22.44    3.20  800.98 v _19052_/B (XNOR2x1_ASAP7_75t_R)
     1    0.64   27.64   20.26  821.24 v _19052_/Y (XNOR2x1_ASAP7_75t_R)
                                         _13770_ (net)
                 27.64    0.01  821.25 v _19053_/B (AND2x2_ASAP7_75t_R)
     1    0.68    6.65   22.05  843.30 v _19053_/Y (AND2x2_ASAP7_75t_R)
                                         _13771_ (net)
                  6.65    0.01  843.31 v _19054_/B (AO21x1_ASAP7_75t_R)
     1    2.13   16.76   19.32  862.63 v _19054_/Y (AO21x1_ASAP7_75t_R)
                                         _16500_ (net)
                 16.76    0.05  862.68 v _33723_/A (FAx1_ASAP7_75t_R)
     1    0.76   33.19   19.96  882.64 ^ _33723_/CON (FAx1_ASAP7_75t_R)
                                         _17539_ (net)
                 33.19    0.01  882.65 ^ _20094_/A (INVx1_ASAP7_75t_R)
     2    2.82   21.44   16.98  899.63 v _20094_/Y (INVx1_ASAP7_75t_R)
                                         _16496_ (net)
                 21.44    0.05  899.67 v _20095_/A2 (OA21x2_ASAP7_75t_R)
     2    1.64    8.74   21.94  921.61 v _20095_/Y (OA21x2_ASAP7_75t_R)
                                         _14763_ (net)
                  8.74    0.07  921.68 v _20225_/A1 (OA21x2_ASAP7_75t_R)
     3    3.21   12.68   20.67  942.35 v _20225_/Y (OA21x2_ASAP7_75t_R)
                                         _16509_ (net)
                 12.69    0.18  942.53 v _20784_/A1 (AO221x1_ASAP7_75t_R)
     3    2.49   18.01   27.42  969.95 v _20784_/Y (AO221x1_ASAP7_75t_R)
                                         _15413_ (net)
                 18.02    0.23  970.18 v _20789_/A (AND2x2_ASAP7_75t_R)
     2    2.73   11.75   23.62  993.80 v _20789_/Y (AND2x2_ASAP7_75t_R)
                                         _16521_ (net)
                 11.75    0.10  993.90 v _21552_/A1 (OA21x2_ASAP7_75t_R)
     3    3.78   14.26   22.15 1016.06 v _21552_/Y (OA21x2_ASAP7_75t_R)
                                         _16529_ (net)
                 14.27    0.11 1016.17 v _22030_/A1 (OA21x2_ASAP7_75t_R)
     3    4.00   15.09   22.88 1039.05 v _22030_/Y (OA21x2_ASAP7_75t_R)
                                         _16534_ (net)
                 15.11    0.31 1039.36 v _24984_/A1 (OA21x2_ASAP7_75t_R)
     2    1.57    8.50   19.38 1058.75 v _24984_/Y (OA21x2_ASAP7_75t_R)
                                         _06817_ (net)
                  8.50    0.06 1058.80 v _24990_/A2 (OA21x2_ASAP7_75t_R)
     1    1.16    7.71   17.39 1076.19 v _24990_/Y (OA21x2_ASAP7_75t_R)
                                         _06820_ (net)
                  7.71    0.02 1076.21 v _24991_/A2 (OAI21x1_ASAP7_75t_R)
     1    1.79   29.62   11.03 1087.24 ^ _24991_/Y (OAI21x1_ASAP7_75t_R)
                                         _16545_ (net)
                 29.62    0.06 1087.29 ^ _33737_/CI (FAx1_ASAP7_75t_R)
     5   12.59  294.04  198.42 1285.71 v _33737_/SN (FAx1_ASAP7_75t_R)
                                         net170 (net)
                294.15    2.81 1288.52 v _24392_/A (INVx4_ASAP7_75t_R)
     5    9.11   60.95   43.94 1332.47 ^ _24392_/Y (INVx4_ASAP7_75t_R)
                                         _06491_ (net)
                 60.97    0.62 1333.09 ^ _24393_/A1 (OA222x2_ASAP7_75t_R)
     1    0.71   11.32   35.44 1368.53 ^ _24393_/Y (OA222x2_ASAP7_75t_R)
                                         _06492_ (net)
                 11.32    0.01 1368.54 ^ _24394_/B (OA21x2_ASAP7_75t_R)
     1    1.01    8.20   16.61 1385.15 ^ _24394_/Y (OA21x2_ASAP7_75t_R)
                                         _06493_ (net)
                  8.20    0.08 1385.23 ^ _24395_/B (OA211x2_ASAP7_75t_R)
     2    5.91   27.50   27.49 1412.72 ^ _24395_/Y (OA211x2_ASAP7_75t_R)
                                         _06494_ (net)
                 28.36    2.59 1415.31 ^ _24396_/B (AOI21x1_ASAP7_75t_R)
     3    3.09   22.10   15.76 1431.07 v _24396_/Y (AOI21x1_ASAP7_75t_R)
                                         _06495_ (net)
                 22.10    0.06 1431.13 v _24398_/A2 (AO21x1_ASAP7_75t_R)
     2    1.34   10.43   19.77 1450.90 v _24398_/Y (AO21x1_ASAP7_75t_R)
                                         net238 (net)
                 10.43    0.02 1450.92 v output238/A (BUFx2_ASAP7_75t_R)
     1    0.34    4.37   13.47 1464.39 v output238/Y (BUFx2_ASAP7_75t_R)
                                         instr_addr_o[29] (net)
                  4.37    0.01 1464.40 v instr_addr_o[29] (out)
                               1464.40   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock network delay (propagated)
                          0.00 1760.00   clock reconvergence pessimism
                       -352.00 1408.00   output external delay
                               1408.00   data required time
-----------------------------------------------------------------------------
                               1408.00   data required time
                               -1464.40   data arrival time
-----------------------------------------------------------------------------
                                -56.40   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _35321_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        352.00  352.00 ^ input external delay
     1    2.89    0.00    0.00  352.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.33    0.11  352.11 ^ input148/A (BUFx16f_ASAP7_75t_R)
    30   43.62   27.45   17.97  370.08 ^ input148/Y (BUFx16f_ASAP7_75t_R)
                                         net148 (net)
                 27.46    0.38  370.46 ^ load_slew453/A (BUFx16f_ASAP7_75t_R)
    69   92.07   52.85   28.63  399.09 ^ load_slew453/Y (BUFx16f_ASAP7_75t_R)
                                         net453 (net)
                 67.80   14.46  413.55 ^ load_slew438/A (BUFx16f_ASAP7_75t_R)
    59   80.06   47.75   34.36  447.91 ^ load_slew438/Y (BUFx16f_ASAP7_75t_R)
                                         net438 (net)
                 61.08   12.86  460.77 ^ load_slew437/A (BUFx16f_ASAP7_75t_R)
    62   87.29   26.66   28.15  488.92 ^ load_slew437/Y (BUFx16f_ASAP7_75t_R)
                                         net437 (net)
                114.23   32.12  521.04 ^ load_slew436/A (BUFx16f_ASAP7_75t_R)
    57   78.40   45.84   35.43  556.47 ^ load_slew436/Y (BUFx16f_ASAP7_75t_R)
                                         net436 (net)
                 77.32   19.91  576.38 ^ load_slew435/A (BUFx16f_ASAP7_75t_R)
    59   80.96   48.40   39.79  616.18 ^ load_slew435/Y (BUFx16f_ASAP7_75t_R)
                                         net435 (net)
                 51.20    6.26  622.43 ^ load_slew434/A (BUFx16f_ASAP7_75t_R)
    70   95.03   52.09   29.88  652.31 ^ load_slew434/Y (BUFx16f_ASAP7_75t_R)
                                         net434 (net)
                 78.90   18.76  671.08 ^ load_slew433/A (BUFx16f_ASAP7_75t_R)
    54   74.05   43.76   33.55  704.62 ^ load_slew433/Y (BUFx16f_ASAP7_75t_R)
                                         net433 (net)
                 57.59   12.04  716.67 ^ load_slew431/A (BUFx16f_ASAP7_75t_R)
    71   93.18   51.39   29.46  746.13 ^ load_slew431/Y (BUFx16f_ASAP7_75t_R)
                                         net431 (net)
                121.61   37.04  783.17 ^ _35321_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                783.17   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06 1763.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.34    1.50 1788.76 ^ clkbuf_2_2__f_clk_i/A (BUFx4_ASAP7_75t_R)
     9   13.22   25.92   30.58 1819.34 ^ clkbuf_2_2__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk_i (net)
                 26.09    1.18 1820.52 ^ clkbuf_leaf_11_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.87   22.10 1842.61 ^ clkbuf_leaf_11_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_11_clk_i (net)
                  6.87    0.00 1842.62 ^ clkbuf_level_0_1_1244_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.41 1859.02 ^ clkbuf_level_0_1_1244_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_1244_clk_i (net)
                  6.50    0.00 1859.03 ^ clkbuf_level_1_1_1245_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.29 1875.32 ^ clkbuf_level_1_1_1245_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_1245_clk_i (net)
                  6.50    0.00 1875.32 ^ clkbuf_level_2_1_1246_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.29 1891.61 ^ clkbuf_level_2_1_1246_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_1246_clk_i (net)
                  6.50    0.00 1891.62 ^ clkbuf_level_3_1_1247_clk_i/A (BUFx4_ASAP7_75t_R)
    30   19.34   35.15   30.85 1922.47 ^ clkbuf_level_3_1_1247_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_1247_clk_i (net)
                 35.17    0.44 1922.91 ^ _35321_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 1922.91   clock reconvergence pessimism
                         -1.77 1921.14   library recovery time
                               1921.14   data required time
-----------------------------------------------------------------------------
                               1921.14   data required time
                               -783.17   data arrival time
-----------------------------------------------------------------------------
                               1137.97   slack (MET)


Startpoint: _36182_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _24596_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.69    3.06  883.06 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.04   18.26   24.86  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.46    1.08  909.00 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.33   19.99   28.87  937.87 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.55    1.81  939.69 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.76   12.44   25.45  965.14 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 12.44    0.01  965.15 v clkbuf_level_0_1_29112_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.58   19.27  984.42 v clkbuf_level_0_1_29112_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_29112_clk_i (net)
                  6.58    0.01  984.42 v clkbuf_level_1_1_29113_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.42 1001.84 v clkbuf_level_1_1_29113_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_29113_clk_i (net)
                  6.57    0.01 1001.84 v clkbuf_level_2_1_29114_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.41 1019.26 v clkbuf_level_2_1_29114_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_29114_clk_i (net)
                  6.57    0.01 1019.26 v clkbuf_level_3_1_29115_clk_i/A (BUFx4_ASAP7_75t_R)
    29   24.55   38.10   33.65 1052.92 v clkbuf_level_3_1_29115_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_29115_clk_i (net)
                 39.04    3.26 1056.18 v _36182_/CLK (DLLx1_ASAP7_75t_R)
     1    0.61    7.57   37.48 1093.66 v _36182_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  7.57    0.01 1093.67 v _24596_/B (AND2x2_ASAP7_75t_R)
                               1093.67   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06 1763.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09 1788.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39 1816.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82 1818.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67 1843.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55 1844.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
                          0.00 1844.77   clock reconvergence pessimism
                          0.00 1844.77   clock gating setup time
                               1844.77   data required time
-----------------------------------------------------------------------------
                               1844.77   data required time
                               -1093.67   data arrival time
-----------------------------------------------------------------------------
                                751.11   slack (MET)


Startpoint: _36314_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06    3.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09   28.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39   56.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82   58.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67   83.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55   84.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.73   25.26   25.56  110.33 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.49    2.97  113.29 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   11.08   23.62   30.07  143.37 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 25.73    3.73  147.09 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.74   26.90   32.32  179.41 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.01    0.98  180.40 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    30   20.42   37.07   37.50  217.90 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_0_core_clock_gate_i.clk_o (net)
                 37.11    0.67  218.57 ^ _36314_/CLK (DFFHQNx1_ASAP7_75t_R)
    16   24.25  134.14  101.05  319.62 v _36314_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01745_ (net)
                134.20    1.76  321.38 v load_slew354/A (BUFx16f_ASAP7_75t_R)
    34   33.00   23.26   43.71  365.09 v load_slew354/Y (BUFx16f_ASAP7_75t_R)
                                         net354 (net)
                 23.48    1.31  366.39 v load_slew353/A (BUFx12f_ASAP7_75t_R)
    20   21.89   16.84   20.71  387.10 v load_slew353/Y (BUFx12f_ASAP7_75t_R)
                                         net353 (net)
                 17.93    2.29  389.40 v load_slew350/A (BUFx16f_ASAP7_75t_R)
    33   33.82   20.79   22.56  411.95 v load_slew350/Y (BUFx16f_ASAP7_75t_R)
                                         net350 (net)
                 23.17    3.69  415.64 v load_slew349/A (BUFx16f_ASAP7_75t_R)
    36   34.42   21.22   23.42  439.06 v load_slew349/Y (BUFx16f_ASAP7_75t_R)
                                         net349 (net)
                 25.47    4.84  443.90 v load_slew348/A (BUFx12f_ASAP7_75t_R)
    11   22.37   16.28   21.97  465.87 v load_slew348/Y (BUFx12f_ASAP7_75t_R)
                                         net348 (net)
                 16.68    1.41  467.27 v _18398_/A (CKINVDCx20_ASAP7_75t_R)
    41   45.55   25.51   10.68  477.95 ^ _18398_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _13127_ (net)
                 39.75   10.06  488.02 ^ load_slew313/A (BUFx16f_ASAP7_75t_R)
    46   52.54   31.69   27.29  515.30 ^ load_slew313/Y (BUFx16f_ASAP7_75t_R)
                                         net313 (net)
                 53.39   14.24  529.55 ^ _18866_/B (NAND2x2_ASAP7_75t_R)
    14   33.26  100.20   54.66  584.21 v _18866_/Y (NAND2x2_ASAP7_75t_R)
                                         _13586_ (net)
                103.18    9.43  593.64 v _18869_/A2 (OAI22x1_ASAP7_75t_R)
     1    0.65   27.81   20.40  614.04 ^ _18869_/Y (OAI22x1_ASAP7_75t_R)
                                         _13589_ (net)
                 27.81    0.01  614.05 ^ _18877_/A2 (OA211x2_ASAP7_75t_R)
     1    0.69    9.69   23.07  637.13 ^ _18877_/Y (OA211x2_ASAP7_75t_R)
                                         _13597_ (net)
                  9.69    0.01  637.14 ^ _18920_/A1 (AO21x2_ASAP7_75t_R)
     8   15.74   56.90   29.32  666.45 ^ _18920_/Y (AO21x2_ASAP7_75t_R)
                                         _13640_ (net)
                 63.18    9.80  676.25 ^ _18936_/A2 (AOI221x1_ASAP7_75t_R)
    16   13.32  136.64   74.35  750.60 v _18936_/Y (AOI221x1_ASAP7_75t_R)
                                         _13656_ (net)
                136.70    1.64  752.24 v load_slew291/A (BUFx10_ASAP7_75t_R)
    20   16.99   20.62   45.54  797.78 v load_slew291/Y (BUFx10_ASAP7_75t_R)
                                         net291 (net)
                 22.44    3.20  800.98 v _19052_/B (XNOR2x1_ASAP7_75t_R)
     1    0.64   27.64   20.26  821.24 v _19052_/Y (XNOR2x1_ASAP7_75t_R)
                                         _13770_ (net)
                 27.64    0.01  821.25 v _19053_/B (AND2x2_ASAP7_75t_R)
     1    0.68    6.65   22.05  843.30 v _19053_/Y (AND2x2_ASAP7_75t_R)
                                         _13771_ (net)
                  6.65    0.01  843.31 v _19054_/B (AO21x1_ASAP7_75t_R)
     1    2.13   16.76   19.32  862.63 v _19054_/Y (AO21x1_ASAP7_75t_R)
                                         _16500_ (net)
                 16.76    0.05  862.68 v _33723_/A (FAx1_ASAP7_75t_R)
     1    0.76   33.19   19.96  882.64 ^ _33723_/CON (FAx1_ASAP7_75t_R)
                                         _17539_ (net)
                 33.19    0.01  882.65 ^ _20094_/A (INVx1_ASAP7_75t_R)
     2    2.82   21.44   16.98  899.63 v _20094_/Y (INVx1_ASAP7_75t_R)
                                         _16496_ (net)
                 21.44    0.05  899.67 v _20095_/A2 (OA21x2_ASAP7_75t_R)
     2    1.64    8.74   21.94  921.61 v _20095_/Y (OA21x2_ASAP7_75t_R)
                                         _14763_ (net)
                  8.74    0.07  921.68 v _20225_/A1 (OA21x2_ASAP7_75t_R)
     3    3.21   12.68   20.67  942.35 v _20225_/Y (OA21x2_ASAP7_75t_R)
                                         _16509_ (net)
                 12.69    0.18  942.53 v _20784_/A1 (AO221x1_ASAP7_75t_R)
     3    2.49   18.01   27.42  969.95 v _20784_/Y (AO221x1_ASAP7_75t_R)
                                         _15413_ (net)
                 18.02    0.23  970.18 v _20789_/A (AND2x2_ASAP7_75t_R)
     2    2.73   11.75   23.62  993.80 v _20789_/Y (AND2x2_ASAP7_75t_R)
                                         _16521_ (net)
                 11.75    0.10  993.90 v _21552_/A1 (OA21x2_ASAP7_75t_R)
     3    3.78   14.26   22.15 1016.06 v _21552_/Y (OA21x2_ASAP7_75t_R)
                                         _16529_ (net)
                 14.27    0.11 1016.17 v _22030_/A1 (OA21x2_ASAP7_75t_R)
     3    4.00   15.09   22.88 1039.05 v _22030_/Y (OA21x2_ASAP7_75t_R)
                                         _16534_ (net)
                 15.11    0.31 1039.36 v _24984_/A1 (OA21x2_ASAP7_75t_R)
     2    1.57    8.50   19.38 1058.75 v _24984_/Y (OA21x2_ASAP7_75t_R)
                                         _06817_ (net)
                  8.50    0.06 1058.80 v _24990_/A2 (OA21x2_ASAP7_75t_R)
     1    1.16    7.71   17.39 1076.19 v _24990_/Y (OA21x2_ASAP7_75t_R)
                                         _06820_ (net)
                  7.71    0.02 1076.21 v _24991_/A2 (OAI21x1_ASAP7_75t_R)
     1    1.79   29.62   11.03 1087.24 ^ _24991_/Y (OAI21x1_ASAP7_75t_R)
                                         _16545_ (net)
                 29.62    0.06 1087.29 ^ _33737_/CI (FAx1_ASAP7_75t_R)
     5   12.59  294.04  198.42 1285.71 v _33737_/SN (FAx1_ASAP7_75t_R)
                                         net170 (net)
                294.15    2.81 1288.52 v _24392_/A (INVx4_ASAP7_75t_R)
     5    9.11   60.95   43.94 1332.47 ^ _24392_/Y (INVx4_ASAP7_75t_R)
                                         _06491_ (net)
                 60.97    0.62 1333.09 ^ _24393_/A1 (OA222x2_ASAP7_75t_R)
     1    0.71   11.32   35.44 1368.53 ^ _24393_/Y (OA222x2_ASAP7_75t_R)
                                         _06492_ (net)
                 11.32    0.01 1368.54 ^ _24394_/B (OA21x2_ASAP7_75t_R)
     1    1.01    8.20   16.61 1385.15 ^ _24394_/Y (OA21x2_ASAP7_75t_R)
                                         _06493_ (net)
                  8.20    0.08 1385.23 ^ _24395_/B (OA211x2_ASAP7_75t_R)
     2    5.91   27.50   27.49 1412.72 ^ _24395_/Y (OA211x2_ASAP7_75t_R)
                                         _06494_ (net)
                 28.36    2.59 1415.31 ^ _24396_/B (AOI21x1_ASAP7_75t_R)
     3    3.09   22.10   15.76 1431.07 v _24396_/Y (AOI21x1_ASAP7_75t_R)
                                         _06495_ (net)
                 22.10    0.06 1431.13 v _24398_/A2 (AO21x1_ASAP7_75t_R)
     2    1.34   10.43   19.77 1450.90 v _24398_/Y (AO21x1_ASAP7_75t_R)
                                         net238 (net)
                 10.43    0.02 1450.92 v output238/A (BUFx2_ASAP7_75t_R)
     1    0.34    4.37   13.47 1464.39 v output238/Y (BUFx2_ASAP7_75t_R)
                                         instr_addr_o[29] (net)
                  4.37    0.01 1464.40 v instr_addr_o[29] (out)
                               1464.40   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock network delay (propagated)
                          0.00 1760.00   clock reconvergence pessimism
                       -352.00 1408.00   output external delay
                               1408.00   data required time
-----------------------------------------------------------------------------
                               1408.00   data required time
                               -1464.40   data arrival time
-----------------------------------------------------------------------------
                                -56.40   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
8.279932022094727

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0259

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
1.5701754093170166

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0341

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 4

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
1464.3984

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-56.3984

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-3.851302

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.39e-03   9.56e-04   2.39e-07   3.35e-03   9.8%
Combinational          1.32e-02   1.76e-02   1.99e-06   3.08e-02  90.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.56e-02   1.86e-02   2.23e-06   3.42e-02 100.0%
                          45.6%      54.4%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 2363 u^2 43% utilization.

[INFO RSZ-0058] Using max wire length 162um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -98.56

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -56.40

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -56.40

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_35825_/CLK ^
 339.34
_34843_/CLK ^
 153.71      0.00     185.63


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _35973_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        352.00  352.00 ^ input external delay
     1    2.89    0.00    0.00  352.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.33    0.11  352.11 ^ input148/A (BUFx16f_ASAP7_75t_R)
    30   43.62   27.45   17.97  370.08 ^ input148/Y (BUFx16f_ASAP7_75t_R)
                                         net148 (net)
                 27.47    0.57  370.64 ^ _35973_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                370.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06    3.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09   28.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39   56.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82   58.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67   83.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55   84.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.73   25.26   25.56  110.33 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.49    2.97  113.29 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   11.08   23.62   30.07  143.37 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 25.11    3.14  146.51 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    10   14.88   28.70   32.98  179.49 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                 28.89    1.30  180.79 ^ clkbuf_leaf_17_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    30   20.35   36.99   38.09  218.88 ^ clkbuf_leaf_17_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_17_core_clock_gate_i.clk_o (net)
                 37.01    0.52  219.40 ^ _35973_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00  219.40   clock reconvergence pessimism
                         23.22  242.62   library removal time
                                242.62   data required time
-----------------------------------------------------------------------------
                                242.62   data required time
                               -370.64   data arrival time
-----------------------------------------------------------------------------
                                128.02   slack (MET)


Startpoint: _36182_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _24596_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.69    3.06  883.06 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.04   18.26   24.86  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.46    1.08  909.00 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.33   19.99   28.87  937.87 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.55    1.81  939.69 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.76   12.44   25.45  965.14 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 12.44    0.01  965.15 v clkbuf_level_0_1_29112_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.58   19.27  984.42 v clkbuf_level_0_1_29112_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_29112_clk_i (net)
                  6.58    0.01  984.42 v clkbuf_level_1_1_29113_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.42 1001.84 v clkbuf_level_1_1_29113_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_29113_clk_i (net)
                  6.57    0.01 1001.84 v clkbuf_level_2_1_29114_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.41 1019.26 v clkbuf_level_2_1_29114_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_29114_clk_i (net)
                  6.57    0.01 1019.26 v clkbuf_level_3_1_29115_clk_i/A (BUFx4_ASAP7_75t_R)
    29   24.55   38.10   33.65 1052.92 v clkbuf_level_3_1_29115_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_29115_clk_i (net)
                 39.04    3.26 1056.18 v _36182_/CLK (DLLx1_ASAP7_75t_R)
     1    0.61    7.92   28.75 1084.92 ^ _36182_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  7.92    0.01 1084.93 ^ _24596_/B (AND2x2_ASAP7_75t_R)
                               1084.93   data arrival time

                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.69    3.06  883.06 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.04   18.26   24.86  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.46    1.08  909.00 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.33   19.99   28.87  937.87 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.55    1.81  939.69 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.76   12.44   25.45  965.14 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.14    1.53  966.67 v _24596_/A (AND2x2_ASAP7_75t_R)
                          0.00  966.67   clock reconvergence pessimism
                          0.00  966.67   clock gating hold time
                                966.67   data required time
-----------------------------------------------------------------------------
                                966.67   data required time
                               -1084.93   data arrival time
-----------------------------------------------------------------------------
                                118.26   slack (MET)


Startpoint: _36244_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _36244_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06    3.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09   28.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39   56.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82   58.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67   83.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55   84.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.73   25.20   25.56  110.33 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.44    2.97  113.29 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   11.08   23.62   30.06  143.36 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 25.73    3.73  147.08 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.74   26.90   32.32  179.40 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.06    1.16  180.56 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     7    6.25   15.11   27.38  207.94 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_31_core_clock_gate_i.clk_o (net)
                 15.13    0.31  208.25 ^ _36244_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    2.14   21.67   42.61  250.86 ^ _36244_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01795_ (net)
                 21.67    0.02  250.88 ^ _32392_/A1 (OAI21x1_ASAP7_75t_R)
     1    0.71    6.64    7.65  258.53 v _32392_/Y (OAI21x1_ASAP7_75t_R)
                                         _04422_ (net)
                  6.64    0.01  258.54 v _36244_/D (DFFHQNx1_ASAP7_75t_R)
                                258.54   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06    3.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09   28.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39   56.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82   58.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67   83.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55   84.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.73   25.26   25.56  110.33 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.49    2.97  113.29 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   11.08   23.62   30.07  143.37 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 25.73    3.73  147.09 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.74   26.90   32.32  179.41 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.06    1.16  180.57 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     7    6.25   15.11   27.38  207.96 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_31_core_clock_gate_i.clk_o (net)
                 15.13    0.31  208.26 ^ _36244_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -0.01  208.25   clock reconvergence pessimism
                         12.31  220.56   library hold time
                                220.56   data required time
-----------------------------------------------------------------------------
                                220.56   data required time
                               -258.54   data arrival time
-----------------------------------------------------------------------------
                                 37.98   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _35321_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        352.00  352.00 ^ input external delay
     1    2.89    0.00    0.00  352.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.33    0.11  352.11 ^ input148/A (BUFx16f_ASAP7_75t_R)
    30   43.62   27.45   17.97  370.08 ^ input148/Y (BUFx16f_ASAP7_75t_R)
                                         net148 (net)
                 27.46    0.38  370.46 ^ load_slew453/A (BUFx16f_ASAP7_75t_R)
    69   92.07   52.85   28.63  399.09 ^ load_slew453/Y (BUFx16f_ASAP7_75t_R)
                                         net453 (net)
                 67.80   14.46  413.55 ^ load_slew438/A (BUFx16f_ASAP7_75t_R)
    59   80.06   47.75   34.36  447.91 ^ load_slew438/Y (BUFx16f_ASAP7_75t_R)
                                         net438 (net)
                 61.08   12.86  460.77 ^ load_slew437/A (BUFx16f_ASAP7_75t_R)
    62   87.29   26.66   28.15  488.92 ^ load_slew437/Y (BUFx16f_ASAP7_75t_R)
                                         net437 (net)
                114.23   32.12  521.04 ^ load_slew436/A (BUFx16f_ASAP7_75t_R)
    57   78.40   45.84   35.43  556.47 ^ load_slew436/Y (BUFx16f_ASAP7_75t_R)
                                         net436 (net)
                 77.32   19.91  576.38 ^ load_slew435/A (BUFx16f_ASAP7_75t_R)
    59   80.96   48.40   39.79  616.18 ^ load_slew435/Y (BUFx16f_ASAP7_75t_R)
                                         net435 (net)
                 51.20    6.26  622.43 ^ load_slew434/A (BUFx16f_ASAP7_75t_R)
    70   95.03   52.09   29.88  652.31 ^ load_slew434/Y (BUFx16f_ASAP7_75t_R)
                                         net434 (net)
                 78.90   18.76  671.08 ^ load_slew433/A (BUFx16f_ASAP7_75t_R)
    54   74.05   43.76   33.55  704.62 ^ load_slew433/Y (BUFx16f_ASAP7_75t_R)
                                         net433 (net)
                 57.59   12.04  716.67 ^ load_slew431/A (BUFx16f_ASAP7_75t_R)
    71   93.18   51.39   29.46  746.13 ^ load_slew431/Y (BUFx16f_ASAP7_75t_R)
                                         net431 (net)
                121.61   37.04  783.17 ^ _35321_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                783.17   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06 1763.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.34    1.50 1788.76 ^ clkbuf_2_2__f_clk_i/A (BUFx4_ASAP7_75t_R)
     9   13.22   25.92   30.58 1819.34 ^ clkbuf_2_2__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk_i (net)
                 26.09    1.18 1820.52 ^ clkbuf_leaf_11_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.87   22.10 1842.61 ^ clkbuf_leaf_11_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_11_clk_i (net)
                  6.87    0.00 1842.62 ^ clkbuf_level_0_1_1244_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.41 1859.02 ^ clkbuf_level_0_1_1244_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_1244_clk_i (net)
                  6.50    0.00 1859.03 ^ clkbuf_level_1_1_1245_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.29 1875.32 ^ clkbuf_level_1_1_1245_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_1245_clk_i (net)
                  6.50    0.00 1875.32 ^ clkbuf_level_2_1_1246_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.29 1891.61 ^ clkbuf_level_2_1_1246_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_1246_clk_i (net)
                  6.50    0.00 1891.62 ^ clkbuf_level_3_1_1247_clk_i/A (BUFx4_ASAP7_75t_R)
    30   19.34   35.15   30.85 1922.47 ^ clkbuf_level_3_1_1247_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_1247_clk_i (net)
                 35.17    0.44 1922.91 ^ _35321_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 1922.91   clock reconvergence pessimism
                         -1.77 1921.14   library recovery time
                               1921.14   data required time
-----------------------------------------------------------------------------
                               1921.14   data required time
                               -783.17   data arrival time
-----------------------------------------------------------------------------
                               1137.97   slack (MET)


Startpoint: _36182_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _24596_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.69    3.06  883.06 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.04   18.26   24.86  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.46    1.08  909.00 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.33   19.99   28.87  937.87 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.55    1.81  939.69 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.76   12.44   25.45  965.14 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 12.44    0.01  965.15 v clkbuf_level_0_1_29112_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.58   19.27  984.42 v clkbuf_level_0_1_29112_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_29112_clk_i (net)
                  6.58    0.01  984.42 v clkbuf_level_1_1_29113_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.42 1001.84 v clkbuf_level_1_1_29113_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_29113_clk_i (net)
                  6.57    0.01 1001.84 v clkbuf_level_2_1_29114_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.41 1019.26 v clkbuf_level_2_1_29114_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_29114_clk_i (net)
                  6.57    0.01 1019.26 v clkbuf_level_3_1_29115_clk_i/A (BUFx4_ASAP7_75t_R)
    29   24.55   38.10   33.65 1052.92 v clkbuf_level_3_1_29115_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_29115_clk_i (net)
                 39.04    3.26 1056.18 v _36182_/CLK (DLLx1_ASAP7_75t_R)
     1    0.61    7.57   37.48 1093.66 v _36182_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  7.57    0.01 1093.67 v _24596_/B (AND2x2_ASAP7_75t_R)
                               1093.67   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06 1763.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09 1788.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39 1816.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82 1818.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67 1843.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55 1844.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
                          0.00 1844.77   clock reconvergence pessimism
                          0.00 1844.77   clock gating setup time
                               1844.77   data required time
-----------------------------------------------------------------------------
                               1844.77   data required time
                               -1093.67   data arrival time
-----------------------------------------------------------------------------
                                751.11   slack (MET)


Startpoint: _36314_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06    3.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09   28.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39   56.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82   58.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67   83.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55   84.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.73   25.26   25.56  110.33 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.49    2.97  113.29 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   11.08   23.62   30.07  143.37 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 25.73    3.73  147.09 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.74   26.90   32.32  179.41 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.01    0.98  180.40 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    30   20.42   37.07   37.50  217.90 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_0_core_clock_gate_i.clk_o (net)
                 37.11    0.67  218.57 ^ _36314_/CLK (DFFHQNx1_ASAP7_75t_R)
    16   24.25  134.14  101.05  319.62 v _36314_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01745_ (net)
                134.20    1.76  321.38 v load_slew354/A (BUFx16f_ASAP7_75t_R)
    34   33.00   23.26   43.71  365.09 v load_slew354/Y (BUFx16f_ASAP7_75t_R)
                                         net354 (net)
                 23.48    1.31  366.39 v load_slew353/A (BUFx12f_ASAP7_75t_R)
    20   21.89   16.84   20.71  387.10 v load_slew353/Y (BUFx12f_ASAP7_75t_R)
                                         net353 (net)
                 17.93    2.29  389.40 v load_slew350/A (BUFx16f_ASAP7_75t_R)
    33   33.82   20.79   22.56  411.95 v load_slew350/Y (BUFx16f_ASAP7_75t_R)
                                         net350 (net)
                 23.17    3.69  415.64 v load_slew349/A (BUFx16f_ASAP7_75t_R)
    36   34.42   21.22   23.42  439.06 v load_slew349/Y (BUFx16f_ASAP7_75t_R)
                                         net349 (net)
                 25.47    4.84  443.90 v load_slew348/A (BUFx12f_ASAP7_75t_R)
    11   22.37   16.28   21.97  465.87 v load_slew348/Y (BUFx12f_ASAP7_75t_R)
                                         net348 (net)
                 16.68    1.41  467.27 v _18398_/A (CKINVDCx20_ASAP7_75t_R)
    41   45.55   25.51   10.68  477.95 ^ _18398_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _13127_ (net)
                 39.75   10.06  488.02 ^ load_slew313/A (BUFx16f_ASAP7_75t_R)
    46   52.54   31.69   27.29  515.30 ^ load_slew313/Y (BUFx16f_ASAP7_75t_R)
                                         net313 (net)
                 53.39   14.24  529.55 ^ _18866_/B (NAND2x2_ASAP7_75t_R)
    14   33.26  100.20   54.66  584.21 v _18866_/Y (NAND2x2_ASAP7_75t_R)
                                         _13586_ (net)
                103.18    9.43  593.64 v _18869_/A2 (OAI22x1_ASAP7_75t_R)
     1    0.65   27.81   20.40  614.04 ^ _18869_/Y (OAI22x1_ASAP7_75t_R)
                                         _13589_ (net)
                 27.81    0.01  614.05 ^ _18877_/A2 (OA211x2_ASAP7_75t_R)
     1    0.69    9.69   23.07  637.13 ^ _18877_/Y (OA211x2_ASAP7_75t_R)
                                         _13597_ (net)
                  9.69    0.01  637.14 ^ _18920_/A1 (AO21x2_ASAP7_75t_R)
     8   15.74   56.90   29.32  666.45 ^ _18920_/Y (AO21x2_ASAP7_75t_R)
                                         _13640_ (net)
                 63.18    9.80  676.25 ^ _18936_/A2 (AOI221x1_ASAP7_75t_R)
    16   13.32  136.64   74.35  750.60 v _18936_/Y (AOI221x1_ASAP7_75t_R)
                                         _13656_ (net)
                136.70    1.64  752.24 v load_slew291/A (BUFx10_ASAP7_75t_R)
    20   16.99   20.62   45.54  797.78 v load_slew291/Y (BUFx10_ASAP7_75t_R)
                                         net291 (net)
                 22.44    3.20  800.98 v _19052_/B (XNOR2x1_ASAP7_75t_R)
     1    0.64   27.64   20.26  821.24 v _19052_/Y (XNOR2x1_ASAP7_75t_R)
                                         _13770_ (net)
                 27.64    0.01  821.25 v _19053_/B (AND2x2_ASAP7_75t_R)
     1    0.68    6.65   22.05  843.30 v _19053_/Y (AND2x2_ASAP7_75t_R)
                                         _13771_ (net)
                  6.65    0.01  843.31 v _19054_/B (AO21x1_ASAP7_75t_R)
     1    2.13   16.76   19.32  862.63 v _19054_/Y (AO21x1_ASAP7_75t_R)
                                         _16500_ (net)
                 16.76    0.05  862.68 v _33723_/A (FAx1_ASAP7_75t_R)
     1    0.76   33.19   19.96  882.64 ^ _33723_/CON (FAx1_ASAP7_75t_R)
                                         _17539_ (net)
                 33.19    0.01  882.65 ^ _20094_/A (INVx1_ASAP7_75t_R)
     2    2.82   21.44   16.98  899.63 v _20094_/Y (INVx1_ASAP7_75t_R)
                                         _16496_ (net)
                 21.44    0.05  899.67 v _20095_/A2 (OA21x2_ASAP7_75t_R)
     2    1.64    8.74   21.94  921.61 v _20095_/Y (OA21x2_ASAP7_75t_R)
                                         _14763_ (net)
                  8.74    0.07  921.68 v _20225_/A1 (OA21x2_ASAP7_75t_R)
     3    3.21   12.68   20.67  942.35 v _20225_/Y (OA21x2_ASAP7_75t_R)
                                         _16509_ (net)
                 12.69    0.18  942.53 v _20784_/A1 (AO221x1_ASAP7_75t_R)
     3    2.49   18.01   27.42  969.95 v _20784_/Y (AO221x1_ASAP7_75t_R)
                                         _15413_ (net)
                 18.02    0.23  970.18 v _20789_/A (AND2x2_ASAP7_75t_R)
     2    2.73   11.75   23.62  993.80 v _20789_/Y (AND2x2_ASAP7_75t_R)
                                         _16521_ (net)
                 11.75    0.10  993.90 v _21552_/A1 (OA21x2_ASAP7_75t_R)
     3    3.78   14.26   22.15 1016.06 v _21552_/Y (OA21x2_ASAP7_75t_R)
                                         _16529_ (net)
                 14.27    0.11 1016.17 v _22030_/A1 (OA21x2_ASAP7_75t_R)
     3    4.00   15.09   22.88 1039.05 v _22030_/Y (OA21x2_ASAP7_75t_R)
                                         _16534_ (net)
                 15.11    0.31 1039.36 v _24984_/A1 (OA21x2_ASAP7_75t_R)
     2    1.57    8.50   19.38 1058.75 v _24984_/Y (OA21x2_ASAP7_75t_R)
                                         _06817_ (net)
                  8.50    0.06 1058.80 v _24990_/A2 (OA21x2_ASAP7_75t_R)
     1    1.16    7.71   17.39 1076.19 v _24990_/Y (OA21x2_ASAP7_75t_R)
                                         _06820_ (net)
                  7.71    0.02 1076.21 v _24991_/A2 (OAI21x1_ASAP7_75t_R)
     1    1.79   29.62   11.03 1087.24 ^ _24991_/Y (OAI21x1_ASAP7_75t_R)
                                         _16545_ (net)
                 29.62    0.06 1087.29 ^ _33737_/CI (FAx1_ASAP7_75t_R)
     5   12.59  294.04  198.42 1285.71 v _33737_/SN (FAx1_ASAP7_75t_R)
                                         net170 (net)
                294.15    2.81 1288.52 v _24392_/A (INVx4_ASAP7_75t_R)
     5    9.11   60.95   43.94 1332.47 ^ _24392_/Y (INVx4_ASAP7_75t_R)
                                         _06491_ (net)
                 60.97    0.62 1333.09 ^ _24393_/A1 (OA222x2_ASAP7_75t_R)
     1    0.71   11.32   35.44 1368.53 ^ _24393_/Y (OA222x2_ASAP7_75t_R)
                                         _06492_ (net)
                 11.32    0.01 1368.54 ^ _24394_/B (OA21x2_ASAP7_75t_R)
     1    1.01    8.20   16.61 1385.15 ^ _24394_/Y (OA21x2_ASAP7_75t_R)
                                         _06493_ (net)
                  8.20    0.08 1385.23 ^ _24395_/B (OA211x2_ASAP7_75t_R)
     2    5.91   27.50   27.49 1412.72 ^ _24395_/Y (OA211x2_ASAP7_75t_R)
                                         _06494_ (net)
                 28.36    2.59 1415.31 ^ _24396_/B (AOI21x1_ASAP7_75t_R)
     3    3.09   22.10   15.76 1431.07 v _24396_/Y (AOI21x1_ASAP7_75t_R)
                                         _06495_ (net)
                 22.10    0.06 1431.13 v _24398_/A2 (AO21x1_ASAP7_75t_R)
     2    1.34   10.43   19.77 1450.90 v _24398_/Y (AO21x1_ASAP7_75t_R)
                                         net238 (net)
                 10.43    0.02 1450.92 v output238/A (BUFx2_ASAP7_75t_R)
     1    0.34    4.37   13.47 1464.39 v output238/Y (BUFx2_ASAP7_75t_R)
                                         instr_addr_o[29] (net)
                  4.37    0.01 1464.40 v instr_addr_o[29] (out)
                               1464.40   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock network delay (propagated)
                          0.00 1760.00   clock reconvergence pessimism
                       -352.00 1408.00   output external delay
                               1408.00   data required time
-----------------------------------------------------------------------------
                               1408.00   data required time
                               -1464.40   data arrival time
-----------------------------------------------------------------------------
                                -56.40   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _35321_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        352.00  352.00 ^ input external delay
     1    2.89    0.00    0.00  352.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.33    0.11  352.11 ^ input148/A (BUFx16f_ASAP7_75t_R)
    30   43.62   27.45   17.97  370.08 ^ input148/Y (BUFx16f_ASAP7_75t_R)
                                         net148 (net)
                 27.46    0.38  370.46 ^ load_slew453/A (BUFx16f_ASAP7_75t_R)
    69   92.07   52.85   28.63  399.09 ^ load_slew453/Y (BUFx16f_ASAP7_75t_R)
                                         net453 (net)
                 67.80   14.46  413.55 ^ load_slew438/A (BUFx16f_ASAP7_75t_R)
    59   80.06   47.75   34.36  447.91 ^ load_slew438/Y (BUFx16f_ASAP7_75t_R)
                                         net438 (net)
                 61.08   12.86  460.77 ^ load_slew437/A (BUFx16f_ASAP7_75t_R)
    62   87.29   26.66   28.15  488.92 ^ load_slew437/Y (BUFx16f_ASAP7_75t_R)
                                         net437 (net)
                114.23   32.12  521.04 ^ load_slew436/A (BUFx16f_ASAP7_75t_R)
    57   78.40   45.84   35.43  556.47 ^ load_slew436/Y (BUFx16f_ASAP7_75t_R)
                                         net436 (net)
                 77.32   19.91  576.38 ^ load_slew435/A (BUFx16f_ASAP7_75t_R)
    59   80.96   48.40   39.79  616.18 ^ load_slew435/Y (BUFx16f_ASAP7_75t_R)
                                         net435 (net)
                 51.20    6.26  622.43 ^ load_slew434/A (BUFx16f_ASAP7_75t_R)
    70   95.03   52.09   29.88  652.31 ^ load_slew434/Y (BUFx16f_ASAP7_75t_R)
                                         net434 (net)
                 78.90   18.76  671.08 ^ load_slew433/A (BUFx16f_ASAP7_75t_R)
    54   74.05   43.76   33.55  704.62 ^ load_slew433/Y (BUFx16f_ASAP7_75t_R)
                                         net433 (net)
                 57.59   12.04  716.67 ^ load_slew431/A (BUFx16f_ASAP7_75t_R)
    71   93.18   51.39   29.46  746.13 ^ load_slew431/Y (BUFx16f_ASAP7_75t_R)
                                         net431 (net)
                121.61   37.04  783.17 ^ _35321_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                783.17   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06 1763.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.34    1.50 1788.76 ^ clkbuf_2_2__f_clk_i/A (BUFx4_ASAP7_75t_R)
     9   13.22   25.92   30.58 1819.34 ^ clkbuf_2_2__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk_i (net)
                 26.09    1.18 1820.52 ^ clkbuf_leaf_11_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.87   22.10 1842.61 ^ clkbuf_leaf_11_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_11_clk_i (net)
                  6.87    0.00 1842.62 ^ clkbuf_level_0_1_1244_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.41 1859.02 ^ clkbuf_level_0_1_1244_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_1244_clk_i (net)
                  6.50    0.00 1859.03 ^ clkbuf_level_1_1_1245_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.29 1875.32 ^ clkbuf_level_1_1_1245_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_1245_clk_i (net)
                  6.50    0.00 1875.32 ^ clkbuf_level_2_1_1246_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.61    6.50   16.29 1891.61 ^ clkbuf_level_2_1_1246_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_1246_clk_i (net)
                  6.50    0.00 1891.62 ^ clkbuf_level_3_1_1247_clk_i/A (BUFx4_ASAP7_75t_R)
    30   19.34   35.15   30.85 1922.47 ^ clkbuf_level_3_1_1247_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_1247_clk_i (net)
                 35.17    0.44 1922.91 ^ _35321_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 1922.91   clock reconvergence pessimism
                         -1.77 1921.14   library recovery time
                               1921.14   data required time
-----------------------------------------------------------------------------
                               1921.14   data required time
                               -783.17   data arrival time
-----------------------------------------------------------------------------
                               1137.97   slack (MET)


Startpoint: _36182_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _24596_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.69    3.06  883.06 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.04   18.26   24.86  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.46    1.08  909.00 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.33   19.99   28.87  937.87 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.55    1.81  939.69 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.76   12.44   25.45  965.14 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 12.44    0.01  965.15 v clkbuf_level_0_1_29112_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.58   19.27  984.42 v clkbuf_level_0_1_29112_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_29112_clk_i (net)
                  6.58    0.01  984.42 v clkbuf_level_1_1_29113_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.42 1001.84 v clkbuf_level_1_1_29113_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_29113_clk_i (net)
                  6.57    0.01 1001.84 v clkbuf_level_2_1_29114_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.64    6.57   17.41 1019.26 v clkbuf_level_2_1_29114_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_29114_clk_i (net)
                  6.57    0.01 1019.26 v clkbuf_level_3_1_29115_clk_i/A (BUFx4_ASAP7_75t_R)
    29   24.55   38.10   33.65 1052.92 v clkbuf_level_3_1_29115_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_29115_clk_i (net)
                 39.04    3.26 1056.18 v _36182_/CLK (DLLx1_ASAP7_75t_R)
     1    0.61    7.57   37.48 1093.66 v _36182_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  7.57    0.01 1093.67 v _24596_/B (AND2x2_ASAP7_75t_R)
                               1093.67   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06 1763.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09 1788.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39 1816.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82 1818.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67 1843.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55 1844.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
                          0.00 1844.77   clock reconvergence pessimism
                          0.00 1844.77   clock gating setup time
                               1844.77   data required time
-----------------------------------------------------------------------------
                               1844.77   data required time
                               -1093.67   data arrival time
-----------------------------------------------------------------------------
                                751.11   slack (MET)


Startpoint: _36314_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.69    3.06    3.06 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.05   19.96   24.20   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.15    1.09   28.34 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.34   21.93   28.39   56.74 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.44    1.82   58.56 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.78   13.24   24.67   83.23 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.91    1.55   84.77 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.73   25.26   25.56  110.33 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.49    2.97  113.29 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   11.08   23.62   30.07  143.37 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 25.73    3.73  147.09 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.74   26.90   32.32  179.41 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.01    0.98  180.40 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    30   20.42   37.07   37.50  217.90 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_0_core_clock_gate_i.clk_o (net)
                 37.11    0.67  218.57 ^ _36314_/CLK (DFFHQNx1_ASAP7_75t_R)
    16   24.25  134.14  101.05  319.62 v _36314_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01745_ (net)
                134.20    1.76  321.38 v load_slew354/A (BUFx16f_ASAP7_75t_R)
    34   33.00   23.26   43.71  365.09 v load_slew354/Y (BUFx16f_ASAP7_75t_R)
                                         net354 (net)
                 23.48    1.31  366.39 v load_slew353/A (BUFx12f_ASAP7_75t_R)
    20   21.89   16.84   20.71  387.10 v load_slew353/Y (BUFx12f_ASAP7_75t_R)
                                         net353 (net)
                 17.93    2.29  389.40 v load_slew350/A (BUFx16f_ASAP7_75t_R)
    33   33.82   20.79   22.56  411.95 v load_slew350/Y (BUFx16f_ASAP7_75t_R)
                                         net350 (net)
                 23.17    3.69  415.64 v load_slew349/A (BUFx16f_ASAP7_75t_R)
    36   34.42   21.22   23.42  439.06 v load_slew349/Y (BUFx16f_ASAP7_75t_R)
                                         net349 (net)
                 25.47    4.84  443.90 v load_slew348/A (BUFx12f_ASAP7_75t_R)
    11   22.37   16.28   21.97  465.87 v load_slew348/Y (BUFx12f_ASAP7_75t_R)
                                         net348 (net)
                 16.68    1.41  467.27 v _18398_/A (CKINVDCx20_ASAP7_75t_R)
    41   45.55   25.51   10.68  477.95 ^ _18398_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _13127_ (net)
                 39.75   10.06  488.02 ^ load_slew313/A (BUFx16f_ASAP7_75t_R)
    46   52.54   31.69   27.29  515.30 ^ load_slew313/Y (BUFx16f_ASAP7_75t_R)
                                         net313 (net)
                 53.39   14.24  529.55 ^ _18866_/B (NAND2x2_ASAP7_75t_R)
    14   33.26  100.20   54.66  584.21 v _18866_/Y (NAND2x2_ASAP7_75t_R)
                                         _13586_ (net)
                103.18    9.43  593.64 v _18869_/A2 (OAI22x1_ASAP7_75t_R)
     1    0.65   27.81   20.40  614.04 ^ _18869_/Y (OAI22x1_ASAP7_75t_R)
                                         _13589_ (net)
                 27.81    0.01  614.05 ^ _18877_/A2 (OA211x2_ASAP7_75t_R)
     1    0.69    9.69   23.07  637.13 ^ _18877_/Y (OA211x2_ASAP7_75t_R)
                                         _13597_ (net)
                  9.69    0.01  637.14 ^ _18920_/A1 (AO21x2_ASAP7_75t_R)
     8   15.74   56.90   29.32  666.45 ^ _18920_/Y (AO21x2_ASAP7_75t_R)
                                         _13640_ (net)
                 63.18    9.80  676.25 ^ _18936_/A2 (AOI221x1_ASAP7_75t_R)
    16   13.32  136.64   74.35  750.60 v _18936_/Y (AOI221x1_ASAP7_75t_R)
                                         _13656_ (net)
                136.70    1.64  752.24 v load_slew291/A (BUFx10_ASAP7_75t_R)
    20   16.99   20.62   45.54  797.78 v load_slew291/Y (BUFx10_ASAP7_75t_R)
                                         net291 (net)
                 22.44    3.20  800.98 v _19052_/B (XNOR2x1_ASAP7_75t_R)
     1    0.64   27.64   20.26  821.24 v _19052_/Y (XNOR2x1_ASAP7_75t_R)
                                         _13770_ (net)
                 27.64    0.01  821.25 v _19053_/B (AND2x2_ASAP7_75t_R)
     1    0.68    6.65   22.05  843.30 v _19053_/Y (AND2x2_ASAP7_75t_R)
                                         _13771_ (net)
                  6.65    0.01  843.31 v _19054_/B (AO21x1_ASAP7_75t_R)
     1    2.13   16.76   19.32  862.63 v _19054_/Y (AO21x1_ASAP7_75t_R)
                                         _16500_ (net)
                 16.76    0.05  862.68 v _33723_/A (FAx1_ASAP7_75t_R)
     1    0.76   33.19   19.96  882.64 ^ _33723_/CON (FAx1_ASAP7_75t_R)
                                         _17539_ (net)
                 33.19    0.01  882.65 ^ _20094_/A (INVx1_ASAP7_75t_R)
     2    2.82   21.44   16.98  899.63 v _20094_/Y (INVx1_ASAP7_75t_R)
                                         _16496_ (net)
                 21.44    0.05  899.67 v _20095_/A2 (OA21x2_ASAP7_75t_R)
     2    1.64    8.74   21.94  921.61 v _20095_/Y (OA21x2_ASAP7_75t_R)
                                         _14763_ (net)
                  8.74    0.07  921.68 v _20225_/A1 (OA21x2_ASAP7_75t_R)
     3    3.21   12.68   20.67  942.35 v _20225_/Y (OA21x2_ASAP7_75t_R)
                                         _16509_ (net)
                 12.69    0.18  942.53 v _20784_/A1 (AO221x1_ASAP7_75t_R)
     3    2.49   18.01   27.42  969.95 v _20784_/Y (AO221x1_ASAP7_75t_R)
                                         _15413_ (net)
                 18.02    0.23  970.18 v _20789_/A (AND2x2_ASAP7_75t_R)
     2    2.73   11.75   23.62  993.80 v _20789_/Y (AND2x2_ASAP7_75t_R)
                                         _16521_ (net)
                 11.75    0.10  993.90 v _21552_/A1 (OA21x2_ASAP7_75t_R)
     3    3.78   14.26   22.15 1016.06 v _21552_/Y (OA21x2_ASAP7_75t_R)
                                         _16529_ (net)
                 14.27    0.11 1016.17 v _22030_/A1 (OA21x2_ASAP7_75t_R)
     3    4.00   15.09   22.88 1039.05 v _22030_/Y (OA21x2_ASAP7_75t_R)
                                         _16534_ (net)
                 15.11    0.31 1039.36 v _24984_/A1 (OA21x2_ASAP7_75t_R)
     2    1.57    8.50   19.38 1058.75 v _24984_/Y (OA21x2_ASAP7_75t_R)
                                         _06817_ (net)
                  8.50    0.06 1058.80 v _24990_/A2 (OA21x2_ASAP7_75t_R)
     1    1.16    7.71   17.39 1076.19 v _24990_/Y (OA21x2_ASAP7_75t_R)
                                         _06820_ (net)
                  7.71    0.02 1076.21 v _24991_/A2 (OAI21x1_ASAP7_75t_R)
     1    1.79   29.62   11.03 1087.24 ^ _24991_/Y (OAI21x1_ASAP7_75t_R)
                                         _16545_ (net)
                 29.62    0.06 1087.29 ^ _33737_/CI (FAx1_ASAP7_75t_R)
     5   12.59  294.04  198.42 1285.71 v _33737_/SN (FAx1_ASAP7_75t_R)
                                         net170 (net)
                294.15    2.81 1288.52 v _24392_/A (INVx4_ASAP7_75t_R)
     5    9.11   60.95   43.94 1332.47 ^ _24392_/Y (INVx4_ASAP7_75t_R)
                                         _06491_ (net)
                 60.97    0.62 1333.09 ^ _24393_/A1 (OA222x2_ASAP7_75t_R)
     1    0.71   11.32   35.44 1368.53 ^ _24393_/Y (OA222x2_ASAP7_75t_R)
                                         _06492_ (net)
                 11.32    0.01 1368.54 ^ _24394_/B (OA21x2_ASAP7_75t_R)
     1    1.01    8.20   16.61 1385.15 ^ _24394_/Y (OA21x2_ASAP7_75t_R)
                                         _06493_ (net)
                  8.20    0.08 1385.23 ^ _24395_/B (OA211x2_ASAP7_75t_R)
     2    5.91   27.50   27.49 1412.72 ^ _24395_/Y (OA211x2_ASAP7_75t_R)
                                         _06494_ (net)
                 28.36    2.59 1415.31 ^ _24396_/B (AOI21x1_ASAP7_75t_R)
     3    3.09   22.10   15.76 1431.07 v _24396_/Y (AOI21x1_ASAP7_75t_R)
                                         _06495_ (net)
                 22.10    0.06 1431.13 v _24398_/A2 (AO21x1_ASAP7_75t_R)
     2    1.34   10.43   19.77 1450.90 v _24398_/Y (AO21x1_ASAP7_75t_R)
                                         net238 (net)
                 10.43    0.02 1450.92 v output238/A (BUFx2_ASAP7_75t_R)
     1    0.34    4.37   13.47 1464.39 v output238/Y (BUFx2_ASAP7_75t_R)
                                         instr_addr_o[29] (net)
                  4.37    0.01 1464.40 v instr_addr_o[29] (out)
                               1464.40   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock network delay (propagated)
                          0.00 1760.00   clock reconvergence pessimism
                       -352.00 1408.00   output external delay
                               1408.00   data required time
-----------------------------------------------------------------------------
                               1408.00   data required time
                               -1464.40   data arrival time
-----------------------------------------------------------------------------
                                -56.40   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
8.279932022094727

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0259

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
1.5701754093170166

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0341

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 4

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
1464.3984

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-56.3984

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-3.851302

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.39e-03   9.56e-04   2.39e-07   3.35e-03   9.8%
Combinational          1.32e-02   1.76e-02   1.99e-06   3.08e-02  90.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.56e-02   1.86e-02   2.23e-06   3.42e-02 100.0%
                          45.6%      54.4%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 2363 u^2 43% utilization.

Placement Analysis
---------------------------------
total displacement        173.2 u
average displacement        0.0 u
max displacement            1.4 u
original HPWL           63790.6 u
legalized HPWL          65538.5 u
delta HPWL                    3 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0094] Found 3 endpoints with setup violations.
[INFO RSZ-0040] Inserted 15 buffers.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          9.4 u
average displacement        0.0 u
max displacement            0.8 u
original HPWL           65563.3 u
legalized HPWL          65570.3 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.14

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_35825_/CLK ^
 336.55
_34843_/CLK ^
 153.91      0.00     182.64


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _35973_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        352.00  352.00 ^ input external delay
     1    3.04    0.00    0.00  352.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.51    0.16  352.16 ^ input148/A (BUFx16f_ASAP7_75t_R)
    30   43.69   27.52   17.89  370.05 ^ input148/Y (BUFx16f_ASAP7_75t_R)
                                         net148 (net)
                 27.57    0.79  370.84 ^ _35973_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                370.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.67    3.05    3.05 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   20.01   24.21   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.20    1.11   28.37 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.45   22.11   28.50   56.87 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.62    1.83   58.70 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.72   13.14   24.68   83.38 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.75    1.48   84.85 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.71   25.21   25.50  110.35 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.42    2.95  113.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   10.15   21.99   29.78  143.08 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 22.50    1.82  144.91 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    10   14.75   28.47   32.19  177.09 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                 28.67    1.32  178.41 ^ clkbuf_leaf_17_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    30   20.45   37.19   38.06  216.47 ^ clkbuf_leaf_17_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_17_core_clock_gate_i.clk_o (net)
                 37.21    0.56  217.03 ^ _35973_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00  217.03   clock reconvergence pessimism
                         23.22  240.25   library removal time
                                240.25   data required time
-----------------------------------------------------------------------------
                                240.25   data required time
                               -370.84   data arrival time
-----------------------------------------------------------------------------
                                130.59   slack (MET)


Startpoint: _36182_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _24596_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.67    3.05  883.05 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   18.30   24.87  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.51    1.11  909.03 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.45   20.15   28.97  938.00 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.71    1.82  939.82 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.70   12.33   25.47  965.29 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 12.33    0.01  965.30 v clkbuf_level_0_1_29112_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.72    6.68   19.30  984.60 v clkbuf_level_0_1_29112_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_29112_clk_i (net)
                  6.68    0.02  984.62 v clkbuf_level_1_1_29113_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.68    6.61   17.48 1002.10 v clkbuf_level_1_1_29113_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_29113_clk_i (net)
                  6.61    0.01 1002.11 v clkbuf_level_2_1_29114_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.68    6.61   17.46 1019.57 v clkbuf_level_2_1_29114_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_29114_clk_i (net)
                  6.61    0.01 1019.58 v clkbuf_level_3_1_29115_clk_i/A (BUFx4_ASAP7_75t_R)
    29   24.58   38.01   33.79 1053.37 v clkbuf_level_3_1_29115_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_29115_clk_i (net)
                 38.82    3.04 1056.40 v _36182_/CLK (DLLx1_ASAP7_75t_R)
     1    0.62    7.94   28.71 1085.11 ^ _36182_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  7.94    0.01 1085.12 ^ _24596_/B (AND2x2_ASAP7_75t_R)
                               1085.12   data arrival time

                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.67    3.05  883.05 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   18.30   24.87  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.51    1.11  909.03 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.45   20.15   28.97  938.00 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.71    1.82  939.82 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.70   12.33   25.47  965.29 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 12.97    1.46  966.75 v _24596_/A (AND2x2_ASAP7_75t_R)
                          0.00  966.75   clock reconvergence pessimism
                          0.00  966.75   clock gating hold time
                                966.75   data required time
-----------------------------------------------------------------------------
                                966.75   data required time
                               -1085.12   data arrival time
-----------------------------------------------------------------------------
                                118.37   slack (MET)


Startpoint: _36244_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _36244_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.67    3.05    3.05 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   20.01   24.21   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.20    1.11   28.37 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.45   22.11   28.50   56.87 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.62    1.83   58.70 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.72   13.14   24.68   83.38 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.75    1.48   84.85 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.71   25.15   25.50  110.35 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.37    2.95  113.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   10.15   21.99   29.77  143.07 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 22.50    1.82  144.89 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.73   26.95   31.34  176.23 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.02    0.80  177.03 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     7    6.24   15.09   27.36  204.39 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_31_core_clock_gate_i.clk_o (net)
                 15.11    0.30  204.69 ^ _36244_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    2.14   21.67   42.60  247.30 ^ _36244_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01795_ (net)
                 21.67    0.02  247.32 ^ _32392_/A1 (OAI21x1_ASAP7_75t_R)
     1    0.71    6.65    7.65  254.96 v _32392_/Y (OAI21x1_ASAP7_75t_R)
                                         _04422_ (net)
                  6.65    0.01  254.97 v _36244_/D (DFFHQNx1_ASAP7_75t_R)
                                254.97   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.67    3.05    3.05 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   20.01   24.21   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.20    1.11   28.37 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.45   22.11   28.50   56.87 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.62    1.83   58.70 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.72   13.14   24.68   83.38 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.75    1.48   84.85 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.71   25.21   25.50  110.35 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.42    2.95  113.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   10.15   21.99   29.78  143.08 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 22.50    1.82  144.90 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.73   26.95   31.34  176.24 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.02    0.80  177.04 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     7    6.24   15.09   27.36  204.40 ^ clkbuf_leaf_31_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_31_core_clock_gate_i.clk_o (net)
                 15.11    0.30  204.71 ^ _36244_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -0.01  204.69   clock reconvergence pessimism
                         12.30  217.00   library hold time
                                217.00   data required time
-----------------------------------------------------------------------------
                                217.00   data required time
                               -254.97   data arrival time
-----------------------------------------------------------------------------
                                 37.98   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _35385_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        352.00  352.00 ^ input external delay
     1    3.04    0.00    0.00  352.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.51    0.16  352.16 ^ input148/A (BUFx16f_ASAP7_75t_R)
    30   43.69   27.52   17.89  370.05 ^ input148/Y (BUFx16f_ASAP7_75t_R)
                                         net148 (net)
                 27.55    0.62  370.67 ^ load_slew453/A (BUFx16f_ASAP7_75t_R)
    69   92.07   52.97   28.06  398.73 ^ load_slew453/Y (BUFx16f_ASAP7_75t_R)
                                         net453 (net)
                 71.02   16.09  414.83 ^ load_slew438/A (BUFx16f_ASAP7_75t_R)
    59   80.44   48.02   34.35  449.18 ^ load_slew438/Y (BUFx16f_ASAP7_75t_R)
                                         net438 (net)
                 64.30   14.42  463.60 ^ load_slew437/A (BUFx16f_ASAP7_75t_R)
    62   86.99   26.58   28.47  492.07 ^ load_slew437/Y (BUFx16f_ASAP7_75t_R)
                                         net437 (net)
                116.27   32.85  524.92 ^ load_slew436/A (BUFx16f_ASAP7_75t_R)
    57   78.46   45.51   35.31  560.22 ^ load_slew436/Y (BUFx16f_ASAP7_75t_R)
                                         net436 (net)
                 83.35   22.36  582.59 ^ load_slew435/A (BUFx16f_ASAP7_75t_R)
    59   80.75   48.48   38.97  621.55 ^ load_slew435/Y (BUFx16f_ASAP7_75t_R)
                                         net435 (net)
                 52.52    7.42  628.97 ^ load_slew434/A (BUFx16f_ASAP7_75t_R)
    70   94.90   51.82   29.76  658.73 ^ load_slew434/Y (BUFx16f_ASAP7_75t_R)
                                         net434 (net)
                 80.19   19.34  678.07 ^ load_slew433/A (BUFx16f_ASAP7_75t_R)
    54   73.75   43.72   33.57  711.64 ^ load_slew433/Y (BUFx16f_ASAP7_75t_R)
                                         net433 (net)
                 54.74   10.63  722.27 ^ load_slew431/A (BUFx16f_ASAP7_75t_R)
    71   93.11   51.58   28.80  751.07 ^ load_slew431/Y (BUFx16f_ASAP7_75t_R)
                                         net431 (net)
                120.25   36.61  787.67 ^ _35385_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                787.67   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.67    3.05 1763.05 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   20.01   24.21 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.38    1.49 1788.75 ^ clkbuf_2_2__f_clk_i/A (BUFx4_ASAP7_75t_R)
     9   13.15   25.82   30.54 1819.29 ^ clkbuf_2_2__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk_i (net)
                 26.00    1.21 1820.50 ^ clkbuf_leaf_11_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.70    7.00   22.15 1842.66 ^ clkbuf_leaf_11_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_11_clk_i (net)
                  7.00    0.01 1842.67 ^ clkbuf_level_0_1_1244_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.68    6.59   16.51 1859.18 ^ clkbuf_level_0_1_1244_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_1244_clk_i (net)
                  6.59    0.01 1859.19 ^ clkbuf_level_1_1_1245_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.66    6.57   16.37 1875.55 ^ clkbuf_level_1_1_1245_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_1245_clk_i (net)
                  6.57    0.01 1875.56 ^ clkbuf_level_2_1_1246_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.78    6.73   16.47 1892.03 ^ clkbuf_level_2_1_1246_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_1246_clk_i (net)
                  6.73    0.03 1892.06 ^ clkbuf_level_3_1_1247_clk_i/A (BUFx4_ASAP7_75t_R)
    30   19.41   35.31   31.02 1923.08 ^ clkbuf_level_3_1_1247_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_1247_clk_i (net)
                 35.32    0.27 1923.35 ^ _35385_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 1923.35   clock reconvergence pessimism
                         -1.58 1921.77   library recovery time
                               1921.77   data required time
-----------------------------------------------------------------------------
                               1921.77   data required time
                               -787.67   data arrival time
-----------------------------------------------------------------------------
                               1134.09   slack (MET)


Startpoint: _36182_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _24596_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.67    3.05  883.05 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   18.30   24.87  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.51    1.11  909.03 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.45   20.15   28.97  938.00 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.71    1.82  939.82 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.70   12.33   25.47  965.29 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 12.33    0.01  965.30 v clkbuf_level_0_1_29112_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.72    6.68   19.30  984.60 v clkbuf_level_0_1_29112_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_29112_clk_i (net)
                  6.68    0.02  984.62 v clkbuf_level_1_1_29113_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.68    6.61   17.48 1002.10 v clkbuf_level_1_1_29113_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_29113_clk_i (net)
                  6.61    0.01 1002.11 v clkbuf_level_2_1_29114_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.68    6.61   17.46 1019.57 v clkbuf_level_2_1_29114_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_29114_clk_i (net)
                  6.61    0.01 1019.58 v clkbuf_level_3_1_29115_clk_i/A (BUFx4_ASAP7_75t_R)
    29   24.58   38.01   33.79 1053.37 v clkbuf_level_3_1_29115_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_29115_clk_i (net)
                 38.82    3.04 1056.40 v _36182_/CLK (DLLx1_ASAP7_75t_R)
     1    0.62    7.59   37.45 1093.85 v _36182_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  7.59    0.01 1093.86 v _24596_/B (AND2x2_ASAP7_75t_R)
                               1093.86   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.67    3.05 1763.05 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   20.01   24.21 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.20    1.11 1788.37 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.45   22.11   28.50 1816.87 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.62    1.83 1818.70 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.72   13.14   24.68 1843.38 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.75    1.48 1844.85 ^ _24596_/A (AND2x2_ASAP7_75t_R)
                          0.00 1844.85   clock reconvergence pessimism
                          0.00 1844.85   clock gating setup time
                               1844.85   data required time
-----------------------------------------------------------------------------
                               1844.85   data required time
                               -1093.86   data arrival time
-----------------------------------------------------------------------------
                                750.99   slack (MET)


Startpoint: _36314_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[25] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.67    3.05    3.05 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   20.01   24.21   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.20    1.11   28.37 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.45   22.11   28.50   56.87 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.62    1.83   58.70 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.72   13.14   24.68   83.38 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.75    1.48   84.85 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.71   25.21   25.50  110.35 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.42    2.95  113.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   10.15   21.99   29.78  143.08 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 22.50    1.82  144.90 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.73   26.95   31.34  176.24 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.07    1.05  177.29 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    30   20.40   37.08   37.47  214.76 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_0_core_clock_gate_i.clk_o (net)
                 37.13    0.81  215.57 ^ _36314_/CLK (DFFHQNx1_ASAP7_75t_R)
    16   24.19  133.83  100.88  316.45 v _36314_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01745_ (net)
                133.91    1.90  318.36 v load_slew354/A (BUFx16f_ASAP7_75t_R)
    34   32.79   23.59   43.27  361.63 v load_slew354/Y (BUFx16f_ASAP7_75t_R)
                                         net354 (net)
                 24.54    2.51  364.13 v load_slew353/A (BUFx12f_ASAP7_75t_R)
    20   21.74   16.96   20.67  384.80 v load_slew353/Y (BUFx12f_ASAP7_75t_R)
                                         net353 (net)
                 18.85    2.97  387.77 v load_slew350/A (BUFx16f_ASAP7_75t_R)
    33   33.50   20.73   22.29  410.06 v load_slew350/Y (BUFx16f_ASAP7_75t_R)
                                         net350 (net)
                 24.82    4.73  414.80 v load_slew349/A (BUFx16f_ASAP7_75t_R)
    36   34.45   21.35   23.56  438.36 v load_slew349/Y (BUFx16f_ASAP7_75t_R)
                                         net349 (net)
                 27.30    5.71  444.07 v load_slew348/A (BUFx12f_ASAP7_75t_R)
    11   22.44   16.51   22.27  466.34 v load_slew348/Y (BUFx12f_ASAP7_75t_R)
                                         net348 (net)
                 17.08    1.66  468.00 v _18398_/A (CKINVDCx20_ASAP7_75t_R)
    41   45.11   26.13   10.82  478.82 ^ _18398_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _13127_ (net)
                 40.87   10.51  489.33 ^ load_slew313/A (BUFx16f_ASAP7_75t_R)
    46   52.60   32.16   27.65  516.99 ^ load_slew313/Y (BUFx16f_ASAP7_75t_R)
                                         net313 (net)
                 49.82   12.69  529.68 ^ _18866_/B (NAND2x2_ASAP7_75t_R)
    14   33.26   99.56   53.47  583.14 v _18866_/Y (NAND2x2_ASAP7_75t_R)
                                         _13586_ (net)
                102.54    9.41  592.56 v _18869_/A2 (OAI22x1_ASAP7_75t_R)
     1    0.61   27.45   20.07  612.62 ^ _18869_/Y (OAI22x1_ASAP7_75t_R)
                                         _13589_ (net)
                 27.45    0.00  612.63 ^ _18877_/A2 (OA211x2_ASAP7_75t_R)
     1    0.73    9.79   23.08  635.70 ^ _18877_/Y (OA211x2_ASAP7_75t_R)
                                         _13597_ (net)
                  9.79    0.01  635.72 ^ _18920_/A1 (AO21x2_ASAP7_75t_R)
     8   15.73   56.85   29.33  665.05 ^ _18920_/Y (AO21x2_ASAP7_75t_R)
                                         _13640_ (net)
                 63.12    9.79  674.83 ^ _18936_/A2 (AOI221x1_ASAP7_75t_R)
    16   13.33  136.22   74.21  749.04 v _18936_/Y (AOI221x1_ASAP7_75t_R)
                                         _13656_ (net)
                136.31    2.01  751.05 v load_slew291/A (BUFx10_ASAP7_75t_R)
    20   16.99   20.53   45.54  796.60 v load_slew291/Y (BUFx10_ASAP7_75t_R)
                                         net291 (net)
                 22.25    3.11  799.71 v _19052_/B (XNOR2x1_ASAP7_75t_R)
     1    0.64   27.67   20.21  819.92 v _19052_/Y (XNOR2x1_ASAP7_75t_R)
                                         _13770_ (net)
                 27.67    0.01  819.93 v _19053_/B (AND2x2_ASAP7_75t_R)
     1    0.68    6.65   22.06  841.99 v _19053_/Y (AND2x2_ASAP7_75t_R)
                                         _13771_ (net)
                  6.65    0.01  842.00 v _19054_/B (AO21x1_ASAP7_75t_R)
     1    2.13   16.78   19.32  861.32 v _19054_/Y (AO21x1_ASAP7_75t_R)
                                         _16500_ (net)
                 16.78    0.05  861.37 v _33723_/A (FAx1_ASAP7_75t_R)
     1    0.76   33.18   19.96  881.33 ^ _33723_/CON (FAx1_ASAP7_75t_R)
                                         _17539_ (net)
                 33.18    0.01  881.34 ^ _20094_/A (INVx1_ASAP7_75t_R)
     2    2.82   21.43   16.98  898.32 v _20094_/Y (INVx1_ASAP7_75t_R)
                                         _16496_ (net)
                 21.43    0.05  898.37 v _20095_/A2 (OA21x2_ASAP7_75t_R)
     2    1.64    8.74   21.94  920.31 v _20095_/Y (OA21x2_ASAP7_75t_R)
                                         _14763_ (net)
                  8.74    0.07  920.38 v _20225_/A1 (OA21x2_ASAP7_75t_R)
     3    3.21   12.68   20.67  941.04 v _20225_/Y (OA21x2_ASAP7_75t_R)
                                         _16509_ (net)
                 12.69    0.18  941.22 v _20784_/A1 (AO221x1_ASAP7_75t_R)
     3    2.48   17.98   27.40  968.63 v _20784_/Y (AO221x1_ASAP7_75t_R)
                                         _15413_ (net)
                 17.99    0.23  968.85 v _20789_/A (AND2x2_ASAP7_75t_R)
     2    2.73   11.75   23.61  992.46 v _20789_/Y (AND2x2_ASAP7_75t_R)
                                         _16521_ (net)
                 11.75    0.10  992.56 v _21552_/A1 (OA21x2_ASAP7_75t_R)
     3    3.78   14.27   22.15 1014.72 v _21552_/Y (OA21x2_ASAP7_75t_R)
                                         _16529_ (net)
                 14.27    0.11 1014.83 v _22030_/A1 (OA21x2_ASAP7_75t_R)
     3    4.02   15.13   22.91 1037.74 v _22030_/Y (OA21x2_ASAP7_75t_R)
                                         _16534_ (net)
                 15.16    0.40 1038.14 v _24865_/C (OR3x1_ASAP7_75t_R)
     1    1.09   12.97   26.80 1064.94 v _24865_/Y (OR3x1_ASAP7_75t_R)
                                         _06752_ (net)
                 12.97    0.01 1064.95 v _24866_/B (NAND2x1_ASAP7_75t_R)
     1    2.09   19.98   14.13 1079.08 ^ _24866_/Y (NAND2x1_ASAP7_75t_R)
                                         _16537_ (net)
                 19.98    0.03 1079.12 ^ _33735_/A (FAx1_ASAP7_75t_R)
     4    8.89  206.21  153.70 1232.82 v _33735_/SN (FAx1_ASAP7_75t_R)
                                         net166 (net)
                206.21    0.03 1232.85 v load_slew255/A (BUFx6f_ASAP7_75t_R)
     3    7.16   15.43   41.98 1274.83 v load_slew255/Y (BUFx6f_ASAP7_75t_R)
                                         net255 (net)
                 15.57    0.78 1275.61 v _24359_/A (INVx3_ASAP7_75t_R)
     4    7.36   18.80   12.80 1288.41 ^ _24359_/Y (INVx3_ASAP7_75t_R)
                                         _06464_ (net)
                 19.39    1.77 1290.19 ^ _24361_/A1 (OA222x2_ASAP7_75t_R)
     1    0.70   11.30   26.17 1316.36 ^ _24361_/Y (OA222x2_ASAP7_75t_R)
                                         _06466_ (net)
                 11.30    0.01 1316.37 ^ _24362_/B (OA21x2_ASAP7_75t_R)
     1    1.94   11.01   18.18 1334.55 ^ _24362_/Y (OA21x2_ASAP7_75t_R)
                                         _06467_ (net)
                 11.04    0.34 1334.89 ^ _24363_/B (OA211x2_ASAP7_75t_R)
     2    2.95   17.87   24.17 1359.06 ^ _24363_/Y (OA211x2_ASAP7_75t_R)
                                         _06468_ (net)
                 17.87    0.14 1359.19 ^ _24364_/B (AOI21x1_ASAP7_75t_R)
     3    3.13   23.59   13.51 1372.70 v _24364_/Y (AOI21x1_ASAP7_75t_R)
                                         _06469_ (net)
                 23.59    0.03 1372.73 v _24366_/A2 (AO21x1_ASAP7_75t_R)
     2    1.63   11.95   20.83 1393.57 v _24366_/Y (AO21x1_ASAP7_75t_R)
                                         net234 (net)
                 11.95    0.06 1393.63 v output234/A (BUFx2_ASAP7_75t_R)
     1    0.50    4.79   14.20 1407.83 v output234/Y (BUFx2_ASAP7_75t_R)
                                         instr_addr_o[25] (net)
                  4.79    0.02 1407.86 v instr_addr_o[25] (out)
                               1407.86   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock network delay (propagated)
                          0.00 1760.00   clock reconvergence pessimism
                       -352.00 1408.00   output external delay
                               1408.00   data required time
-----------------------------------------------------------------------------
                               1408.00   data required time
                               -1407.86   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _35385_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        352.00  352.00 ^ input external delay
     1    3.04    0.00    0.00  352.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.51    0.16  352.16 ^ input148/A (BUFx16f_ASAP7_75t_R)
    30   43.69   27.52   17.89  370.05 ^ input148/Y (BUFx16f_ASAP7_75t_R)
                                         net148 (net)
                 27.55    0.62  370.67 ^ load_slew453/A (BUFx16f_ASAP7_75t_R)
    69   92.07   52.97   28.06  398.73 ^ load_slew453/Y (BUFx16f_ASAP7_75t_R)
                                         net453 (net)
                 71.02   16.09  414.83 ^ load_slew438/A (BUFx16f_ASAP7_75t_R)
    59   80.44   48.02   34.35  449.18 ^ load_slew438/Y (BUFx16f_ASAP7_75t_R)
                                         net438 (net)
                 64.30   14.42  463.60 ^ load_slew437/A (BUFx16f_ASAP7_75t_R)
    62   86.99   26.58   28.47  492.07 ^ load_slew437/Y (BUFx16f_ASAP7_75t_R)
                                         net437 (net)
                116.27   32.85  524.92 ^ load_slew436/A (BUFx16f_ASAP7_75t_R)
    57   78.46   45.51   35.31  560.22 ^ load_slew436/Y (BUFx16f_ASAP7_75t_R)
                                         net436 (net)
                 83.35   22.36  582.59 ^ load_slew435/A (BUFx16f_ASAP7_75t_R)
    59   80.75   48.48   38.97  621.55 ^ load_slew435/Y (BUFx16f_ASAP7_75t_R)
                                         net435 (net)
                 52.52    7.42  628.97 ^ load_slew434/A (BUFx16f_ASAP7_75t_R)
    70   94.90   51.82   29.76  658.73 ^ load_slew434/Y (BUFx16f_ASAP7_75t_R)
                                         net434 (net)
                 80.19   19.34  678.07 ^ load_slew433/A (BUFx16f_ASAP7_75t_R)
    54   73.75   43.72   33.57  711.64 ^ load_slew433/Y (BUFx16f_ASAP7_75t_R)
                                         net433 (net)
                 54.74   10.63  722.27 ^ load_slew431/A (BUFx16f_ASAP7_75t_R)
    71   93.11   51.58   28.80  751.07 ^ load_slew431/Y (BUFx16f_ASAP7_75t_R)
                                         net431 (net)
                120.25   36.61  787.67 ^ _35385_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                787.67   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.67    3.05 1763.05 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   20.01   24.21 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.38    1.49 1788.75 ^ clkbuf_2_2__f_clk_i/A (BUFx4_ASAP7_75t_R)
     9   13.15   25.82   30.54 1819.29 ^ clkbuf_2_2__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk_i (net)
                 26.00    1.21 1820.50 ^ clkbuf_leaf_11_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.70    7.00   22.15 1842.66 ^ clkbuf_leaf_11_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_11_clk_i (net)
                  7.00    0.01 1842.67 ^ clkbuf_level_0_1_1244_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.68    6.59   16.51 1859.18 ^ clkbuf_level_0_1_1244_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_1244_clk_i (net)
                  6.59    0.01 1859.19 ^ clkbuf_level_1_1_1245_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.66    6.57   16.37 1875.55 ^ clkbuf_level_1_1_1245_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_1245_clk_i (net)
                  6.57    0.01 1875.56 ^ clkbuf_level_2_1_1246_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.78    6.73   16.47 1892.03 ^ clkbuf_level_2_1_1246_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_1246_clk_i (net)
                  6.73    0.03 1892.06 ^ clkbuf_level_3_1_1247_clk_i/A (BUFx4_ASAP7_75t_R)
    30   19.41   35.31   31.02 1923.08 ^ clkbuf_level_3_1_1247_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_1247_clk_i (net)
                 35.32    0.27 1923.35 ^ _35385_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 1923.35   clock reconvergence pessimism
                         -1.58 1921.77   library recovery time
                               1921.77   data required time
-----------------------------------------------------------------------------
                               1921.77   data required time
                               -787.67   data arrival time
-----------------------------------------------------------------------------
                               1134.09   slack (MET)


Startpoint: _36182_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _24596_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        880.00  880.00   clock core_clock (fall edge)
                          0.00  880.00   clock source latency
     1    6.88    0.00    0.00  880.00 v clk_i (in)
                                         clk_i (net)
                  9.67    3.05  883.05 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   18.30   24.87  907.92 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 18.51    1.11  909.03 v clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.45   20.15   28.97  938.00 v clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 20.71    1.82  939.82 v clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.70   12.33   25.47  965.29 v clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 12.33    0.01  965.30 v clkbuf_level_0_1_29112_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.72    6.68   19.30  984.60 v clkbuf_level_0_1_29112_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_0_1_29112_clk_i (net)
                  6.68    0.02  984.62 v clkbuf_level_1_1_29113_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.68    6.61   17.48 1002.10 v clkbuf_level_1_1_29113_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_1_1_29113_clk_i (net)
                  6.61    0.01 1002.11 v clkbuf_level_2_1_29114_clk_i/A (BUFx4_ASAP7_75t_R)
     1    0.68    6.61   17.46 1019.57 v clkbuf_level_2_1_29114_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_2_1_29114_clk_i (net)
                  6.61    0.01 1019.58 v clkbuf_level_3_1_29115_clk_i/A (BUFx4_ASAP7_75t_R)
    29   24.58   38.01   33.79 1053.37 v clkbuf_level_3_1_29115_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_level_3_1_29115_clk_i (net)
                 38.82    3.04 1056.40 v _36182_/CLK (DLLx1_ASAP7_75t_R)
     1    0.62    7.59   37.45 1093.85 v _36182_/Q (DLLx1_ASAP7_75t_R)
                                         core_clock_gate_i.en_latch (net)
                  7.59    0.01 1093.86 v _24596_/B (AND2x2_ASAP7_75t_R)
                               1093.86   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock source latency
     1    6.88    0.00    0.00 1760.00 ^ clk_i (in)
                                         clk_i (net)
                  9.67    3.05 1763.05 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   20.01   24.21 1787.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.20    1.11 1788.37 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.45   22.11   28.50 1816.87 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.62    1.83 1818.70 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.72   13.14   24.68 1843.38 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.75    1.48 1844.85 ^ _24596_/A (AND2x2_ASAP7_75t_R)
                          0.00 1844.85   clock reconvergence pessimism
                          0.00 1844.85   clock gating setup time
                               1844.85   data required time
-----------------------------------------------------------------------------
                               1844.85   data required time
                               -1093.86   data arrival time
-----------------------------------------------------------------------------
                                750.99   slack (MET)


Startpoint: _36314_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[25] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.88    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  9.67    3.05    3.05 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
     4    9.07   20.01   24.21   27.26 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk_i (net)
                 20.20    1.11   28.37 ^ clkbuf_2_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
     7   10.45   22.11   28.50   56.87 ^ clkbuf_2_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk_i (net)
                 22.62    1.83   58.70 ^ clkbuf_leaf_28_clk_i/A (BUFx4_ASAP7_75t_R)
     2    4.72   13.14   24.68   83.38 ^ clkbuf_leaf_28_clk_i/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_28_clk_i (net)
                 13.75    1.48   84.85 ^ _24596_/A (AND2x2_ASAP7_75t_R)
     1    5.71   25.21   25.50  110.35 ^ _24596_/Y (AND2x2_ASAP7_75t_R)
                                         core_clock_gate_i.clk_o (net)
                 26.42    2.95  113.30 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     4   10.15   21.99   29.78  143.08 ^ clkbuf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                 22.50    1.82  144.90 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
     9   13.73   26.95   31.34  176.24 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                 27.07    1.05  177.29 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/A (BUFx4_ASAP7_75t_R)
    30   20.40   37.08   37.47  214.76 ^ clkbuf_leaf_0_core_clock_gate_i.clk_o/Y (BUFx4_ASAP7_75t_R)
                                         clknet_leaf_0_core_clock_gate_i.clk_o (net)
                 37.13    0.81  215.57 ^ _36314_/CLK (DFFHQNx1_ASAP7_75t_R)
    16   24.19  133.83  100.88  316.45 v _36314_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01745_ (net)
                133.91    1.90  318.36 v load_slew354/A (BUFx16f_ASAP7_75t_R)
    34   32.79   23.59   43.27  361.63 v load_slew354/Y (BUFx16f_ASAP7_75t_R)
                                         net354 (net)
                 24.54    2.51  364.13 v load_slew353/A (BUFx12f_ASAP7_75t_R)
    20   21.74   16.96   20.67  384.80 v load_slew353/Y (BUFx12f_ASAP7_75t_R)
                                         net353 (net)
                 18.85    2.97  387.77 v load_slew350/A (BUFx16f_ASAP7_75t_R)
    33   33.50   20.73   22.29  410.06 v load_slew350/Y (BUFx16f_ASAP7_75t_R)
                                         net350 (net)
                 24.82    4.73  414.80 v load_slew349/A (BUFx16f_ASAP7_75t_R)
    36   34.45   21.35   23.56  438.36 v load_slew349/Y (BUFx16f_ASAP7_75t_R)
                                         net349 (net)
                 27.30    5.71  444.07 v load_slew348/A (BUFx12f_ASAP7_75t_R)
    11   22.44   16.51   22.27  466.34 v load_slew348/Y (BUFx12f_ASAP7_75t_R)
                                         net348 (net)
                 17.08    1.66  468.00 v _18398_/A (CKINVDCx20_ASAP7_75t_R)
    41   45.11   26.13   10.82  478.82 ^ _18398_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _13127_ (net)
                 40.87   10.51  489.33 ^ load_slew313/A (BUFx16f_ASAP7_75t_R)
    46   52.60   32.16   27.65  516.99 ^ load_slew313/Y (BUFx16f_ASAP7_75t_R)
                                         net313 (net)
                 49.82   12.69  529.68 ^ _18866_/B (NAND2x2_ASAP7_75t_R)
    14   33.26   99.56   53.47  583.14 v _18866_/Y (NAND2x2_ASAP7_75t_R)
                                         _13586_ (net)
                102.54    9.41  592.56 v _18869_/A2 (OAI22x1_ASAP7_75t_R)
     1    0.61   27.45   20.07  612.62 ^ _18869_/Y (OAI22x1_ASAP7_75t_R)
                                         _13589_ (net)
                 27.45    0.00  612.63 ^ _18877_/A2 (OA211x2_ASAP7_75t_R)
     1    0.73    9.79   23.08  635.70 ^ _18877_/Y (OA211x2_ASAP7_75t_R)
                                         _13597_ (net)
                  9.79    0.01  635.72 ^ _18920_/A1 (AO21x2_ASAP7_75t_R)
     8   15.73   56.85   29.33  665.05 ^ _18920_/Y (AO21x2_ASAP7_75t_R)
                                         _13640_ (net)
                 63.12    9.79  674.83 ^ _18936_/A2 (AOI221x1_ASAP7_75t_R)
    16   13.33  136.22   74.21  749.04 v _18936_/Y (AOI221x1_ASAP7_75t_R)
                                         _13656_ (net)
                136.31    2.01  751.05 v load_slew291/A (BUFx10_ASAP7_75t_R)
    20   16.99   20.53   45.54  796.60 v load_slew291/Y (BUFx10_ASAP7_75t_R)
                                         net291 (net)
                 22.25    3.11  799.71 v _19052_/B (XNOR2x1_ASAP7_75t_R)
     1    0.64   27.67   20.21  819.92 v _19052_/Y (XNOR2x1_ASAP7_75t_R)
                                         _13770_ (net)
                 27.67    0.01  819.93 v _19053_/B (AND2x2_ASAP7_75t_R)
     1    0.68    6.65   22.06  841.99 v _19053_/Y (AND2x2_ASAP7_75t_R)
                                         _13771_ (net)
                  6.65    0.01  842.00 v _19054_/B (AO21x1_ASAP7_75t_R)
     1    2.13   16.78   19.32  861.32 v _19054_/Y (AO21x1_ASAP7_75t_R)
                                         _16500_ (net)
                 16.78    0.05  861.37 v _33723_/A (FAx1_ASAP7_75t_R)
     1    0.76   33.18   19.96  881.33 ^ _33723_/CON (FAx1_ASAP7_75t_R)
                                         _17539_ (net)
                 33.18    0.01  881.34 ^ _20094_/A (INVx1_ASAP7_75t_R)
     2    2.82   21.43   16.98  898.32 v _20094_/Y (INVx1_ASAP7_75t_R)
                                         _16496_ (net)
                 21.43    0.05  898.37 v _20095_/A2 (OA21x2_ASAP7_75t_R)
     2    1.64    8.74   21.94  920.31 v _20095_/Y (OA21x2_ASAP7_75t_R)
                                         _14763_ (net)
                  8.74    0.07  920.38 v _20225_/A1 (OA21x2_ASAP7_75t_R)
     3    3.21   12.68   20.67  941.04 v _20225_/Y (OA21x2_ASAP7_75t_R)
                                         _16509_ (net)
                 12.69    0.18  941.22 v _20784_/A1 (AO221x1_ASAP7_75t_R)
     3    2.48   17.98   27.40  968.63 v _20784_/Y (AO221x1_ASAP7_75t_R)
                                         _15413_ (net)
                 17.99    0.23  968.85 v _20789_/A (AND2x2_ASAP7_75t_R)
     2    2.73   11.75   23.61  992.46 v _20789_/Y (AND2x2_ASAP7_75t_R)
                                         _16521_ (net)
                 11.75    0.10  992.56 v _21552_/A1 (OA21x2_ASAP7_75t_R)
     3    3.78   14.27   22.15 1014.72 v _21552_/Y (OA21x2_ASAP7_75t_R)
                                         _16529_ (net)
                 14.27    0.11 1014.83 v _22030_/A1 (OA21x2_ASAP7_75t_R)
     3    4.02   15.13   22.91 1037.74 v _22030_/Y (OA21x2_ASAP7_75t_R)
                                         _16534_ (net)
                 15.16    0.40 1038.14 v _24865_/C (OR3x1_ASAP7_75t_R)
     1    1.09   12.97   26.80 1064.94 v _24865_/Y (OR3x1_ASAP7_75t_R)
                                         _06752_ (net)
                 12.97    0.01 1064.95 v _24866_/B (NAND2x1_ASAP7_75t_R)
     1    2.09   19.98   14.13 1079.08 ^ _24866_/Y (NAND2x1_ASAP7_75t_R)
                                         _16537_ (net)
                 19.98    0.03 1079.12 ^ _33735_/A (FAx1_ASAP7_75t_R)
     4    8.89  206.21  153.70 1232.82 v _33735_/SN (FAx1_ASAP7_75t_R)
                                         net166 (net)
                206.21    0.03 1232.85 v load_slew255/A (BUFx6f_ASAP7_75t_R)
     3    7.16   15.43   41.98 1274.83 v load_slew255/Y (BUFx6f_ASAP7_75t_R)
                                         net255 (net)
                 15.57    0.78 1275.61 v _24359_/A (INVx3_ASAP7_75t_R)
     4    7.36   18.80   12.80 1288.41 ^ _24359_/Y (INVx3_ASAP7_75t_R)
                                         _06464_ (net)
                 19.39    1.77 1290.19 ^ _24361_/A1 (OA222x2_ASAP7_75t_R)
     1    0.70   11.30   26.17 1316.36 ^ _24361_/Y (OA222x2_ASAP7_75t_R)
                                         _06466_ (net)
                 11.30    0.01 1316.37 ^ _24362_/B (OA21x2_ASAP7_75t_R)
     1    1.94   11.01   18.18 1334.55 ^ _24362_/Y (OA21x2_ASAP7_75t_R)
                                         _06467_ (net)
                 11.04    0.34 1334.89 ^ _24363_/B (OA211x2_ASAP7_75t_R)
     2    2.95   17.87   24.17 1359.06 ^ _24363_/Y (OA211x2_ASAP7_75t_R)
                                         _06468_ (net)
                 17.87    0.14 1359.19 ^ _24364_/B (AOI21x1_ASAP7_75t_R)
     3    3.13   23.59   13.51 1372.70 v _24364_/Y (AOI21x1_ASAP7_75t_R)
                                         _06469_ (net)
                 23.59    0.03 1372.73 v _24366_/A2 (AO21x1_ASAP7_75t_R)
     2    1.63   11.95   20.83 1393.57 v _24366_/Y (AO21x1_ASAP7_75t_R)
                                         net234 (net)
                 11.95    0.06 1393.63 v output234/A (BUFx2_ASAP7_75t_R)
     1    0.50    4.79   14.20 1407.83 v output234/Y (BUFx2_ASAP7_75t_R)
                                         instr_addr_o[25] (net)
                  4.79    0.02 1407.86 v instr_addr_o[25] (out)
                               1407.86   data arrival time

                       1760.00 1760.00   clock core_clock (rise edge)
                          0.00 1760.00   clock network delay (propagated)
                          0.00 1760.00   clock reconvergence pessimism
                       -352.00 1408.00   output external delay
                               1408.00   data required time
-----------------------------------------------------------------------------
                               1408.00   data required time
                               -1407.86   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
8.067879676818848

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0252

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
1.5073933601379395

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0327

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1407.8573

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.1428

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.010143

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.39e-03   9.65e-04   2.39e-07   3.36e-03   9.8%
Combinational          1.32e-02   1.77e-02   1.99e-06   3.09e-02  90.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.56e-02   1.86e-02   2.23e-06   3.42e-02 100.0%
                          45.5%      54.5%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 2364 u^2 43% utilization.

Elapsed time: 0:45.49[h:]min:sec. CPU time: user 45.40 sys 0.08 (99%). Peak memory: 304192KB.
