{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 11:32:44 2016 " "Info: Processing started: Tue Sep 27 11:32:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Serial_TX_ADC -c Serial_TX_ADC " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Serial_TX_ADC -c Serial_TX_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC1 " "Info: Found entity 1: ADC1" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_tx3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serial_tx3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serial_TX3 " "Info: Found entity 1: Serial_TX3" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 164 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_tx_adc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serial_tx_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serial_TX_ADC " "Info: Found entity 1: Serial_TX_ADC" {  } { { "Serial_TX_ADC.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Serial_TX_ADC " "Info: Elaborating entity \"Serial_TX_ADC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial_TX3 Serial_TX3:u0 " "Info: Elaborating entity \"Serial_TX3\" for hierarchy \"Serial_TX3:u0\"" {  } { { "Serial_TX_ADC.v" "u0" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Serial_TX3.v(184) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(184): truncated value with size 32 to match size of target (8)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Serial_TX3.v(185) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(185): truncated value with size 32 to match size of target (8)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Serial_TX3.v(186) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(186): truncated value with size 32 to match size of target (8)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "tx_temp Serial_TX3.v(190) " "Warning (10855): Verilog HDL warning at Serial_TX3.v(190): initial value for variable tx_temp should be constant" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 190 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Serial_TX3.v(204) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(204): truncated value with size 32 to match size of target (16)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Serial_TX3.v(218) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(218): truncated value with size 32 to match size of target (4)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Serial_TX3.v(244) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(244): truncated value with size 32 to match size of target (5)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Serial_TX3.v(249) " "Warning (10270): Verilog HDL Case Statement warning at Serial_TX3.v(249): incomplete case statement has no default case item" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 249 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[0\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[0\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[1\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[1\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[2\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[2\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[3\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[3\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[4\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[4\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[5\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[5\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[6\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[6\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[7\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[7\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[0\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[0\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[1\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[1\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[2\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[2\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[3\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[3\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[4\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[4\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[5\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[5\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[6\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[6\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[7\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[7\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[0\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[0\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[1\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[1\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[2\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[2\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[3\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[3\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[4\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[4\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[5\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[5\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[6\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[6\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[7\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[7\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[0\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[0\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[1\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[1\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[2\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[2\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[3\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[3\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[4\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[4\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[5\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[5\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[6\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[6\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[7\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[7\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[0\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[0\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[1\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[1\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[2\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[2\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[3\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[3\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[4\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[4\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[5\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[5\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[6\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[6\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[7\] Serial_TX3.v(248) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[7\]\" at Serial_TX3.v(248)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC1 ADC1:u1 " "Info: Elaborating entity \"ADC1\" for hierarchy \"ADC1:u1\"" {  } { { "Serial_TX_ADC.v" "u1" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Serial_TX3:u0\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Serial_TX3:u0\|Div0\"" {  } { { "Serial_TX3.v" "Div0" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Serial_TX3:u0\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Serial_TX3:u0\|Mod0\"" {  } { { "Serial_TX3.v" "Mod0" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Serial_TX3:u0\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Serial_TX3:u0\|Div1\"" {  } { { "Serial_TX3.v" "Div1" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 185 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Serial_TX3:u0\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Serial_TX3:u0\|Mod1\"" {  } { { "Serial_TX3.v" "Mod1" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 185 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Serial_TX3:u0\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Serial_TX3:u0\|Mod2\"" {  } { { "Serial_TX3.v" "Mod2" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 186 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Serial_TX3:u0\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"Serial_TX3:u0\|lpm_divide:Div0\"" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Serial_TX3:u0\|lpm_divide:Div0 " "Info: Instantiated megafunction \"Serial_TX3:u0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i5m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_i5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i5m " "Info: Found entity 1: lpm_divide_i5m" {  } { { "db/lpm_divide_i5m.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/lpm_divide_i5m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Info: Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_coe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_coe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_coe " "Info: Found entity 1: alt_u_div_coe" {  } { { "db/alt_u_div_coe.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/alt_u_div_coe.tdf" 38 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3dc " "Info: Found entity 1: add_sub_3dc" {  } { { "db/add_sub_3dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_3dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dc " "Info: Found entity 1: add_sub_4dc" {  } { { "db/add_sub_4dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_4dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5dc " "Info: Found entity 1: add_sub_5dc" {  } { { "db/add_sub_5dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_5dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6dc " "Info: Found entity 1: add_sub_6dc" {  } { { "db/add_sub_6dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_6dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7dc " "Info: Found entity 1: add_sub_7dc" {  } { { "db/add_sub_7dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_7dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8dc " "Info: Found entity 1: add_sub_8dc" {  } { { "db/add_sub_8dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_8dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9dc " "Info: Found entity 1: add_sub_9dc" {  } { { "db/add_sub_9dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_9dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adc " "Info: Found entity 1: add_sub_adc" {  } { { "db/add_sub_adc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_adc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Serial_TX3:u0\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"Serial_TX3:u0\|lpm_divide:Mod0\"" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Serial_TX3:u0\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"Serial_TX3:u0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Info: Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_6oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6oe " "Info: Found entity 1: alt_u_div_6oe" {  } { { "db/alt_u_div_6oe.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/alt_u_div_6oe.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Serial_TX3:u0\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"Serial_TX3:u0\|lpm_divide:Div1\"" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 185 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Serial_TX3:u0\|lpm_divide:Div1 " "Info: Instantiated megafunction \"Serial_TX3:u0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 185 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f5m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_f5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f5m " "Info: Found entity 1: lpm_divide_f5m" {  } { { "db/lpm_divide_f5m.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/lpm_divide_f5m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[0\] GND " "Warning (13410): Pin \"addr\[0\]\" is stuck at GND" {  } { { "Serial_TX_ADC.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[1\] GND " "Warning (13410): Pin \"addr\[1\]\" is stuck at GND" {  } { { "Serial_TX_ADC.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[2\] GND " "Warning (13410): Pin \"addr\[2\]\" is stuck at GND" {  } { { "Serial_TX_ADC.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 169 -1 0 } } { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 176 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADC1:u1\|state~7 " "Info: Register \"ADC1:u1\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADC1:u1\|state~8 " "Info: Register \"ADC1:u1\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Info: Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Info: Implemented 287 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 11:32:47 2016 " "Info: Processing ended: Tue Sep 27 11:32:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 11:32:47 2016 " "Info: Processing started: Tue Sep 27 11:32:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Serial_TX_ADC -c Serial_TX_ADC " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Serial_TX_ADC -c Serial_TX_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Serial_TX_ADC EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"Serial_TX_ADC\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Serial_TX_ADC/" { { 0 { 0 ""} 0 603 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Serial_TX_ADC/" { { 0 { 0 ""} 0 604 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[1\]\[1\]\|combout " "Warning: Node \"u0\|tx_temp\[1\]\[1\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[2\]\[0\]\|combout " "Warning: Node \"u0\|tx_temp\[2\]\[0\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[3\]\[2\]\|combout " "Warning: Node \"u0\|tx_temp\[3\]\[2\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[2\]\[2\]\|combout " "Warning: Node \"u0\|tx_temp\[2\]\[2\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[3\]\[3\]\|combout " "Warning: Node \"u0\|tx_temp\[3\]\[3\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[2\]\[3\]\|combout " "Warning: Node \"u0\|tx_temp\[2\]\[3\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[3\]\[0\]\|combout " "Warning: Node \"u0\|tx_temp\[3\]\[0\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[1\]\[0\]\|combout " "Warning: Node \"u0\|tx_temp\[1\]\[0\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[3\]\[1\]\|combout " "Warning: Node \"u0\|tx_temp\[3\]\[1\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[2\]\[1\]\|combout " "Warning: Node \"u0\|tx_temp\[2\]\[1\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Serial_TX_ADC.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Serial_TX_ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 28 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 28" {  } { { "Serial_TX_ADC.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 22 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Serial_TX3:u0\|Decoder0~5 Global clock " "Info: Automatically promoted signal \"Serial_TX3:u0\|Decoder0~5\" to use Global clock" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 249 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Serial_TX3:u0\|Decoder0~7 Global clock " "Info: Automatically promoted signal \"Serial_TX3:u0\|Decoder0~7\" to use Global clock" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 249 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Serial_TX3:u0\|Decoder0~6 Global clock " "Info: Automatically promoted signal \"Serial_TX3:u0\|Decoder0~6\" to use Global clock" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 249 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC1:u1\|adc_clk " "Info: Destination \"ADC1:u1\|adc_clk\" may be non-global or may not use global clock" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 10 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC1:u1\|state.S_OE " "Info: Destination \"ADC1:u1\|state.S_OE\" may be non-global or may not use global clock" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 26 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC1:u1\|state.S_START " "Info: Destination \"ADC1:u1\|state.S_START\" may be non-global or may not use global clock" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 26 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC1:u1\|state.S_WAIT " "Info: Destination \"ADC1:u1\|state.S_WAIT\" may be non-global or may not use global clock" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 26 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC1:u1\|adc_data\[1\] " "Info: Destination \"ADC1:u1\|adc_data\[1\]\" may be non-global or may not use global clock" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 162 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC1:u1\|adc_data\[3\] " "Info: Destination \"ADC1:u1\|adc_data\[3\]\" may be non-global or may not use global clock" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 162 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC1:u1\|adc_data\[2\] " "Info: Destination \"ADC1:u1\|adc_data\[2\]\" may be non-global or may not use global clock" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 162 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC1:u1\|adc_data\[5\] " "Info: Destination \"ADC1:u1\|adc_data\[5\]\" may be non-global or may not use global clock" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 162 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC1:u1\|adc_data\[4\] " "Info: Destination \"ADC1:u1\|adc_data\[4\]\" may be non-global or may not use global clock" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 162 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC1:u1\|adc_data\[0\] " "Info: Destination \"ADC1:u1\|adc_data\[0\]\" may be non-global or may not use global clock" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 162 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "Serial_TX_ADC.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 22 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset " "Info: Pin \"reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "Serial_TX_ADC.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 22 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Serial_TX_ADC/" { { 0 { 0 ""} 0 33 5593 6598 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y11 X11_Y21 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y11 to location X11_Y21" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 11:32:49 2016 " "Info: Processing ended: Tue Sep 27 11:32:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 11:32:50 2016 " "Info: Processing started: Tue Sep 27 11:32:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Serial_TX_ADC -c Serial_TX_ADC " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Serial_TX_ADC -c Serial_TX_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 11:32:50 2016 " "Info: Processing started: Tue Sep 27 11:32:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Serial_TX_ADC -c Serial_TX_ADC " "Info: Command: quartus_sta Serial_TX_ADC -c Serial_TX_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[1\]\[1\]\|combout " "Warning: Node \"u0\|tx_temp\[1\]\[1\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[2\]\[0\]\|combout " "Warning: Node \"u0\|tx_temp\[2\]\[0\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[2\]\[2\]\|combout " "Warning: Node \"u0\|tx_temp\[2\]\[2\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[3\]\[2\]\|combout " "Warning: Node \"u0\|tx_temp\[3\]\[2\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[3\]\[3\]\|combout " "Warning: Node \"u0\|tx_temp\[3\]\[3\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[2\]\[3\]\|combout " "Warning: Node \"u0\|tx_temp\[2\]\[3\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[1\]\[0\]\|combout " "Warning: Node \"u0\|tx_temp\[1\]\[0\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[3\]\[0\]\|combout " "Warning: Node \"u0\|tx_temp\[3\]\[0\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[2\]\[1\]\|combout " "Warning: Node \"u0\|tx_temp\[2\]\[1\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u0\|tx_temp\[3\]\[1\]\|combout " "Warning: Node \"u0\|tx_temp\[3\]\[1\]\|combout\" is a latch" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 248 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Serial_TX_ADC.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Serial_TX_ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Serial_TX3:u0\|font_cnt\[0\] Serial_TX3:u0\|font_cnt\[0\] " "Info: create_clock -period 1.000 -name Serial_TX3:u0\|font_cnt\[0\] Serial_TX3:u0\|font_cnt\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 11:32:51 2016 " "Info: Processing ended: Tue Sep 27 11:32:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.666 " "Info: Worst-case setup slack is -18.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.666      -137.947 Serial_TX3:u0\|font_cnt\[0\]  " "Info:   -18.666      -137.947 Serial_TX3:u0\|font_cnt\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.799      -349.762 clk  " "Info:    -8.799      -349.762 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.820 " "Info: Worst-case hold slack is -1.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820        -7.330 clk  " "Info:    -1.820        -7.330 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324        -0.324 Serial_TX3:u0\|font_cnt\[0\]  " "Info:    -0.324        -0.324 Serial_TX3:u0\|font_cnt\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.583 " "Info: Worst-case minimum pulse width slack is -1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583      -194.011 clk  " "Info:    -1.583      -194.011 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Serial_TX3:u0\|font_cnt\[0\]  " "Info:     0.500         0.000 Serial_TX3:u0\|font_cnt\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 11:32:51 2016 " "Info: Processing ended: Tue Sep 27 11:32:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Info: Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
