// Seed: 226059638
module module_0 ();
  always id_1 <= 1;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    output wire id_6,
    output supply0 id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    output uwire id_11,
    input uwire id_12,
    input tri id_13
);
  wand id_15;
  assign id_0 = id_13;
  module_0();
  assign id_7 = 1'h0 & id_15;
endmodule
