Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot tb_multi_stopwatch_ckt_behav --prj C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.sim/sim_1/behav/tb_multi_stopwatch_ckt.prj xil_defaultlib.tb_multi_stopwatch_ckt 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/clkdiv.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/imports/new/seven_segment_ckt.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sim_1/new/tb_multi_stopwatch_ckt.vhd" into library xil_defaultlib
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal halfper [C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sim_1/new/tb_multi_stopwatch_ckt.vhd:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clkdiv [clkdiv_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.seven_segment_ckt [seven_segment_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.mutli_seg_ckt [mutli_seg_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.multi_stopwatch_ckt [multi_stopwatch_ckt_default]
Compiling architecture testbench of entity xil_defaultlib.tb_multi_stopwatch_ckt
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_multi_stopwatch_ckt_behav
