Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 17:15:33 2020
| Host         : DESKTOP-V6SRKDT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Camera_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 257 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.238     -570.686                     66                 2027        0.034        0.000                      0                 2027       -0.155       -0.155                       1                  1250  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
MIPI_Trans_Driver/camera_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
    CLKFBIN                                  {0.000 5.000}        10.000          100.000         
    Mini_HDMI_Driver/U0/SerialClk            {0.000 1.000}        2.000           500.000         
    PixelClkIO                               {0.000 5.000}        10.000          100.000         
    SerialClkIO                              {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p                              {0.000 2.380}        4.761           210.040         
  pclk                                       {0.000 9.522}        19.044          52.510          
i_clk                                        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                         {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
sys_clk_pin                                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                       {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1                       {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MIPI_Trans_Driver/camera_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                             -20.238     -570.686                     66                 1100        0.107        0.000                      0                 1100        3.000        0.000                       0                   665  
    CLKFBIN                                                                                                                                                                                    8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                 7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                               -0.155       -0.155                       1                    10  
  clkfbout_clk_wiz_1                                                                                                                                                                           7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                                                2.606        0.000                       0                     9  
  pclk                                             8.056        0.000                      0                  469        0.034        0.000                      0                  469        9.022        0.000                       0                   284  
i_clk                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                               3.211        0.000                      0                  179        0.149        0.000                      0                  179        4.500        0.000                       0                   152  
  clk_out2_clk_wiz_0                               0.817        0.000                      0                  237        0.188        0.000                      0                  237        0.264        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                                           7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                             3.212        0.000                      0                  179        0.149        0.000                      0                  179        4.500        0.000                       0                   152  
  clk_out2_clk_wiz_0_1                             0.818        0.000                      0                  237        0.188        0.000                      0                  237        0.264        0.000                       0                   110  
  clkfbout_clk_wiz_0_1                                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1    PixelClkIO                  5.207        0.000                      0                   38        0.230        0.000                      0                   38  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.211        0.000                      0                  179        0.074        0.000                      0                  179  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.817        0.000                      0                  237        0.121        0.000                      0                  237  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.211        0.000                      0                  179        0.074        0.000                      0                  179  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.817        0.000                      0                  237        0.121        0.000                      0                  237  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        8.455        0.000                      0                    4        0.443        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1
  To Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MIPI_Trans_Driver/camera_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           66  Failing Endpoints,  Worst Slack      -20.238ns,  Total Violation     -570.686ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.238ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/s_dividend_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Saturation_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        30.168ns  (logic 19.115ns (63.362%)  route 11.053ns (36.638%))
  Logic Levels:           64  (CARRY4=48 LUT3=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.686     1.686    RGB_To_HSV0/o_clk_pixel
    SLICE_X33Y19         FDRE                                         r  RGB_To_HSV0/s_dividend_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     2.142 r  RGB_To_HSV0/s_dividend_reg[16]/Q
                         net (fo=6, routed)           0.845     2.987    RGB_To_HSV0/s_dividend_reg_n_0_[16]
    SLICE_X33Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.111 r  RGB_To_HSV0/Saturation[7]_i_118/O
                         net (fo=13, routed)          0.298     3.409    RGB_To_HSV0/Saturation[7]_i_118_n_0
    SLICE_X33Y18         LUT4 (Prop_lut4_I1_O)        0.124     3.533 r  RGB_To_HSV0/Saturation[7]_i_110/O
                         net (fo=4, routed)           0.644     4.177    RGB_To_HSV0/Saturation[7]_i_110_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.772 r  RGB_To_HSV0/Saturation_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.772    RGB_To_HSV0/Saturation_reg[7]_i_92_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.889 r  RGB_To_HSV0/Saturation_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000     4.889    RGB_To_HSV0/Saturation_reg[7]_i_89_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.143 r  RGB_To_HSV0/Saturation_reg[7]_i_88/CO[0]
                         net (fo=11, routed)          0.549     5.692    RGB_To_HSV0/Saturation_reg[7]_i_88_n_3
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367     6.059 r  RGB_To_HSV0/Saturation[7]_i_99/O
                         net (fo=1, routed)           0.000     6.059    RGB_To_HSV0/Saturation[7]_i_99_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.609 r  RGB_To_HSV0/Saturation_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.609    RGB_To_HSV0/Saturation_reg[7]_i_80_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.723 r  RGB_To_HSV0/Saturation_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.723    RGB_To_HSV0/Saturation_reg[7]_i_77_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.880 r  RGB_To_HSV0/Saturation_reg[7]_i_76/CO[1]
                         net (fo=11, routed)          0.583     7.463    RGB_To_HSV0/Saturation_reg[7]_i_76_n_2
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.329     7.792 r  RGB_To_HSV0/Saturation[7]_i_87/O
                         net (fo=1, routed)           0.000     7.792    RGB_To_HSV0/Saturation[7]_i_87_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.325 r  RGB_To_HSV0/Saturation_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.325    RGB_To_HSV0/Saturation_reg[7]_i_68_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.442 r  RGB_To_HSV0/Saturation_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     8.442    RGB_To_HSV0/Saturation_reg[7]_i_65_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.599 r  RGB_To_HSV0/Saturation_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.790     9.390    RGB_To_HSV0/Saturation_reg[7]_i_64_n_2
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.332     9.722 r  RGB_To_HSV0/Saturation[7]_i_75/O
                         net (fo=1, routed)           0.000     9.722    RGB_To_HSV0/Saturation[7]_i_75_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.272 r  RGB_To_HSV0/Saturation_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.272    RGB_To_HSV0/Saturation_reg[7]_i_56_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  RGB_To_HSV0/Saturation_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.386    RGB_To_HSV0/Saturation_reg[7]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.543 r  RGB_To_HSV0/Saturation_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.504    11.046    RGB_To_HSV0/Saturation_reg[7]_i_52_n_2
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    11.375 r  RGB_To_HSV0/Saturation[7]_i_63/O
                         net (fo=1, routed)           0.000    11.375    RGB_To_HSV0/Saturation[7]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.925 r  RGB_To_HSV0/Saturation_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.925    RGB_To_HSV0/Saturation_reg[7]_i_44_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.039 r  RGB_To_HSV0/Saturation_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.039    RGB_To_HSV0/Saturation_reg[7]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.196 r  RGB_To_HSV0/Saturation_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.511    12.707    RGB_To_HSV0/Saturation_reg[7]_i_40_n_2
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.329    13.036 r  RGB_To_HSV0/Saturation[7]_i_51/O
                         net (fo=1, routed)           0.000    13.036    RGB_To_HSV0/Saturation[7]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.586 r  RGB_To_HSV0/Saturation_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.586    RGB_To_HSV0/Saturation_reg[7]_i_32_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.700 r  RGB_To_HSV0/Saturation_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.009    13.709    RGB_To_HSV0/Saturation_reg[7]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.866 r  RGB_To_HSV0/Saturation_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.572    14.438    RGB_To_HSV0/Saturation_reg[7]_i_28_n_2
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.767 r  RGB_To_HSV0/Saturation[7]_i_39/O
                         net (fo=1, routed)           0.000    14.767    RGB_To_HSV0/Saturation[7]_i_39_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.300 r  RGB_To_HSV0/Saturation_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    15.309    RGB_To_HSV0/Saturation_reg[7]_i_17_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.426 r  RGB_To_HSV0/Saturation_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.426    RGB_To_HSV0/Saturation_reg[7]_i_14_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.583 r  RGB_To_HSV0/Saturation_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.680    16.263    RGB_To_HSV0/Saturation_reg[7]_i_13_n_2
    SLICE_X32Y24         LUT3 (Prop_lut3_I0_O)        0.332    16.595 r  RGB_To_HSV0/Saturation[7]_i_27/O
                         net (fo=1, routed)           0.000    16.595    RGB_To_HSV0/Saturation[7]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.145 r  RGB_To_HSV0/Saturation_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.009    17.154    RGB_To_HSV0/Saturation_reg[7]_i_8_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  RGB_To_HSV0/Saturation_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.268    RGB_To_HSV0/Saturation_reg[7]_i_4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.425 r  RGB_To_HSV0/Saturation_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.629    18.055    RGB_To_HSV0/Saturation_reg[7]_i_3_n_2
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    18.384 r  RGB_To_HSV0/Saturation[7]_i_24/O
                         net (fo=1, routed)           0.000    18.384    RGB_To_HSV0/Saturation[7]_i_24_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.934 r  RGB_To_HSV0/Saturation_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.934    RGB_To_HSV0/Saturation_reg[7]_i_7_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.048 r  RGB_To_HSV0/Saturation_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.048    RGB_To_HSV0/Saturation_reg[7]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.226 r  RGB_To_HSV0/Saturation_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.516    19.742    RGB_To_HSV0/s_quotient[7]
    SLICE_X34Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.542 r  RGB_To_HSV0/Saturation_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.542    RGB_To_HSV0/Saturation_reg[6]_i_5_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.659 r  RGB_To_HSV0/Saturation_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.659    RGB_To_HSV0/Saturation_reg[6]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.838 r  RGB_To_HSV0/Saturation_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.511    21.349    RGB_To_HSV0/s_quotient[6]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.332    21.681 r  RGB_To_HSV0/Saturation[5]_i_12/O
                         net (fo=1, routed)           0.000    21.681    RGB_To_HSV0/Saturation[5]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.231 r  RGB_To_HSV0/Saturation_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.231    RGB_To_HSV0/Saturation_reg[5]_i_5_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.345 r  RGB_To_HSV0/Saturation_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.345    RGB_To_HSV0/Saturation_reg[5]_i_2_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.523 r  RGB_To_HSV0/Saturation_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.641    23.164    RGB_To_HSV0/s_quotient[5]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.329    23.493 r  RGB_To_HSV0/Saturation[4]_i_12/O
                         net (fo=1, routed)           0.000    23.493    RGB_To_HSV0/Saturation[4]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.043 r  RGB_To_HSV0/Saturation_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.043    RGB_To_HSV0/Saturation_reg[4]_i_5_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  RGB_To_HSV0/Saturation_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.157    RGB_To_HSV0/Saturation_reg[4]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.335 r  RGB_To_HSV0/Saturation_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.754    25.089    RGB_To_HSV0/s_quotient[4]
    SLICE_X30Y28         LUT3 (Prop_lut3_I0_O)        0.329    25.418 r  RGB_To_HSV0/Saturation[3]_i_12/O
                         net (fo=1, routed)           0.000    25.418    RGB_To_HSV0/Saturation[3]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.951 r  RGB_To_HSV0/Saturation_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.951    RGB_To_HSV0/Saturation_reg[3]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.068 r  RGB_To_HSV0/Saturation_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.068    RGB_To_HSV0/Saturation_reg[3]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.247 r  RGB_To_HSV0/Saturation_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.637    26.884    RGB_To_HSV0/s_quotient[3]
    SLICE_X31Y27         LUT3 (Prop_lut3_I0_O)        0.332    27.216 r  RGB_To_HSV0/Saturation[2]_i_12/O
                         net (fo=1, routed)           0.000    27.216    RGB_To_HSV0/Saturation[2]_i_12_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.766 r  RGB_To_HSV0/Saturation_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.766    RGB_To_HSV0/Saturation_reg[2]_i_5_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.880 r  RGB_To_HSV0/Saturation_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.880    RGB_To_HSV0/Saturation_reg[2]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.058 r  RGB_To_HSV0/Saturation_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.713    28.771    RGB_To_HSV0/s_quotient[2]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    29.100 r  RGB_To_HSV0/Saturation[1]_i_12/O
                         net (fo=1, routed)           0.000    29.100    RGB_To_HSV0/Saturation[1]_i_12_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.650 r  RGB_To_HSV0/Saturation_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.650    RGB_To_HSV0/Saturation_reg[1]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.764 r  RGB_To_HSV0/Saturation_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.764    RGB_To_HSV0/Saturation_reg[1]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.942 r  RGB_To_HSV0/Saturation_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.648    30.590    RGB_To_HSV0/s_quotient[1]
    SLICE_X36Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.919 r  RGB_To_HSV0/Saturation[0]_i_11/O
                         net (fo=1, routed)           0.000    30.919    RGB_To_HSV0/Saturation[0]_i_11_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.469 r  RGB_To_HSV0/Saturation_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    31.469    RGB_To_HSV0/Saturation_reg[0]_i_4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.583 r  RGB_To_HSV0/Saturation_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.583    RGB_To_HSV0/Saturation_reg[0]_i_2_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.854 r  RGB_To_HSV0/Saturation_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    31.854    RGB_To_HSV0/s_quotient[0]
    SLICE_X36Y30         FDRE                                         r  RGB_To_HSV0/Saturation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.569    11.569    RGB_To_HSV0/o_clk_pixel
    SLICE_X36Y30         FDRE                                         r  RGB_To_HSV0/Saturation_reg[0]/C
                         clock pessimism              0.075    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)        0.046    11.616    RGB_To_HSV0/Saturation_reg[0]
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                         -31.854    
  -------------------------------------------------------------------
                         slack                                -20.238    

Slack (VIOLATED) :        -19.574ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.487ns  (logic 17.930ns (60.806%)  route 11.557ns (39.194%))
  Logic Levels:           58  (CARRY4=43 LUT2=2 LUT3=10 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.610     1.610    RGB_To_HSV0/o_clk_pixel
    SLICE_X30Y21         FDRE                                         r  RGB_To_HSV0/h_divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     2.128 f  RGB_To_HSV0/h_divisor_reg[3]/Q
                         net (fo=18, routed)          0.689     2.818    RGB_To_HSV0/h_divisor[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.942 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.577     3.519    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.593     4.236    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.360 r  RGB_To_HSV0/Hue[7]_i_98/O
                         net (fo=1, routed)           0.000     4.360    RGB_To_HSV0/Hue[7]_i_98_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.910 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.910    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.024    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.295 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.594     5.889    RGB_To_HSV0/CO[0]
    SLICE_X28Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     6.733 r  RGB_To_HSV0/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.733    RGB_To_HSV0/Hue_reg[7]_i_62_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.850    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.007 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.648     7.655    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X29Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.443 r  RGB_To_HSV0/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.443    RGB_To_HSV0/Hue_reg[7]_i_50_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.557    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.714 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.828     9.542    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X26Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.871 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.871    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.404 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.404    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.521 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.521    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.678 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.634    11.312    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.332    11.644 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.644    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.194 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.194    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.308    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.465 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.535    13.000    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.329    13.329 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.329    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.879 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.879    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.993    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.150 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.641    14.791    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    15.120 r  RGB_To_HSV0/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    15.120    RGB_To_HSV0/Hue[7]_i_39_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.653 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.653    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.770 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.770    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.927 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.672    16.598    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    16.930 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.930    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.480 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.480    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.594 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.594    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.751 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.862    18.613    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.942 r  RGB_To_HSV0/Hue[2]_i_36/O
                         net (fo=1, routed)           0.000    18.942    RGB_To_HSV0/Hue[2]_i_36_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.318 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.318    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.435 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.592 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.706    20.298    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.332    20.630 r  RGB_To_HSV0/Hue[2]_i_23/O
                         net (fo=1, routed)           0.000    20.630    RGB_To_HSV0/Hue[2]_i_23_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.180    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.337 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.694    22.031    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X26Y25         LUT3 (Prop_lut3_I0_O)        0.329    22.360 r  RGB_To_HSV0/Hue[2]_i_32/O
                         net (fo=1, routed)           0.000    22.360    RGB_To_HSV0/Hue[2]_i_32_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.893 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.893    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.010 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.010    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.167 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.592    23.759    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.332    24.091 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    24.091    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.641 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.641    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.755 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.755    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.912 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.593    25.505    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329    25.834 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.834    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.367 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.367    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.484 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.484    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.641 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.743    27.384    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X27Y26         LUT2 (Prop_lut2_I0_O)        0.332    27.716 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.716    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.248 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.248    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.362    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.696 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.518    29.214    RGB_To_HSV0/p_1_out[0]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    30.030 r  RGB_To_HSV0/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.030    RGB_To_HSV0/Hue_reg[2]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.353 r  RGB_To_HSV0/Hue_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.438    30.792    RGB_To_HSV0/Hue_reg[6]_i_2_n_6
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.306    31.098 r  RGB_To_HSV0/Hue[4]_i_1/O
                         net (fo=1, routed)           0.000    31.098    RGB_To_HSV0/Hue[4]_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  RGB_To_HSV0/Hue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.492    11.492    RGB_To_HSV0/o_clk_pixel
    SLICE_X29Y30         FDRE                                         r  RGB_To_HSV0/Hue_reg[4]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.031    11.524    RGB_To_HSV0/Hue_reg[4]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                         -31.098    
  -------------------------------------------------------------------
                         slack                                -19.574    

Slack (VIOLATED) :        -19.487ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.403ns  (logic 17.841ns (60.677%)  route 11.562ns (39.323%))
  Logic Levels:           58  (CARRY4=43 LUT2=2 LUT3=10 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.610     1.610    RGB_To_HSV0/o_clk_pixel
    SLICE_X30Y21         FDRE                                         r  RGB_To_HSV0/h_divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     2.128 f  RGB_To_HSV0/h_divisor_reg[3]/Q
                         net (fo=18, routed)          0.689     2.818    RGB_To_HSV0/h_divisor[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.942 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.577     3.519    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.593     4.236    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.360 r  RGB_To_HSV0/Hue[7]_i_98/O
                         net (fo=1, routed)           0.000     4.360    RGB_To_HSV0/Hue[7]_i_98_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.910 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.910    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.024    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.295 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.594     5.889    RGB_To_HSV0/CO[0]
    SLICE_X28Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     6.733 r  RGB_To_HSV0/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.733    RGB_To_HSV0/Hue_reg[7]_i_62_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.850    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.007 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.648     7.655    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X29Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.443 r  RGB_To_HSV0/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.443    RGB_To_HSV0/Hue_reg[7]_i_50_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.557    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.714 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.828     9.542    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X26Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.871 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.871    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.404 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.404    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.521 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.521    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.678 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.634    11.312    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.332    11.644 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.644    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.194 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.194    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.308    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.465 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.535    13.000    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.329    13.329 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.329    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.879 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.879    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.993    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.150 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.641    14.791    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    15.120 r  RGB_To_HSV0/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    15.120    RGB_To_HSV0/Hue[7]_i_39_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.653 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.653    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.770 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.770    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.927 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.672    16.598    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    16.930 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.930    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.480 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.480    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.594 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.594    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.751 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.862    18.613    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.942 r  RGB_To_HSV0/Hue[2]_i_36/O
                         net (fo=1, routed)           0.000    18.942    RGB_To_HSV0/Hue[2]_i_36_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.318 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.318    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.435 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.592 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.706    20.298    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.332    20.630 r  RGB_To_HSV0/Hue[2]_i_23/O
                         net (fo=1, routed)           0.000    20.630    RGB_To_HSV0/Hue[2]_i_23_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.180    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.337 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.694    22.031    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X26Y25         LUT3 (Prop_lut3_I0_O)        0.329    22.360 r  RGB_To_HSV0/Hue[2]_i_32/O
                         net (fo=1, routed)           0.000    22.360    RGB_To_HSV0/Hue[2]_i_32_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.893 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.893    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.010 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.010    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.167 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.592    23.759    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.332    24.091 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    24.091    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.641 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.641    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.755 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.755    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.912 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.593    25.505    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329    25.834 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.834    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.367 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.367    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.484 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.484    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.641 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.743    27.384    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X27Y26         LUT2 (Prop_lut2_I0_O)        0.332    27.716 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.716    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.248 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.248    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.362    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.696 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.518    29.214    RGB_To_HSV0/p_1_out[0]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    30.030 r  RGB_To_HSV0/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.030    RGB_To_HSV0/Hue_reg[2]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.269 r  RGB_To_HSV0/Hue_reg[6]_i_2/O[2]
                         net (fo=1, routed)           0.443    30.713    RGB_To_HSV0/Hue_reg[6]_i_2_n_5
    SLICE_X31Y30         LUT3 (Prop_lut3_I0_O)        0.301    31.014 r  RGB_To_HSV0/Hue[5]_i_1/O
                         net (fo=1, routed)           0.000    31.014    RGB_To_HSV0/Hue[5]_i_1_n_0
    SLICE_X31Y30         FDRE                                         r  RGB_To_HSV0/Hue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.495    11.495    RGB_To_HSV0/o_clk_pixel
    SLICE_X31Y30         FDRE                                         r  RGB_To_HSV0/Hue_reg[5]/C
                         clock pessimism              0.075    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.031    11.527    RGB_To_HSV0/Hue_reg[5]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                         -31.014    
  -------------------------------------------------------------------
                         slack                                -19.487    

Slack (VIOLATED) :        -19.433ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.348ns  (logic 17.932ns (61.100%)  route 11.416ns (38.900%))
  Logic Levels:           59  (CARRY4=44 LUT2=2 LUT3=10 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.610     1.610    RGB_To_HSV0/o_clk_pixel
    SLICE_X30Y21         FDRE                                         r  RGB_To_HSV0/h_divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     2.128 f  RGB_To_HSV0/h_divisor_reg[3]/Q
                         net (fo=18, routed)          0.689     2.818    RGB_To_HSV0/h_divisor[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.942 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.577     3.519    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.593     4.236    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.360 r  RGB_To_HSV0/Hue[7]_i_98/O
                         net (fo=1, routed)           0.000     4.360    RGB_To_HSV0/Hue[7]_i_98_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.910 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.910    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.024    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.295 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.594     5.889    RGB_To_HSV0/CO[0]
    SLICE_X28Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     6.733 r  RGB_To_HSV0/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.733    RGB_To_HSV0/Hue_reg[7]_i_62_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.850    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.007 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.648     7.655    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X29Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.443 r  RGB_To_HSV0/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.443    RGB_To_HSV0/Hue_reg[7]_i_50_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.557    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.714 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.828     9.542    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X26Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.871 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.871    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.404 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.404    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.521 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.521    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.678 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.634    11.312    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.332    11.644 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.644    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.194 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.194    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.308    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.465 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.535    13.000    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.329    13.329 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.329    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.879 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.879    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.993    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.150 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.641    14.791    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    15.120 r  RGB_To_HSV0/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    15.120    RGB_To_HSV0/Hue[7]_i_39_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.653 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.653    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.770 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.770    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.927 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.672    16.598    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    16.930 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.930    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.480 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.480    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.594 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.594    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.751 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.862    18.613    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.942 r  RGB_To_HSV0/Hue[2]_i_36/O
                         net (fo=1, routed)           0.000    18.942    RGB_To_HSV0/Hue[2]_i_36_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.318 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.318    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.435 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.592 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.706    20.298    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.332    20.630 r  RGB_To_HSV0/Hue[2]_i_23/O
                         net (fo=1, routed)           0.000    20.630    RGB_To_HSV0/Hue[2]_i_23_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.180    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.337 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.694    22.031    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X26Y25         LUT3 (Prop_lut3_I0_O)        0.329    22.360 r  RGB_To_HSV0/Hue[2]_i_32/O
                         net (fo=1, routed)           0.000    22.360    RGB_To_HSV0/Hue[2]_i_32_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.893 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.893    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.010 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.010    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.167 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.592    23.759    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.332    24.091 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    24.091    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.641 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.641    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.755 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.755    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.912 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.593    25.505    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329    25.834 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.834    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.367 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.367    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.484 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.484    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.641 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.743    27.384    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X27Y26         LUT2 (Prop_lut2_I0_O)        0.332    27.716 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.716    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.248 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.248    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.362    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.696 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.518    29.214    RGB_To_HSV0/p_1_out[0]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    30.030 r  RGB_To_HSV0/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.030    RGB_To_HSV0/Hue_reg[2]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.147 r  RGB_To_HSV0/Hue_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.147    RGB_To_HSV0/Hue_reg[6]_i_2_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.366 r  RGB_To_HSV0/Hue_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.298    30.664    RGB_To_HSV0/Hue_reg[7]_i_2_n_7
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.295    30.959 r  RGB_To_HSV0/Hue[7]_i_1/O
                         net (fo=1, routed)           0.000    30.959    RGB_To_HSV0/Hue[7]_i_1_n_0
    SLICE_X29Y31         FDRE                                         r  RGB_To_HSV0/Hue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.493    11.493    RGB_To_HSV0/o_clk_pixel
    SLICE_X29Y31         FDRE                                         r  RGB_To_HSV0/Hue_reg[7]/C
                         clock pessimism              0.075    11.568    
                         clock uncertainty           -0.074    11.494    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.032    11.526    RGB_To_HSV0/Hue_reg[7]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                         -30.959    
  -------------------------------------------------------------------
                         slack                                -19.433    

Slack (VIOLATED) :        -19.423ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.337ns  (logic 17.923ns (61.094%)  route 11.414ns (38.906%))
  Logic Levels:           58  (CARRY4=43 LUT2=2 LUT3=10 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.610     1.610    RGB_To_HSV0/o_clk_pixel
    SLICE_X30Y21         FDRE                                         r  RGB_To_HSV0/h_divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     2.128 f  RGB_To_HSV0/h_divisor_reg[3]/Q
                         net (fo=18, routed)          0.689     2.818    RGB_To_HSV0/h_divisor[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.942 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.577     3.519    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.593     4.236    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.360 r  RGB_To_HSV0/Hue[7]_i_98/O
                         net (fo=1, routed)           0.000     4.360    RGB_To_HSV0/Hue[7]_i_98_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.910 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.910    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.024    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.295 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.594     5.889    RGB_To_HSV0/CO[0]
    SLICE_X28Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     6.733 r  RGB_To_HSV0/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.733    RGB_To_HSV0/Hue_reg[7]_i_62_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.850    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.007 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.648     7.655    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X29Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.443 r  RGB_To_HSV0/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.443    RGB_To_HSV0/Hue_reg[7]_i_50_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.557    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.714 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.828     9.542    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X26Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.871 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.871    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.404 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.404    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.521 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.521    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.678 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.634    11.312    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.332    11.644 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.644    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.194 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.194    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.308    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.465 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.535    13.000    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.329    13.329 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.329    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.879 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.879    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.993    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.150 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.641    14.791    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    15.120 r  RGB_To_HSV0/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    15.120    RGB_To_HSV0/Hue[7]_i_39_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.653 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.653    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.770 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.770    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.927 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.672    16.598    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    16.930 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.930    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.480 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.480    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.594 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.594    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.751 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.862    18.613    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.942 r  RGB_To_HSV0/Hue[2]_i_36/O
                         net (fo=1, routed)           0.000    18.942    RGB_To_HSV0/Hue[2]_i_36_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.318 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.318    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.435 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.592 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.706    20.298    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.332    20.630 r  RGB_To_HSV0/Hue[2]_i_23/O
                         net (fo=1, routed)           0.000    20.630    RGB_To_HSV0/Hue[2]_i_23_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.180    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.337 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.694    22.031    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X26Y25         LUT3 (Prop_lut3_I0_O)        0.329    22.360 r  RGB_To_HSV0/Hue[2]_i_32/O
                         net (fo=1, routed)           0.000    22.360    RGB_To_HSV0/Hue[2]_i_32_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.893 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.893    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.010 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.010    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.167 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.592    23.759    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.332    24.091 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    24.091    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.641 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.641    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.755 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.755    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.912 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.593    25.505    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329    25.834 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.834    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.367 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.367    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.484 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.484    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.641 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.743    27.384    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X27Y26         LUT2 (Prop_lut2_I0_O)        0.332    27.716 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.716    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.248 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.248    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.362    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.696 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.518    29.214    RGB_To_HSV0/p_1_out[0]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    30.030 r  RGB_To_HSV0/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.030    RGB_To_HSV0/Hue_reg[2]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.345 r  RGB_To_HSV0/Hue_reg[6]_i_2/O[3]
                         net (fo=1, routed)           0.295    30.640    RGB_To_HSV0/Hue_reg[6]_i_2_n_4
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.307    30.947 r  RGB_To_HSV0/Hue[6]_i_1/O
                         net (fo=1, routed)           0.000    30.947    RGB_To_HSV0/Hue[6]_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  RGB_To_HSV0/Hue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.492    11.492    RGB_To_HSV0/o_clk_pixel
    SLICE_X29Y30         FDRE                                         r  RGB_To_HSV0/Hue_reg[6]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.031    11.524    RGB_To_HSV0/Hue_reg[6]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                         -30.947    
  -------------------------------------------------------------------
                         slack                                -19.423    

Slack (VIOLATED) :        -19.317ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.231ns  (logic 17.815ns (60.945%)  route 11.416ns (39.055%))
  Logic Levels:           58  (CARRY4=43 LUT2=2 LUT3=10 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.610     1.610    RGB_To_HSV0/o_clk_pixel
    SLICE_X30Y21         FDRE                                         r  RGB_To_HSV0/h_divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     2.128 f  RGB_To_HSV0/h_divisor_reg[3]/Q
                         net (fo=18, routed)          0.689     2.818    RGB_To_HSV0/h_divisor[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.942 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.577     3.519    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.593     4.236    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.360 r  RGB_To_HSV0/Hue[7]_i_98/O
                         net (fo=1, routed)           0.000     4.360    RGB_To_HSV0/Hue[7]_i_98_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.910 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.910    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.024    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.295 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.594     5.889    RGB_To_HSV0/CO[0]
    SLICE_X28Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     6.733 r  RGB_To_HSV0/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.733    RGB_To_HSV0/Hue_reg[7]_i_62_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.850    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.007 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.648     7.655    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X29Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.443 r  RGB_To_HSV0/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.443    RGB_To_HSV0/Hue_reg[7]_i_50_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.557    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.714 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.828     9.542    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X26Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.871 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.871    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.404 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.404    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.521 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.521    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.678 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.634    11.312    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.332    11.644 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.644    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.194 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.194    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.308    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.465 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.535    13.000    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.329    13.329 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.329    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.879 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.879    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.993    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.150 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.641    14.791    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    15.120 r  RGB_To_HSV0/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    15.120    RGB_To_HSV0/Hue[7]_i_39_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.653 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.653    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.770 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.770    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.927 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.672    16.598    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    16.930 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.930    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.480 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.480    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.594 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.594    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.751 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.862    18.613    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.942 r  RGB_To_HSV0/Hue[2]_i_36/O
                         net (fo=1, routed)           0.000    18.942    RGB_To_HSV0/Hue[2]_i_36_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.318 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.318    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.435 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.592 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.706    20.298    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.332    20.630 r  RGB_To_HSV0/Hue[2]_i_23/O
                         net (fo=1, routed)           0.000    20.630    RGB_To_HSV0/Hue[2]_i_23_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.180    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.337 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.694    22.031    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X26Y25         LUT3 (Prop_lut3_I0_O)        0.329    22.360 r  RGB_To_HSV0/Hue[2]_i_32/O
                         net (fo=1, routed)           0.000    22.360    RGB_To_HSV0/Hue[2]_i_32_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.893 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.893    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.010 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.010    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.167 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.592    23.759    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.332    24.091 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    24.091    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.641 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.641    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.755 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.755    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.912 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.593    25.505    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329    25.834 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.834    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.367 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.367    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.484 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.484    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.641 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.743    27.384    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X27Y26         LUT2 (Prop_lut2_I0_O)        0.332    27.716 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.716    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.248 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.248    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.362    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.696 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.518    29.214    RGB_To_HSV0/p_1_out[0]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    30.030 r  RGB_To_HSV0/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.030    RGB_To_HSV0/Hue_reg[2]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.249 r  RGB_To_HSV0/Hue_reg[6]_i_2/O[0]
                         net (fo=1, routed)           0.298    30.547    RGB_To_HSV0/Hue_reg[6]_i_2_n_7
    SLICE_X29Y30         LUT3 (Prop_lut3_I0_O)        0.295    30.842 r  RGB_To_HSV0/Hue[3]_i_1/O
                         net (fo=1, routed)           0.000    30.842    RGB_To_HSV0/Hue[3]_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  RGB_To_HSV0/Hue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.492    11.492    RGB_To_HSV0/o_clk_pixel
    SLICE_X29Y30         FDRE                                         r  RGB_To_HSV0/Hue_reg[3]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.032    11.525    RGB_To_HSV0/Hue_reg[3]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                         -30.842    
  -------------------------------------------------------------------
                         slack                                -19.317    

Slack (VIOLATED) :        -19.205ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.116ns  (logic 17.703ns (60.802%)  route 11.413ns (39.198%))
  Logic Levels:           57  (CARRY4=42 LUT2=2 LUT3=9 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.610     1.610    RGB_To_HSV0/o_clk_pixel
    SLICE_X30Y21         FDRE                                         r  RGB_To_HSV0/h_divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     2.128 f  RGB_To_HSV0/h_divisor_reg[3]/Q
                         net (fo=18, routed)          0.689     2.818    RGB_To_HSV0/h_divisor[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.942 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.577     3.519    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.593     4.236    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.360 r  RGB_To_HSV0/Hue[7]_i_98/O
                         net (fo=1, routed)           0.000     4.360    RGB_To_HSV0/Hue[7]_i_98_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.910 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.910    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.024    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.295 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.594     5.889    RGB_To_HSV0/CO[0]
    SLICE_X28Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     6.733 r  RGB_To_HSV0/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.733    RGB_To_HSV0/Hue_reg[7]_i_62_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.850    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.007 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.648     7.655    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X29Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.443 r  RGB_To_HSV0/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.443    RGB_To_HSV0/Hue_reg[7]_i_50_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.557    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.714 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.828     9.542    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X26Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.871 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.871    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.404 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.404    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.521 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.521    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.678 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.634    11.312    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.332    11.644 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.644    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.194 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.194    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.308    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.465 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.535    13.000    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.329    13.329 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.329    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.879 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.879    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.993    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.150 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.641    14.791    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    15.120 r  RGB_To_HSV0/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    15.120    RGB_To_HSV0/Hue[7]_i_39_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.653 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.653    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.770 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.770    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.927 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.672    16.598    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    16.930 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.930    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.480 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.480    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.594 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.594    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.751 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.862    18.613    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.942 r  RGB_To_HSV0/Hue[2]_i_36/O
                         net (fo=1, routed)           0.000    18.942    RGB_To_HSV0/Hue[2]_i_36_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.318 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.318    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.435 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.592 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.706    20.298    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.332    20.630 r  RGB_To_HSV0/Hue[2]_i_23/O
                         net (fo=1, routed)           0.000    20.630    RGB_To_HSV0/Hue[2]_i_23_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.180    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.337 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.694    22.031    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X26Y25         LUT3 (Prop_lut3_I0_O)        0.329    22.360 r  RGB_To_HSV0/Hue[2]_i_32/O
                         net (fo=1, routed)           0.000    22.360    RGB_To_HSV0/Hue[2]_i_32_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.893 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.893    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.010 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.010    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.167 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.592    23.759    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.332    24.091 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    24.091    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.641 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.641    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.755 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.755    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.912 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.593    25.505    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329    25.834 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.834    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.367 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.367    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.484 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.484    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.641 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.743    27.384    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X27Y26         LUT2 (Prop_lut2_I0_O)        0.332    27.716 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.716    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.248 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.248    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.362    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.696 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.518    29.214    RGB_To_HSV0/p_1_out[0]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.911    30.125 r  RGB_To_HSV0/Hue_reg[2]_i_2/O[3]
                         net (fo=1, routed)           0.294    30.419    RGB_To_HSV0/Hue_reg[2]_i_2_n_4
    SLICE_X29Y27         LUT4 (Prop_lut4_I0_O)        0.307    30.726 r  RGB_To_HSV0/Hue[2]_i_1/O
                         net (fo=1, routed)           0.000    30.726    RGB_To_HSV0/Hue[2]_i_1_n_0
    SLICE_X29Y27         FDRE                                         r  RGB_To_HSV0/Hue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.489    11.489    RGB_To_HSV0/o_clk_pixel
    SLICE_X29Y27         FDRE                                         r  RGB_To_HSV0/Hue_reg[2]/C
                         clock pessimism              0.075    11.564    
                         clock uncertainty           -0.074    11.490    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)        0.031    11.521    RGB_To_HSV0/Hue_reg[2]
  -------------------------------------------------------------------
                         required time                         11.521    
                         arrival time                         -30.726    
  -------------------------------------------------------------------
                         slack                                -19.205    

Slack (VIOLATED) :        -19.135ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.047ns  (logic 17.521ns (60.319%)  route 11.526ns (39.681%))
  Logic Levels:           57  (CARRY4=42 LUT2=2 LUT3=10 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.610     1.610    RGB_To_HSV0/o_clk_pixel
    SLICE_X30Y21         FDRE                                         r  RGB_To_HSV0/h_divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     2.128 f  RGB_To_HSV0/h_divisor_reg[3]/Q
                         net (fo=18, routed)          0.689     2.818    RGB_To_HSV0/h_divisor[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.942 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.577     3.519    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.593     4.236    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.360 r  RGB_To_HSV0/Hue[7]_i_98/O
                         net (fo=1, routed)           0.000     4.360    RGB_To_HSV0/Hue[7]_i_98_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.910 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.910    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.024    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.295 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.594     5.889    RGB_To_HSV0/CO[0]
    SLICE_X28Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     6.733 r  RGB_To_HSV0/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.733    RGB_To_HSV0/Hue_reg[7]_i_62_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.850    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.007 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.648     7.655    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X29Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.443 r  RGB_To_HSV0/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.443    RGB_To_HSV0/Hue_reg[7]_i_50_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.557    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.714 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.828     9.542    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X26Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.871 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.871    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.404 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.404    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.521 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.521    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.678 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.634    11.312    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.332    11.644 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.644    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.194 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.194    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.308    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.465 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.535    13.000    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.329    13.329 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.329    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.879 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.879    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.993    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.150 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.641    14.791    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    15.120 r  RGB_To_HSV0/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    15.120    RGB_To_HSV0/Hue[7]_i_39_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.653 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.653    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.770 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.770    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.927 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.672    16.598    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    16.930 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.930    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.480 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.480    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.594 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.594    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.751 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.862    18.613    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.942 r  RGB_To_HSV0/Hue[2]_i_36/O
                         net (fo=1, routed)           0.000    18.942    RGB_To_HSV0/Hue[2]_i_36_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.318 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.318    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.435 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.592 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.706    20.298    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.332    20.630 r  RGB_To_HSV0/Hue[2]_i_23/O
                         net (fo=1, routed)           0.000    20.630    RGB_To_HSV0/Hue[2]_i_23_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.180    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.337 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.694    22.031    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X26Y25         LUT3 (Prop_lut3_I0_O)        0.329    22.360 r  RGB_To_HSV0/Hue[2]_i_32/O
                         net (fo=1, routed)           0.000    22.360    RGB_To_HSV0/Hue[2]_i_32_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.893 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.893    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.010 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.010    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.167 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.592    23.759    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.332    24.091 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    24.091    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.641 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.641    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.755 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.755    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.912 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.593    25.505    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329    25.834 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.834    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.367 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.367    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.484 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.484    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.641 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.743    27.384    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X27Y26         LUT2 (Prop_lut2_I0_O)        0.332    27.716 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.716    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.248 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.248    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.362    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.696 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.518    29.214    RGB_To_HSV0/p_1_out[0]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    29.944 r  RGB_To_HSV0/Hue_reg[2]_i_2/O[1]
                         net (fo=1, routed)           0.407    30.351    RGB_To_HSV0/Hue_reg[2]_i_2_n_6
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.306    30.657 r  RGB_To_HSV0/Hue[0]_i_1/O
                         net (fo=1, routed)           0.000    30.657    RGB_To_HSV0/Hue[0]_i_1_n_0
    SLICE_X29Y27         FDRE                                         r  RGB_To_HSV0/Hue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.489    11.489    RGB_To_HSV0/o_clk_pixel
    SLICE_X29Y27         FDRE                                         r  RGB_To_HSV0/Hue_reg[0]/C
                         clock pessimism              0.075    11.564    
                         clock uncertainty           -0.074    11.490    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)        0.032    11.522    RGB_To_HSV0/Hue_reg[0]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                         -30.657    
  -------------------------------------------------------------------
                         slack                                -19.135    

Slack (VIOLATED) :        -19.099ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.059ns  (logic 17.633ns (60.679%)  route 11.426ns (39.321%))
  Logic Levels:           57  (CARRY4=42 LUT2=2 LUT3=10 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.610     1.610    RGB_To_HSV0/o_clk_pixel
    SLICE_X30Y21         FDRE                                         r  RGB_To_HSV0/h_divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518     2.128 f  RGB_To_HSV0/h_divisor_reg[3]/Q
                         net (fo=18, routed)          0.689     2.818    RGB_To_HSV0/h_divisor[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.942 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.577     3.519    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.593     4.236    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.124     4.360 r  RGB_To_HSV0/Hue[7]_i_98/O
                         net (fo=1, routed)           0.000     4.360    RGB_To_HSV0/Hue[7]_i_98_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.910 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.910    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.024 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.024    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.295 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.594     5.889    RGB_To_HSV0/CO[0]
    SLICE_X28Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     6.733 r  RGB_To_HSV0/Hue_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.733    RGB_To_HSV0/Hue_reg[7]_i_62_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.850    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.007 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.648     7.655    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X29Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.443 r  RGB_To_HSV0/Hue_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.443    RGB_To_HSV0/Hue_reg[7]_i_50_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.557    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.714 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.828     9.542    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X26Y19         LUT3 (Prop_lut3_I0_O)        0.329     9.871 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.871    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.404 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.404    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.521 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.521    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.678 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.634    11.312    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X27Y19         LUT3 (Prop_lut3_I0_O)        0.332    11.644 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.644    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.194 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.194    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.308 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.308    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.465 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.535    13.000    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.329    13.329 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.329    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.879 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.879    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.993    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.150 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.641    14.791    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.329    15.120 r  RGB_To_HSV0/Hue[7]_i_39/O
                         net (fo=1, routed)           0.000    15.120    RGB_To_HSV0/Hue[7]_i_39_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.653 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.653    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.770 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.770    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.927 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.672    16.598    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    16.930 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.930    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.480 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.480    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.594 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.594    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.751 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.862    18.613    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.942 r  RGB_To_HSV0/Hue[2]_i_36/O
                         net (fo=1, routed)           0.000    18.942    RGB_To_HSV0/Hue[2]_i_36_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.318 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.318    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.435 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.592 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.706    20.298    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.332    20.630 r  RGB_To_HSV0/Hue[2]_i_23/O
                         net (fo=1, routed)           0.000    20.630    RGB_To_HSV0/Hue[2]_i_23_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.180 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.180    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.337 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.694    22.031    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X26Y25         LUT3 (Prop_lut3_I0_O)        0.329    22.360 r  RGB_To_HSV0/Hue[2]_i_32/O
                         net (fo=1, routed)           0.000    22.360    RGB_To_HSV0/Hue[2]_i_32_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.893 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.893    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.010 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.010    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.167 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.592    23.759    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.332    24.091 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    24.091    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.641 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.641    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.755 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.755    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.912 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.593    25.505    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329    25.834 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.834    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.367 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.367    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.484 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.484    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.641 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.743    27.384    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X27Y26         LUT2 (Prop_lut2_I0_O)        0.332    27.716 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.716    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.248 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.248    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.362    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.696 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.518    29.214    RGB_To_HSV0/p_1_out[0]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.847    30.061 r  RGB_To_HSV0/Hue_reg[2]_i_2/O[2]
                         net (fo=1, routed)           0.308    30.369    RGB_To_HSV0/Hue_reg[2]_i_2_n_5
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.301    30.670 r  RGB_To_HSV0/Hue[1]_i_1/O
                         net (fo=1, routed)           0.000    30.670    RGB_To_HSV0/Hue[1]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  RGB_To_HSV0/Hue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.489    11.489    RGB_To_HSV0/o_clk_pixel
    SLICE_X28Y27         FDRE                                         r  RGB_To_HSV0/Hue_reg[1]/C
                         clock pessimism              0.075    11.564    
                         clock uncertainty           -0.074    11.490    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.081    11.571    RGB_To_HSV0/Hue_reg[1]
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                         -30.670    
  -------------------------------------------------------------------
                         slack                                -19.099    

Slack (VIOLATED) :        -18.356ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/s_dividend_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Saturation_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.256ns  (logic 17.851ns (63.177%)  route 10.405ns (36.824%))
  Logic Levels:           60  (CARRY4=45 LUT3=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.686     1.686    RGB_To_HSV0/o_clk_pixel
    SLICE_X33Y19         FDRE                                         r  RGB_To_HSV0/s_dividend_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     2.142 r  RGB_To_HSV0/s_dividend_reg[16]/Q
                         net (fo=6, routed)           0.845     2.987    RGB_To_HSV0/s_dividend_reg_n_0_[16]
    SLICE_X33Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.111 r  RGB_To_HSV0/Saturation[7]_i_118/O
                         net (fo=13, routed)          0.298     3.409    RGB_To_HSV0/Saturation[7]_i_118_n_0
    SLICE_X33Y18         LUT4 (Prop_lut4_I1_O)        0.124     3.533 r  RGB_To_HSV0/Saturation[7]_i_110/O
                         net (fo=4, routed)           0.644     4.177    RGB_To_HSV0/Saturation[7]_i_110_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.772 r  RGB_To_HSV0/Saturation_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     4.772    RGB_To_HSV0/Saturation_reg[7]_i_92_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.889 r  RGB_To_HSV0/Saturation_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000     4.889    RGB_To_HSV0/Saturation_reg[7]_i_89_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.143 r  RGB_To_HSV0/Saturation_reg[7]_i_88/CO[0]
                         net (fo=11, routed)          0.549     5.692    RGB_To_HSV0/Saturation_reg[7]_i_88_n_3
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367     6.059 r  RGB_To_HSV0/Saturation[7]_i_99/O
                         net (fo=1, routed)           0.000     6.059    RGB_To_HSV0/Saturation[7]_i_99_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.609 r  RGB_To_HSV0/Saturation_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     6.609    RGB_To_HSV0/Saturation_reg[7]_i_80_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.723 r  RGB_To_HSV0/Saturation_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.723    RGB_To_HSV0/Saturation_reg[7]_i_77_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.880 r  RGB_To_HSV0/Saturation_reg[7]_i_76/CO[1]
                         net (fo=11, routed)          0.583     7.463    RGB_To_HSV0/Saturation_reg[7]_i_76_n_2
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.329     7.792 r  RGB_To_HSV0/Saturation[7]_i_87/O
                         net (fo=1, routed)           0.000     7.792    RGB_To_HSV0/Saturation[7]_i_87_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.325 r  RGB_To_HSV0/Saturation_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.325    RGB_To_HSV0/Saturation_reg[7]_i_68_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.442 r  RGB_To_HSV0/Saturation_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     8.442    RGB_To_HSV0/Saturation_reg[7]_i_65_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.599 r  RGB_To_HSV0/Saturation_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.790     9.390    RGB_To_HSV0/Saturation_reg[7]_i_64_n_2
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.332     9.722 r  RGB_To_HSV0/Saturation[7]_i_75/O
                         net (fo=1, routed)           0.000     9.722    RGB_To_HSV0/Saturation[7]_i_75_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.272 r  RGB_To_HSV0/Saturation_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.272    RGB_To_HSV0/Saturation_reg[7]_i_56_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  RGB_To_HSV0/Saturation_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.386    RGB_To_HSV0/Saturation_reg[7]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.543 r  RGB_To_HSV0/Saturation_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.504    11.046    RGB_To_HSV0/Saturation_reg[7]_i_52_n_2
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    11.375 r  RGB_To_HSV0/Saturation[7]_i_63/O
                         net (fo=1, routed)           0.000    11.375    RGB_To_HSV0/Saturation[7]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.925 r  RGB_To_HSV0/Saturation_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.925    RGB_To_HSV0/Saturation_reg[7]_i_44_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.039 r  RGB_To_HSV0/Saturation_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.039    RGB_To_HSV0/Saturation_reg[7]_i_41_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.196 r  RGB_To_HSV0/Saturation_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.511    12.707    RGB_To_HSV0/Saturation_reg[7]_i_40_n_2
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.329    13.036 r  RGB_To_HSV0/Saturation[7]_i_51/O
                         net (fo=1, routed)           0.000    13.036    RGB_To_HSV0/Saturation[7]_i_51_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.586 r  RGB_To_HSV0/Saturation_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.586    RGB_To_HSV0/Saturation_reg[7]_i_32_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.700 r  RGB_To_HSV0/Saturation_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.009    13.709    RGB_To_HSV0/Saturation_reg[7]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.866 r  RGB_To_HSV0/Saturation_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.572    14.438    RGB_To_HSV0/Saturation_reg[7]_i_28_n_2
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.329    14.767 r  RGB_To_HSV0/Saturation[7]_i_39/O
                         net (fo=1, routed)           0.000    14.767    RGB_To_HSV0/Saturation[7]_i_39_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.300 r  RGB_To_HSV0/Saturation_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    15.309    RGB_To_HSV0/Saturation_reg[7]_i_17_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.426 r  RGB_To_HSV0/Saturation_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.426    RGB_To_HSV0/Saturation_reg[7]_i_14_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.583 r  RGB_To_HSV0/Saturation_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.680    16.263    RGB_To_HSV0/Saturation_reg[7]_i_13_n_2
    SLICE_X32Y24         LUT3 (Prop_lut3_I0_O)        0.332    16.595 r  RGB_To_HSV0/Saturation[7]_i_27/O
                         net (fo=1, routed)           0.000    16.595    RGB_To_HSV0/Saturation[7]_i_27_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.145 r  RGB_To_HSV0/Saturation_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.009    17.154    RGB_To_HSV0/Saturation_reg[7]_i_8_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  RGB_To_HSV0/Saturation_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.268    RGB_To_HSV0/Saturation_reg[7]_i_4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.425 r  RGB_To_HSV0/Saturation_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.629    18.055    RGB_To_HSV0/Saturation_reg[7]_i_3_n_2
    SLICE_X33Y25         LUT3 (Prop_lut3_I0_O)        0.329    18.384 r  RGB_To_HSV0/Saturation[7]_i_24/O
                         net (fo=1, routed)           0.000    18.384    RGB_To_HSV0/Saturation[7]_i_24_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.934 r  RGB_To_HSV0/Saturation_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.934    RGB_To_HSV0/Saturation_reg[7]_i_7_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.048 r  RGB_To_HSV0/Saturation_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.048    RGB_To_HSV0/Saturation_reg[7]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.226 r  RGB_To_HSV0/Saturation_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.516    19.742    RGB_To_HSV0/s_quotient[7]
    SLICE_X34Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.542 r  RGB_To_HSV0/Saturation_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.542    RGB_To_HSV0/Saturation_reg[6]_i_5_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.659 r  RGB_To_HSV0/Saturation_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.659    RGB_To_HSV0/Saturation_reg[6]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    20.838 r  RGB_To_HSV0/Saturation_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.511    21.349    RGB_To_HSV0/s_quotient[6]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.332    21.681 r  RGB_To_HSV0/Saturation[5]_i_12/O
                         net (fo=1, routed)           0.000    21.681    RGB_To_HSV0/Saturation[5]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.231 r  RGB_To_HSV0/Saturation_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.231    RGB_To_HSV0/Saturation_reg[5]_i_5_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.345 r  RGB_To_HSV0/Saturation_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.345    RGB_To_HSV0/Saturation_reg[5]_i_2_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.523 r  RGB_To_HSV0/Saturation_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.641    23.164    RGB_To_HSV0/s_quotient[5]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.329    23.493 r  RGB_To_HSV0/Saturation[4]_i_12/O
                         net (fo=1, routed)           0.000    23.493    RGB_To_HSV0/Saturation[4]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.043 r  RGB_To_HSV0/Saturation_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.043    RGB_To_HSV0/Saturation_reg[4]_i_5_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.157 r  RGB_To_HSV0/Saturation_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.157    RGB_To_HSV0/Saturation_reg[4]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.335 r  RGB_To_HSV0/Saturation_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.754    25.089    RGB_To_HSV0/s_quotient[4]
    SLICE_X30Y28         LUT3 (Prop_lut3_I0_O)        0.329    25.418 r  RGB_To_HSV0/Saturation[3]_i_12/O
                         net (fo=1, routed)           0.000    25.418    RGB_To_HSV0/Saturation[3]_i_12_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.951 r  RGB_To_HSV0/Saturation_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.951    RGB_To_HSV0/Saturation_reg[3]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.068 r  RGB_To_HSV0/Saturation_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.068    RGB_To_HSV0/Saturation_reg[3]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.247 r  RGB_To_HSV0/Saturation_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.637    26.884    RGB_To_HSV0/s_quotient[3]
    SLICE_X31Y27         LUT3 (Prop_lut3_I0_O)        0.332    27.216 r  RGB_To_HSV0/Saturation[2]_i_12/O
                         net (fo=1, routed)           0.000    27.216    RGB_To_HSV0/Saturation[2]_i_12_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.766 r  RGB_To_HSV0/Saturation_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.766    RGB_To_HSV0/Saturation_reg[2]_i_5_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.880 r  RGB_To_HSV0/Saturation_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.880    RGB_To_HSV0/Saturation_reg[2]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.058 r  RGB_To_HSV0/Saturation_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.713    28.771    RGB_To_HSV0/s_quotient[2]
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329    29.100 r  RGB_To_HSV0/Saturation[1]_i_12/O
                         net (fo=1, routed)           0.000    29.100    RGB_To_HSV0/Saturation[1]_i_12_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.650 r  RGB_To_HSV0/Saturation_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.650    RGB_To_HSV0/Saturation_reg[1]_i_5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.764 r  RGB_To_HSV0/Saturation_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.764    RGB_To_HSV0/Saturation_reg[1]_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.942 r  RGB_To_HSV0/Saturation_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.000    29.942    RGB_To_HSV0/s_quotient[1]
    SLICE_X35Y30         FDRE                                         r  RGB_To_HSV0/Saturation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.568    11.568    RGB_To_HSV0/o_clk_pixel
    SLICE_X35Y30         FDRE                                         r  RGB_To_HSV0/Saturation_reg[1]/C
                         clock pessimism              0.075    11.643    
                         clock uncertainty           -0.074    11.569    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.017    11.586    RGB_To_HSV0/Saturation_reg[1]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                         -29.942    
  -------------------------------------------------------------------
                         slack                                -18.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.790%)  route 0.289ns (67.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.557     0.557    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/unpack_cnt_reg[3]_0
    SLICE_X17Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[6]/Q
                         net (fo=7, routed)           0.289     0.987    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg__0[6]
    SLICE_X18Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.822     0.822    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/unpack_cnt_reg[3]_0
    SLICE_X18Y18         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_o_reg[6]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X18Y18         FDRE (Hold_fdre_C_D)         0.063     0.880    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.568     0.568    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X1Y39          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.764    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X1Y39          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X1Y39          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.075     0.643    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.141     0.707 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.772    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.834     0.834    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.268     0.566    
    SLICE_X0Y36          FDPE (Hold_fdpe_C_D)         0.075     0.641    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.581     0.581    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y23         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.062     0.784    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.829 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.829    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.849     0.849    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y23         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.092     0.686    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.589     0.589    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y34         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.098     0.828    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X34Y33         LUT5 (Prop_lut5_I3_O)        0.045     0.873 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.873    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X34Y33         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.856     0.856    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y33         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism             -0.254     0.602    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.121     0.723    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.585     0.585    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.100     0.826    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.871 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1/O
                         net (fo=1, routed)           0.000     0.871    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.854     0.854    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.121     0.720    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[42]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.854%)  route 0.141ns (46.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.559     0.559    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/CLK
    SLICE_X24Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[9]/Q
                         net (fo=3, routed)           0.141     0.863    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i[9]
    SLICE_X22Y17         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[42]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.826     0.826    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/CLK
    SLICE_X22Y17         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[42]_srl4/CLK
                         clock pessimism             -0.234     0.592    
    SLICE_X22Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.707    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[42]_srl4
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.591     0.591    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.810    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.862     0.862    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X38Y39         FDPE (Hold_fdpe_C_D)         0.060     0.651    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.870%)  route 0.258ns (61.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.563     0.563    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/unpack_cnt_reg[3]_0
    SLICE_X26Y11         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[6]/Q
                         net (fo=2, routed)           0.258     0.985    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.875     0.875    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.641    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.824    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.588     0.588    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y33         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.086     0.814    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X33Y33         LUT5 (Prop_lut5_I3_O)        0.045     0.859 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.859    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X33Y33         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.856     0.856    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y33         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.091     0.692    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5      MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y6       Video_Generator0/RGB_Data4__5/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y7       Video_Generator0/RGB_Data4__6/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y20     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hsync_delay_reg[5]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y19     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y19     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y19     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[42]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y19     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[43]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y19     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[44]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y19     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y19     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[46]_srl5/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y9      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[33]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[34]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[35]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[36]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y9      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[33]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[34]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    MIPI_Trans_Driver/camera_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { i_clk_rx_data_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.194ns  (logic 0.422ns (35.356%)  route 0.772ns (64.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/Q
                         net (fo=1, routed)           0.772    22.012    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[7]
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.215    30.069    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.069    
                         arrival time                         -22.012    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.134ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.265ns  (logic 0.459ns (36.278%)  route 0.806ns (63.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.806    22.092    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.061    30.226    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.227    
                         arrival time                         -22.092    
  -------------------------------------------------------------------
                         slack                                  8.134    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.210ns  (logic 0.459ns (37.940%)  route 0.751ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.459    21.278 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.751    22.029    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.093    30.191    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.191    
                         arrival time                         -22.029    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.186ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.063ns  (logic 0.422ns (39.716%)  route 0.641ns (60.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.641    21.881    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[6]
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.216    30.068    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.068    
                         arrival time                         -21.881    
  -------------------------------------------------------------------
                         slack                                  8.186    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.212ns  (logic 0.459ns (37.883%)  route 0.753ns (62.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/Q
                         net (fo=1, routed)           0.753    22.038    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[11]
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.058    30.229    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.229    
                         arrival time                         -22.038    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.282ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.120ns  (logic 0.459ns (40.969%)  route 0.661ns (59.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.661    21.947    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X0Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)       -0.058    30.229    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.229    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                  8.282    

Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.071ns  (logic 0.459ns (42.867%)  route 0.612ns (57.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.612    21.898    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X0Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)       -0.081    30.207    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.207    
                         arrival time                         -21.898    
  -------------------------------------------------------------------
                         slack                                  8.309    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.073ns  (logic 0.459ns (42.793%)  route 0.614ns (57.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.614    21.899    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.067    30.221    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.221    
                         arrival time                         -21.899    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.078ns  (logic 0.459ns (42.595%)  route 0.619ns (57.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/Q
                         net (fo=1, routed)           0.619    21.904    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[14]
    SLICE_X0Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.518    29.108    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
                         clock pessimism              1.215    30.323    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)       -0.061    30.226    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.227    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.041ns  (logic 0.459ns (44.111%)  route 0.582ns (55.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.459    21.278 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/Q
                         net (fo=1, routed)           0.582    21.859    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[1]
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.093    30.191    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.191    
                         arrival time                         -21.859    
  -------------------------------------------------------------------
                         slack                                  8.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.504%)  route 0.216ns (60.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.560     3.495    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X13Y16         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     3.636 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/Q
                         net (fo=1, routed)           0.216     3.852    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[9]
    SLICE_X18Y15         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.825     4.920    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X18Y15         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[9]/C
                         clock pessimism             -1.165     3.755    
    SLICE_X18Y15         FDRE (Hold_fdre_C_D)         0.063     3.818    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.818    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.748%)  route 0.259ns (61.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.561     3.496    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X26Y13         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y13         FDRE (Prop_fdre_C_Q)         0.164     3.660 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[10]/Q
                         net (fo=1, routed)           0.259     3.919    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.872     4.967    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.394     3.573    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     3.869    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.519%)  route 0.285ns (63.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.561     3.496    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X26Y13         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y13         FDRE (Prop_fdre_C_Q)         0.164     3.660 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[11]/Q
                         net (fo=1, routed)           0.285     3.945    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.872     4.967    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.394     3.573    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     3.869    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.760%)  route 0.220ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.561     3.496    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X15Y15         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.128     3.624 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/Q
                         net (fo=1, routed)           0.220     3.844    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[7]
    SLICE_X18Y15         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.825     4.920    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X18Y15         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/C
                         clock pessimism             -1.165     3.755    
    SLICE_X18Y15         FDRE (Hold_fdre_C_D)         0.009     3.764    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.561     3.496    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X15Y15         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     3.637 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[2]/Q
                         net (fo=1, routed)           0.056     3.693    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[2]
    SLICE_X15Y15         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.829     4.924    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X15Y15         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[2]/C
                         clock pessimism             -1.428     3.496    
    SLICE_X15Y15         FDRE (Hold_fdre_C_D)         0.076     3.572    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.572    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.561     3.496    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X15Y15         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     3.637 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[1]/Q
                         net (fo=1, routed)           0.056     3.693    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[1]
    SLICE_X15Y15         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.829     4.924    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X15Y15         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[1]/C
                         clock pessimism             -1.428     3.496    
    SLICE_X15Y15         FDRE (Hold_fdre_C_D)         0.071     3.567    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.769%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    1.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.557     3.492    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X13Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     3.633 f  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i_reg/Q
                         net (fo=1, routed)           0.059     3.692    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tlast_i
    SLICE_X12Y19         LUT3 (Prop_lut3_I0_O)        0.045     3.737 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_i_1/O
                         net (fo=1, routed)           0.000     3.737    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.825     4.920    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X12Y19         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C
                         clock pessimism             -1.415     3.505    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.092     3.597    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.568     3.503    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y10          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     3.644 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][22]/Q
                         net (fo=4, routed)           0.112     3.756    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg_n_0_[1][22]
    SLICE_X3Y11          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.837     4.932    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y11          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][14]/C
                         clock pessimism             -1.413     3.519    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.066     3.585    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_dly_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     3.641 r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/Q
                         net (fo=1, routed)           0.116     3.756    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl0_datahs[0]
    SLICE_X1Y17          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.831     4.926    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y17          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/C
                         clock pessimism             -1.413     3.513    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.070     3.583    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.569     3.504    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y7           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     3.645 r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/Q
                         net (fo=1, routed)           0.120     3.765    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl1_datahs[4]
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.838     4.933    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][20]/C
                         clock pessimism             -1.413     3.520    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.070     3.590    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.765    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y5    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y4  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X2Y20    MIPI_Trans_Driver/Data_Read/U0/dl0_rxvalidhs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y7     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y7     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y7     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y7     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y7     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y7     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y7     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y7     MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.701ns (26.359%)  route 4.752ns (73.641%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.857     4.682    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.153     4.835 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.817     5.652    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X18Y39         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.497     8.588    MIPI_Camera_IIC/clk_out1
    SLICE_X18Y39         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X18Y39         FDCE (Setup_fdce_C_D)       -0.235     8.864    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 1.822ns (27.838%)  route 4.723ns (72.162%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.857     4.682    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.806 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=1, routed)           0.788     5.594    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.150     5.744 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.744    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.118     9.208    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 1.672ns (26.834%)  route 4.559ns (73.166%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.799     4.738    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.862 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.568     5.430    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.088    
    SLICE_X22Y41         FDPE (Setup_fdpe_C_CE)      -0.169     8.919    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.796ns (28.363%)  route 4.536ns (71.637%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.674     4.613    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.737 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_2/O
                         net (fo=1, routed)           0.670     5.407    MIPI_Camera_IIC/reg_byte_cnt[1]_i_2_n_0
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.531 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.531    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.081     9.171    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.796ns (28.699%)  route 4.462ns (71.301%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.677     4.616    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I3_O)        0.124     4.740 r  MIPI_Camera_IIC/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.593     5.333    MIPI_Camera_IIC/iic_sda_o_i_6_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.457 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     5.457    MIPI_Camera_IIC/iic_sda_o
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.088    
    SLICE_X22Y41         FDPE (Setup_fdpe_C_D)        0.077     9.165    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.796ns (28.867%)  route 4.426ns (71.133%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.659     4.598    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.124     4.722 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.575     5.297    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.421 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.421    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.077     9.167    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.548ns (29.894%)  route 3.630ns (70.106%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.439     4.377    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502     8.593    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.074     9.089    
    SLICE_X24Y42         FDCE (Setup_fdce_C_D)       -0.045     9.044    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.548ns (30.635%)  route 3.505ns (69.365%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.427     4.252    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502     8.593    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.074     9.089    
    SLICE_X24Y42         FDCE (Setup_fdce_C_D)       -0.031     9.058    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.320ns (27.701%)  route 3.445ns (72.299%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.600     1.413    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.739 r  MIPI_Camera_IIC/state_current[0]_i_5/O
                         net (fo=3, routed)           0.920     2.659    MIPI_Camera_IIC/state_current[0]_i_5_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.783 r  MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.661     3.444    MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.124     3.568 r  MIPI_Camera_IIC/state_current[0]_i_1__0/O
                         net (fo=10, routed)          0.396     3.964    MIPI_Camera_IIC/state_current[0]_i_1__0_n_0
    SLICE_X23Y41         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X23Y41         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.088    
    SLICE_X23Y41         FDCE (Setup_fdce_C_D)       -0.067     9.021    MIPI_Camera_IIC/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.014ns (21.604%)  route 3.680ns (78.396%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.620    -0.799    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y38         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.281 f  MIPI_Camera_Driver/delay_cnt_reg[10]/Q
                         net (fo=2, routed)           1.177     0.897    MIPI_Camera_Driver/delay_cnt_reg_n_0_[10]
    SLICE_X22Y38         LUT4 (Prop_lut4_I0_O)        0.124     1.021 r  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.282     1.303    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I4_O)        0.124     1.427 r  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.796     2.222    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.346 f  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.424     3.771    MIPI_Camera_Driver/flg_delay
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.895 r  MIPI_Camera_Driver/delay_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.895    MIPI_Camera_Driver/delay_cnt[0]
    SLICE_X22Y39         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.500     8.591    MIPI_Camera_Driver/clk_out1
    SLICE_X22Y39         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[0]/C
                         clock pessimism              0.570     9.161    
                         clock uncertainty           -0.074     9.087    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)        0.077     9.164    MIPI_Camera_Driver/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                  5.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.836%)  route 0.097ns (34.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/Q
                         net (fo=5, routed)           0.097    -0.324    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[1]
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/C
                         clock pessimism              0.247    -0.548    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.121    -0.427    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/Q
                         net (fo=5, routed)           0.099    -0.322    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]
    SLICE_X26Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[0]
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                         clock pessimism              0.247    -0.548    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.121    -0.427    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X21Y44         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/Q
                         net (fo=1, routed)           0.112    -0.311    MIPI_Camera_Driver/data_o[13]
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/C
                         clock pessimism              0.250    -0.548    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.076    -0.472    MIPI_Camera_Driver/reg_addr_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/iic_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_iic_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.564    -0.562    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y44         FDCE                                         r  MIPI_Camera_Driver/iic_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  MIPI_Camera_Driver/iic_mode_reg/Q
                         net (fo=1, routed)           0.110    -0.311    MIPI_Camera_IIC/i_iic_mode
    SLICE_X23Y43         FDCE                                         r  MIPI_Camera_IIC/buf_iic_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_IIC/clk_out1
    SLICE_X23Y43         FDCE                                         r  MIPI_Camera_IIC/buf_iic_mode_reg/C
                         clock pessimism              0.249    -0.546    
    SLICE_X23Y43         FDCE (Hold_fdce_C_D)         0.070    -0.476    MIPI_Camera_IIC/buf_iic_mode_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.875%)  route 0.116ns (45.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/data_w_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.307    MIPI_Camera_IIC/i_data_w[6]
    SLICE_X20Y42         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.830    -0.799    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y42         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X20Y42         FDCE (Hold_fdce_C_D)         0.072    -0.477    MIPI_Camera_IIC/buf_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/clk_out1
    SLICE_X18Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  MIPI_Camera_Driver/data_w_reg[1]/Q
                         net (fo=1, routed)           0.082    -0.318    MIPI_Camera_IIC/i_data_w[1]
    SLICE_X19Y43         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y43         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/C
                         clock pessimism              0.247    -0.551    
    SLICE_X19Y43         FDCE (Hold_fdce_C_D)         0.059    -0.492    MIPI_Camera_IIC/buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.072    -0.325    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[3]
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                         clock pessimism              0.247    -0.548    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.092    -0.456    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.073    -0.324    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.045    -0.279 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[2]
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/C
                         clock pessimism              0.247    -0.548    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.091    -0.457    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.929%)  route 0.120ns (46.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X15Y45         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.300    MIPI_Camera_Driver/data_o[4]
    SLICE_X16Y45         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.796    MIPI_Camera_Driver/clk_out1
    SLICE_X16Y45         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
                         clock pessimism              0.269    -0.527    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.047    -0.480    MIPI_Camera_Driver/data_w_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X21Y44         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/Q
                         net (fo=1, routed)           0.105    -0.318    MIPI_Camera_Driver/data_o[2]
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
                         clock pessimism              0.250    -0.548    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.046    -0.502    MIPI_Camera_Driver/data_w_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y47     MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y47     MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X17Y45     MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y47     MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y47     MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y44     MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y44     MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y46     MIPI_Camera_Driver/OV5647/data_o_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y46     MIPI_Camera_Driver/OV5647/data_o_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y43     MIPI_Camera_Driver/OV5647/data_o_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y43     MIPI_Camera_Driver/OV5647/data_o_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y44     MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y44     MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y43     MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y43     MIPI_Camera_Driver/OV5647/data_o_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.733ns (48.817%)  route 1.817ns (51.183%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.567     2.750    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X4Y27          FDSE (Setup_fdse_C_S)       -0.429     3.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.668    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.733ns (49.027%)  route 1.802ns (50.973%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.552     2.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X5Y26          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  0.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.094    -0.310    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X3Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.057    -0.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.111    -0.292    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.072    -0.481    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.441%)  route 0.112ns (40.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.112    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.066    -0.487    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.137    -0.268    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.072    -0.465    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.966%)  route 0.166ns (54.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.166    -0.264    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.269    -0.536    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.070    -0.466    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.831%)  route 0.136ns (42.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.136    -0.293    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.045    -0.248 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092    -0.463    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.773%)  route 0.147ns (47.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.147    -0.259    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.047    -0.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.630%)  route 0.161ns (46.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.267    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.785%)  route 0.160ns (46.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.160    -0.268    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091    -0.462    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.994%)  route 0.164ns (50.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.238    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.070    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.701ns (26.359%)  route 4.752ns (73.641%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.857     4.682    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.153     4.835 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.817     5.652    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X18Y39         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.497     8.588    MIPI_Camera_IIC/clk_out1
    SLICE_X18Y39         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.100    
    SLICE_X18Y39         FDCE (Setup_fdce_C_D)       -0.235     8.865    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 1.822ns (27.838%)  route 4.723ns (72.162%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.857     4.682    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.806 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=1, routed)           0.788     5.594    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.150     5.744 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.744    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.091    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.118     9.209    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 1.672ns (26.834%)  route 4.559ns (73.166%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.799     4.738    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.862 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.568     5.430    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.089    
    SLICE_X22Y41         FDPE (Setup_fdpe_C_CE)      -0.169     8.920    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.796ns (28.363%)  route 4.536ns (71.637%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.674     4.613    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.737 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_2/O
                         net (fo=1, routed)           0.670     5.407    MIPI_Camera_IIC/reg_byte_cnt[1]_i_2_n_0
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.531 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.531    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.091    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.081     9.172    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.796ns (28.699%)  route 4.462ns (71.301%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.677     4.616    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I3_O)        0.124     4.740 r  MIPI_Camera_IIC/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.593     5.333    MIPI_Camera_IIC/iic_sda_o_i_6_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.457 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     5.457    MIPI_Camera_IIC/iic_sda_o
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.089    
    SLICE_X22Y41         FDPE (Setup_fdpe_C_D)        0.077     9.166    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.796ns (28.867%)  route 4.426ns (71.133%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.659     4.598    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.124     4.722 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.575     5.297    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.421 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.421    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.091    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.077     9.168    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.548ns (29.894%)  route 3.630ns (70.106%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.439     4.377    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502     8.593    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.074     9.090    
    SLICE_X24Y42         FDCE (Setup_fdce_C_D)       -0.045     9.045    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.548ns (30.635%)  route 3.505ns (69.365%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.427     4.252    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502     8.593    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.074     9.090    
    SLICE_X24Y42         FDCE (Setup_fdce_C_D)       -0.031     9.059    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.320ns (27.701%)  route 3.445ns (72.299%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.600     1.413    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.739 r  MIPI_Camera_IIC/state_current[0]_i_5/O
                         net (fo=3, routed)           0.920     2.659    MIPI_Camera_IIC/state_current[0]_i_5_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.783 r  MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.661     3.444    MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.124     3.568 r  MIPI_Camera_IIC/state_current[0]_i_1__0/O
                         net (fo=10, routed)          0.396     3.964    MIPI_Camera_IIC/state_current[0]_i_1__0_n_0
    SLICE_X23Y41         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X23Y41         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.089    
    SLICE_X23Y41         FDCE (Setup_fdce_C_D)       -0.067     9.022    MIPI_Camera_IIC/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.014ns (21.604%)  route 3.680ns (78.396%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.620    -0.799    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y38         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.281 f  MIPI_Camera_Driver/delay_cnt_reg[10]/Q
                         net (fo=2, routed)           1.177     0.897    MIPI_Camera_Driver/delay_cnt_reg_n_0_[10]
    SLICE_X22Y38         LUT4 (Prop_lut4_I0_O)        0.124     1.021 r  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.282     1.303    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I4_O)        0.124     1.427 r  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.796     2.222    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.346 f  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.424     3.771    MIPI_Camera_Driver/flg_delay
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.895 r  MIPI_Camera_Driver/delay_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.895    MIPI_Camera_Driver/delay_cnt[0]
    SLICE_X22Y39         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.500     8.591    MIPI_Camera_Driver/clk_out1
    SLICE_X22Y39         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[0]/C
                         clock pessimism              0.570     9.161    
                         clock uncertainty           -0.074     9.088    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)        0.077     9.165    MIPI_Camera_Driver/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                  5.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.836%)  route 0.097ns (34.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/Q
                         net (fo=5, routed)           0.097    -0.324    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[1]
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/C
                         clock pessimism              0.247    -0.548    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.121    -0.427    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/Q
                         net (fo=5, routed)           0.099    -0.322    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]
    SLICE_X26Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[0]
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                         clock pessimism              0.247    -0.548    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.121    -0.427    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X21Y44         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/Q
                         net (fo=1, routed)           0.112    -0.311    MIPI_Camera_Driver/data_o[13]
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/C
                         clock pessimism              0.250    -0.548    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.076    -0.472    MIPI_Camera_Driver/reg_addr_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/iic_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_iic_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.564    -0.562    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y44         FDCE                                         r  MIPI_Camera_Driver/iic_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  MIPI_Camera_Driver/iic_mode_reg/Q
                         net (fo=1, routed)           0.110    -0.311    MIPI_Camera_IIC/i_iic_mode
    SLICE_X23Y43         FDCE                                         r  MIPI_Camera_IIC/buf_iic_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_IIC/clk_out1
    SLICE_X23Y43         FDCE                                         r  MIPI_Camera_IIC/buf_iic_mode_reg/C
                         clock pessimism              0.249    -0.546    
    SLICE_X23Y43         FDCE (Hold_fdce_C_D)         0.070    -0.476    MIPI_Camera_IIC/buf_iic_mode_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.875%)  route 0.116ns (45.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/data_w_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.307    MIPI_Camera_IIC/i_data_w[6]
    SLICE_X20Y42         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.830    -0.799    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y42         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X20Y42         FDCE (Hold_fdce_C_D)         0.072    -0.477    MIPI_Camera_IIC/buf_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/clk_out1
    SLICE_X18Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  MIPI_Camera_Driver/data_w_reg[1]/Q
                         net (fo=1, routed)           0.082    -0.318    MIPI_Camera_IIC/i_data_w[1]
    SLICE_X19Y43         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y43         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/C
                         clock pessimism              0.247    -0.551    
    SLICE_X19Y43         FDCE (Hold_fdce_C_D)         0.059    -0.492    MIPI_Camera_IIC/buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.072    -0.325    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[3]
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                         clock pessimism              0.247    -0.548    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.092    -0.456    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.073    -0.324    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.045    -0.279 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[2]
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/C
                         clock pessimism              0.247    -0.548    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.091    -0.457    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.929%)  route 0.120ns (46.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X15Y45         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.300    MIPI_Camera_Driver/data_o[4]
    SLICE_X16Y45         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.796    MIPI_Camera_Driver/clk_out1
    SLICE_X16Y45         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
                         clock pessimism              0.269    -0.527    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.047    -0.480    MIPI_Camera_Driver/data_w_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X21Y44         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/Q
                         net (fo=1, routed)           0.105    -0.318    MIPI_Camera_Driver/data_o[2]
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
                         clock pessimism              0.250    -0.548    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.046    -0.502    MIPI_Camera_Driver/data_w_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y47     MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y47     MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X17Y45     MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y46     MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y47     MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y47     MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y44     MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y44     MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y46     MIPI_Camera_Driver/OV5647/data_o_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y46     MIPI_Camera_Driver/OV5647/data_o_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y43     MIPI_Camera_Driver/OV5647/data_o_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y43     MIPI_Camera_Driver/OV5647/data_o_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y44     MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y44     MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y43     MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y43     MIPI_Camera_Driver/OV5647/data_o_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.733ns (48.817%)  route 1.817ns (51.183%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.567     2.750    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X4Y27          FDSE (Setup_fdse_C_S)       -0.429     3.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.668    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.733ns (49.027%)  route 1.802ns (50.973%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.552     2.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X5Y26          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.094    -0.310    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X3Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.057    -0.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.111    -0.292    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.072    -0.481    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.441%)  route 0.112ns (40.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.112    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.066    -0.487    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.137    -0.268    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.072    -0.465    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.966%)  route 0.166ns (54.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.166    -0.264    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.269    -0.536    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.070    -0.466    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.831%)  route 0.136ns (42.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.136    -0.293    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.045    -0.248 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092    -0.463    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.773%)  route 0.147ns (47.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.147    -0.259    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.047    -0.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.630%)  route 0.161ns (46.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.267    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.785%)  route 0.160ns (46.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.160    -0.268    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091    -0.462    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.994%)  route 0.164ns (50.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.238    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.070    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y33     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y24      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        5.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 0.478ns (7.282%)  route 6.086ns (92.718%))
  Logic Levels:           0  
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.699     1.699    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.478     2.177 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.086     8.264    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 0.478ns (7.442%)  route 5.945ns (92.558%))
  Logic Levels:           0  
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.699     1.699    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.478     2.177 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.945     8.123    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 0.478ns (7.620%)  route 5.795ns (92.380%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.699     1.699    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.478     2.177 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.795     7.972    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.478ns (7.808%)  route 5.644ns (92.192%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.699     1.699    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.478     2.177 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.644     7.821    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 0.478ns (8.005%)  route 5.493ns (91.995%))
  Logic Levels:           0  
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.699     1.699    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.478     2.177 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.493     7.671    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 0.478ns (8.213%)  route 5.342ns (91.787%))
  Logic Levels:           0  
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.699     1.699    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.478     2.177 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.342     7.520    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 0.478ns (8.431%)  route 5.192ns (91.569%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.699     1.699    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.478     2.177 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.192     7.369    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.478ns (8.661%)  route 5.041ns (91.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.699     1.699    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.478     2.177 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.041     7.218    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 0.478ns (8.787%)  route 4.962ns (91.213%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.689     1.689    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDSE (Prop_fdse_C_Q)         0.478     2.167 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.962     7.129    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.802    13.692    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.478ns (9.063%)  route 4.796ns (90.937%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.689     1.689    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.478     2.167 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.796     6.964    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.796    13.698    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  6.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.148ns (5.671%)  route 2.462ns (94.329%))
  Logic Levels:           0  
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.591     0.591    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.148     0.739 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.462     3.200    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     2.970    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.418ns (10.681%)  route 3.495ns (89.319%))
  Logic Levels:           0  
  Clock Path Skew:        3.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.572     1.572    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y33         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDSE (Prop_fdse_C_Q)         0.418     1.990 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.495     5.486    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     5.072    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.077    
                         clock uncertainty            0.214     5.291    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     5.228    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.228    
                         arrival time                           5.486    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.141ns (6.488%)  route 2.032ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.588     0.588    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y33         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.032     2.761    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.141ns (6.474%)  route 2.037ns (93.526%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.037     2.760    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.164ns (7.502%)  route 2.022ns (92.498%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.585     0.585    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.022     2.771    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.148ns (5.536%)  route 2.526ns (94.464%))
  Logic Levels:           0  
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.591     0.591    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y39         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.148     0.739 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.526     3.264    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     2.970    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.128ns (5.983%)  route 2.011ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.128     0.711 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.011     2.722    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     2.425    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.141ns (6.422%)  route 2.054ns (93.578%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.054     2.778    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.141ns (6.414%)  route 2.057ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.588     0.588    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y33         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDSE (Prop_fdse_C_Q)         0.141     0.729 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.057     2.786    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.141ns (6.402%)  route 2.062ns (93.598%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.062     2.785    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.701ns (26.359%)  route 4.752ns (73.641%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.857     4.682    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.153     4.835 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.817     5.652    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X18Y39         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.497     8.588    MIPI_Camera_IIC/clk_out1
    SLICE_X18Y39         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X18Y39         FDCE (Setup_fdce_C_D)       -0.235     8.864    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 1.822ns (27.838%)  route 4.723ns (72.162%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.857     4.682    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.806 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=1, routed)           0.788     5.594    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.150     5.744 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.744    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.118     9.208    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 1.672ns (26.834%)  route 4.559ns (73.166%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.799     4.738    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.862 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.568     5.430    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.088    
    SLICE_X22Y41         FDPE (Setup_fdpe_C_CE)      -0.169     8.919    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.796ns (28.363%)  route 4.536ns (71.637%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.674     4.613    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.737 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_2/O
                         net (fo=1, routed)           0.670     5.407    MIPI_Camera_IIC/reg_byte_cnt[1]_i_2_n_0
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.531 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.531    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.081     9.171    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.796ns (28.699%)  route 4.462ns (71.301%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.677     4.616    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I3_O)        0.124     4.740 r  MIPI_Camera_IIC/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.593     5.333    MIPI_Camera_IIC/iic_sda_o_i_6_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.457 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     5.457    MIPI_Camera_IIC/iic_sda_o
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.088    
    SLICE_X22Y41         FDPE (Setup_fdpe_C_D)        0.077     9.165    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.796ns (28.867%)  route 4.426ns (71.133%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.659     4.598    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.124     4.722 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.575     5.297    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.421 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.421    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.077     9.167    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.548ns (29.894%)  route 3.630ns (70.106%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.439     4.377    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502     8.593    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.074     9.089    
    SLICE_X24Y42         FDCE (Setup_fdce_C_D)       -0.045     9.044    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.548ns (30.635%)  route 3.505ns (69.365%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.427     4.252    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502     8.593    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.074     9.089    
    SLICE_X24Y42         FDCE (Setup_fdce_C_D)       -0.031     9.058    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.320ns (27.701%)  route 3.445ns (72.299%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.600     1.413    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.739 r  MIPI_Camera_IIC/state_current[0]_i_5/O
                         net (fo=3, routed)           0.920     2.659    MIPI_Camera_IIC/state_current[0]_i_5_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.783 r  MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.661     3.444    MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.124     3.568 r  MIPI_Camera_IIC/state_current[0]_i_1__0/O
                         net (fo=10, routed)          0.396     3.964    MIPI_Camera_IIC/state_current[0]_i_1__0_n_0
    SLICE_X23Y41         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X23Y41         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.088    
    SLICE_X23Y41         FDCE (Setup_fdce_C_D)       -0.067     9.021    MIPI_Camera_IIC/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.014ns (21.604%)  route 3.680ns (78.396%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.620    -0.799    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y38         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.281 f  MIPI_Camera_Driver/delay_cnt_reg[10]/Q
                         net (fo=2, routed)           1.177     0.897    MIPI_Camera_Driver/delay_cnt_reg_n_0_[10]
    SLICE_X22Y38         LUT4 (Prop_lut4_I0_O)        0.124     1.021 r  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.282     1.303    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I4_O)        0.124     1.427 r  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.796     2.222    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.346 f  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.424     3.771    MIPI_Camera_Driver/flg_delay
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.895 r  MIPI_Camera_Driver/delay_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.895    MIPI_Camera_Driver/delay_cnt[0]
    SLICE_X22Y39         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.500     8.591    MIPI_Camera_Driver/clk_out1
    SLICE_X22Y39         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[0]/C
                         clock pessimism              0.570     9.161    
                         clock uncertainty           -0.074     9.087    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)        0.077     9.164    MIPI_Camera_Driver/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                  5.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.836%)  route 0.097ns (34.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/Q
                         net (fo=5, routed)           0.097    -0.324    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[1]
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/C
                         clock pessimism              0.247    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.121    -0.353    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/Q
                         net (fo=5, routed)           0.099    -0.322    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]
    SLICE_X26Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[0]
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                         clock pessimism              0.247    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.121    -0.353    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X21Y44         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/Q
                         net (fo=1, routed)           0.112    -0.311    MIPI_Camera_Driver/data_o[13]
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/C
                         clock pessimism              0.250    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.076    -0.398    MIPI_Camera_Driver/reg_addr_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/iic_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_iic_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.564    -0.562    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y44         FDCE                                         r  MIPI_Camera_Driver/iic_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  MIPI_Camera_Driver/iic_mode_reg/Q
                         net (fo=1, routed)           0.110    -0.311    MIPI_Camera_IIC/i_iic_mode
    SLICE_X23Y43         FDCE                                         r  MIPI_Camera_IIC/buf_iic_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_IIC/clk_out1
    SLICE_X23Y43         FDCE                                         r  MIPI_Camera_IIC/buf_iic_mode_reg/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X23Y43         FDCE (Hold_fdce_C_D)         0.070    -0.402    MIPI_Camera_IIC/buf_iic_mode_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.875%)  route 0.116ns (45.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/data_w_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.307    MIPI_Camera_IIC/i_data_w[6]
    SLICE_X20Y42         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.830    -0.799    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y42         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/C
                         clock pessimism              0.250    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X20Y42         FDCE (Hold_fdce_C_D)         0.072    -0.403    MIPI_Camera_IIC/buf_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/clk_out1
    SLICE_X18Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  MIPI_Camera_Driver/data_w_reg[1]/Q
                         net (fo=1, routed)           0.082    -0.318    MIPI_Camera_IIC/i_data_w[1]
    SLICE_X19Y43         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y43         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/C
                         clock pessimism              0.247    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X19Y43         FDCE (Hold_fdce_C_D)         0.059    -0.418    MIPI_Camera_IIC/buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.072    -0.325    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[3]
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                         clock pessimism              0.247    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.092    -0.382    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.073    -0.324    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.045    -0.279 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[2]
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/C
                         clock pessimism              0.247    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.091    -0.383    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.929%)  route 0.120ns (46.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X15Y45         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.300    MIPI_Camera_Driver/data_o[4]
    SLICE_X16Y45         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.796    MIPI_Camera_Driver/clk_out1
    SLICE_X16Y45         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
                         clock pessimism              0.269    -0.527    
                         clock uncertainty            0.074    -0.453    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.047    -0.406    MIPI_Camera_Driver/data_w_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X21Y44         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/Q
                         net (fo=1, routed)           0.105    -0.318    MIPI_Camera_Driver/data_o[2]
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
                         clock pessimism              0.250    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.046    -0.428    MIPI_Camera_Driver/data_w_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.733ns (48.817%)  route 1.817ns (51.183%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.567     2.750    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X4Y27          FDSE (Setup_fdse_C_S)       -0.429     3.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.668    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.733ns (49.027%)  route 1.802ns (50.973%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.552     2.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X5Y26          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  0.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.094    -0.310    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X3Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.057    -0.431    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.111    -0.292    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.072    -0.414    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.441%)  route 0.112ns (40.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.112    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.066    -0.420    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.137    -0.268    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.072    -0.398    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.966%)  route 0.166ns (54.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.166    -0.264    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.269    -0.536    
                         clock uncertainty            0.067    -0.469    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.070    -0.399    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.831%)  route 0.136ns (42.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.136    -0.293    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.045    -0.248 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092    -0.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.773%)  route 0.147ns (47.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.147    -0.259    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.047    -0.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.630%)  route 0.161ns (46.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.267    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.785%)  route 0.160ns (46.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.160    -0.268    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091    -0.395    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.994%)  route 0.164ns (50.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.238    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.070    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.701ns (26.359%)  route 4.752ns (73.641%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.857     4.682    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.153     4.835 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.817     5.652    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X18Y39         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.497     8.588    MIPI_Camera_IIC/clk_out1
    SLICE_X18Y39         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.585     9.173    
                         clock uncertainty           -0.074     9.099    
    SLICE_X18Y39         FDCE (Setup_fdce_C_D)       -0.235     8.864    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 1.822ns (27.838%)  route 4.723ns (72.162%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.857     4.682    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.806 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_2/O
                         net (fo=1, routed)           0.788     5.594    MIPI_Camera_IIC/reg_byte_cnt[2]_i_2_n_0
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.150     5.744 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.744    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.118     9.208    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 1.672ns (26.834%)  route 4.559ns (73.166%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.799     4.738    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.862 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.568     5.430    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.088    
    SLICE_X22Y41         FDPE (Setup_fdpe_C_CE)      -0.169     8.919    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.796ns (28.363%)  route 4.536ns (71.637%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.674     4.613    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.737 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_2/O
                         net (fo=1, routed)           0.670     5.407    MIPI_Camera_IIC/reg_byte_cnt[1]_i_2_n_0
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.531 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.531    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.081     9.171    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 1.796ns (28.699%)  route 4.462ns (71.301%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.677     4.616    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I3_O)        0.124     4.740 r  MIPI_Camera_IIC/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.593     5.333    MIPI_Camera_IIC/iic_sda_o_i_6_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.457 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     5.457    MIPI_Camera_IIC/iic_sda_o
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y41         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.088    
    SLICE_X22Y41         FDPE (Setup_fdpe_C_D)        0.077     9.165    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.796ns (28.867%)  route 4.426ns (71.133%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.659     4.598    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.124     4.722 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.575     5.297    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.421 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.421    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.503     8.594    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y43         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.077     9.167    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.548ns (29.894%)  route 3.630ns (70.106%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.608     3.611    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.939 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.439     4.377    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502     8.593    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.074     9.089    
    SLICE_X24Y42         FDCE (Setup_fdce_C_D)       -0.045     9.044    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.548ns (30.635%)  route 3.505ns (69.365%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.511     1.324    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.326     1.650 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.205     2.855    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X24Y41         LUT2 (Prop_lut2_I1_O)        0.148     3.003 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.494     3.497    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.328     3.825 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.427     4.252    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.502     8.593    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y42         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.570     9.163    
                         clock uncertainty           -0.074     9.089    
    SLICE_X24Y42         FDCE (Setup_fdce_C_D)       -0.031     9.058    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.320ns (27.701%)  route 3.445ns (72.299%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y41         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.382 r  MIPI_Camera_IIC/reg_scl_cnt_reg[3]/Q
                         net (fo=6, routed)           0.868     0.486    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[3]
    SLICE_X20Y40         LUT4 (Prop_lut4_I3_O)        0.327     0.813 r  MIPI_Camera_IIC/state_current[3]_i_5/O
                         net (fo=2, routed)           0.600     1.413    MIPI_Camera_IIC/state_current[3]_i_5_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I4_O)        0.326     1.739 r  MIPI_Camera_IIC/state_current[0]_i_5/O
                         net (fo=3, routed)           0.920     2.659    MIPI_Camera_IIC/state_current[0]_i_5_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.783 r  MIPI_Camera_IIC/state_current[0]_i_4/O
                         net (fo=1, routed)           0.661     3.444    MIPI_Camera_IIC/state_current[0]_i_4_n_0
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.124     3.568 r  MIPI_Camera_IIC/state_current[0]_i_1__0/O
                         net (fo=10, routed)          0.396     3.964    MIPI_Camera_IIC/state_current[0]_i_1__0_n_0
    SLICE_X23Y41         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.501     8.592    MIPI_Camera_IIC/clk_out1
    SLICE_X23Y41         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/C
                         clock pessimism              0.570     9.162    
                         clock uncertainty           -0.074     9.088    
    SLICE_X23Y41         FDCE (Setup_fdce_C_D)       -0.067     9.021    MIPI_Camera_IIC/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.014ns (21.604%)  route 3.680ns (78.396%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.620    -0.799    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y38         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.281 f  MIPI_Camera_Driver/delay_cnt_reg[10]/Q
                         net (fo=2, routed)           1.177     0.897    MIPI_Camera_Driver/delay_cnt_reg_n_0_[10]
    SLICE_X22Y38         LUT4 (Prop_lut4_I0_O)        0.124     1.021 r  MIPI_Camera_Driver/flg_delay_i_4/O
                         net (fo=1, routed)           0.282     1.303    MIPI_Camera_Driver/flg_delay_i_4_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I4_O)        0.124     1.427 r  MIPI_Camera_Driver/flg_delay_i_3/O
                         net (fo=1, routed)           0.796     2.222    MIPI_Camera_Driver/flg_delay_i_3_n_0
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.124     2.346 f  MIPI_Camera_Driver/flg_delay_i_1/O
                         net (fo=21, routed)          1.424     3.771    MIPI_Camera_Driver/flg_delay
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.895 r  MIPI_Camera_Driver/delay_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.895    MIPI_Camera_Driver/delay_cnt[0]
    SLICE_X22Y39         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.500     8.591    MIPI_Camera_Driver/clk_out1
    SLICE_X22Y39         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[0]/C
                         clock pessimism              0.570     9.161    
                         clock uncertainty           -0.074     9.087    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)        0.077     9.164    MIPI_Camera_Driver/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                  5.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.836%)  route 0.097ns (34.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/Q
                         net (fo=5, routed)           0.097    -0.324    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[1]
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]/C
                         clock pessimism              0.247    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.121    -0.353    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/Q
                         net (fo=5, routed)           0.099    -0.322    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]
    SLICE_X26Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[0]
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                         clock pessimism              0.247    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.121    -0.353    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X21Y44         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/Q
                         net (fo=1, routed)           0.112    -0.311    MIPI_Camera_Driver/data_o[13]
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/C
                         clock pessimism              0.250    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.076    -0.398    MIPI_Camera_Driver/reg_addr_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/iic_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_iic_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.564    -0.562    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y44         FDCE                                         r  MIPI_Camera_Driver/iic_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  MIPI_Camera_Driver/iic_mode_reg/Q
                         net (fo=1, routed)           0.110    -0.311    MIPI_Camera_IIC/i_iic_mode
    SLICE_X23Y43         FDCE                                         r  MIPI_Camera_IIC/buf_iic_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_IIC/clk_out1
    SLICE_X23Y43         FDCE                                         r  MIPI_Camera_IIC/buf_iic_mode_reg/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X23Y43         FDCE (Hold_fdce_C_D)         0.070    -0.402    MIPI_Camera_IIC/buf_iic_mode_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.875%)  route 0.116ns (45.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/data_w_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.307    MIPI_Camera_IIC/i_data_w[6]
    SLICE_X20Y42         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.830    -0.799    MIPI_Camera_IIC/clk_out1
    SLICE_X20Y42         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/C
                         clock pessimism              0.250    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X20Y42         FDCE (Hold_fdce_C_D)         0.072    -0.403    MIPI_Camera_IIC/buf_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/clk_out1
    SLICE_X18Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  MIPI_Camera_Driver/data_w_reg[1]/Q
                         net (fo=1, routed)           0.082    -0.318    MIPI_Camera_IIC/i_data_w[1]
    SLICE_X19Y43         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y43         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/C
                         clock pessimism              0.247    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X19Y43         FDCE (Hold_fdce_C_D)         0.059    -0.418    MIPI_Camera_IIC/buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.072    -0.325    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[3]
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]/C
                         clock pessimism              0.247    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.092    -0.382    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X26Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[0]/Q
                         net (fo=4, routed)           0.073    -0.324    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[0]
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.045    -0.279 r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_0[2]
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.834    -0.795    MIPI_Camera_Driver/Trigger_Write/clk_out1
    SLICE_X27Y44         FDCE                                         r  MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]/C
                         clock pessimism              0.247    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.091    -0.383    MIPI_Camera_Driver/Trigger_Write/reg_hold_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.929%)  route 0.120ns (46.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.565    -0.561    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X15Y45         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/OV5647/data_o_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.300    MIPI_Camera_Driver/data_o[4]
    SLICE_X16Y45         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.796    MIPI_Camera_Driver/clk_out1
    SLICE_X16Y45         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
                         clock pessimism              0.269    -0.527    
                         clock uncertainty            0.074    -0.453    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.047    -0.406    MIPI_Camera_Driver/data_w_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.562    -0.564    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X21Y44         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  MIPI_Camera_Driver/OV5647/data_o_reg[2]/Q
                         net (fo=1, routed)           0.105    -0.318    MIPI_Camera_Driver/data_o[2]
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.798    MIPI_Camera_Driver/clk_out1
    SLICE_X21Y43         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
                         clock pessimism              0.250    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.046    -0.428    MIPI_Camera_Driver/data_w_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.733ns (47.512%)  route 1.915ns (52.488%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.665     2.848    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.500     3.591    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X5Y25          FDSE (Setup_fdse_C_S)       -0.429     3.665    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.733ns (48.911%)  route 1.810ns (51.089%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.561     2.743    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.733ns (48.817%)  route 1.817ns (51.183%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.567     2.750    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X4Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.503     3.594    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]/C
                         clock pessimism              0.570     4.164    
                         clock uncertainty           -0.067     4.097    
    SLICE_X4Y27          FDSE (Setup_fdse_C_S)       -0.429     3.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.668    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.733ns (49.027%)  route 1.802ns (50.973%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.381 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/Q
                         net (fo=2, routed)           0.644     0.263    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[9]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.296     0.559 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.559    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_i_8_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.091 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.100    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.257 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.596     1.854    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.183 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.552     2.735    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X5Y26          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  0.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/Q
                         net (fo=2, routed)           0.094    -0.310    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
    SLICE_X3Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.057    -0.431    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[16]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/Q
                         net (fo=2, routed)           0.111    -0.292    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.072    -0.414    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.441%)  route 0.112ns (40.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.112    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.066    -0.420    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.416%)  route 0.137ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.137    -0.268    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.072    -0.398    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.966%)  route 0.166ns (54.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.166    -0.264    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.269    -0.536    
                         clock uncertainty            0.067    -0.469    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.070    -0.399    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.831%)  route 0.136ns (42.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.136    -0.293    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.045    -0.248 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092    -0.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.773%)  route 0.147ns (47.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.147    -0.259    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.047    -0.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.630%)  route 0.161ns (46.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.267    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.785%)  route 0.160ns (46.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.160    -0.268    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091    -0.395    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.994%)  route 0.164ns (50.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.238    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.070    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.544    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y39          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.544    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y39          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.544    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y39          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.544    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y39          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  8.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.877    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.253     0.584    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.149     0.435    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.877    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.253     0.584    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.149     0.435    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.877    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.253     0.584    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.149     0.435    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.877    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.253     0.584    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.149     0.435    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.443    





