{"vcs1":{"timestamp_begin":1738074424.454865788, "rt":0.90, "ut":0.17, "st":0.38}}
{"vcselab":{"timestamp_begin":1738074425.540501424, "rt":0.34, "ut":0.17, "st":0.03}}
{"link":{"timestamp_begin":1738074426.036685453, "rt":0.81, "ut":0.20, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738074423.076047424}
{"VCS_COMP_START_TIME": 1738074423.076047424}
{"VCS_COMP_END_TIME": 1738074427.470469541}
{"VCS_USER_OPTIONS": "/home/lorenzo9/Documents/ChipForge/single_port_ram/sim/../hdl/ram.sv /home/lorenzo9/Documents/ChipForge/single_port_ram/sim/../hvl/top_tb.sv -full64 -lca -sverilog -timescale=1ns/1ns -debug_acc+all -kdb -debug_access+all -suppress=LCA_FEATURES_ENABLED +incdir+/software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver +define+DW_SUPPRESS_WARN -msg_config=../vcs_warn.config -l compile.log -top top_tb -o top_tb"}
{"vcs1": {"peak_mem": 490664}}
{"vcselab": {"peak_mem": 176044}}
