// Seed: 2085133945
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_4 = id_5;
  reg id_5;
  assign id_1 = id_5;
  reg id_6 = id_5;
  initial begin
    if (1) id_2 = 1;
    else begin
      if (id_6) id_5 <= id_6;
    end
  end
endmodule
