

================================================================
== Vivado HLS Report for 'parseEvents'
================================================================
* Date:           Sat Sep  1 00:00:02 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.76|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    3|  32620003|    3|  32620003|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+------+------+------+------+---------+
        |                         |              |   Latency   |   Interval  | Pipeline|
        |         Instance        |    Module    |  min |  max |  min |  max |   Type  |
        +-------------------------+--------------+------+------+------+------+---------+
        |grp_accumulateHW_fu_186  |accumulateHW  |     1|    11|     1|    11|   none  |
        |grp_calcOF_fu_197        |calcOF        |  3244|  3244|  3244|  3244|   none  |
        +-------------------------+--------------+------+------+------+------+---------+

        * Loop: 
        +----------+-----+----------+-------------+-----------+-----------+-----------+----------+
        |          |     Latency    |  Iteration  |  Initiation Interval  |    Trip   |          |
        | Loop Name| min |    max   |   Latency   |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+----------+-------------+-----------+-----------+-----------+----------+
        |- loop_1  |    0|  32620000| 3252 ~ 3262 |          -|          -| 0 ~ 10000 |    no    |
        +----------+-----+----------+-------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    307|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|   3023|    465|
|Memory           |       42|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    278|
|Register         |        -|      -|    226|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       42|      0|   3249|   1050|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       42|      0|     11|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+------+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF  | LUT |
    +-------------------------+--------------+---------+-------+------+-----+
    |grp_accumulateHW_fu_186  |accumulateHW  |        0|      0|  1498|  206|
    |grp_calcOF_fu_197        |calcOF        |        0|      0|  1525|  259|
    +-------------------------+--------------+---------+-------+------+-----+
    |Total                    |              |        0|      0|  3023|  465|
    +-------------------------+--------------+---------+-------+------+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |glPLSlices_V_U    |parseEvents_glPLSbkb  |       40|  0|   0|   720|  720|     1|       518400|
    |refBlock_V_U      |parseEvents_refBlcud  |        1|  0|   0|   529|    4|     1|         2116|
    |targetBlocks_V_U  |parseEvents_refBlcud  |        1|  0|   0|   529|    4|     1|         2116|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |       42|  0|   0|  1778|  728|     3|       522632|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_388_p2         |     +    |      0|  0|  39|           2|          32|
    |r_V_1_fu_460_p2       |     +    |      0|  0|  17|          17|          17|
    |r_V_fu_451_p2         |     +    |      0|  0|  17|           1|          17|
    |tmp1_fu_415_p2        |     +    |      0|  0|  31|          24|          24|
    |tmp2_fu_476_p2        |     +    |      0|  0|  24|          17|           1|
    |tmp3_fu_434_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_16_fu_486_p2      |     +    |      0|  0|  32|          25|          25|
    |tmp_17_fu_508_p2      |     +    |      0|  0|  23|           1|          16|
    |tmp_11_fu_323_p2      |     -    |      0|  0|  13|          11|          11|
    |ap_block_state4       |    and   |      0|  0|   2|           1|           1|
    |pol_fu_375_p2         |   icmp   |      0|  0|   8|           2|           1|
    |tmp_10_fu_382_p2      |   icmp   |      0|  0|  18|          32|           1|
    |tmp_2_fu_241_p2       |   icmp   |      0|  0|   8|           2|           1|
    |tmp_4_fu_265_p2       |   icmp   |      0|  0|   9|           2|           3|
    |tmp_6_fu_294_p2       |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_217_p2         |   icmp   |      0|  0|   8|           2|           1|
    |storemerge_fu_492_p3  |  select  |      0|  0|  25|           1|          25|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 307|         177|         213|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |data_blk_n               |   9|          2|    1|          2|
    |eventSlice_blk_n         |   9|          2|    1|          2|
    |glPLActiveSliceIdx_V     |  15|          3|    2|          6|
    |glPLSlices_V_address0    |  15|          3|   10|         30|
    |glPLSlices_V_ce0         |  15|          3|    1|          3|
    |glPLSlices_V_ce1         |   9|          2|    1|          2|
    |glPLSlices_V_we0         |   9|          2|    1|          2|
    |glPLTminus1SliceIdx_s    |  15|          3|    2|          6|
    |glPLTminus2SliceIdx_s    |  15|          3|    2|          6|
    |i_reg_175                |   9|          2|   32|         64|
    |refBlock_V_address0      |  21|          4|   10|         40|
    |refBlock_V_ce0           |  15|          3|    1|          3|
    |refBlock_V_we0           |   9|          2|    1|          2|
    |targetBlocks_V_address0  |  21|          4|   10|         40|
    |targetBlocks_V_ce0       |  15|          3|    1|          3|
    |targetBlocks_V_we0       |   9|          2|    1|          2|
    |tmp_1_reg_151            |   9|          2|    2|          4|
    |tmp_3_reg_163            |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 278|         58|   82|        232|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  10|   0|   10|          0|
    |glCnt                                 |  16|   0|   16|          0|
    |glPLActiveSliceIdx_V                  |   2|   0|    2|          0|
    |glPLTminus1SliceIdx_s                 |   2|   0|    2|          0|
    |glPLTminus2SliceIdx_s                 |   2|   0|    2|          0|
    |grp_accumulateHW_fu_186_ap_start_reg  |   1|   0|    1|          0|
    |grp_calcOF_fu_197_ap_start_reg        |   1|   0|    1|          0|
    |i_1_reg_585                           |  32|   0|   32|          0|
    |i_reg_175                             |  32|   0|   32|          0|
    |pol_reg_575                           |   1|   0|    1|          0|
    |refBlock_V_load_reg_605               |   4|   0|    4|          0|
    |sum                                   |   0|   0|   16|         16|
    |targetBlocks_V_load_reg_610           |   4|   0|    4|          0|
    |tmp1_reg_590                          |  24|   0|   24|          0|
    |tmp3_reg_615                          |   5|   0|    5|          0|
    |tmp_10_reg_580                        |   1|   0|    1|          0|
    |tmp_11_reg_547                        |   8|   0|   11|          3|
    |tmp_18_reg_570                        |   1|   0|    1|          0|
    |tmp_1_reg_151                         |   2|   0|    2|          0|
    |tmp_3_reg_163                         |   2|   0|    2|          0|
    |tmp_5_reg_539                         |  31|   0|   32|          1|
    |x_reg_552                             |  15|   0|   16|          1|
    |y_cast_reg_564                        |  15|   0|   16|          1|
    |y_reg_559                             |  15|   0|   15|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 226|   0|  248|         22|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|data_dout          |  in |   32|   ap_fifo  |       data      |    pointer   |
|data_empty_n       |  in |    1|   ap_fifo  |       data      |    pointer   |
|data_read          | out |    1|   ap_fifo  |       data      |    pointer   |
|eventsArraySize    |  in |   32|   ap_none  | eventsArraySize |    scalar    |
|eventSlice_din     | out |   32|   ap_fifo  |    eventSlice   |    pointer   |
|eventSlice_full_n  |  in |    1|   ap_fifo  |    eventSlice   |    pointer   |
|eventSlice_write   | out |    1|   ap_fifo  |    eventSlice   |    pointer   |
+-------------------+-----+-----+------------+-----------------+--------------+

