/*
 * RH850 emulation for qemu: main translation routines.
 *
 * Copyright (c) 2018 iSYSTEM Labs d.o.o.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2 or later, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "qemu/osdep.h"
#include "qemu/log.h"
#include "cpu.h"
#include "tcg-op.h"
#include "disas/disas.h"
#include "exec/cpu_ldst.h"
#include "exec/exec-all.h"
#include "exec/helper-proto.h"
#include "exec/helper-gen.h"
#include "exec/translator.h"

#include "exec/log.h"

#include "instmap.h"

/* global register indices */
static TCGv cpu_gpr[NUM_GP_REGS];
static TCGv cpu_pc;
static TCGv cpu_sysRegs[NUM_SYS_REG_BANKS][MAX_SYS_REGS_IN_BANK];
// static TCGv_i64 cpu_fpr[32]; /* assume F and D extensions */
static TCGv cpu_sysDatabuffRegs[1], cpu_LLbit, cpu_LLAddress;
static TCGv load_res;
static TCGv load_val;

// PSW register flags
TCGv_i32 cpu_ZF, cpu_SF, cpu_OVF, cpu_CYF, cpu_SATF, cpu_ID, cpu_EP, cpu_NP,
		cpu_EBV, cpu_CU0, cpu_CU1, cpu_CU2, cpu_UM;


//// system registers indices
//enum{
//	EIPC_IDX 	= 0,
//	EIPSW_register 	= 1,
//	FEPC_register 	= 2,
//	FEPSW_register 	= 3,
//	PSW_register 	= 4,
//	FPSR_register	= 5,
//	FPEPC_register	= 6,
//	FPST_register 	= 7,
//	FPCC_register	= 8,
//	FPCFG_register	= 9,
//	FPEC_register	= 10,
//	EIIC_register	= 11,
//	FEIC_register 	= 12,
//	CTPC_register	= 13,
//	CTPSW_register	= 14,
//	CTBP_register	= 15,
//	EIWR_register	= 16,
//	FEWR_register	= 17,
//	BSEL_register	= 18,
//	MCFG0_register	= 19,
//	RBASE_register	= 20,
//	EBASE_register	= 21,
//	INTBP_register	= 22,
//	MCTL_register	= 23,
//	PID_register	= 24,
//	SCCFG_register	= 25,
//	SCBP_register	= 26,
//	HTCFG0_register	= 27,
//	MEA_register	= 28,
//	ASID_register	= 29,
//	MEI_register	= 30,
//};

#include "exec/gen-icount.h"

/** Const, RH850 does not have MMU. */
const int MEM_IDX = 0;

/**
 * This structure contains data, which is needed to translate a
 * sequence of instructions, usually  inside one translation
 * block. The most important member is therefore 'pc', which
 * points to the instruction to be translated. This variable stores
 * PC during compile time (guest instructions to TCG instructions).
 * We must increment this variable manually during translation
 * according to instruction size.
 * Note: Consider renaming to TranslationContext, instead of DisasContext,
 * because it contains information for translation, not disassembler.
 */
typedef struct DisasContext {
    DisasContextBase base;
    CPURH850State *env;
    target_ulong pc;  // pointer to instruction being translated
    uint32_t opcode;
    uint32_t opcode1;  // used for 48 bit instructions
} DisasContext;

/* is_jmp field values */
#define DISAS_INDIRECT_JUMP              DISAS_TARGET_0 /* only pc was modified dynamically */
#define DISAS_EXIT_TB                    DISAS_TARGET_1 /* cpu state was modified dynamically */
#define DISAS_TB_EXIT_ALREADY_GENERATED  DISAS_TARGET_2

/* convert rh850 funct3 to qemu memop for load/store */
/*
static const int tcg_memop_lookup[8] = {
    [0 ... 7] = -1,
	[0] = MO_UB,
	[1] = MO_TEUW,
	[2] = MO_TEUL,
	[4] = MO_SB,
	[5] = MO_TESW,
	[6] = MO_TESL,
};
*/


enum {
	V_COND 		= 0,		//OV = 1
	C_COND 		= 1,		//CY = 1
	Z_COND 		= 2,		//Z = 1
	NH_COND 	= 3,		//(CY or Z) = 1
	S_COND		= 4,		//S = 1
	T_COND		= 5,		//Always
	LT_COND		= 6,		//(S xor OV) = 1
	LE_COND 	= 7,		//((S xor OV) or Z) = 1

	NV_COND 	= 8,		//OV = 0
	NC_COND 	= 9,		//CY = 0
	NZ_COND 	= 10,		//Z = 0
	H_COND 		= 11,		//(CY or Z) = 0
	NS_COND		= 12,		//S = 0
	SA_COND		= 13,		//SAT = 1
	GE_COND		= 14,		//(S xor OV) = 0
	GT_COND 	= 15,		//((S xor OV) or Z) = 0
};

//ENUMS FOR CACHE OP
enum {
	CHBII = 0x0,
	CIBII = 0x20,
	CFALI = 0x40,
	CISTI = 0x60,
	CILDI = 0x61,
	CLL = 0x7e,
};

enum {
	OPC_RH850_BINS = 123456,
};

#define CASE_OP_32_64(X) case X
/*
static void generate_exception(DisasContext *ctx, int excp)
{
    tcg_gen_movi_tl(cpu_pc, ctx->pc);
    TCGv_i32 helper_tmp = tcg_const_i32(excp);
    gen_helper_raise_exception(cpu_env, helper_tmp);
    tcg_temp_free_i32(helper_tmp);
    ctx->bstate = BS_BRANCH;
}

*/


static void gen_exception_debug(DisasContext *dc)
{
    TCGv_i32 helper_tmp = tcg_const_i32(EXCP_DEBUG);
    gen_helper_raise_exception(cpu_env, helper_tmp);
    tcg_temp_free_i32(helper_tmp);

    dc->base.is_jmp = DISAS_TB_EXIT_ALREADY_GENERATED;
}
/*
static void gen_exception_illegal(DisasContext *ctx)
{
    generate_exception(ctx, RH850_EXCP_ILLEGAL_INST);
}
*/


static void gen_goto_tb_imm(DisasContext *ctx, int n, target_ulong dest)
{
    if (unlikely(ctx->base.singlestep_enabled)) {
        tcg_gen_movi_tl(cpu_pc, dest);
        gen_exception_debug(ctx);
    } else {
        tcg_gen_goto_tb(n);
        tcg_gen_movi_tl(cpu_pc, dest);
        tcg_gen_exit_tb(ctx->base.tb, n);
    }
}

static void gen_goto_tb(DisasContext *ctx, int n, TCGv dest)
{
    if (unlikely(ctx->base.singlestep_enabled)) {
        tcg_gen_mov_tl(cpu_pc, dest);
        gen_exception_debug(ctx);
    } else {
        tcg_gen_goto_tb(n);
        tcg_gen_mov_tl(cpu_pc, dest);
        tcg_gen_exit_tb(ctx->base.tb, n);
    }
}

/* Wrapper for getting reg values - need to check of reg is zero since
 * cpu_gpr[0] is not actually allocated
 */
static inline void gen_get_gpr(TCGv t, int reg_num)
{
    if (reg_num == 0) {
        tcg_gen_movi_tl(t, 0);
    } else {
        tcg_gen_mov_tl(t, cpu_gpr[reg_num]);
    }

}


/* Selection based on group ID needs to be added, once
 * the system register groups are implemented
static inline void gen_get_sysreg(TCGv t, int reg_num)
{
}
*/

/* Wrapper for setting reg values - need to check of reg is zero since
 * cpu_gpr[0] is not actually allocated. this is more for safety purposes,
 * since we usually avoid calling the OP_TYPE_gen function if we see a write to
 * $zero
 */
static inline void gen_set_gpr(int reg_num_dst, TCGv t)
{
    if (reg_num_dst != 0) {
        tcg_gen_mov_tl(cpu_gpr[reg_num_dst], t);
    }
}


static inline void gen_set_psw(TCGv t)
{
	tcg_gen_mov_tl(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], t);
}

static inline void gen_get_psw(TCGv t)
{
	tcg_gen_mov_tl(t, cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX]);
}

static inline void psw_to_flags(DisasContext *ctx)
{
	TCGv temp = tcg_temp_new_i32();
	tcg_gen_mov_i32(temp, cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX]);
	tcg_gen_andi_i32(cpu_ZF, temp, 0x1);
	tcg_gen_shri_i32(temp, temp, 0x1);
	tcg_gen_andi_i32(cpu_SF, temp, 0x1);
	tcg_gen_shri_i32(temp, temp, 0x1);
	tcg_gen_andi_i32(cpu_OVF, temp, 0x1);
	tcg_gen_shri_i32(temp, temp, 0x1);
	tcg_gen_andi_i32(cpu_CYF, temp, 0x1);
	tcg_gen_shri_i32(temp, temp, 0x1);
	tcg_gen_andi_i32(cpu_SATF, temp, 0x1);

    tcg_gen_shri_i32(temp, temp, 0x1);
    tcg_gen_andi_i32(cpu_ID, temp, 0x1);

    tcg_gen_shri_i32(temp, temp, 0x1);
    tcg_gen_andi_i32(cpu_EP, temp, 0x1);

    tcg_gen_shri_i32(temp, temp, 0x1);
    tcg_gen_andi_i32(cpu_NP, temp, 0x1);

    tcg_gen_shri_i32(temp, temp, 0x8);
    tcg_gen_andi_i32(cpu_EBV, temp, 0x1);

    tcg_gen_shri_i32(temp, temp, 0x1);
    tcg_gen_andi_i32(cpu_CU0, temp, 0x1);

    tcg_gen_shri_i32(temp, temp, 0x1);
    tcg_gen_andi_i32(cpu_CU1, temp, 0x1);

    tcg_gen_shri_i32(temp, temp, 0x1);
    tcg_gen_andi_i32(cpu_CU2, temp, 0x1);

    tcg_gen_shri_i32(temp, temp, 0x12);
    tcg_gen_andi_i32(cpu_UM, temp, 0x1);

    tcg_temp_free(temp);
}


static void flags_to_psw(void)
{
    // Set flags in PSW to 0 so we can write new state
    tcg_gen_movi_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], 0);
    // tcg_gen_andi_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], 0xffffffe0);

    TCGv temp = tcg_temp_new_i32();

    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_ZF);

    tcg_gen_shli_i32(temp, cpu_SF, 0x1);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_gen_shli_i32(temp, cpu_OVF, 0x2);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_gen_shli_i32(temp, cpu_CYF, 0x3);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_gen_shli_i32(temp, cpu_SATF, 0x4);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_gen_shli_i32(temp, cpu_ID, 0x5);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_gen_shli_i32(temp, cpu_EP, 0x6);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_gen_shli_i32(temp, cpu_NP, 0x7);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_gen_shli_i32(temp, cpu_EBV, 0xF);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_gen_shli_i32(temp, cpu_CU0, 0x10);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_gen_shli_i32(temp, cpu_CU1, 0x11);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_gen_shli_i32(temp, cpu_CU2, 0x12);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_gen_shli_i32(temp, cpu_UM, 0x1E);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);

    tcg_temp_free(temp);
}


static void flags_to_psw_z_cy_ov_s(void)
{
    // update psw register, first reset flags before ORing new values
    tcg_gen_andi_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], 0xfffffff0);
    TCGv temp = tcg_temp_new_i32();
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_ZF);
    tcg_gen_shli_i32(temp, cpu_SF, 0x1);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);
    tcg_gen_shli_i32(temp, cpu_OVF, 0x2);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);
    tcg_gen_shli_i32(temp, cpu_CYF, 0x3);
    tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX],temp);
    tcg_temp_free(temp);
}


static TCGv condition_satisfied(int cond)
{
	TCGv condResult = tcg_temp_new_i32();
	tcg_gen_movi_i32(condResult, 0x0);

	switch(cond) {
		case GE_COND:
			tcg_gen_xor_i32(condResult, cpu_SF, cpu_OVF);
			tcg_gen_not_i32(condResult, condResult);
			tcg_gen_andi_i32(condResult, condResult, 0x1);
			break;
		case GT_COND:
			tcg_gen_xor_i32(condResult, cpu_SF, cpu_OVF);
			tcg_gen_or_i32(condResult, condResult, cpu_ZF);
			tcg_gen_not_i32(condResult, condResult);
			tcg_gen_andi_i32(condResult, condResult, 0x1);
			break;
		case LE_COND:
			tcg_gen_xor_i32(condResult, cpu_SF, cpu_OVF);
			tcg_gen_or_i32(condResult, condResult, cpu_ZF);
			break;
		case LT_COND:
			tcg_gen_xor_i32(condResult, cpu_SF, cpu_OVF);
			break;

		case H_COND:
			tcg_gen_or_i32(condResult, cpu_CYF, cpu_ZF);
			tcg_gen_not_i32(condResult, condResult);
			tcg_gen_andi_i32(condResult, condResult, 0x1);
			break;
		case NH_COND:
			tcg_gen_or_i32(condResult, cpu_CYF, cpu_ZF);
			break;

		case NS_COND:
			tcg_gen_not_i32(condResult, cpu_SF);
			tcg_gen_andi_i32(condResult, condResult, 0x1);
			break;

		case S_COND:
		    tcg_gen_mov_i32(condResult, cpu_SF);
		    break;

		case C_COND:
            tcg_gen_mov_i32(condResult, cpu_CYF);
            break;

		case NC_COND:
			tcg_gen_not_i32(condResult, cpu_CYF);
			tcg_gen_andi_i32(condResult, condResult, 0x1);
			break;
		case NV_COND:
			tcg_gen_not_i32(condResult, cpu_OVF);
			tcg_gen_andi_i32(condResult, condResult, 0x1);
			break;
		case NZ_COND:
			tcg_gen_not_i32(condResult, cpu_ZF);
			tcg_gen_andi_i32(condResult, condResult, 0x1);
			break;

		case SA_COND:
            tcg_gen_mov_i32(condResult, cpu_SATF);
            break;
		case T_COND:
			tcg_gen_movi_i32(condResult, 0x1);
			break;
		case V_COND:
            tcg_gen_mov_i32(condResult, cpu_OVF);
            break;
		case Z_COND:
            tcg_gen_mov_i32(condResult, cpu_ZF);
            break;
	}

	return condResult;
}

static void gen_add_CC(TCGv_i32 t0, TCGv_i32 t1)
{
	TCGLabel *cont;
	TCGLabel *end;

    TCGv_i32 tmp = tcg_temp_new_i32();
    tcg_gen_movi_i32(tmp, 0);
    // 'add2(rl, rh, al, ah, bl, bh) creates 64-bit values and adds them:
    // [CYF : SF] = [tmp : t0] + [tmp : t1]
    // While CYF is 0 or 1, SF bit 15 contains sign, so it
    // must be shifted 31 bits to the right later.
    tcg_gen_add2_i32(cpu_SF, cpu_CYF, t0, tmp, t1, tmp);
    tcg_gen_mov_i32(cpu_ZF, cpu_SF);

    tcg_gen_xor_i32(cpu_OVF, cpu_SF, t0);
    tcg_gen_xor_i32(tmp, t0, t1);
    tcg_gen_andc_i32(cpu_OVF, cpu_OVF, tmp);

    tcg_gen_shri_i32(cpu_SF, cpu_SF, 0x1f);
    tcg_gen_shri_i32(cpu_OVF, cpu_OVF, 0x1f);

    tcg_temp_free_i32(tmp);

    cont = gen_new_label();
	end = gen_new_label();

	tcg_gen_brcondi_i32(TCG_COND_NE, cpu_ZF, 0x0, cont);
	tcg_gen_movi_i32(cpu_ZF, 0x1);
	tcg_gen_br(end);

	gen_set_label(cont);
	tcg_gen_movi_i32(cpu_ZF, 0x0);

	gen_set_label(end);
}

static TCGv_i32 get_adf_OVF(TCGv_i32 t0, TCGv_i32 t1)
{
	TCGLabel *cont;
	TCGLabel *end;
	TCGv_i32 zFlag = tcg_temp_local_new_i32();
	TCGv_i32 sFlag = tcg_temp_local_new_i32();
	TCGv_i32 ovFlag = tcg_temp_local_new_i32();
	TCGv_i32 cyFlag = tcg_temp_local_new_i32();

	TCGv_i32 tmp = tcg_temp_new_i32();
	tcg_gen_movi_i32(tmp, 0);
	tcg_gen_add2_i32(sFlag, cyFlag, t0, tmp, t1, tmp);
	tcg_gen_mov_i32(zFlag, sFlag);

	tcg_gen_xor_i32(ovFlag, sFlag, t0);
	tcg_gen_xor_i32(tmp, t0, t1);
	tcg_gen_andc_i32(ovFlag, ovFlag, tmp);

	tcg_gen_shri_i32(sFlag, sFlag, 0x1f);
	tcg_gen_shri_i32(ovFlag, ovFlag, 0x1f);

	tcg_temp_free_i32(tmp);

	cont = gen_new_label();
	end = gen_new_label();

	tcg_gen_brcondi_i32(TCG_COND_NE, zFlag, 0x0, cont);
	tcg_gen_movi_i32(zFlag, 0x1);
	tcg_gen_br(end);

	gen_set_label(cont);
	tcg_gen_movi_i32(zFlag, 0x0);

	gen_set_label(end);

	tcg_gen_xor_i32(ovFlag, ovFlag, cpu_OVF);

	tcg_temp_free(zFlag);
    tcg_temp_free(sFlag);
    tcg_temp_free(cyFlag);

	return ovFlag;
}


static void gen_satadd_CC(TCGv_i32 t0, TCGv_i32 t1, TCGv_i32 result)
{
	TCGLabel *cont;
	TCGLabel *end;

    TCGv_i32 tmp = tcg_temp_new_i32();
    tcg_gen_movi_i32(tmp, 0);
    tcg_gen_add2_i32(cpu_SF, cpu_CYF, t0, tmp, t1, tmp);
    tcg_gen_mov_i32(cpu_ZF, cpu_SF);
    tcg_gen_xor_i32(cpu_OVF, cpu_SF, t0);
    tcg_gen_xor_i32(tmp, t0, t1);
    tcg_gen_andc_i32(cpu_OVF, cpu_OVF, tmp);

    tcg_gen_shri_i32(cpu_SF, result, 0x1f);
    tcg_gen_shri_i32(cpu_OVF, cpu_OVF, 0x1f);
    tcg_temp_free_i32(tmp);

    cont = gen_new_label();
	end = gen_new_label();

	tcg_gen_brcondi_i32(TCG_COND_NE, cpu_ZF, 0x0, cont);
	tcg_gen_movi_i32(cpu_ZF, 0x1);
	tcg_gen_br(end);

	gen_set_label(cont);
	tcg_gen_movi_i32(cpu_ZF, 0x0);

	gen_set_label(end);
}

static void gen_sub_CC(TCGv_i32 t0, TCGv_i32 t1)
{
	TCGLabel *cont;
	TCGLabel *end;

    TCGv_i32 tmp;
    tcg_gen_sub_tl(cpu_SF, t0, t1);
    tcg_gen_mov_i32(cpu_ZF, cpu_SF);
    tcg_gen_setcond_i32(TCG_COND_GTU, cpu_CYF, t1, t0);
    tcg_gen_xor_i32(cpu_OVF, cpu_SF, t0);
    tmp = tcg_temp_new_i32();
    tcg_gen_xor_i32(tmp, t0, t1);
    tcg_gen_and_i32(cpu_OVF, cpu_OVF, tmp);

    tcg_gen_shri_i32(cpu_SF, cpu_SF, 0x1f);
	tcg_gen_shri_i32(cpu_OVF, cpu_OVF, 0x1f);
    tcg_temp_free_i32(tmp);

    cont = gen_new_label();
	end = gen_new_label();

	tcg_gen_brcondi_i32(TCG_COND_NE, cpu_ZF, 0x0, cont);
	tcg_gen_movi_i32(cpu_ZF, 0x1);
	tcg_gen_br(end);

	gen_set_label(cont);
	tcg_gen_movi_i32(cpu_ZF, 0x0);

	gen_set_label(end);
}

static void gen_satsub_CC(TCGv_i32 t0, TCGv_i32 t1, TCGv_i32 result)
{
	TCGLabel *cont;
	TCGLabel *end;

    TCGv_i32 tmp;
    tcg_gen_sub_tl(cpu_SF, t0, t1);

    tcg_gen_mov_i32(cpu_ZF, cpu_SF);
    tcg_gen_setcond_i32(TCG_COND_GTU, cpu_CYF, t1, t0);
    tcg_gen_xor_i32(cpu_OVF, cpu_SF, t0);
    tmp = tcg_temp_new_i32();
    tcg_gen_xor_i32(tmp, t0, t1);
    tcg_gen_and_i32(cpu_OVF, cpu_OVF, tmp);

    tcg_gen_shri_i32(cpu_SF, result, 0x1f);
	tcg_gen_shri_i32(cpu_OVF, cpu_OVF, 0x1f);
    tcg_temp_free_i32(tmp);

    cont = gen_new_label();
	end = gen_new_label();

	tcg_gen_brcondi_i32(TCG_COND_NE, cpu_ZF, 0x0, cont);
	tcg_gen_movi_i32(cpu_ZF, 0x1);
	tcg_gen_br(end);

	gen_set_label(cont);
	tcg_gen_movi_i32(cpu_ZF, 0x0);

	gen_set_label(end);
}

static void gen_logic_CC(TCGv_i32 result){

	TCGLabel *cont;
	TCGLabel *end;

	tcg_gen_movi_i32(cpu_OVF, 0x0);
	tcg_gen_shri_i32(cpu_SF, result, 0x1f);

	cont = gen_new_label();
	end = gen_new_label();

	tcg_gen_brcondi_i32(TCG_COND_NE, result, 0x0, cont);
	tcg_gen_movi_i32(cpu_ZF, 0x1);
	tcg_gen_br(end);

	gen_set_label(cont);
	tcg_gen_movi_i32(cpu_ZF, 0x0);

	gen_set_label(end);
}

/*
	MO_UB  => 8 unsigned
	MO_SB  => 8 signed
	MO_TEUW => 16 unsigned
	MO_TESW => 16 signed
	MO_TEUL => 32 unsigned
	MO_TESL => 32 signed
	MO_TEQ => 64
*/

static void gen_load(DisasContext *ctx, int memop, int rd, int rs1,
		target_long imm, unsigned is_disp23)
{
    TCGv t0 = tcg_temp_new();
    TCGv t1 = tcg_temp_new();
    TCGv tcg_imm = tcg_temp_new();
    TCGv_i64 t1_64 = tcg_temp_new_i64();
    TCGv t1_high = tcg_temp_new();

    gen_get_gpr(t0, rs1);
	tcg_gen_movi_i32(tcg_imm, imm);

    if (!is_disp23)
    	tcg_gen_ext16s_i32(tcg_imm, tcg_imm);
    else {
        tcg_gen_shli_i32(tcg_imm, tcg_imm, 9);
        tcg_gen_sari_i32(tcg_imm, tcg_imm, 9);
    }

	tcg_gen_add_tl(t0, t0, tcg_imm);

    if (memop == MO_TEQ) {
        tcg_gen_qemu_ld_i64(t1_64, t0, MEM_IDX, memop);
        tcg_gen_extrl_i64_i32(t1, t1_64);
        tcg_gen_extrh_i64_i32(t1_high, t1_64);
        gen_set_gpr(rd, t1);
        gen_set_gpr(rd+1, t1_high);
    }
    else {
    	tcg_gen_qemu_ld_tl(t1, t0, MEM_IDX, memop);
        gen_set_gpr(rd, t1);
    }

    tcg_temp_free(t0);
    tcg_temp_free(t1);
    tcg_temp_free(tcg_imm);
    tcg_temp_free_i64(t1_64);
    tcg_temp_free(t1_high);
}

static void gen_store(DisasContext *ctx, int memop, int rs1, int rs2,
        target_long imm, unsigned is_disp23)
{
    TCGv t0 = tcg_temp_new();
    TCGv dat = tcg_temp_new();
    TCGv tcg_imm = tcg_temp_new();
    TCGv dat_high = tcg_temp_new();
    TCGv_i64 dat64 = tcg_temp_new_i64();

    gen_get_gpr(t0, rs1);				// loading rs1 to t0
    tcg_gen_movi_i32(tcg_imm, imm);

    if (!is_disp23)
    	tcg_gen_ext16s_i32(tcg_imm, tcg_imm);
    else {
        tcg_gen_shli_i32(tcg_imm, tcg_imm, 9);
        tcg_gen_sari_i32(tcg_imm, tcg_imm, 9);
    }

    tcg_gen_add_tl(t0, t0, tcg_imm);	// adding displacement to t0

    gen_get_gpr(dat, rs2);				// getting data from rs2

    if (memop == MO_TEQ) {
        gen_get_gpr(dat_high, rs2+1);
        tcg_gen_concat_i32_i64(dat64, dat, dat_high);
    	tcg_gen_qemu_st_i64(dat64, t0, MEM_IDX, memop);
    }
    else
    	tcg_gen_qemu_st_tl(dat, t0, MEM_IDX, memop);

    // clear possible mutex
	TCGLabel *l = gen_new_label();
    tcg_gen_brcond_i32(TCG_COND_NE, t0, cpu_LLAddress, l);
    tcg_gen_brcondi_i32(TCG_COND_NE, cpu_LLbit, 0x1, l);
    tcg_gen_movi_i32(cpu_LLbit, 0);
    gen_set_label(l);

    tcg_temp_free(t0);
    tcg_temp_free(dat);
    tcg_temp_free(tcg_imm);
    tcg_temp_free_i64(dat64);
    tcg_temp_free(dat_high);
}

static void gen_mutual_exclusion(DisasContext *ctx, int rs3, int rs1, int operation)
{
	/* LDL.W, STC.W, CLL: Implement as described.
	Add two additional global CPU registers called LLBit and LLAddress.
	Set them with LDL.W, and reset them with STC.W.
	If LLBit is not set or LLAddress does not match STC.W address, make STC.W fail.
	CLL clears LLBit.
	Since we do not implement multicore CPU emulation, this implementation should be OK. */

    if (operation == operation_LDL_W)
    {
        TCGv adr = tcg_temp_new();
        TCGv dat = tcg_temp_new();

        gen_get_gpr(adr, rs1);
		tcg_gen_qemu_ld_tl(dat, adr, MEM_IDX, MO_TESL);
		gen_set_gpr(rs3, dat);

		tcg_temp_free(adr);
		tcg_temp_free(dat);

		tcg_gen_movi_i32(cpu_LLbit, 1);
		tcg_gen_mov_i32(cpu_LLAddress, adr);
    }
    else if (operation == operation_STC_W)
    {
        TCGv adr = tcg_temp_local_new();
        TCGv dat = tcg_temp_local_new();
        TCGv token = tcg_temp_local_new();
		TCGLabel *l_fail = gen_new_label();
		TCGLabel *l_ok = gen_new_label();

	    tcg_gen_mov_i32(token, cpu_LLbit);
	    tcg_gen_brcondi_i32(TCG_COND_NE, token, 0x1, l_fail);
        gen_get_gpr(adr, rs1);
        gen_get_gpr(dat, rs3);
	    tcg_gen_brcond_i32(TCG_COND_NE, adr, cpu_LLAddress, l_fail);
        tcg_gen_qemu_st_tl(dat, adr, MEM_IDX, MO_TESL);
	    tcg_gen_movi_i32(dat, 1);
        tcg_gen_br(l_ok);

	    gen_set_label(l_fail);
        tcg_gen_movi_i32(dat, 0);
	    gen_set_label(l_ok);
		gen_set_gpr(rs3, dat);

        tcg_gen_movi_tl(cpu_LLbit, 0);

        tcg_temp_free(adr);
        tcg_temp_free(dat);
        tcg_temp_free(token);
    }
    else if (operation == operation_CLL)
    {
		tcg_gen_movi_i32(cpu_LLbit, 0);
    }
    else
    	printf("ERROR gen_mutual_exclusion \n");
}


static void gen_multiply(DisasContext *ctx, int rs1, int rs2, int operation)
{
	TCGv r1 = tcg_temp_new();		//temp
	TCGv r2 = tcg_temp_new();		//temp

	gen_get_gpr(r1, rs1);			//loading rs1 to t0
	gen_get_gpr(r2, rs2);			//loading rs2 to t1
	int imm = rs1;
	int imm_32;
	int int_rs3;

	TCGv tcg_imm = tcg_temp_new();
	TCGv tcg_imm32 = tcg_temp_new();
	TCGv tcg_r3 = tcg_temp_new();
	TCGv tcg_temp = tcg_temp_new();

	switch(operation){
		case OPC_RH850_MUL_reg1_reg2_reg3:
			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(tcg_r3,int_rs3);

			tcg_gen_muls2_i32(r2, tcg_r3, r1, r2);
			if(rs2!=int_rs3){
				gen_set_gpr(rs2, r2);
			}
			gen_set_gpr(int_rs3,tcg_r3);
			break;

		case OPC_RH850_MUL_imm9_reg2_reg3:
			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(tcg_r3,int_rs3);

			imm_32 = extract32(ctx->opcode, 18, 4);
			imm_32 = imm | (imm_32 << 5);

			// sign extension
			if((imm_32 & 0x100) == 0x100){
				imm_32 = imm_32 | (0x7f << 9);
			}
			tcg_gen_movi_tl(tcg_imm32, imm_32);
			tcg_gen_ext16s_tl(tcg_imm32, tcg_imm32);

			tcg_gen_muls2_i32(r2, tcg_r3, tcg_imm32, r2);

			if(rs2!=int_rs3){
				gen_set_gpr(rs2, r2);
			}
			gen_set_gpr(int_rs3, tcg_r3);
			break;

		case OPC_RH850_MULH_reg1_reg2:

			tcg_gen_andi_tl(r1, r1,0x0000FFFF);
			tcg_gen_andi_tl(r2, r2,0x0000FFFF);
			tcg_gen_ext16s_i32(r1, r1);
			tcg_gen_ext16s_i32(r2, r2);

			tcg_gen_mul_tl(r2, r2, r1);
			gen_set_gpr(rs2, r2);
			break;

		case OPC_RH850_MULH_imm5_reg2:

			if ((imm & 0x10) == 0x10){
				imm = imm | (0x7 << 5);
			}
			tcg_gen_andi_tl(r2, r2,0x0000FFFF);
			tcg_gen_ext16s_i32(r2, r2);

			tcg_gen_movi_tl(tcg_imm, imm);
			tcg_gen_ext8s_i32(tcg_imm, tcg_imm);
			tcg_gen_mul_tl(r2, r2, tcg_imm);
			gen_set_gpr(rs2, r2);
			break;

		case OPC_RH850_MULHI_imm16_reg1_reg2:

			imm_32 = extract32(ctx->opcode, 16, 16);
			tcg_gen_movi_tl(tcg_imm32, imm_32);
			tcg_gen_ext16s_i32(tcg_imm32, tcg_imm32);

			tcg_gen_andi_tl(r1, r1, 0x0000FFFF);
			tcg_gen_ext16s_i32(r1, r1);

			tcg_gen_mul_tl(r2, r1, tcg_imm32);

			gen_set_gpr(rs2, r2);
			break;

		case OPC_RH850_MULU_reg1_reg2_reg3:

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(tcg_r3,int_rs3);

			tcg_gen_mulu2_i32(r2, tcg_r3, r2, r1);

			if(rs2!=int_rs3){
				gen_set_gpr(rs2, r2);
			}
			gen_set_gpr(int_rs3,tcg_r3);
			break;

		case OPC_RH850_MULU_imm9_reg2_reg3:

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(tcg_r3,int_rs3);

			imm_32 = extract32(ctx->opcode, 18, 4);
			imm_32 = imm | (imm_32 << 5);
			tcg_gen_movi_tl(tcg_imm32, imm_32);

			tcg_gen_ext16u_tl(tcg_imm32, tcg_imm32);

			tcg_gen_mulu2_i32(r2, tcg_r3, tcg_imm32, r2);

			if(rs2!=int_rs3){
				gen_set_gpr(rs2, r2);
			}
			gen_set_gpr(int_rs3,tcg_r3);
			break;
	}

	tcg_temp_free(r1);
	tcg_temp_free(r2);
	tcg_temp_free(tcg_r3);
	tcg_temp_free(tcg_temp);
	tcg_temp_free(tcg_imm);
	tcg_temp_free(tcg_imm32);
}

static void gen_mul_accumulate(DisasContext *ctx, int rs1, int rs2, int operation)
{
	TCGv r1 = tcg_temp_new();
	TCGv r2 = tcg_temp_new();
	TCGv addLo = tcg_temp_new();
	TCGv addHi = tcg_temp_new();
	TCGv resLo = tcg_temp_new();
	TCGv resHi = tcg_temp_new();
	TCGv destLo = tcg_temp_new();
	TCGv destHi = tcg_temp_new();

	gen_get_gpr(r1, rs1);
	gen_get_gpr(r2, rs2);

	int rs3;
	int rs4;

	rs3 = extract32(ctx->opcode, 28, 4) << 1;
	rs4 = extract32(ctx->opcode, 17, 4) << 1;

	gen_get_gpr(addLo, rs3);
	gen_get_gpr(addHi, rs3+1);

	switch(operation){
		case OPC_RH850_MAC_reg1_reg2_reg3_reg4:

			tcg_gen_muls2_i32(resLo, resHi, r1, r2);
			tcg_gen_add2_i32(destLo, destHi, resLo, resHi, addLo, addHi);

			gen_set_gpr(rs4, destLo);
			gen_set_gpr(rs4+1, destHi);
			break;

		case OPC_RH850_MACU_reg1_reg2_reg3_reg4:
			tcg_gen_mulu2_i32(resLo, resHi, r1, r2);
			tcg_gen_add2_i32(destLo, destHi, resLo, resHi, addLo, addHi);

			gen_set_gpr(rs4, destLo);
			gen_set_gpr((rs4+1), destHi);
			break;
	}

    tcg_temp_free(r1);
    tcg_temp_free(r2);
    tcg_temp_free(addLo);
    tcg_temp_free(addHi);
    tcg_temp_free(resLo);
    tcg_temp_free(resHi);
    tcg_temp_free(destLo);
    tcg_temp_free(destHi);

}

static void gen_arithmetic(DisasContext *ctx, int rs1, int rs2, int operation)
{
	TCGv r1 = tcg_temp_new();
	TCGv r2 = tcg_temp_new();
	gen_get_gpr(r1, rs1);
	gen_get_gpr(r2, rs2);

	int imm = rs1;
	int imm_32;
	uint64_t opcode48;

	TCGv tcg_imm = tcg_temp_new();
	TCGv tcg_r3 = tcg_temp_new();
	TCGv tcg_result = tcg_temp_new();

	switch(operation) {

		case OPC_RH850_ADD_reg1_reg2: {

			tcg_gen_add_tl(tcg_result, r2, r1);
			gen_set_gpr(rs2, tcg_result);

			gen_add_CC(r1, r2);

		}	break;

		case OPC_RH850_ADD_imm5_reg2:
			if((imm & 0x10) == 0x10){
				imm = imm | (0x7 << 5);
			}
			tcg_gen_movi_i32(tcg_imm, imm);
			tcg_gen_ext8s_i32(tcg_imm, tcg_imm);
			tcg_gen_add_tl(tcg_result, r2, tcg_imm);
			gen_set_gpr(rs2, tcg_result);

			gen_add_CC(r2, tcg_imm);

			break;

		case OPC_RH850_ADDI_imm16_reg1_reg2:
			imm_32 = extract32(ctx->opcode, 16, 16);
			tcg_gen_movi_tl(tcg_imm, imm_32);
			tcg_gen_ext16s_tl(tcg_imm, tcg_imm);
			tcg_gen_add_tl(r2,r1, tcg_imm);
			gen_set_gpr(rs2, r2);

			gen_add_CC(r1, tcg_imm);

			break;

		case OPC_RH850_CMP_reg1_reg2:	{
			gen_sub_CC(r2, r1);
		}	break;

		case OPC_RH850_CMP_imm5_reg2:	{

			if ((imm & 0x10) == 0x10){
				imm = imm | (0x7 << 5);
			}
			tcg_gen_movi_tl(tcg_imm, imm);
			tcg_gen_ext8s_i32(tcg_imm, tcg_imm);

			gen_sub_CC(r2, tcg_imm);

		}	break;

		case OPC_RH850_MOV_reg1_reg2:
			tcg_gen_mov_tl(r2, r1);
			gen_set_gpr(rs2, r2);
			break;

		case OPC_RH850_MOV_imm5_reg2:
			if ((imm & 0x10) == 0x10){
				imm = imm | (0x7 << 5);
			}
			tcg_gen_movi_tl(r2, imm);
			tcg_gen_ext8s_i32(r2, r2);

			gen_set_gpr(rs2, r2);
			break;

		case OPC_RH850_MOV_imm32_reg1:	// 48bit instruction
			opcode48 = (ctx->opcode1);
			opcode48 = (ctx->opcode) | (opcode48  << 0x20);
			imm_32 = extract64(opcode48, 16, 32) & 0xffffffff;
			tcg_gen_movi_i32(r2, imm_32);
			gen_set_gpr(rs2, r2);
			break;

		case OPC_RH850_MOVEA_imm16_reg1_reg2:
			imm_32 = extract32(ctx->opcode, 16, 16);
			tcg_gen_movi_i32(tcg_imm, imm_32);
			tcg_gen_ext16s_i32(tcg_imm, tcg_imm);

			tcg_gen_add_i32(r2, tcg_imm, r1);
			gen_set_gpr(rs2, r2);
			break;

		case OPC_RH850_MOVHI_imm16_reg1_reg2:
			imm_32 = extract32(ctx->opcode, 16, 16);
			tcg_gen_movi_i32(tcg_imm, imm_32);
			tcg_gen_shli_i32(tcg_imm, tcg_imm, 0x10);

			tcg_gen_add_i32(r2, tcg_imm, r1);
			gen_set_gpr(rs2, r2);
			break;

		case OPC_RH850_SUB_reg1_reg2:

			tcg_gen_sub_tl(tcg_result, r2, r1);
			gen_set_gpr(rs2, tcg_result);
			gen_sub_CC(r2, r1);
			break;

		case OPC_RH850_SUBR_reg1_reg2:
			tcg_gen_sub_tl(tcg_result, r1, r2);
			gen_set_gpr(rs2, tcg_result);
			gen_sub_CC(r1, r2);
			break;
	}

	tcg_temp_free(r1);
	tcg_temp_free(r2);
    tcg_temp_free(tcg_imm);
	tcg_temp_free(tcg_r3);
	tcg_temp_free(tcg_result);
}

static void gen_cond_arith(DisasContext *ctx, int rs1, int rs2, int operation)
{
	TCGv r1 = tcg_temp_new();
	TCGv r2 = tcg_temp_new();

	TCGLabel *cont;
	//TCGLabel *addToR2;
	TCGLabel *dontSecondPassCC;

	gen_get_gpr(r1, rs1);
	gen_get_gpr(r2, rs2);

	int int_rs3;
	int int_cond;

    switch(operation){

		case OPC_RH850_ADF_cccc_reg1_reg2_reg3:{

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv r3_local = tcg_temp_local_new_i32();
			TCGv addIfCond = tcg_temp_local_new_i32();

			int_rs3 = extract32(ctx->opcode, 27, 5);
			int_cond = extract32(ctx->opcode, 17, 4);
			if(int_cond == 0xd){
				//throw exception/warning for inappropriate condition (SA)
				break;
			}

			tcg_gen_mov_i32(r1_local, r1);
			tcg_gen_mov_i32(r2_local, r2);
			gen_get_gpr(r3_local,int_rs3);
			tcg_gen_movi_i32(addIfCond, 0x1);

			TCGv condResult = condition_satisfied(int_cond);
			cont = gen_new_label();
			dontSecondPassCC = gen_new_label();

			tcg_gen_brcondi_i32(TCG_COND_NE, condResult, 0x1, cont);
			gen_add_CC(r1_local, r2_local);
			tcg_gen_add_tl(r3_local, r2_local, r1_local);
			TCGv_i32 overflowFlag = get_adf_OVF(r3_local, addIfCond);
			tcg_gen_mov_i32(cpu_OVF, overflowFlag);
			tcg_temp_free(overflowFlag);
			tcg_gen_add_tl(r3_local, r3_local, addIfCond);
			tcg_gen_setcondi_i32(TCG_COND_LT, cpu_SF, r3_local, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r3_local, 0x0);
			tcg_gen_br(dontSecondPassCC);

			gen_set_label(cont);
			tcg_gen_add_tl(r3_local, r2_local, r1_local);
			gen_add_CC(r1_local, r2_local);

			gen_set_label(dontSecondPassCC);
			gen_set_gpr(int_rs3, r3_local);

		    tcg_temp_free(condResult);
			tcg_temp_free_i32(r1_local);
			tcg_temp_free_i32(r2_local);
			tcg_temp_free_i32(r3_local);
            tcg_temp_free_i32(addIfCond);
		}
			break;

		case OPC_RH850_SBF_cccc_reg1_reg2_reg3:{

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv r3_local = tcg_temp_local_new_i32();
			TCGv subIfCond = tcg_temp_local_new_i32();
			TCGv tempOVF = tcg_temp_local_new_i32();
			TCGv tempCYF = tcg_temp_local_new_i32();

			int_rs3 = extract32(ctx->opcode, 27, 5);
			int_cond = extract32(ctx->opcode, 17, 4);
			if(int_cond == 0xd){
				//throw exception/warning for inappropriate condition (SA)
				break;
			}

			tcg_gen_mov_i32(r1_local, r1);
			tcg_gen_mov_i32(r2_local, r2);
			gen_get_gpr(r3_local,int_rs3);
			tcg_gen_movi_i32(subIfCond, 0x1);

			TCGv condResult = condition_satisfied(int_cond);
			cont = gen_new_label();
			dontSecondPassCC = gen_new_label();

			tcg_gen_brcondi_i32(TCG_COND_NE, condResult, 0x1, cont);
			gen_sub_CC(r2_local, r1_local);

			tcg_gen_mov_i32(tempOVF, cpu_OVF);
			tcg_gen_mov_i32(tempCYF, cpu_CYF);

			tcg_gen_sub_tl(r3_local, r2_local, r1_local);
			gen_sub_CC(r3_local, subIfCond);
			tcg_gen_sub_tl(r3_local, r3_local, subIfCond);
			/*
			 * CY and OV flags are set by the result of XOR of old flag with the new flag
			 */
			tcg_gen_xor_i32(cpu_OVF, cpu_OVF, tempOVF);		// XOR-ing old OVF and new OVF
			tcg_gen_xor_i32(cpu_CYF, cpu_CYF, tempCYF);		// XOR-ing old CYF and new CYF

			tcg_gen_setcondi_i32(TCG_COND_LT, cpu_SF, r3_local, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r3_local, 0x0);
			tcg_gen_br(dontSecondPassCC);

			gen_set_label(cont);
			tcg_gen_sub_tl(r3_local, r2_local, r1_local);
			gen_sub_CC(r2_local, r1_local);

			gen_set_label(dontSecondPassCC);
			gen_set_gpr(int_rs3, r3_local);

            tcg_temp_free(condResult);
			tcg_temp_free_i32(r1_local);
			tcg_temp_free_i32(r2_local);
			tcg_temp_free_i32(r3_local);
            tcg_temp_free(subIfCond);
            tcg_temp_free(tempOVF);
            tcg_temp_free(tempCYF);
		}
			break;
	}

	tcg_temp_free_i32(r1);
	tcg_temp_free_i32(r2);
}

static void gen_sat_op(DisasContext *ctx, int rs1, int rs2, int operation)
{
	TCGv r1 = tcg_temp_new();
	TCGv r2 = tcg_temp_new();
	gen_get_gpr(r1, rs1);
	gen_get_gpr(r2, rs2);

	int imm = rs1;
	int int_rs3;

	TCGLabel *end;
	TCGLabel *cont;
	TCGLabel *cont2;
	TCGLabel *setMax;
	TCGLabel *dontChange;

	switch(operation){

		case OPC_RH850_SATADD_reg1_reg2: {

			TCGv r1_local = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv result = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();
			TCGv min = tcg_temp_local_new();
			TCGv max = tcg_temp_local_new();
			TCGv zero = tcg_temp_local_new();
			tcg_gen_movi_i32(min, 0x80000000);
			tcg_gen_movi_i32(max, 0x7fffffff);
			tcg_gen_mov_i32(r1_local, r1);
			tcg_gen_mov_i32(r2_local, r2);
			tcg_gen_movi_i32(zero, 0x0);
			end = gen_new_label();
			cont = gen_new_label();
			cont2 = gen_new_label();


			tcg_gen_add_i32(result, r1_local, r2_local);

			tcg_gen_brcond_tl(TCG_COND_LT, r1_local, zero, cont);

			tcg_gen_sub_i32(check, max, r1_local);
			tcg_gen_brcond_tl(TCG_COND_LE, r2_local, check, end);
			tcg_gen_mov_i32(result, max);
			tcg_gen_movi_i32(cpu_SATF, 0x1);
			tcg_gen_br(end);

			//---------------------------------------------------------------------------------
			gen_set_label(cont);
			tcg_gen_sub_i32(check, min, r1_local);
			tcg_gen_brcond_tl(TCG_COND_GE, r2_local, check, cont2);
			tcg_gen_mov_i32(result, min);
			tcg_gen_movi_i32(cpu_SATF, 0x1);

			gen_set_label(cont2);
			gen_set_label(end);
			gen_set_gpr(rs2, result);

			gen_satadd_CC(r1_local, r2_local, result);

			tcg_temp_free(result);
			tcg_temp_free(check);
			tcg_temp_free(min);
			tcg_temp_free(max);
			tcg_temp_free(r1_local);
			tcg_temp_free(r2_local);
			tcg_temp_free(zero);

		}	break;

		case OPC_RH850_SATADD_imm5_reg2: {

			TCGv imm_local = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv result = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();
			TCGv min = tcg_temp_local_new();
			TCGv max = tcg_temp_local_new();
			TCGv zero = tcg_temp_local_new();
			tcg_gen_movi_i32(min, 0x80000000);
			tcg_gen_movi_i32(max, 0x7fffffff);
			tcg_gen_mov_i32(r2_local, r2);
			tcg_gen_movi_i32(zero, 0x0);
			end = gen_new_label();
			cont = gen_new_label();
			cont2 = gen_new_label();

			if ((imm & 0x10) == 0x10){
				imm = imm | (0x7 << 5);
			}

			tcg_gen_movi_tl(imm_local, imm);
			tcg_gen_ext8s_tl(imm_local, imm_local);

			tcg_gen_add_i32(result, imm_local, r2_local);

			tcg_gen_brcond_tl(TCG_COND_LT, imm_local, zero, cont);

			tcg_gen_sub_i32(check, max, imm_local);
			tcg_gen_brcond_tl(TCG_COND_LE, r2_local, check, end);
			tcg_gen_mov_i32(result, max);
			tcg_gen_movi_i32(cpu_SATF, 0x1);
			tcg_gen_br(end);

			//---------------------------------------------------------------------------------
			gen_set_label(cont);
			tcg_gen_sub_i32(check, min, imm_local);
			tcg_gen_brcond_tl(TCG_COND_GE, r2_local, check, cont2);
			tcg_gen_mov_i32(result, min);
			tcg_gen_movi_i32(cpu_SATF, 0x1);

			gen_set_label(cont2);
			gen_set_label(end);
			gen_set_gpr(rs2, result);

			gen_satadd_CC(r2_local, imm_local, result);

			tcg_temp_free(result);
			tcg_temp_free(check);
			tcg_temp_free(min);
			tcg_temp_free(max);
			tcg_temp_free(imm_local);
			tcg_temp_free(r2_local);
			tcg_temp_free(zero);

		}	break;

		case OPC_RH850_SATADD_reg1_reg2_reg3: {

			TCGv r1_local = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv result = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();
			TCGv min = tcg_temp_local_new();
			TCGv max = tcg_temp_local_new();
			TCGv zero = tcg_temp_local_new();
			tcg_gen_movi_i32(min, 0x80000000);
			tcg_gen_movi_i32(max, 0x7fffffff);
			tcg_gen_mov_i32(r1_local, r1);
			tcg_gen_mov_i32(r2_local, r2);
			tcg_gen_movi_i32(zero, 0x0);
			end = gen_new_label();
			cont = gen_new_label();
			cont2 = gen_new_label();

			int_rs3 = extract32(ctx->opcode, 27, 5);
			tcg_gen_add_i32(result, r1_local, r2_local);

			tcg_gen_brcond_tl(TCG_COND_LT, r1_local, zero, cont);		//if (r1 > 0)

			tcg_gen_sub_i32(check, max, r1_local);
			tcg_gen_brcond_tl(TCG_COND_LE, r2_local, check, end);			//if (r2 > MAX-r1)
			tcg_gen_mov_i32(result, max);										//return MAX;
			tcg_gen_movi_i32(cpu_SATF, 0x1);
			tcg_gen_br(end);

			//---------------------------------------------------------------------------------
			gen_set_label(cont); 										//else
			tcg_gen_sub_i32(check, min, r1_local);
			tcg_gen_brcond_tl(TCG_COND_GE, r2_local, check, cont2);		//if (r2 < MIN-r1)
			tcg_gen_mov_i32(result, min);										//return MIN;
			tcg_gen_movi_i32(cpu_SATF, 0x1);

			gen_set_label(cont2);
			gen_set_label(end);
			gen_set_gpr(int_rs3, result);

			gen_satadd_CC(r1_local, r2_local, result);

			tcg_temp_free(result);
			tcg_temp_free(check);
			tcg_temp_free(min);
			tcg_temp_free(max);
			tcg_temp_free(r1_local);
			tcg_temp_free(r2_local);
			tcg_temp_free(zero);

		}	break;

		case OPC_RH850_SATSUB_reg1_reg2: {

			TCGv r1_local = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv result = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();
			TCGv min = tcg_temp_local_new();
			TCGv max = tcg_temp_local_new();
			TCGv zero = tcg_temp_local_new();
			tcg_gen_movi_i32(min, 0x80000000);
			tcg_gen_movi_i32(max, 0x7fffffff);
			tcg_gen_mov_i32(r1_local, r1);
			tcg_gen_mov_i32(r2_local, r2);
			tcg_gen_movi_i32(zero, 0x0);
			end = gen_new_label();
			cont = gen_new_label();
			cont2 = gen_new_label();
			setMax = gen_new_label();
			dontChange = gen_new_label();

			/*
			 * Negating second operand and using satadd code. When negating an operand
			 * with value 0x80000000, the result overflows positive numbers and is not
			 * negated. If this happens, the operand is first incremented, and then negated.
			 * The second operand is as well incremented, if it's value is less than 0x7fffffff.
			 * Otherwise, the result is set to MAX and SATF is set.
			 * This was done in all following saturated subtraction functions.
			 */

			tcg_gen_brcondi_i32(TCG_COND_NE, r1_local, 0x80000000, dontChange);
			tcg_gen_brcondi_i32(TCG_COND_EQ, r2_local, 0x7fffffff, setMax);

			tcg_gen_addi_i32(r1_local, r1_local, 0x1);
			tcg_gen_addi_i32(r2_local, r2_local, 0x1);
			gen_set_label(dontChange);

			tcg_gen_neg_i32(r1_local, r1_local);
			tcg_gen_add_i32(result, r1_local, r2_local);

			tcg_gen_brcond_tl(TCG_COND_LT, r1_local, zero, cont);

			tcg_gen_sub_i32(check, max, r1_local);
			tcg_gen_brcond_tl(TCG_COND_LE, r2_local, check, end);
			gen_set_label(setMax);
			tcg_gen_mov_i32(result, max);
			tcg_gen_movi_i32(cpu_SATF, 0x1);
			tcg_gen_br(end);

			//---------------------------------------------------------------------------------
			gen_set_label(cont);
			tcg_gen_sub_i32(check, min, r1_local);
			tcg_gen_brcond_tl(TCG_COND_GE, r2_local, check, cont2);
			tcg_gen_mov_i32(result, min);
			tcg_gen_movi_i32(cpu_SATF, 0x1);

			gen_set_label(cont2);
			gen_set_label(end);
			gen_set_gpr(rs2, result);

			// second negation is needed for appropriate flag calculation
			tcg_gen_neg_i32(r1_local, r1_local);
			gen_satsub_CC(r2_local, r1_local, result);

			tcg_temp_free(result);
			tcg_temp_free(check);
			tcg_temp_free(min);
			tcg_temp_free(max);
			tcg_temp_free(r1_local);
			tcg_temp_free(r2_local);
			tcg_temp_free(zero);

		}	break;

		case OPC_RH850_SATSUB_reg1_reg2_reg3: {
			TCGv r1_local = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv result = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();
			TCGv min = tcg_temp_local_new();
			TCGv max = tcg_temp_local_new();
			TCGv zero = tcg_temp_local_new();
			tcg_gen_movi_i32(min, 0x80000000);
			tcg_gen_movi_i32(max, 0x7fffffff);
			tcg_gen_mov_i32(r1_local, r1);
			tcg_gen_mov_i32(r2_local, r2);
			tcg_gen_movi_i32(zero, 0x0);
			end = gen_new_label();
			cont = gen_new_label();
			cont2 = gen_new_label();
			setMax = gen_new_label();
			dontChange = gen_new_label();
			int_rs3 = extract32(ctx->opcode, 27, 5);

			tcg_gen_brcondi_i32(TCG_COND_NE, r1_local, 0x80000000, dontChange);
			tcg_gen_brcondi_i32(TCG_COND_EQ, r2_local, 0x7fffffff, setMax);

			tcg_gen_addi_i32(r1_local, r1_local, 0x1);
			tcg_gen_addi_i32(r2_local, r2_local, 0x1);
			gen_set_label(dontChange);

			tcg_gen_neg_i32(r1_local, r1_local);
			tcg_gen_add_i32(result, r1_local, r2_local);

			tcg_gen_brcond_tl(TCG_COND_LT, r1_local, zero, cont);

			tcg_gen_sub_i32(check, max, r1_local);
			tcg_gen_brcond_tl(TCG_COND_LE, r2_local, check, end);
			gen_set_label(setMax);
			tcg_gen_mov_i32(result, max);
			tcg_gen_movi_i32(cpu_SATF, 0x1);
			tcg_gen_br(end);

			//---------------------------------------------------------------------------------
			gen_set_label(cont);
			tcg_gen_sub_i32(check, min, r1_local);
			tcg_gen_brcond_tl(TCG_COND_GE, r2_local, check, cont2);
			tcg_gen_mov_i32(result, min);
			tcg_gen_movi_i32(cpu_SATF, 0x1);

			gen_set_label(cont2);
			gen_set_label(end);
			gen_set_gpr(int_rs3, result);

			tcg_gen_neg_i32(r1_local, r1_local);
			gen_satsub_CC(r2_local, r1_local, result);

			tcg_temp_free(result);
			tcg_temp_free(check);
			tcg_temp_free(min);
			tcg_temp_free(max);
			tcg_temp_free(r1_local);
			tcg_temp_free(r2_local);
			tcg_temp_free(zero);

		}	break;

		case OPC_RH850_SATSUBI_imm16_reg1_reg2: {
			TCGv r1_local = tcg_temp_local_new();
			TCGv imm_local = tcg_temp_local_new();
			TCGv result = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();
			TCGv min = tcg_temp_local_new();
			TCGv max = tcg_temp_local_new();
			TCGv zero = tcg_temp_local_new();
			tcg_gen_movi_i32(min, 0x80000000);
			tcg_gen_movi_i32(max, 0x7fffffff);
			tcg_gen_mov_i32(r1_local, r1);
			imm = extract32(ctx->opcode, 16, 16);
			tcg_gen_movi_i32(imm_local, imm);
			tcg_gen_ext16s_i32(imm_local, imm_local);
			tcg_gen_movi_i32(zero, 0x0);
			end = gen_new_label();
			cont = gen_new_label();
			cont2 = gen_new_label();
			setMax = gen_new_label();
			dontChange = gen_new_label();

			tcg_gen_brcondi_i32(TCG_COND_NE, r1_local, 0x80000000, dontChange);
			tcg_gen_brcondi_i32(TCG_COND_EQ, imm_local, 0x7fffffff, setMax);

			tcg_gen_addi_i32(r1_local, r1_local, 0x1);
			tcg_gen_addi_i32(imm_local, imm_local, 0x1);
			gen_set_label(dontChange);


			tcg_gen_neg_i32(imm_local, imm_local);

			tcg_gen_add_i32(result, r1_local, imm_local);

			tcg_gen_brcond_tl(TCG_COND_LT, r1_local, zero, cont);

			tcg_gen_sub_i32(check, max, r1_local);
			tcg_gen_brcond_tl(TCG_COND_LE, imm_local, check, end);
			gen_set_label(setMax);
			tcg_gen_mov_i32(result, max);
			tcg_gen_movi_i32(cpu_SATF, 0x1);
			tcg_gen_br(end);

			//---------------------------------------------------------------------------------
			gen_set_label(cont);
			tcg_gen_sub_i32(check, min, r1_local);
			tcg_gen_brcond_tl(TCG_COND_GE, imm_local, check, cont2);
			tcg_gen_mov_i32(result, min);
			tcg_gen_movi_i32(cpu_SATF, 0x1);

			gen_set_label(cont2);
			gen_set_label(end);
			gen_set_gpr(rs2, result);

			tcg_gen_neg_i32(imm_local, imm_local);
			gen_satsub_CC(r1_local, imm_local, result);

			tcg_temp_free(result);
			tcg_temp_free(check);
			tcg_temp_free(min);
			tcg_temp_free(max);
			tcg_temp_free(r1_local);
			tcg_temp_free(imm_local);
			tcg_temp_free(zero);

		}	break;

		case OPC_RH850_SATSUBR_reg1_reg2: {

			TCGv r1_local = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv result = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();
			TCGv min = tcg_temp_local_new();
			TCGv max = tcg_temp_local_new();
			TCGv zero = tcg_temp_local_new();
			tcg_gen_movi_i32(min, 0x80000000);
			tcg_gen_movi_i32(max, 0x7fffffff);
			tcg_gen_mov_i32(r1_local, r2);
			tcg_gen_mov_i32(r2_local, r1);
			tcg_gen_movi_i32(zero, 0x0);
			end = gen_new_label();
			cont = gen_new_label();
			cont2 = gen_new_label();
			setMax = gen_new_label();
			dontChange = gen_new_label();

			/*
			 * Negating second operand and using satadd code. When negating an operand
			 * with value 0x80000000, the result overflows positive numbers and is not
			 * negated. If this happens, the operand is first incremented, and then negated.
			 * The second operand is as well incremented, if it's value is less than 0x7fffffff.
			 * Otherwise, the result is set to MAX and SATF is set.
			 * This was done in all following saturated subtraction functions.
			 */

			tcg_gen_brcondi_i32(TCG_COND_NE, r1_local, 0x80000000, dontChange);
			tcg_gen_brcondi_i32(TCG_COND_EQ, r2_local, 0x7fffffff, setMax);

			tcg_gen_addi_i32(r1_local, r1_local, 0x1);
			tcg_gen_addi_i32(r2_local, r2_local, 0x1);
			gen_set_label(dontChange);

			tcg_gen_neg_i32(r1_local, r1_local);
			tcg_gen_add_i32(result, r1_local, r2_local);

			tcg_gen_brcond_tl(TCG_COND_LT, r1_local, zero, cont);

			tcg_gen_sub_i32(check, max, r1_local);
			tcg_gen_brcond_tl(TCG_COND_LE, r2_local, check, end);
			gen_set_label(setMax);
			tcg_gen_mov_i32(result, max);
			tcg_gen_movi_i32(cpu_SATF, 0x1);
			tcg_gen_br(end);

			//---------------------------------------------------------------------------------
			gen_set_label(cont);
			tcg_gen_sub_i32(check, min, r1_local);
			tcg_gen_brcond_tl(TCG_COND_GE, r2_local, check, cont2);
			tcg_gen_mov_i32(result, min);
			tcg_gen_movi_i32(cpu_SATF, 0x1);

			gen_set_label(cont2);
			gen_set_label(end);
			gen_set_gpr(rs2, result);

			tcg_gen_neg_i32(r1_local, r1_local);
			gen_satsub_CC(r2_local, r1_local, result);

			tcg_temp_free(result);
			tcg_temp_free(check);
			tcg_temp_free(min);
			tcg_temp_free(max);
			tcg_temp_free(r1_local);
			tcg_temp_free(r2_local);
			tcg_temp_free(zero);

		}	break;
	}

	tcg_temp_free(r1);
	tcg_temp_free(r2);
}

static void gen_logical(DisasContext *ctx, int rs1, int rs2, int operation)
{
	TCGv r1 = tcg_temp_new();
	TCGv r2 = tcg_temp_new();
	TCGv result = tcg_temp_new();
	gen_get_gpr(r1, rs1);
	gen_get_gpr(r2, rs2);

	int imm_32;
	TCGv tcg_imm = tcg_temp_new();

	switch(operation){

		case OPC_RH850_AND_reg1_reg2:
			tcg_gen_and_tl(r2, r2, r1);
			gen_set_gpr(rs2, r2);
			gen_logic_CC(r2);
			break;

		case OPC_RH850_ANDI_imm16_reg1_reg2:
			imm_32 = extract32(ctx->opcode, 16, 16);
			tcg_gen_movi_tl(tcg_imm, imm_32);
			tcg_gen_ext16u_i32(tcg_imm, tcg_imm);
			tcg_gen_and_i32(r2, r1, tcg_imm);
			gen_set_gpr(rs2, r2);
			gen_logic_CC(r2);
			break;

		case OPC_RH850_NOT_reg1_reg2:
			tcg_gen_not_i32(r2, r1);
			gen_set_gpr(rs2, r2);
			gen_logic_CC(r2);
			break;

		case OPC_RH850_OR_reg1_reg2:
			tcg_gen_or_tl(r2, r2, r1);
			gen_set_gpr(rs2, r2);
			gen_logic_CC(r2);
			break;

		case OPC_RH850_ORI_imm16_reg1_reg2:
			imm_32 = extract32(ctx->opcode, 16, 16);
			tcg_gen_movi_i32(tcg_imm, imm_32);
			tcg_gen_ext16u_i32(tcg_imm,tcg_imm);

			tcg_gen_or_i32(r2, r1, tcg_imm);
			gen_set_gpr(rs2, r2);
			gen_logic_CC(r2);
			break;

		case OPC_RH850_TST_reg1_reg2:
			tcg_gen_and_i32(result, r1, r2);
			gen_logic_CC(result);
			break;

		case OPC_RH850_XOR_reg1_reg2:
			tcg_gen_xor_i32(result, r2, r1);
			gen_set_gpr(rs2, result);
			gen_logic_CC(result);
			break;

		case OPC_RH850_XORI_imm16_reg1_reg2:
			imm_32 = extract32(ctx->opcode, 16, 16);
			tcg_gen_movi_i32(tcg_imm, imm_32);
			tcg_gen_ext16u_i32(tcg_imm,tcg_imm);

			tcg_gen_xor_i32(result, r1, tcg_imm);
			gen_set_gpr(rs2, result);
			gen_logic_CC(result);
			break;
	}

	tcg_temp_free(r1);
	tcg_temp_free(r2);
	tcg_temp_free(tcg_imm);
	tcg_temp_free(result);
}

static void gen_data_manipulation(DisasContext *ctx, int rs1, int rs2, int operation)
{
	TCGv tcg_r1 = tcg_temp_new();
	TCGv tcg_r2 = tcg_temp_new();
	TCGv tcg_r3 = tcg_temp_new();
	TCGv tcg_imm = tcg_temp_new();
	TCGv tcg_temp = tcg_temp_new();
	TCGv tcg_temp2 = tcg_temp_new();
	TCGv insert = tcg_temp_new();

	TCGLabel *cont;
	TCGLabel *end;
	TCGLabel *set;

	int int_imm = rs1;
	int int_rs3;
	int int_cond;
	int pos;
	int lsb;
	int msb;
	int width;
	int mask;
	int group;

	gen_get_gpr(tcg_r1, rs1);
	gen_get_gpr(tcg_r2, rs2);

	switch(operation) {

		case OPC_RH850_BINS:

			group = extract32(ctx->opcode, 21, 2);

			mask = 0;
			pos = extract32(ctx->opcode, 17, 3) | (extract32(ctx->opcode, 27, 1) << 3);
			lsb = pos;

			msb = extract32(ctx->opcode, 28, 4);
			width = extract32(ctx->opcode, 28, 4) - pos + 1;

			switch(group){
			case 0:			//bins0
				pos += 16;
				break;
			case 1:			//bins1
				width += 16;
				msb+=16;
				break;
			case 2:			//bins2
				break;
			}

			if(msb<lsb){
				tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, tcg_r2, 0x0);
				tcg_gen_setcondi_i32(TCG_COND_LT, cpu_SF, tcg_r2, 0x0);
				tcg_gen_movi_i32(cpu_OVF, 0x0);
				break;
			}

			for(int i = 0; i < width; i++){
				mask = mask | (0x1 << i);
			}

			tcg_gen_andi_i32(insert, tcg_r1, mask);		//insert has the bits from reg1

			tcg_gen_movi_i32(tcg_temp, mask);
			tcg_gen_shli_i32(tcg_temp, tcg_temp, pos);	//inverting and shifting the mask
			tcg_gen_not_i32(tcg_temp, tcg_temp);		//for deletion of bits in reg2

			tcg_gen_and_i32(tcg_r2, tcg_r2, tcg_temp);	//deleting bits that will be replaced
			tcg_gen_shli_i32(insert, insert, pos);		//shifting bits to right position
			tcg_gen_or_i32(tcg_r2, tcg_r2, insert);		//placing bits into reg2

			gen_set_gpr(rs2, tcg_r2);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, tcg_r2, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_LT, cpu_SF, tcg_r2, 0x0);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

			break;

		case OPC_RH850_BSH_reg2_reg3: {

			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv r3_local = tcg_temp_local_new_i32();
			TCGv count_local = tcg_temp_local_new_i32();
			TCGv temp_local = tcg_temp_local_new_i32();


			int_rs3 = extract32(ctx->opcode, 27, 5);
			tcg_gen_mov_tl(tcg_temp2, tcg_r2);
			tcg_gen_movi_i32(tcg_r3, 0x0);

			tcg_gen_andi_tl(tcg_temp, tcg_temp2, 0xff000000);
			tcg_gen_shri_tl(tcg_temp, tcg_temp, 0x8);
			tcg_gen_or_tl(tcg_r3, tcg_r3, tcg_temp);

			tcg_gen_andi_tl(tcg_temp, tcg_temp2, 0x00ff0000);
			tcg_gen_shli_tl(tcg_temp, tcg_temp, 0x8);
			tcg_gen_or_tl(tcg_r3, tcg_r3, tcg_temp);

			tcg_gen_andi_tl(tcg_temp, tcg_temp2, 0x0000ff00);
			tcg_gen_shri_tl(tcg_temp, tcg_temp, 0x8);
			tcg_gen_or_tl(tcg_r3, tcg_r3, tcg_temp);

			tcg_gen_andi_tl(tcg_temp, tcg_temp2, 0x000000ff);
			tcg_gen_shli_tl(tcg_temp, tcg_temp, 0x8);
			tcg_gen_or_tl(tcg_r3, tcg_r3, tcg_temp);

			gen_set_gpr(int_rs3, tcg_r3);

			tcg_gen_mov_i32(r2_local, tcg_r2);
			tcg_gen_mov_i32(r3_local, tcg_r3);

			cont = gen_new_label();
			end = gen_new_label();
			set = gen_new_label();
			tcg_gen_andi_i32(temp_local, r3_local, 0x0000ffff);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, temp_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r3_local, 0x1f);

			tcg_gen_movi_i32(count_local, 0x0);

			//gen_set_label(cont);////

			tcg_gen_andi_i32(temp_local, r3_local, 0x000000ff);
			tcg_gen_brcondi_i32(TCG_COND_EQ, temp_local, 0x0, set);////
			//tcg_gen_addi_i32(count_local, count_local, 0x1);
			//tcg_gen_shri_i32(r3_local, r3_local, 0x1);
			//tcg_gen_brcondi_i32(TCG_COND_NE, count_local, 0x9, cont);////
			tcg_gen_andi_i32(temp_local, r3_local, 0x0000ff00);
			tcg_gen_brcondi_i32(TCG_COND_EQ, temp_local, 0x0, set);////

			tcg_gen_movi_i32(cpu_CYF, 0x0);
			tcg_gen_br(end);

			gen_set_label(set);////
			tcg_gen_movi_i32(cpu_CYF, 0x1);

			gen_set_label(end);////
			tcg_gen_movi_i32(cpu_OVF, 0x0);

            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
            tcg_temp_free(count_local);
            tcg_temp_free(temp_local);

		}	break;

		case OPC_RH850_BSW_reg2_reg3: {

			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv r3_local = tcg_temp_local_new_i32();
			TCGv count_local = tcg_temp_local_new_i32();
			TCGv temp_local = tcg_temp_local_new_i32();

			cont = gen_new_label();
			end = gen_new_label();
			set = gen_new_label();

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(tcg_r3,int_rs3);
			tcg_gen_bswap32_i32(tcg_r3, tcg_r2);
			gen_set_gpr(int_rs3, tcg_r3);

			tcg_gen_mov_i32(r2_local, tcg_r2);
			tcg_gen_mov_i32(r3_local, tcg_r3);

			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r3_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r3_local, 0x1f);

			tcg_gen_movi_i32(count_local, 0x0);

			gen_set_label(cont);////

			tcg_gen_andi_i32(temp_local, r3_local, 0x000000ff);
			tcg_gen_brcondi_i32(TCG_COND_EQ, temp_local, 0x0, set);////
			tcg_gen_addi_i32(count_local, count_local, 0x1);
			tcg_gen_shri_i32(r3_local, r3_local, 0x8);
			tcg_gen_brcondi_i32(TCG_COND_NE, count_local, 0x4, cont);////
			tcg_gen_movi_i32(cpu_CYF, 0x0);
			tcg_gen_br(end);

			gen_set_label(set);////
			tcg_gen_movi_i32(cpu_CYF, 0x1);

			gen_set_label(end);////
			tcg_gen_movi_i32(cpu_OVF, 0x0);

            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
            tcg_temp_free(count_local);
            tcg_temp_free(temp_local);
		}
			break;

		case OPC_RH850_CMOV_cccc_reg1_reg2_reg3: {

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv r3_local = tcg_temp_local_new_i32();

			int_rs3 = extract32(ctx->opcode, 27, 5);

			tcg_gen_mov_i32(r1_local, tcg_r1);
			tcg_gen_mov_i32(r2_local, tcg_r2);
			gen_get_gpr(r3_local,int_rs3);

			int_cond = extract32(ctx->opcode, 17, 4);
			TCGv condResult = condition_satisfied(int_cond);
			cont = gen_new_label();

			tcg_gen_mov_tl(r3_local, r2_local);
			tcg_gen_brcondi_i32(TCG_COND_NE, condResult, 0x1, cont);
			tcg_gen_mov_tl(r3_local, r1_local);
			gen_set_label(cont);

			gen_set_gpr(int_rs3, r3_local);

            tcg_temp_free(condResult);
			tcg_temp_free_i32(r1_local);
			tcg_temp_free_i32(r2_local);
			tcg_temp_free_i32(r3_local);
		}
			break;

		case OPC_RH850_CMOV_cccc_imm5_reg2_reg3: {

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv r3_local = tcg_temp_local_new_i32();

			if((int_imm & 0x10)==0x10){
				int_imm = int_imm | (0x7 << 5);
			}
			tcg_gen_movi_tl(tcg_temp, int_imm);
			tcg_gen_ext8s_i32(r1_local, tcg_temp);

			tcg_gen_mov_i32(r2_local, tcg_r2);

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(r3_local,int_rs3);

			int_cond = extract32(ctx->opcode, 17, 4);
			TCGv condResult = condition_satisfied(int_cond);
			cont = gen_new_label();

			tcg_gen_mov_tl(r3_local, r2_local);
			tcg_gen_brcondi_i32(TCG_COND_NE, condResult, 0x1, cont);
			tcg_gen_mov_tl(r3_local, r1_local);

			gen_set_label(cont);

			gen_set_gpr(int_rs3, r3_local);

            tcg_temp_free(condResult);
			tcg_temp_free_i32(r1_local);
			tcg_temp_free_i32(r2_local);
			tcg_temp_free_i32(r3_local);
		}
			break;

		case OPC_RH850_HSH_reg2_reg3:

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_set_gpr(int_rs3, tcg_r2);

			tcg_gen_shri_i32(cpu_SF, tcg_r2, 0x1f);
			tcg_gen_andi_i32(tcg_temp, tcg_r2, 0x0000ffff);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, tcg_temp, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_CYF, tcg_temp, 0x0);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

			break;

		case OPC_RH850_HSW_reg2_reg3: {
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv r3_local = tcg_temp_local_new_i32();
			TCGv temp_local = tcg_temp_local_new_i32();
			TCGv temp2_local = tcg_temp_local_new_i32();
			TCGv temp3_local = tcg_temp_local_new_i32();
			TCGv count_local = tcg_temp_local_new_i32();

			cont = gen_new_label();
			end = gen_new_label();
			set = gen_new_label();

			tcg_gen_mov_i32(r2_local, tcg_r2);

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(r3_local,int_rs3);

			tcg_gen_andi_tl(temp_local, r2_local, 0xffff);
			tcg_gen_shli_tl(temp_local, temp_local, 0x10);
			tcg_gen_andi_tl(temp2_local, r2_local, 0xffff0000);
			tcg_gen_shri_tl(temp2_local, temp2_local, 0x10);

			tcg_gen_or_tl(r3_local, temp2_local, temp_local);
			gen_set_gpr(int_rs3, r3_local);

			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r3_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r3_local, 0x1f);

			tcg_gen_movi_i32(count_local, 0x0);

			gen_set_label(cont);////

			tcg_gen_andi_i32(temp3_local, r3_local, 0x0000ffff);
			tcg_gen_brcondi_i32(TCG_COND_EQ, temp3_local, 0x0, set);////
			tcg_gen_andi_i32(temp3_local, r3_local, 0xffff0000);
			tcg_gen_brcondi_i32(TCG_COND_EQ, temp3_local, 0x0, set);
			//tcg_gen_addi_i32(count_local, count_local, 0x1);
			//tcg_gen_shri_i32(r3_local, r3_local, 0x1);
			//tcg_gen_brcondi_i32(TCG_COND_NE, count_local, 0x11, cont);////
			tcg_gen_movi_i32(cpu_CYF, 0x0);
			tcg_gen_br(end);

			gen_set_label(set);////
			tcg_gen_movi_i32(cpu_CYF, 0x1);

			gen_set_label(end);////
			tcg_gen_movi_i32(cpu_OVF, 0x0);

            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
            tcg_temp_free(count_local);
            tcg_temp_free(temp_local);
            tcg_temp_free(temp2_local);
            tcg_temp_free(temp3_local);

		}
			break;

		case OPC_RH850_ROTL_imm5_reg2_reg3:
		{
			TCGv r3_local = tcg_temp_local_new_i32();
			TCGv imm_local = tcg_temp_local_new_i32();
			cont = gen_new_label();

			tcg_gen_movi_tl(tcg_imm, int_imm);
			tcg_gen_ext8u_tl(tcg_imm, tcg_imm);
			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(tcg_r3,int_rs3);
			tcg_gen_rotl_tl(tcg_r3, tcg_r2, tcg_imm);
			gen_set_gpr(int_rs3, tcg_r3);

			tcg_gen_andi_i32(cpu_CYF, tcg_r3, 0x1);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, tcg_r3, 0x0);
			tcg_gen_shri_i32(cpu_SF, tcg_r3, 0x1f);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

			tcg_gen_mov_i32(r3_local, tcg_r3);
			tcg_gen_mov_i32(imm_local, tcg_imm);

			tcg_gen_brcondi_i32(TCG_COND_NE, tcg_imm, 0x0, cont);
			tcg_gen_movi_i32(cpu_CYF, 0x0);
			gen_set_label(cont);

            tcg_temp_free(r3_local);
            tcg_temp_free(imm_local);
		}	break;

		case OPC_RH850_ROTL_reg1_reg2_reg3:
		{
			TCGv r3_local = tcg_temp_local_new_i32();
			TCGv r1_local = tcg_temp_local_new_i32();
			cont = gen_new_label();

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(tcg_r3,int_rs3);
			tcg_gen_rotl_tl(tcg_r3, tcg_r2, tcg_r1);
			gen_set_gpr(int_rs3, tcg_r3);

			tcg_gen_andi_i32(cpu_CYF, tcg_r3, 0x1);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, tcg_r3, 0x0);
			tcg_gen_shri_i32(cpu_SF, tcg_r3, 0x1f);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

			tcg_gen_mov_i32(r3_local, tcg_r3);
			tcg_gen_mov_i32(r1_local, tcg_r1);

			tcg_gen_brcondi_i32(TCG_COND_NE, tcg_r1, 0x0, cont);
			tcg_gen_movi_i32(cpu_CYF, 0x0);
			gen_set_label(cont);

            tcg_temp_free(r3_local);
            tcg_temp_free(r1_local);
		}	break;

		case OPC_RH850_SAR_reg1_reg2: {

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			cont = gen_new_label();
			end = gen_new_label();

			tcg_gen_mov_i32(r1_local, tcg_r1);
			tcg_gen_andi_i32(r1_local, r1_local, 0x1f);	//shift by value of lower 5 bits of reg1
			tcg_gen_mov_i32(r2_local, tcg_r2);

			tcg_gen_brcondi_i32(TCG_COND_NE, r1_local, 0x0, cont);
			tcg_gen_movi_i32(cpu_CYF, 0x0);
			tcg_gen_br(end);

			gen_set_label(cont);

			tcg_gen_subi_i32(r1_local, r1_local, 0x1);	//shift by r1-1

			tcg_gen_sar_i32(r2_local, r2_local, r1_local);
			tcg_gen_andi_i32(cpu_CYF, r2_local, 0x1);	//LSB here is the last bit to be shifted
			tcg_gen_sari_i32(r2_local, r2_local, 0x1);

			gen_set_label(end);

			gen_set_gpr(rs2, r2_local);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r2_local, 0x1f);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

            tcg_temp_free(r2_local);
            tcg_temp_free(r1_local);
		}
			break;

		case OPC_RH850_SAR_imm5_reg2: {

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			cont = gen_new_label();
			end = gen_new_label();

			tcg_gen_movi_tl(r1_local, int_imm);
			tcg_gen_ext8u_i32(r1_local, r1_local);
			tcg_gen_mov_i32(r2_local, tcg_r2);

			tcg_gen_brcondi_i32(TCG_COND_NE, r1_local, 0x0, cont);
			tcg_gen_movi_i32(cpu_CYF, 0x0);
			tcg_gen_br(end);

			gen_set_label(cont);

			tcg_gen_subi_i32(r1_local, r1_local, 0x1);	//shift by one less
			tcg_gen_sar_i32(r2_local, r2_local, r1_local);
			tcg_gen_andi_i32(cpu_CYF, r2_local, 0x1);	//LSB here is the last bit to be shifted
			tcg_gen_sari_i32(r2_local, r2_local, 0x1);

			gen_set_label(end);

			gen_set_gpr(rs2, r2_local);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r2_local, 0x1f);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

			tcg_temp_free(r2_local);
            tcg_temp_free(r1_local);
		}
			break;

		case OPC_RH850_SAR_reg1_reg2_reg3: {

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv r3_local = tcg_temp_local_new_i32();
			cont = gen_new_label();
			end = gen_new_label();

			tcg_gen_mov_i32(r1_local, tcg_r1);
			tcg_gen_andi_i32(r1_local, r1_local, 0x1f);	//shift by only lower 5 bits of reg1
			tcg_gen_mov_i32(r2_local, tcg_r2);
			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(r3_local, int_rs3);

			tcg_gen_brcondi_i32(TCG_COND_NE, r1_local, 0x0, cont);	//is non-shift?
			tcg_gen_movi_i32(cpu_CYF, 0x0);
			tcg_gen_mov_i32(r3_local, r2_local);
			tcg_gen_br(end);

			gen_set_label(cont);


			tcg_gen_subi_i32(r1_local, r1_local, 0x1);	//shift by one less
			tcg_gen_sar_i32(r3_local, r2_local, r1_local);
			tcg_gen_andi_i32(cpu_CYF, r3_local, 0x1);	//LSB here is the last bit to be shifted
			tcg_gen_sari_i32(r3_local, r3_local, 0x1);

			gen_set_label(end);

			gen_set_gpr(int_rs3, r3_local);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r3_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r3_local, 0x1f);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

            tcg_temp_free(r3_local);
            tcg_temp_free(r2_local);
            tcg_temp_free(r1_local);
		}
			break;

		case OPC_RH850_SASF_cccc_reg2: {
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv operand_local = tcg_temp_local_new_i32();

			int_cond = extract32(ctx->opcode,0,4);
			TCGv condResult = condition_satisfied(int_cond);
			cont = gen_new_label();

			tcg_gen_shli_tl(r2_local, tcg_r2, 0x1);

			tcg_gen_movi_i32(operand_local, 0x00000000);
			tcg_gen_brcondi_i32(TCG_COND_NE, condResult, 0x1, cont);
            tcg_temp_free(condResult);
            tcg_gen_movi_i32(operand_local, 0x00000001);

			gen_set_label(cont);
			tcg_gen_or_tl(r2_local, r2_local, operand_local);

			gen_set_gpr(rs2, r2_local);

            tcg_temp_free(r2_local);
            tcg_temp_free(operand_local);
		}
			break;

		case OPC_RH850_SETF_cccc_reg2:{

			TCGv operand_local = tcg_temp_local_new_i32();
			int_cond = extract32(ctx->opcode,0,4);
			TCGv condResult = condition_satisfied(int_cond);
			cont = gen_new_label();

			tcg_gen_movi_i32(operand_local, 0x00000000);
			tcg_gen_brcondi_i32(TCG_COND_NE, condResult, 0x1, cont);
            tcg_temp_free(condResult);
			tcg_gen_movi_i32(operand_local, 0x00000001);

			gen_set_label(cont);

			gen_set_gpr(rs2, operand_local);

            tcg_temp_free(operand_local);
		}
			break;

		case OPC_RH850_SHL_reg1_reg2: {

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv temp_local = tcg_temp_local_new_i32();

			tcg_gen_mov_i32(r1_local, tcg_r1);
			tcg_gen_mov_i32(r2_local, tcg_r2);

			cont = gen_new_label();
			end = gen_new_label();

			tcg_gen_andi_i32(r1_local, r1_local, 0x1f); 	//get only lower 5 bits

			tcg_gen_brcondi_i32(TCG_COND_EQ, r1_local, 0x0, cont);

			tcg_gen_subi_i32(temp_local, r1_local, 0x1); 	// shifting for [r1]-1
			tcg_gen_shl_tl(r2_local, r2_local, temp_local);

			tcg_gen_shri_i32(cpu_CYF, r2_local, 0x1f);	// checking the last bit to shift
			tcg_gen_shli_i32(r2_local, r2_local, 0x1);		// shifting for that remaining 1

			gen_set_gpr(rs2, r2_local);
			tcg_gen_br(end);

			gen_set_label(cont);////
			tcg_gen_movi_i32(cpu_CYF, 0x0);

			gen_set_label(end);////
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r2_local, 0x1f);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

            tcg_temp_free(r1_local);
            tcg_temp_free(r2_local);
            tcg_temp_free(temp_local);
		}
			break;

		case OPC_RH850_SHL_imm5_reg2: {

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv temp_local = tcg_temp_local_new_i32();

			tcg_gen_mov_i32(r2_local, tcg_r2);

			tcg_gen_movi_tl(r1_local, int_imm);
			tcg_gen_ext8u_tl(r1_local, r1_local);

			cont = gen_new_label();
			end = gen_new_label();

			tcg_gen_brcondi_i32(TCG_COND_EQ, r1_local, 0x0, cont);

			tcg_gen_subi_i32(temp_local, r1_local, 0x1);
			tcg_gen_shl_tl(r2_local, r2_local, temp_local);
			tcg_gen_shri_i32(cpu_CYF, r2_local, 0x1f);
			tcg_gen_shli_tl(r2_local, r2_local, 0x1);
			tcg_gen_br(end);

			gen_set_label(cont);////
			tcg_gen_movi_i32(cpu_CYF, 0x0);

			gen_set_label(end);////
			gen_set_gpr(rs2, r2_local);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r2_local, 0x1f);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

			tcg_temp_free(r1_local);
            tcg_temp_free(r2_local);
            tcg_temp_free(temp_local);
		}
			break;

		case OPC_RH850_SHL_reg1_reg2_reg3: {

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv r3_local = tcg_temp_local_new_i32();
			TCGv temp_local = tcg_temp_local_new_i32();

			tcg_gen_mov_i32(r1_local, tcg_r1);
			tcg_gen_andi_i32(r1_local, r1_local, 0x1f);
			tcg_gen_mov_i32(r2_local, tcg_r2);

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(r3_local,int_rs3);

			cont = gen_new_label();
			end = gen_new_label();

			tcg_gen_brcondi_i32(TCG_COND_EQ, r1_local, 0x0, cont); 	// when reg1 = 0, do not shift

			tcg_gen_subi_i32(temp_local, r1_local, 0x1);
			tcg_gen_shl_tl(r3_local, r2_local, temp_local);

			tcg_gen_shri_i32(cpu_CYF, r3_local, 0x1f);
			tcg_gen_shli_tl(r3_local, r3_local, 0x1);
			tcg_gen_br(end);

			gen_set_label(cont);////
			tcg_gen_mov_i32(r3_local, r2_local);
			tcg_gen_movi_i32(cpu_CYF, 0x0);

			gen_set_label(end);////
			gen_set_gpr(int_rs3, r3_local);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r3_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r3_local, 0x1f);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

            tcg_temp_free(r1_local);
            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
            tcg_temp_free(temp_local);
		}
			break;

		case OPC_RH850_SHR_reg1_reg2: {

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv temp_local = tcg_temp_local_new_i32();
			cont = gen_new_label();
			end = gen_new_label();

			tcg_gen_mov_i32(r1_local, tcg_r1);
			tcg_gen_andi_i32(r1_local, r1_local, 0x1f); //
			tcg_gen_mov_i32(r2_local, tcg_r2);

			tcg_gen_brcondi_i32(TCG_COND_EQ, r1_local, 0x0, cont); //checking for non-shift

			tcg_gen_subi_i32(temp_local, r1_local, 0x1); 	// shifting for [r1]-1
			tcg_gen_shr_tl(r2_local, r2_local, temp_local);


			tcg_gen_andi_i32(cpu_CYF, r2_local, 0x1);	// checking the last bit to shift (LSB)
			tcg_gen_shri_i32(r2_local, r2_local, 0x1);

			tcg_gen_br(end);

			gen_set_label(cont);
			tcg_gen_movi_i32(cpu_CYF, 0x0);

			gen_set_label(end);
			gen_set_gpr(rs2, r2_local);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r2_local, 0x1f);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

			tcg_temp_free(r1_local);
            tcg_temp_free(r2_local);
            tcg_temp_free(temp_local);
		}
			break;

		case OPC_RH850_SHR_imm5_reg2: {

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv temp_local = tcg_temp_local_new_i32();

			tcg_gen_mov_i32(r2_local, tcg_r2);

			tcg_gen_movi_tl(r1_local, int_imm);
			tcg_gen_ext8u_tl(r1_local, r1_local);

			cont = gen_new_label();
			end = gen_new_label();

			tcg_gen_brcondi_i32(TCG_COND_EQ, r1_local, 0x0, cont); //checking for non-shift

			tcg_gen_subi_i32(temp_local, r1_local, 0x1); 	// shifting for [r1]-1
			tcg_gen_shr_tl(r2_local, r2_local, temp_local);

			tcg_gen_andi_i32(cpu_CYF, r2_local, 0x1);	// checking the last bit to shift (LSB)
			tcg_gen_shri_i32(r2_local, r2_local, 0x1);

			tcg_gen_br(end);

			gen_set_label(cont);
			tcg_gen_movi_i32(cpu_CYF, 0x0);

			gen_set_label(end);
			gen_set_gpr(rs2, r2_local);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r2_local, 0x1f);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

			tcg_temp_free(r1_local);
            tcg_temp_free(r2_local);
            tcg_temp_free(temp_local);
		}
			break;

		case OPC_RH850_SHR_reg1_reg2_reg3: {

			TCGv r1_local = tcg_temp_local_new_i32();
			TCGv r2_local = tcg_temp_local_new_i32();
			TCGv r3_local = tcg_temp_local_new_i32();
			TCGv temp_local = tcg_temp_local_new_i32();
			cont = gen_new_label();
			end = gen_new_label();

			tcg_gen_mov_i32(r1_local, tcg_r1);
			tcg_gen_andi_i32(r1_local, r1_local, 0x1f);
			tcg_gen_mov_i32(r2_local, tcg_r2);
			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(r3_local, int_rs3);



			tcg_gen_brcondi_i32(TCG_COND_EQ, r1_local, 0x0, cont); //checking for non-shift

			tcg_gen_subi_i32(temp_local, r1_local, 0x1); 	// shifting for [r1]-1
			tcg_gen_shr_tl(r3_local, r2_local, temp_local);

			tcg_gen_andi_i32(cpu_CYF, r3_local, 0x1);	// checking the last bit to shift (LSB)
			tcg_gen_shri_i32(r3_local, r3_local, 0x1);

			tcg_gen_br(end);

			gen_set_label(cont);
			tcg_gen_movi_i32(cpu_CYF, 0x0);
			tcg_gen_mov_i32(r3_local, r2_local);

			gen_set_label(end);
			gen_set_gpr(int_rs3, r3_local);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r3_local, 0x0);
			tcg_gen_shri_i32(cpu_SF, r3_local, 0x1f);
			tcg_gen_movi_i32(cpu_OVF, 0x0);

            tcg_temp_free(r1_local);
            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
            tcg_temp_free(temp_local);
		}
			break;

		case OPC_RH850_SXB_reg1:
			tcg_gen_andi_tl(tcg_r1, tcg_r1,0xFF);
			tcg_gen_ext8s_tl(tcg_r1, tcg_r1);
			gen_set_gpr(rs1, tcg_r1);
			break;

		case OPC_RH850_SXH_reg1:
			tcg_gen_andi_tl(tcg_r1, tcg_r1,0xFFFF);
			tcg_gen_ext16s_tl(tcg_r1, tcg_r1);
			gen_set_gpr(rs1, tcg_r1);
			break;

		case OPC_RH850_ZXH_reg1:
			tcg_gen_andi_tl(tcg_r1, tcg_r1,0xFFFF);
			tcg_gen_ext16u_tl(tcg_r1, tcg_r1);
			gen_set_gpr(rs1, tcg_r1);
			break;

		case OPC_RH850_ZXB_reg1:
			tcg_gen_andi_tl(tcg_r1, tcg_r1,0xFF);
			tcg_gen_ext8u_tl(tcg_r1, tcg_r1);
			gen_set_gpr(rs1, tcg_r1);
			break;
	}

	tcg_temp_free(tcg_r1);
	tcg_temp_free(tcg_r2);
	tcg_temp_free(tcg_r3);
	tcg_temp_free(tcg_imm);
	tcg_temp_free(tcg_temp);
	tcg_temp_free(tcg_temp2);
    tcg_temp_free(insert);
}

static void gen_bit_search(DisasContext *ctx, int rs2, int operation)
{

	TCGv tcg_r2 = tcg_temp_new();
	TCGv tcg_r3 = tcg_temp_new();
	int int_rs3;
	int_rs3 = extract32(ctx->opcode, 27, 5);

	gen_get_gpr(tcg_r2, rs2);
	gen_get_gpr(tcg_r3, int_rs3);

	TCGLabel *end;
	TCGLabel *found;
	TCGLabel *loop;

	switch(operation){
		case OPC_RH850_SCH0L_reg2_reg3: {

			TCGv foundFlag = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv r3_local = tcg_temp_local_new();
			TCGv result = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();
			TCGv count = tcg_temp_local_new();
			tcg_gen_mov_i32(r2_local, tcg_r2);
			tcg_gen_mov_i32(r3_local, tcg_r3);
			tcg_gen_movi_i32(count, 0x0);

			end = gen_new_label();
			found = gen_new_label();
			loop = gen_new_label();

			gen_set_label(loop);//---------------------------------------------------

			tcg_gen_shl_i32(check, r2_local, count);
			tcg_gen_ori_i32(check, check, 0x7fffffff);	// check MSB bit
			tcg_gen_brcondi_tl(TCG_COND_EQ, check, 0x7fffffff, found);

			tcg_gen_addi_i32(count, count, 0x1);
			tcg_gen_brcondi_tl(TCG_COND_NE, count, 0x20, loop);//--------------------

			tcg_gen_movi_i32(result, 0x0);
			tcg_gen_movi_i32(foundFlag, 0x0);
			tcg_gen_br(end);

			gen_set_label(found);
			tcg_gen_movi_i32(foundFlag, 0x1);
			tcg_gen_addi_i32(result, count, 0x1);

			//tcg_gen_brcondi_tl(TCG_COND_NE, result, 0x20, end);
			//tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_CYF, foundFlag, 0x1); //setting CY if found at the end

			gen_set_label(end);

			gen_set_gpr(int_rs3, result);

			tcg_gen_setcondi_i32(TCG_COND_NE, cpu_ZF, foundFlag, 0x1); //setting Z if not found
			tcg_gen_movi_i32(cpu_OVF, 0x0);
			tcg_gen_movi_i32(cpu_SF, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_CYF, r2_local, 0xfffffffe); //setting CY if found at the end

            tcg_temp_free(foundFlag);
            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
			tcg_temp_free(check);
            tcg_temp_free(count);
			tcg_temp_free(result);
		}	break;

		case OPC_RH850_SCH0R_reg2_reg3: {

			TCGv foundFlag = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv r3_local = tcg_temp_local_new();
			TCGv result = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();
			TCGv count = tcg_temp_local_new();
			tcg_gen_mov_i32(r2_local, tcg_r2);
			tcg_gen_mov_i32(r3_local, tcg_r3);
			tcg_gen_movi_i32(count, 0x0);

			end = gen_new_label();
			found = gen_new_label();
			loop = gen_new_label();

			gen_set_label(loop);//---------------------------------------------------

			tcg_gen_shr_i32(check, r2_local, count);
			tcg_gen_ori_i32(check, check, 0xfffffffe);	// check MSB bit
			tcg_gen_brcondi_tl(TCG_COND_EQ, check, 0xfffffffe, found);

			tcg_gen_addi_i32(count, count, 0x1);
			tcg_gen_brcondi_tl(TCG_COND_NE, count, 0x20, loop);//--------------------

			tcg_gen_movi_i32(result, 0x0);
			tcg_gen_movi_i32(foundFlag, 0x0);
			tcg_gen_br(end);

			gen_set_label(found);
			tcg_gen_movi_i32(foundFlag, 0x1);
			tcg_gen_addi_i32(result, count, 0x1);

			//tcg_gen_brcondi_tl(TCG_COND_NE, result, 0x20, end);
			//tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_CYF, foundFlag, 0x1); //setting CY if found

			gen_set_label(end);

			gen_set_gpr(int_rs3, result);

			tcg_gen_setcondi_i32(TCG_COND_NE, cpu_ZF, foundFlag, 0x1); //setting Z if not found
			tcg_gen_movi_i32(cpu_OVF, 0x0);
			tcg_gen_movi_i32(cpu_SF, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_CYF, r2_local, 0x7fffffff);

            tcg_temp_free(foundFlag);
            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
            tcg_temp_free(check);
            tcg_temp_free(count);
            tcg_temp_free(result);
		}	break;

		case OPC_RH850_SCH1L_reg2_reg3: {

			TCGv foundFlag = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv r3_local = tcg_temp_local_new();
			TCGv result = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();
			TCGv count = tcg_temp_local_new();
			tcg_gen_mov_i32(r2_local, tcg_r2);
			tcg_gen_mov_i32(r3_local, tcg_r3);
			tcg_gen_movi_i32(count, 0x0);

			end = gen_new_label();
			found = gen_new_label();
			loop = gen_new_label();

			gen_set_label(loop);//---------------------------------------------------

			tcg_gen_shl_i32(check, r2_local, count);
			tcg_gen_andi_i32(check, check, 0x80000000);	// check MSB bit
			tcg_gen_brcondi_tl(TCG_COND_EQ, check, 0x80000000, found);

			tcg_gen_addi_i32(count, count, 0x1);
			tcg_gen_brcondi_tl(TCG_COND_NE, count, 0x20, loop);//--------------------

			tcg_gen_movi_i32(result, 0x0);
			tcg_gen_movi_i32(foundFlag, 0x0);
			tcg_gen_br(end);

			gen_set_label(found);
			tcg_gen_movi_i32(foundFlag, 0x1);
			tcg_gen_addi_i32(result, count, 0x1);

			//tcg_gen_brcondi_tl(TCG_COND_NE, result, 0x20, end);
			//tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_CYF, foundFlag, 0x1); //setting CY if found

			gen_set_label(end);

			gen_set_gpr(int_rs3, result);

			tcg_gen_setcondi_i32(TCG_COND_NE, cpu_ZF, foundFlag, 0x1); //setting Z if not found
			tcg_gen_movi_i32(cpu_OVF, 0x0);
			tcg_gen_movi_i32(cpu_SF, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_CYF, r2_local, 0x1);

            tcg_temp_free(foundFlag);
            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
            tcg_temp_free(check);
            tcg_temp_free(count);
            tcg_temp_free(result);
		}	break;

		case OPC_RH850_SCH1R_reg2_reg3: {

			TCGv foundFlag = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv r3_local = tcg_temp_local_new();
			TCGv result = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();
			TCGv count = tcg_temp_local_new();

			tcg_gen_mov_i32(r2_local, tcg_r2);
			tcg_gen_mov_i32(r3_local, tcg_r3);
			tcg_gen_movi_i32(count, 0x0);

			end = gen_new_label();
			found = gen_new_label();
			loop = gen_new_label();

			gen_set_label(loop);//---------------------------------------------------

			tcg_gen_shr_i32(check, r2_local, count);
			tcg_gen_andi_i32(check, check, 0x1);	// check MSB bit
			tcg_gen_brcondi_tl(TCG_COND_EQ, check, 0x1, found);

			tcg_gen_addi_i32(count, count, 0x1);
			tcg_gen_brcondi_tl(TCG_COND_NE, count, 0x20, loop);//--------------------

			tcg_gen_movi_i32(result, 0x0);
			tcg_gen_movi_i32(foundFlag, 0x0);
			tcg_gen_br(end);

			gen_set_label(found);
			tcg_gen_movi_i32(foundFlag, 0x1);
			tcg_gen_addi_i32(result, count, 0x1);

			//tcg_gen_brcondi_tl(TCG_COND_NE, result, 0x20, end);
			//tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_CYF, foundFlag, 0x1); //setting CY if found

			gen_set_label(end);

			gen_set_gpr(int_rs3, result);

			tcg_gen_setcondi_i32(TCG_COND_NE, cpu_ZF, foundFlag, 0x1); //setting Z if not found
			tcg_gen_movi_i32(cpu_OVF, 0x0);
			tcg_gen_movi_i32(cpu_SF, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_CYF, r2_local, 0x80000000);

            tcg_temp_free(foundFlag);
            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
            tcg_temp_free(check);
            tcg_temp_free(count);
            tcg_temp_free(result);
		}	break;
	}

	tcg_temp_free(tcg_r2);
    tcg_temp_free(tcg_r3);
}

static void gen_divide(DisasContext *ctx, int rs1, int rs2, int operation)
{

	TCGv tcg_r1 = tcg_temp_new();
	TCGv tcg_r2 = tcg_temp_new();

	gen_get_gpr(tcg_r1, rs1);
	gen_get_gpr(tcg_r2, rs2);

	int int_rs3;

	TCGv tcg_r3 = tcg_temp_new();

	switch(operation){

		case OPC_RH850_DIV_reg1_reg2_reg3:{

			TCGLabel *cont;
			TCGLabel *end;
			TCGLabel *fin;

			TCGv r1_local = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv r3_local = tcg_temp_local_new();

			tcg_gen_mov_i32(r1_local, tcg_r1);
			tcg_gen_mov_i32(r2_local, tcg_r2);

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(tcg_r3, int_rs3);
			tcg_gen_mov_i32(r3_local, tcg_r3);
			TCGv overflowed = tcg_temp_local_new();
			TCGv overflowed2 = tcg_temp_local_new();

			cont = gen_new_label();
			end = gen_new_label();
			fin = gen_new_label();

			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_OVF, r1_local, 0x0);
			tcg_gen_brcondi_i32(TCG_COND_NE, cpu_OVF, 0x1, cont); 		//if r1=0 jump to end
			///// regs should be undefined!!
			tcg_gen_movi_i32(r2_local, 0x80000000);
			/////
			tcg_gen_br(fin);

			gen_set_label(cont);

			tcg_gen_setcondi_i32(TCG_COND_EQ, overflowed, r2_local, 0x80000000);
			tcg_gen_setcondi_i32(TCG_COND_EQ, overflowed2, r1_local, 0xffffffff);
			tcg_gen_and_i32(overflowed, overflowed, overflowed2);		//if both

			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_OVF, overflowed, 0x1);	//are 1
			tcg_gen_brcondi_i32(TCG_COND_NE, cpu_OVF, 0x1, end);
			tcg_gen_movi_i32(r2_local, 0x80000000);						//DO THIS
			tcg_gen_movi_i32(r3_local, 0x0000);
			gen_set_gpr(rs2, r2_local);			//write zeros if undefined
			gen_set_gpr(int_rs3, r3_local);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_LT, cpu_SF, r2_local, 0x0);
			tcg_gen_br(fin);

			gen_set_label(end);

			tcg_gen_rem_i32(r3_local, r2_local, r1_local);
			tcg_gen_div_i32(r2_local, r2_local, r1_local);

			if(rs2==int_rs3){
				gen_set_gpr(rs2, r3_local);
			} else {
				gen_set_gpr(rs2, r2_local);
				gen_set_gpr(int_rs3, r3_local);
			}

			tcg_gen_setcondi_i32(TCG_COND_LT, cpu_SF, r2_local, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);

			gen_set_label(fin);

            tcg_temp_free(overflowed);
            tcg_temp_free(overflowed2);
            tcg_temp_free(r1_local);
            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
		}	break;

		case OPC_RH850_DIVH_reg1_reg2:{

			TCGLabel *cont;
			TCGLabel *end;
			TCGLabel *fin;

			tcg_gen_andi_i32(tcg_r1, tcg_r1, 0x0000FFFF);
			tcg_gen_ext16s_i32(tcg_r1, tcg_r1);

			TCGv r1_local = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv overflowed = tcg_temp_local_new();
			TCGv overflowed2 = tcg_temp_local_new();

			tcg_gen_mov_i32(r1_local, tcg_r1);
			tcg_gen_mov_i32(r2_local, tcg_r2);

			cont = gen_new_label();
			end = gen_new_label();
			fin = gen_new_label();

			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_OVF, r1_local, 0x0);
			tcg_gen_brcondi_i32(TCG_COND_NE, cpu_OVF, 0x1, cont); 		//if r1=0 jump to cont
			tcg_gen_br(fin);

			gen_set_label(cont);

			tcg_gen_setcondi_i32(TCG_COND_EQ, overflowed, r2_local, 0x80000000);
			tcg_gen_setcondi_i32(TCG_COND_EQ, overflowed2, r1_local, 0xffffffff);
			tcg_gen_and_i32(overflowed, overflowed, overflowed2);		//if both

			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_OVF, overflowed, 0x1);	//are 1
			tcg_gen_brcondi_i32(TCG_COND_NE, cpu_OVF, 0x1, end);
			tcg_gen_movi_i32(r2_local, 0x80000000);						//DO THIS
			tcg_gen_movi_i32(cpu_OVF, 0x1);
			gen_set_gpr(rs2, r2_local);
			tcg_gen_setcondi_i32(TCG_COND_LT, cpu_SF, r2_local, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);
			tcg_gen_br(fin);

			gen_set_label(end);

			tcg_gen_div_i32(r2_local, r2_local, r1_local);
			gen_set_gpr(rs2, r2_local);

			tcg_gen_setcondi_i32(TCG_COND_LT, cpu_SF, r2_local, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);

			gen_set_label(fin);

            tcg_temp_free(overflowed);
            tcg_temp_free(overflowed2);
            tcg_temp_free(r1_local);
            tcg_temp_free(r2_local);
		}	break;

		case OPC_RH850_DIVH_reg1_reg2_reg3: {
			// 0x80000000/0xffffffff=0x80000000; cpu_OVF=1, cpu_Z=1?
			// reg2/0x0000=undefined; cpu_OVF=1
			// if reg2==reg3; reg2=remainder

			TCGLabel *cont;
			TCGLabel *end;
			TCGLabel *fin;

			TCGv r1_local = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv r3_local = tcg_temp_local_new();

			tcg_gen_andi_i32(tcg_r1, tcg_r1, 0x0000FFFF);
			tcg_gen_ext16s_i32(tcg_r1, tcg_r1);
			tcg_gen_mov_i32(r1_local, tcg_r1);
			tcg_gen_mov_i32(r2_local, tcg_r2);

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(tcg_r3, int_rs3);
			tcg_gen_mov_i32(r3_local, tcg_r3);
			TCGv overflowed = tcg_temp_local_new();
			TCGv overflowed2 = tcg_temp_local_new();

			cont = gen_new_label();
			end = gen_new_label();
			fin = gen_new_label();

			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_OVF, r1_local, 0x0);
			tcg_gen_brcondi_i32(TCG_COND_NE, cpu_OVF, 0x1, cont);
			tcg_gen_br(fin);

			gen_set_label(cont);	/////

			tcg_gen_setcondi_i32(TCG_COND_EQ, overflowed, r2_local, 0x80000000);
			tcg_gen_setcondi_i32(TCG_COND_EQ, overflowed2, r1_local, 0xffffffff);
			tcg_gen_and_i32(overflowed, overflowed, overflowed2);	// if result is 1, cpu_OVF = 1

			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_OVF, overflowed, 0x1);
			tcg_gen_brcondi_i32(TCG_COND_NE, cpu_OVF, 0x1, end);
			tcg_gen_movi_i32(r2_local, 0x80000000);
			tcg_gen_movi_i32(r3_local, 0x0000);
			tcg_gen_movi_i32(cpu_OVF, 0x1);
			gen_set_gpr(rs2, r2_local);
			gen_set_gpr(int_rs3, r3_local);
			tcg_gen_setcondi_i32(TCG_COND_LT, cpu_SF, r2_local, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);
			tcg_gen_br(fin);

			gen_set_label(end);		/////

			tcg_gen_rem_i32(r3_local, r2_local, r1_local);
			tcg_gen_div_i32(r2_local, r2_local, r1_local);

			if(rs2==int_rs3){
				gen_set_gpr(rs2, r3_local);
			} else {
				gen_set_gpr(rs2, r2_local);
				gen_set_gpr(int_rs3, r3_local);
			}

			tcg_gen_setcondi_i32(TCG_COND_LT, cpu_SF, r2_local, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);

			gen_set_label(fin);		/////

            tcg_temp_free(overflowed);
            tcg_temp_free(overflowed2);
            tcg_temp_free(r1_local);
            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);

		}	break;

		case OPC_RH850_DIVHU_reg1_reg2_reg3:{

			TCGLabel *cont;
			TCGLabel *fin;

			TCGv r1_local = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv r3_local = tcg_temp_local_new();

			tcg_gen_andi_i32(tcg_r1, tcg_r1, 0x0000FFFF);
			tcg_gen_ext16u_i32(tcg_r1, tcg_r1);
			tcg_gen_mov_i32(r1_local, tcg_r1);

			tcg_gen_mov_i32(r2_local, tcg_r2);

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(tcg_r3, int_rs3);
			tcg_gen_mov_i32(r3_local, tcg_r3);

			cont = gen_new_label();
			fin = gen_new_label();

			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_OVF, r1_local, 0x0);
			tcg_gen_brcondi_i32(TCG_COND_NE, cpu_OVF, 0x1, cont);
			tcg_gen_br(fin);

			gen_set_label(cont);	/////
			tcg_gen_remu_i32(r3_local, r2_local, r1_local);
			tcg_gen_divu_i32(r2_local, r2_local, r1_local);

			if(rs2==int_rs3){
				gen_set_gpr(rs2, r3_local);
			} else {
				gen_set_gpr(rs2, r2_local);
				gen_set_gpr(int_rs3, r3_local);
			}

			tcg_gen_setcondi_i32(TCG_COND_LT, cpu_SF, r2_local, 0x0);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);

			gen_set_label(fin);		/////

            tcg_temp_free(r1_local);
            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
		}
			break;

		case OPC_RH850_DIVU_reg1_reg2_reg3:{

			// reg2/0x0000=undefined; cpu_OVF=1
			// if reg2==reg3; reg2=remainder

			TCGLabel *cont;
			TCGLabel *fin;

			TCGv r1_local = tcg_temp_local_new();
			TCGv r2_local = tcg_temp_local_new();
			TCGv r3_local = tcg_temp_local_new();
			TCGv check = tcg_temp_local_new();

			tcg_gen_mov_i32(r1_local, tcg_r1);
			tcg_gen_mov_i32(r2_local, tcg_r2);

			int_rs3 = extract32(ctx->opcode, 27, 5);
			gen_get_gpr(tcg_r3, int_rs3);
			tcg_gen_mov_i32(r3_local, tcg_r3);

			cont = gen_new_label();
			fin = gen_new_label();

			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_OVF, r1_local, 0x0);
			tcg_gen_brcondi_i32(TCG_COND_NE, cpu_OVF, 0x1, cont);
			tcg_gen_br(fin);

			gen_set_label(cont);	/////

			tcg_gen_remu_i32(r3_local, r2_local, r1_local);
			tcg_gen_divu_i32(r2_local, r2_local, r1_local);

			if(rs2==int_rs3){
				gen_set_gpr(rs2, r3_local);
			} else {
				gen_set_gpr(rs2, r2_local);
				gen_set_gpr(int_rs3, r3_local);
			}

			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_ZF, r2_local, 0x0);
			tcg_gen_andi_i32(check, r2_local, 0x80000000);
			tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_SF, check, 0x80000000);

			gen_set_label(fin);		/////

            tcg_temp_free(r1_local);
            tcg_temp_free(r2_local);
            tcg_temp_free(r3_local);
            tcg_temp_free(check);
		}
			break;
	}

	tcg_temp_free_i32(tcg_r1);
	tcg_temp_free_i32(tcg_r2);
	tcg_temp_free_i32(tcg_r3);
}

static void gen_branch(CPURH850State *env, DisasContext *ctx, uint32_t cond,
                       int rs1, int rs2, target_long bimm)
{
    TCGLabel *l = gen_new_label();
    TCGv condOK = tcg_temp_new();
    TCGv condResult = condition_satisfied(cond);
    tcg_gen_movi_i32(condOK, 0x1);

    tcg_gen_brcond_tl(TCG_COND_EQ, condResult, condOK, l);

    tcg_temp_free(condResult);
    tcg_temp_free(condOK);

    gen_goto_tb_imm(ctx, 1, ctx->base.pc_next); // no jump, continue with next instr.
    gen_set_label(l); /* branch taken */
   	gen_goto_tb_imm(ctx, 0, ctx->pc + bimm);  // jump
   	ctx->base.is_jmp = DISAS_TB_EXIT_ALREADY_GENERATED;
}

static void gen_jmp(DisasContext *ctx, int rs1, uint32_t disp32, int operation)
{
	// disp32 is already generated when entering calling this function
	int rs2, rs3;
	TCGv link_addr = tcg_temp_new();
	TCGv dest_addr = tcg_temp_new();

	switch(operation){
	case OPC_RH850_JR_imm22:
	case OPC_RH850_JR_imm32:
		tcg_gen_mov_i32(dest_addr, cpu_pc);
		break;
	case OPC_RH850_JARL_disp22_reg2:
		tcg_gen_mov_i32(dest_addr, cpu_pc);
		rs2 = extract32(ctx->opcode, 11, 5);
		tcg_gen_addi_i32(link_addr, cpu_pc, 0x4);
		gen_set_gpr(rs2, link_addr);
		break;
	case OPC_RH850_JARL_disp32_reg1:
		tcg_gen_mov_i32(dest_addr, cpu_pc);
		tcg_gen_addi_i32(link_addr, cpu_pc, 0x6);
		gen_set_gpr(rs1, link_addr);
		break;
	case OPC_RH850_JARL_reg1_reg3:
	    gen_get_gpr(dest_addr, rs1);
		rs3 = extract32(ctx->opcode, 27, 5);
		tcg_gen_addi_i32(link_addr, cpu_pc, 0x4);
		gen_set_gpr(rs3, link_addr);
		break;
	default:  // JMP instruction
        gen_get_gpr(dest_addr, rs1);
	}

	if (disp32) {
		tcg_gen_addi_tl(dest_addr, dest_addr, disp32);
	}

	tcg_gen_andi_i32(dest_addr, dest_addr, 0xfffffffe);

    tcg_gen_mov_i32(cpu_pc, dest_addr);
    tcg_temp_free(link_addr);
    tcg_temp_free(dest_addr);

    gen_goto_tb(ctx, 0, cpu_pc);
    ctx->base.is_jmp = DISAS_TB_EXIT_ALREADY_GENERATED;
}

static void gen_loop(DisasContext *ctx, int rs1, int32_t disp16)
{
    TCGLabel *l = gen_new_label();
    TCGv zero_local = tcg_temp_local_new();
    TCGv r1_local = tcg_temp_local_new();
    TCGv minusone_local = tcg_temp_local_new();

    tcg_gen_movi_i32(zero_local, 0);
    tcg_gen_movi_i32(minusone_local, 0xffffffff);
    gen_get_gpr(r1_local, rs1);
	gen_add_CC(r1_local, minusone_local);    //set flags
	tcg_gen_add_i32(r1_local, r1_local, minusone_local);
	gen_set_gpr(rs1, r1_local);

	flags_to_psw_z_cy_ov_s();

	tcg_gen_brcond_tl(TCG_COND_NE, r1_local, zero_local, l);

    tcg_temp_free(r1_local);
    tcg_temp_free(zero_local);
    tcg_temp_free(minusone_local);

    gen_goto_tb_imm(ctx, 0, ctx->base.pc_next); 	// no jump, continue with next instr.
    gen_set_label(l); 					// branch taken
    gen_goto_tb_imm(ctx, 1, ctx->pc - disp16);

    ctx->base.is_jmp = DISAS_TB_EXIT_ALREADY_GENERATED;
}

static void gen_bit_manipulation(DisasContext *ctx, int rs1, int rs2, int operation){

	TCGv r1 = tcg_temp_new_i32();
	TCGv r2 = tcg_temp_new_i32();
	TCGv tcg_disp = tcg_temp_new_i32();
	TCGv one = tcg_temp_new_i32();

	TCGv temp = tcg_temp_new_i32();
	TCGv test = tcg_temp_new_i32();
	TCGv adr = tcg_temp_new_i32();
	uint32_t disp16 = extract32(ctx->opcode, 16, 16);

	int bit;

	switch(operation){
		case OPC_RH850_SET1_reg2_reg1:

			gen_get_gpr(adr, rs1);
			gen_get_gpr(r2, rs2);
			tcg_gen_movi_i32(one, 0x1);

			tcg_gen_qemu_ld_i32(temp, adr, MEM_IDX, MO_UB);

			tcg_gen_shl_i32(r2, one, r2);

			tcg_gen_and_i32(test, temp, r2);
			tcg_gen_setcond_i32(TCG_COND_NE, cpu_ZF, test, r2);

			tcg_gen_or_i32(temp, temp, r2);

			tcg_gen_qemu_st_i32(temp, adr, MEM_IDX, MO_UB);

			break;
		case OPC_RH850_SET1_bit3_disp16_reg1:

			gen_get_gpr(r1, rs1);
			tcg_gen_movi_i32(tcg_disp, disp16);
			tcg_gen_ext16s_i32(tcg_disp, tcg_disp);
			tcg_gen_add_i32(adr, r1, tcg_disp);

			bit = extract32(ctx->opcode, 11, 3);

			tcg_gen_qemu_ld_i32(temp, adr, MEM_IDX, MO_UB);

			tcg_gen_andi_i32(test, temp, (0x1 << bit));
			tcg_gen_setcondi_i32(TCG_COND_NE, cpu_ZF, test, (0x1 << bit));

			tcg_gen_ori_i32(temp, temp, (0x1 << bit));

			tcg_gen_qemu_st_i32(temp, adr, MEM_IDX, MO_UB);

			break;

		case OPC_RH850_NOT1_reg2_reg1:

			gen_get_gpr(adr, rs1);
			gen_get_gpr(r2, rs2);
			tcg_gen_movi_i32(one, 0x1);

			tcg_gen_qemu_ld_i32(temp, adr, MEM_IDX, MO_UB);

			tcg_gen_shl_i32(r2, one, r2); // r2 = mask

			tcg_gen_and_i32(test, temp, r2);
			tcg_gen_setcond_i32(TCG_COND_NE, cpu_ZF, test, r2);

			//test = temp & mask
			tcg_gen_and_i32(test, temp, r2);
			//test = not (test) & mask
			tcg_gen_not_i32(test, test);
			tcg_gen_and_i32(test, test, r2);
			//temp = temp & not(mask)
			tcg_gen_not_i32(r2, r2);
			tcg_gen_and_i32(temp, temp, r2);
			//temp = temp or test
			tcg_gen_or_i32(temp, temp, test);

			tcg_gen_qemu_st_i32(temp, adr, MEM_IDX, MO_UB);

			break;

		case OPC_RH850_NOT1_bit3_disp16_reg1:

			gen_get_gpr(r1, rs1);
			tcg_gen_movi_i32(tcg_disp, disp16);
			tcg_gen_ext16s_i32(tcg_disp, tcg_disp);
			tcg_gen_add_i32(adr, r1, tcg_disp);

			bit = extract32(ctx->opcode, 11, 3);

			tcg_gen_qemu_ld_i32(temp, adr, MEM_IDX, MO_UB);

			tcg_gen_andi_i32(test, temp, (0x1 << bit));
			tcg_gen_setcondi_i32(TCG_COND_NE, cpu_ZF, test, (0x1 << bit));

			tcg_gen_movi_i32(r2, (0x1 << bit)); // r2 = mask

			//test = temp & mask
			tcg_gen_and_i32(test, temp, r2);
			//test = not (test) & mask
			tcg_gen_not_i32(test, test);
			tcg_gen_and_i32(test, test, r2);
			//temp = temp & not(mask)
			tcg_gen_not_i32(r2, r2);
			tcg_gen_and_i32(temp, temp, r2);
			//temp = temp or test
			tcg_gen_or_i32(temp, temp, test);

			tcg_gen_qemu_st_i32(temp, adr, MEM_IDX, MO_UB);

			break;

		case OPC_RH850_CLR1_reg2_reg1:

			gen_get_gpr(adr, rs1);
			gen_get_gpr(r2, rs2);
			tcg_gen_movi_i32(one, 0x1);

			tcg_gen_qemu_ld_i32(temp, adr, MEM_IDX, MO_UB);
			tcg_gen_andi_i32(r2, r2, 0x7);
			tcg_gen_shl_i32(r2, one, r2);

			tcg_gen_and_i32(test, temp, r2);
			tcg_gen_setcond_i32(TCG_COND_NE, cpu_ZF, test, r2);

			tcg_gen_not_i32(r2, r2);
			tcg_gen_and_i32(temp, temp, r2);

			tcg_gen_qemu_st_i32(temp, adr, MEM_IDX, MO_UB);

			break;

		case OPC_RH850_CLR1_bit3_disp16_reg1:

			gen_get_gpr(r1, rs1);
			tcg_gen_movi_i32(tcg_disp, disp16);
			tcg_gen_ext16s_i32(tcg_disp, tcg_disp);
			tcg_gen_add_i32(adr, r1, tcg_disp);

			bit = extract32(ctx->opcode, 11, 3);

			tcg_gen_qemu_ld_i32(temp, adr, MEM_IDX, MO_UB);

			tcg_gen_movi_i32(test, (0x1 << bit));
			tcg_gen_andi_i32(test, temp, (0x1 << bit));
			tcg_gen_setcondi_i32(TCG_COND_NE, cpu_ZF, test, (0x1 << bit));

			tcg_gen_movi_i32(test, (0x1 << bit));
			tcg_gen_not_i32(test, test);
			tcg_gen_and_i32(temp, temp, test);

			tcg_gen_qemu_st_i32(temp, adr, MEM_IDX, MO_UB);
			break;

		case OPC_RH850_TST1_reg2_reg1:

			gen_get_gpr(adr, rs1);
			gen_get_gpr(r2, rs2);
			tcg_gen_movi_i32(one, 0x1);

			tcg_gen_qemu_ld_i32(temp, adr, MEM_IDX, MO_UB);

			tcg_gen_shl_i32(r2, one, r2);

			tcg_gen_and_i32(test, temp, r2);
			tcg_gen_setcond_i32(TCG_COND_NE, cpu_ZF, test, r2);

			break;

		case OPC_RH850_TST1_bit3_disp16_reg1:

			gen_get_gpr(r1, rs1);
			tcg_gen_movi_i32(tcg_disp, disp16);
			tcg_gen_ext16s_i32(tcg_disp, tcg_disp);
			tcg_gen_add_i32(adr, r1, tcg_disp);

			bit = extract32(ctx->opcode, 11, 3);

			tcg_gen_qemu_ld_i32(temp, adr, MEM_IDX, MO_UB);

			tcg_gen_movi_i32(test, (0x1 << bit));
			tcg_gen_andi_i32(test, temp, (0x1 << bit));
			tcg_gen_setcondi_i32(TCG_COND_NE, cpu_ZF, test, (0x1 << bit));

			break;
	}

	tcg_temp_free_i32(r1);
	tcg_temp_free_i32(r2);
	tcg_temp_free_i32(tcg_disp);
	tcg_temp_free_i32(one);
	tcg_temp_free_i32(temp);
	tcg_temp_free_i32(test);
	tcg_temp_free_i32(adr);

}


static void gen_special(DisasContext *ctx, CPURH850State *env, int rs1, int rs2, int operation){

	TCGLabel *storeReg3;
	TCGLabel *cont;
	TCGLabel *excFromEbase;
	TCGLabel * add_scbp;
	int regID;
	int selID = 0;
	int imm;

	switch(operation){
	case OPC_RH850_CALLT_imm6: {
        TCGv temp = tcg_temp_new_i32();
        TCGv adr = tcg_temp_new_i32();

		//setting CTPC to PC+2
		tcg_gen_addi_i32(cpu_sysRegs[BANK_ID_BASIC_0][CTPC_IDX], cpu_pc, 0x2);
		//extracting PSW bits 0:4
		tcg_gen_andi_i32(temp, cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], 0x1f);

		//clearing CTPSW bits 0:4
		tcg_gen_andi_i32(cpu_sysRegs[BANK_ID_BASIC_0][CTPSW_IDX], cpu_sysRegs[BANK_ID_BASIC_0][CTPSW_IDX], 0xffffffe0);
		//setting CPTSW bits 0:4
		tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][CTPSW_IDX], cpu_sysRegs[BANK_ID_BASIC_0][CTPSW_IDX], temp);

		imm = extract32(ctx->opcode, 0, 6);
		tcg_gen_movi_i32(adr, imm);
		tcg_gen_shli_i32(adr, adr, 0x1);
		tcg_gen_ext8s_i32(adr, adr);
		tcg_gen_add_i32(adr, cpu_sysRegs[BANK_ID_BASIC_0][CTBP_IDX], adr);

		tcg_gen_qemu_ld16u(temp, adr, 0);

		tcg_gen_add_i32(cpu_pc, temp, cpu_sysRegs[BANK_ID_BASIC_0][CTBP_IDX]);
	    ctx->base.is_jmp = DISAS_EXIT_TB;

	    tcg_temp_free(temp);
	    tcg_temp_free(adr);
	} break;

	case OPC_RH850_CAXI_reg1_reg2_reg3: {
	    TCGv temp = tcg_temp_new_i32();
	    TCGv adr = tcg_temp_new_i32();
	    TCGv r2 = tcg_temp_new();
	    TCGv r3 = tcg_temp_new();

		storeReg3 = gen_new_label();
		gen_get_gpr(adr, rs1);
		gen_get_gpr(r2, rs2);
		int rs3 = extract32(ctx->opcode, 27, 5);
		gen_get_gpr(r3, rs3);
		tcg_gen_qemu_ld32u(temp, adr, 0);
		storeReg3 = gen_new_label();
		cont = gen_new_label();

		TCGv local_adr = tcg_temp_local_new_i32();
		TCGv local_r2 = tcg_temp_local_new_i32();
		TCGv local_r3 = tcg_temp_local_new_i32();
		TCGv local_temp = tcg_temp_local_new_i32();

		tcg_gen_mov_i32(local_adr, adr);
		tcg_gen_mov_i32(local_r2, r2);
		tcg_gen_mov_i32(local_r3, r3);
		tcg_gen_mov_i32(local_temp, temp);

		gen_sub_CC(local_r2, local_temp);

		tcg_gen_brcondi_i32(TCG_COND_EQ, cpu_ZF, 0x1, storeReg3);
		tcg_gen_qemu_st_tl(local_temp, local_adr, MEM_IDX, MO_TESL);
		tcg_gen_br(cont);

		gen_set_label(storeReg3);
		tcg_gen_qemu_st_tl(local_r3, local_adr, MEM_IDX, MO_TESL);

		gen_set_label(cont);
		gen_set_gpr(rs3, local_temp);

        tcg_temp_free(temp);
        tcg_temp_free(adr);
        tcg_temp_free(r2);
        tcg_temp_free(r3);
		break;
	}

	case OPC_RH850_CTRET: {
	    TCGv temp = tcg_temp_new_i32();

		tcg_gen_mov_i32(cpu_pc, cpu_sysRegs[BANK_ID_BASIC_0][CTPC_IDX]);
		tcg_gen_andi_i32(temp, cpu_sysRegs[BANK_ID_BASIC_0][CTPSW_IDX], 0x1f);

		//clearing lower 5 bits of PSW
		tcg_gen_andi_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], 0xffffffe0);
		//setting lower 5 bits of PSW
		tcg_gen_or_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], temp);

        psw_to_flags(ctx);
	    ctx->base.is_jmp = DISAS_EXIT_TB;

	    tcg_temp_free(temp);
	} break;

	case OPC_RH850_DI:
		tcg_gen_movi_i32(cpu_ID, 0x1);
		break;

	case OPC_RH850_DISPOSE_imm5_list12: {
	    TCGv temp = tcg_temp_new_i32();
	    TCGv adr = tcg_temp_new_i32();

		int list [12] = {31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20};
		int numOfListItems = sizeof(list) / sizeof(list[0]);
		int list12 = extract32(ctx->opcode, 0, 1) | ( (extract32(ctx->opcode, 21, 11)) << 1);

		// reorganising bits that indicate the registers to load
		// doing this for easier looping in correct order
		int dispList = 	((list12 & 0x80) << 4) |
						((list12 & 0x40) << 4) |
						((list12 & 0x20) << 4) |
						((list12 & 0x10) << 4) |
						((list12 & 0x800) >> 4) |
						((list12 & 0x400) >> 4) |
						((list12 & 0x200) >> 4) |
						((list12 & 0x100) >> 4) |
						((list12 & 0x8) << 0) |
						((list12 & 0x4) << 0) |
						((list12 & 0x2) >> 1) |
						((list12 & 0x1) << 1) ;

		int test = 0x1;
		gen_get_gpr(temp, 3); // stack pointer (sp) register is cpu_gpr[3]
		tcg_gen_addi_i32(temp, temp, (extract32(ctx->opcode, 1, 5) << 2));

		TCGv regToLoad = tcg_temp_new_i32();

		for(int i=0; i<numOfListItems; i++){
			tcg_gen_andi_i32(adr, temp, 0xfffffffc); //masking the lower two bits

			if( !((dispList & test)==0x0) ){
				tcg_gen_qemu_ld_i32(regToLoad, adr, MEM_IDX, MO_TESL);

				gen_set_gpr(list[i], regToLoad);
				tcg_gen_addi_i32(temp, temp, 0x4);
			}
			test = test << 1;
		}
		gen_set_gpr(3, temp);

		tcg_temp_free(temp);
        tcg_temp_free(adr);
		}

		break;

	case OPC_RH850_DISPOSE_imm5_list12_reg1: {
	    TCGv temp = tcg_temp_new_i32();
	    TCGv adr = tcg_temp_new_i32();

		int list [12] = {31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20};
		int numOfListItems = sizeof(list) / sizeof(list[0]);
		int list12 = extract32(ctx->opcode, 0, 1) | ( (extract32(ctx->opcode, 21, 11)) << 1);
		TCGv jmpAddr = tcg_temp_new_i32();

		// reorganising bits that indicate the registers to load
		// doing this for easier looping in correct order
		int dispList = 	((list12 & 0x80) << 4) |
						((list12 & 0x40) << 4) |
						((list12 & 0x20) << 4) |
						((list12 & 0x10) << 4) |
						((list12 & 0x800) >> 4) |
						((list12 & 0x400) >> 4) |
						((list12 & 0x200) >> 4) |
						((list12 & 0x100) >> 4) |
						((list12 & 0x8) << 0) |
						((list12 & 0x4) << 0) |
						((list12 & 0x2) >> 1) |
						((list12 & 0x1) << 1) ;

		int test = 0x1;
		gen_get_gpr(temp, 3); // stack pointer (sp) register is cpu_gpr[3]
		tcg_gen_addi_i32(temp, temp, (extract32(ctx->opcode, 1, 5) << 2));

		TCGv regToLoad = tcg_temp_new_i32();

		for(int i=0; i<numOfListItems; i++){
			tcg_gen_andi_i32(adr, temp, 0xfffffffc); //masking the lower two bits

			if( !((dispList & test)==0x0) ){
				tcg_gen_qemu_ld_i32(regToLoad, adr, MEM_IDX, MO_TESL);

				gen_set_gpr(list[i], regToLoad);
				tcg_gen_addi_i32(temp, temp, 0x4);
			}
			test = test << 1;
		}

		gen_get_gpr(jmpAddr, (extract32(ctx->opcode, 16, 5)));
		tcg_gen_mov_i32(cpu_pc, jmpAddr);

		gen_set_gpr(3, temp);
	    ctx->base.is_jmp = DISAS_EXIT_TB;

	    tcg_temp_free(temp);
        tcg_temp_free(adr);
		}
	    break;

	case OPC_RH850_EI:
		tcg_gen_movi_i32(cpu_ID, 0x0);
		break;
	case OPC_RH850_EIRET:
		tcg_gen_mov_i32(cpu_pc, cpu_sysRegs[BANK_ID_BASIC_0][EIPC_IDX]);
		tcg_gen_mov_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], cpu_sysRegs[BANK_ID_BASIC_0][EIPSW_IDX]);
        psw_to_flags(ctx);
	    ctx->base.is_jmp = DISAS_EXIT_TB;
		break;
	case OPC_RH850_FERET:
		tcg_gen_mov_i32(cpu_pc, cpu_sysRegs[BANK_ID_BASIC_0][FEPC_IDX]);
		tcg_gen_mov_i32(cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX], cpu_sysRegs[BANK_ID_BASIC_0][FEPSW_IDX]);
        psw_to_flags(ctx);
	    ctx->base.is_jmp = DISAS_EXIT_TB;
		break;

	case OPC_RH850_FETRAP_vector4: {

		cont = gen_new_label();
		excFromEbase = gen_new_label();
		int vector = extract32(ctx->opcode, 11, 4);
		tcg_gen_addi_i32(cpu_sysRegs[BANK_ID_BASIC_0][FEPC_IDX], cpu_pc, 0x2);
		tcg_gen_mov_i32(cpu_sysRegs[BANK_ID_BASIC_0][FEPSW_IDX], cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX]);

		//writing the exception cause code
		vector += 0x30;
		tcg_gen_movi_i32(cpu_sysRegs[BANK_ID_BASIC_0][FEIC_IDX], vector);
		tcg_gen_movi_i32(cpu_UM, 0x0);
		tcg_gen_movi_i32(cpu_NP, 0x1);
		tcg_gen_movi_i32(cpu_EP, 0x1);
		tcg_gen_movi_i32(cpu_ID, 0x1);

		//writing the except. handler address based on PSW.EBV
		tcg_gen_brcondi_i32(TCG_COND_EQ, cpu_EBV, 0x1, excFromEbase);
		tcg_gen_addi_i32(cpu_pc, cpu_sysRegs[BANK_ID_BASIC_1][RBASE_IDX1], 0x30);	//RBASE + 0x30
		tcg_gen_br(cont);

		gen_set_label(excFromEbase);
		tcg_gen_addi_i32(cpu_pc, cpu_sysRegs[BANK_ID_BASIC_1][EBASE_IDX1], 0x30); //EBASE + 0x30

		gen_set_label(cont);
		//branch to exception handler
	    ctx->base.is_jmp = DISAS_EXIT_TB;
	}	break;

	case OPC_RH850_HALT:
		break;

    case OPC_RH850_LDSR_reg2_regID_selID:
        selID = extract32(ctx->opcode, 27, 5);
        regID = rs2;

        TCGv tmp = tcg_temp_new();
		gen_get_gpr(tmp, rs1);
		// clear read-only bits in value, all other bits in sys reg. This way
		// read-only bits preserve their value given at reset
		tcg_gen_andi_i32(tmp, tmp, rh850_sys_reg_read_only_masks[selID][regID]);
        tcg_gen_andi_i32(cpu_sysRegs[selID][regID], cpu_sysRegs[selID][regID], ~rh850_sys_reg_read_only_masks[selID][regID]);

		tcg_gen_or_i32(cpu_sysRegs[selID][regID], cpu_sysRegs[selID][regID], tmp);
		tcg_temp_free(tmp);
		if(selID == BANK_ID_BASIC_0  &&  regID == PSW_IDX){
			psw_to_flags(ctx);
		}
		break;

	//case OPC_RH850_LDLW:
		//break;

	//case OPC_RH850_NOP:
		//break;

	case OPC_RH850_POPSP_rh_rt:  {
	    TCGv temp = tcg_temp_new_i32();
	    TCGv adr = tcg_temp_new_i32();

		uint32_t rs3 = extract32(ctx->opcode, 27, 5);

		int numOfRegs = (rs3-rs1)+1;

		gen_get_gpr(temp, 3); // stack pointer register is cpu_gpr[3]
		TCGv regToLoad = tcg_temp_new_i32();

		if(rs1<=rs3){

			for(int i=0; i<numOfRegs; i++){

				tcg_gen_andi_i32(adr, temp, 0xfffffffc); // masking the lower two bits

				tcg_gen_qemu_ld_i32(regToLoad, adr, MEM_IDX, MO_TESL);

				gen_set_gpr(rs3-i, regToLoad);
				tcg_gen_addi_i32(temp, temp, 0x4);

				}
			gen_set_gpr(3, temp);
		}

        tcg_temp_free(temp);
        tcg_temp_free(adr);
	}	break;

	case OPC_RH850_PREPARE_list12_imm5:{
	    TCGv temp = tcg_temp_new_i32();
	    TCGv adr = tcg_temp_new_i32();

		// how to manually affect the ff field?

		int list [12] = {20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31};
		int list12 = ( (extract32(ctx->opcode, 21, 11) << 1) | (extract32(ctx->opcode, 0, 1) ) ) ;
		int numOfListItems = sizeof(list) / sizeof(list[0]);
		int prepList = 	((list12 & 0x80) >> 7) |
						((list12 & 0x40) >> 5) |
						((list12 & 0x20) >> 3) |
						((list12 & 0x10) >> 1) |
						((list12 & 0x800) >> 7) |
						((list12 & 0x400) >> 5) |
						((list12 & 0x200) >> 3) |
						((list12 & 0x100) >> 1) |
						((list12 & 0x8) << 5) |
						((list12 & 0x4) << 7) |
						((list12 & 0x2) << 10) |
						((list12 & 0x1) << 10) ;

		int test = 0x1;
		gen_get_gpr(temp, 3); // stack pointer register is cpu_gpr[3]
		TCGv regToStore = tcg_temp_new_i32();

		for(int i=0; i<numOfListItems; i++){

			if( !((prepList & test)==0x0) ){
				tcg_gen_subi_i32(temp, temp, 0x4);
				tcg_gen_andi_i32(adr, temp, 0xfffffffc); //masking the lower two bits
				gen_get_gpr(regToStore, list[i]);
				tcg_gen_qemu_st_i32(regToStore, adr, MEM_IDX, MO_TESL);
				gen_set_gpr(list[i], regToStore);
			}
			test = test << 1;
		}
		tcg_gen_subi_i32(temp, temp, (extract32(ctx->opcode, 1, 5) << 2));
		gen_set_gpr(3, temp);

        tcg_temp_free(temp);
        tcg_temp_free(adr);
	}	break;

	case OPC_RH850_PREPARE_list12_imm5_sp:{
	    TCGv temp = tcg_temp_new_i32();
	    TCGv adr = tcg_temp_new_i32();

		int list [12] = {20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31};
		uint32_t list12 = extract32(ctx->opcode, 0, 1) | ( (extract32(ctx->opcode, 21, 11)) << 1);
		int numOfListItems = sizeof(list) / sizeof(list[0]);
		int prepList = 	((list12 & 0x80) >> 7) |
								((list12 & 0x40) >> 5) |
								((list12 & 0x20) >> 3) |
								((list12 & 0x10) >> 1) |
								((list12 & 0x800) >> 7) |
								((list12 & 0x400) >> 5) |
								((list12 & 0x200) >> 3) |
								((list12 & 0x100) >> 1) |
								((list12 & 0x8) << 5) |
								((list12 & 0x4) << 7) |
								((list12 & 0x2) << 10) |
								((list12 & 0x1) << 10) ;

		uint32_t imm = 0x0;

		int test = 0x1;
		int ff = extract32(ctx->opcode, 19, 2);
		gen_get_gpr(temp, 3); // stack pointer register is cpu_gpr[3]
		TCGv regToStore = tcg_temp_new_i32();

		for(int i=0; i<numOfListItems; i++){

			if( !((prepList & test)==0x0) ){
				tcg_gen_subi_i32(temp, temp, 0x4);
				tcg_gen_andi_i32(adr, temp, 0xfffffffc); //masking the lower two bits
				gen_get_gpr(regToStore, list[i]);
				tcg_gen_qemu_st32(regToStore, adr, MEM_IDX);
				gen_set_gpr(list[i], regToStore);
			}
			test = test << 1;
		}

		tcg_gen_subi_i32(temp, temp, (extract32(ctx->opcode, 1, 5) << 2));

		gen_set_gpr(3, temp);

		switch(ff){

			case 0x0:
				gen_set_gpr(30, temp); //moving sp to ep (element pointer is at cpu_gpr[30])
				break;

			case 0x1:
				imm = cpu_lduw_code(env, ctx->base.pc_next); // fetching additional 16bits from memory
				tcg_gen_movi_i32(temp, imm);
				tcg_gen_ext16s_i32(temp, temp);
				gen_set_gpr(30, temp);
				ctx->base.pc_next+=2;						// increasing PC due to additional fetch
				break;

			case 0x2:
				imm = cpu_lduw_code(env, ctx->base.pc_next); // fetching additional 16bits from memory
				tcg_gen_movi_i32(temp, imm);
				tcg_gen_shli_i32(temp, temp, 0x10);
				gen_set_gpr(30, temp);
				ctx->base.pc_next+=2;
				break;

			case 0x3:
				imm = cpu_lduw_code(env, ctx->base.pc_next) |
				(cpu_lduw_code(env, ctx->base.pc_next + 2) << 0x10);
				// fetching additional 32bits from memory

				tcg_gen_movi_i32(temp, imm);
				gen_set_gpr(30, temp);
				ctx->base.pc_next = ctx->base.pc_next + 4;
				break;
		}

        tcg_temp_free(temp);
        tcg_temp_free(adr);
		}	break;

	case OPC_RH850_PUSHSP_rh_rt: {
	    TCGv temp = tcg_temp_new_i32();
	    TCGv adr = tcg_temp_new_i32();

		uint32_t rs3 = extract32(ctx->opcode, 27, 5);

		int numOfRegs = (rs3-rs1)+1;

		gen_get_gpr(temp, 3); // stack pointer register is cpu_gpr[3]
		TCGv regToStore = tcg_temp_new_i32();
		if(rs1<=rs3){

			for(int i=0; i<numOfRegs; i++){
				tcg_gen_subi_i32(temp, temp, 0x4);
				tcg_gen_andi_i32(adr, temp, 0xfffffffc); // masking the lower two bits

				gen_get_gpr(regToStore, rs1+i);

				tcg_gen_qemu_st_i32(regToStore, adr, MEM_IDX, MO_TESL);
				}
			gen_set_gpr(3, temp);
		}

        tcg_temp_free(temp);
        tcg_temp_free(adr);
	}	break;

	case OPC_RH850_RIE: {

		cont = gen_new_label();
		excFromEbase = gen_new_label();

		tcg_gen_mov_i32(cpu_sysRegs[BANK_ID_BASIC_0][FEPC_IDX], cpu_pc);
		tcg_gen_mov_i32(cpu_sysRegs[BANK_ID_BASIC_0][FEPSW_IDX], cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX]);
		//writing exception cause code
		tcg_gen_movi_i32(cpu_sysRegs[BANK_ID_BASIC_0][FEIC_IDX], 0x60);
		tcg_gen_movi_i32(cpu_UM, 0x0);
		tcg_gen_movi_i32(cpu_NP, 0x1);
		tcg_gen_movi_i32(cpu_EP, 0x1);
		tcg_gen_movi_i32(cpu_ID, 0x1);

		tcg_gen_brcondi_i32(TCG_COND_EQ, cpu_EBV, 0x1, excFromEbase);
		tcg_gen_addi_i32(cpu_pc, cpu_sysRegs[BANK_ID_BASIC_1][RBASE_IDX1], 0x60);	//RBASE + 0x60
		tcg_gen_br(cont);

		gen_set_label(excFromEbase);
		tcg_gen_addi_i32(cpu_pc, cpu_sysRegs[BANK_ID_BASIC_1][EBASE_IDX1], 0x60);	//EBASE + 0x60

		gen_set_label(cont);
		//branch to exception handler
	    ctx->base.is_jmp = DISAS_EXIT_TB;

	}	break;

	case OPC_RH850_SNOOZE:
		break;

	//case OPC_RH850_STCW:
	//	break;

	case OPC_RH850_STSR_regID_reg2_selID:
		regID=rs1;
		selID = extract32(ctx->opcode, 27, 5);
		gen_set_gpr(rs2, cpu_sysRegs[selID][regID]);
		break;

	case OPC_RH850_SWITCH_reg1: {
	    TCGv temp = tcg_temp_new_i32();
	    TCGv adr = tcg_temp_new_i32();

		gen_get_gpr(adr, rs1);
		tcg_gen_shli_i32(adr, adr, 0x1);
		tcg_gen_add_i32(adr, adr, cpu_pc);
		tcg_gen_addi_i32(adr, adr, 0x2);

		tcg_gen_addi_i32(cpu_pc, cpu_pc, 0x2);
		tcg_gen_qemu_ld16s(temp, adr, MEM_IDX);
		tcg_gen_ext16s_i32(temp, temp);
		tcg_gen_shli_i32(temp, temp, 0x1);
		tcg_gen_add_i32(cpu_pc, cpu_pc, temp);
	    ctx->base.is_jmp = DISAS_EXIT_TB;
	} break;

	// SYNC instructions will not be implemented
	case OPC_RH850_SYNCE:
	case OPC_RH850_SYNCI:
	case OPC_RH850_SYNCM:
	case OPC_RH850_SYNCP:
		break;

	case OPC_RH850_TRAP: {

		cont = gen_new_label();
		excFromEbase = gen_new_label();

		uint32_t offset;
		int vector5 = rs1;
		tcg_gen_addi_i32(cpu_sysRegs[BANK_ID_BASIC_0][EIPC_IDX], cpu_pc, 0x4);
		tcg_gen_mov_i32(cpu_sysRegs[BANK_ID_BASIC_0][EIPSW_IDX], cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX]);
		tcg_gen_movi_i32(cpu_sysRegs[BANK_ID_BASIC_0][EIIC_IDX], (0x40 + vector5));
		tcg_gen_movi_i32(cpu_UM, 0x0);
		tcg_gen_movi_i32(cpu_EP, 0x1);
		tcg_gen_movi_i32(cpu_ID, 0x1);  // This bit is under control of winIDEA in single-stepping.
		// Additionally EIPSW.ID is set in interrupts in single-stepping, because winIDEA
		// sets this bit before executing TRAP instruction.

		if( vector5 > 0xf ){
			offset = 0x50;
		} else {
			offset = 0x40;
		}

		tcg_gen_brcondi_i32(TCG_COND_EQ, cpu_EBV, 0x1, excFromEbase);
		tcg_gen_addi_i32(cpu_pc, cpu_sysRegs[BANK_ID_BASIC_1][RBASE_IDX1], offset);	//RBASE + offset
		tcg_gen_br(cont);

		gen_set_label(excFromEbase);
		tcg_gen_addi_i32(cpu_pc, cpu_sysRegs[BANK_ID_BASIC_1][EBASE_IDX1], offset);	//EBASE + offset

		gen_set_label(cont);
	    ctx->base.is_jmp = DISAS_EXIT_TB;
	}	break;

	case OPC_RH850_SYSCALL:
		{
		    TCGv t0 = tcg_temp_local_new();
		    TCGv t1 = tcg_temp_local_new();

			cont = gen_new_label();
			add_scbp = gen_new_label();

			int vector = extract32(ctx->opcode, 0, 5) | ( (extract32(ctx->opcode,27, 3)) << 5);

			tcg_gen_addi_i32(cpu_sysRegs[BANK_ID_BASIC_0][EIPC_IDX], cpu_pc, 0x4);
			tcg_gen_mov_i32(cpu_sysRegs[BANK_ID_BASIC_0][EIPSW_IDX], cpu_sysRegs[BANK_ID_BASIC_0][PSW_IDX]);
			int exception_code = vector + 0x8000;

			tcg_gen_movi_i32(cpu_sysRegs[BANK_ID_BASIC_0][EIIC_IDX], exception_code);
			tcg_gen_movi_i32(cpu_UM, 0x0);
			tcg_gen_movi_i32(cpu_EP, 0x1);
			tcg_gen_movi_i32(cpu_ID, 0x1);

			TCGv local_vector = tcg_temp_local_new_i32();
			tcg_gen_movi_i32(local_vector, vector);

			TCGv local_SCCFG_SIZE = tcg_temp_local_new_i32();
			tcg_gen_mov_i32(local_SCCFG_SIZE, cpu_sysRegs[BANK_ID_BASIC_1][SCCFG_IDX1]);

			// if vector <= SCCFG
			// gen_set_gpr(17, local_vector);  // debug!
 			// gen_set_gpr(18, local_SCCFG_SIZE); // debug!
			tcg_gen_brcond_i32(TCG_COND_LEU, local_vector, local_SCCFG_SIZE, add_scbp);
			// {
			tcg_gen_mov_i32(t0, cpu_sysRegs[BANK_ID_BASIC_1][SCBP_IDX1]);
			tcg_gen_br(cont);
            // } else {
			gen_set_label(add_scbp);
			tcg_gen_shli_tl(local_vector, local_vector, 0x2);
			tcg_gen_add_i32(t0, local_vector, cpu_sysRegs[BANK_ID_BASIC_1][SCBP_IDX1]); // t0 = adr
            // }
			gen_set_label(cont);

			//currently loading unsigned word
			tcg_gen_qemu_ld_tl(t1, t0, MEM_IDX, MO_TEUL);
			tcg_gen_add_i32(t1,t1,cpu_sysRegs[BANK_ID_BASIC_1][SCBP_IDX1]);

			tcg_gen_mov_i32(cpu_pc, t1);

			tcg_temp_free(local_vector);
            tcg_temp_free(local_SCCFG_SIZE);

		    ctx->base.is_jmp = DISAS_EXIT_TB;
		    tcg_temp_free(t0);
		    tcg_temp_free(t1);
			break;
		}
	}
}


static void gen_cache(DisasContext *ctx, int rs1, int rs2, int operation){
	int cache_op = (extract32(ctx->opcode,11, 2) << 5 ) | (extract32(ctx->opcode, 27, 5));
	switch(cache_op){
		case CHBII:
			// printf("CHBII\n");
			break;
		case CIBII:
			// printf("CIBII\n");
			break;
		case CFALI:
			// printf("CFALI\n");
			break;
		case CISTI:
			// printf("CISTI\n");
			break;
		case CILDI:
			// printf("CILDI\n");
			break;
		case CLL:
			// printf("CLL\n");
		    // this operation is not implemented on single core
			break;
	}
}

static void decode_RH850_48(CPURH850State *env, DisasContext *ctx)
{
	int rs1, rs3;
	uint64_t opcode48;

	rs1 = GET_RS1(ctx->opcode);
	rs3 = extract32(ctx->opcode, 27, 5);

	opcode48 = (ctx->opcode1);
	opcode48 = (ctx->opcode) | (opcode48  << 0x20);
	uint32_t opcode20 = extract32(opcode48,0,20) & 0xfffe0;

	uint32_t disp23 = (ctx->opcode1 << 7) | (extract32(ctx->opcode, 21, 6) << 1);
	uint32_t disp32 = (opcode48 >> 16);

	switch(opcode20) {


		case OPC_RH850_LDB2:
	        gen_load(ctx, MO_SB, rs3, rs1, disp23, 1);
			break;
		case OPC_RH850_LDH2:
	        gen_load(ctx, MO_TESW, rs3, rs1, disp23, 1);
			break;
		case OPC_RH850_LDW2:
	        gen_load(ctx, MO_TESL, rs3, rs1, disp23, 1);
			break;
		case OPC_RH850_LDDW:
	        gen_load(ctx, MO_TEQ, rs3, rs1, disp23, 1);
			break;
		case OPC_RH850_LDBU2:
	        gen_load(ctx, MO_UB, rs3, rs1, disp23, 1);
			break;
		case OPC_RH850_LDHU2:
	        gen_load(ctx, MO_TEUW, rs3, rs1, disp23, 1);
			break;

		case OPC_RH850_STB2:
	        gen_store(ctx, MO_SB, rs1, rs3, disp23, 1);
			break;
		case OPC_RH850_STH2:
	        gen_store(ctx, MO_TESW, rs1, rs3, disp23, 1);
			break;
		case OPC_RH850_STW2:
	        gen_store(ctx, MO_TESL, rs1, rs3, disp23, 1);
			break;
		case OPC_RH850_STDW:
	    	gen_store(ctx, MO_TEQ, rs1, rs3, disp23, 1);
			break;
	}

	if (extract32(ctx->opcode, 5, 11) == 0x31) {
		gen_arithmetic(ctx, 0, rs1, OPC_RH850_MOV_imm32_reg1);
	} else if (extract32(ctx->opcode, 5, 12) == 0x37) {
		gen_jmp(ctx, rs1, disp32, OPC_RH850_JMP_disp32_reg1);
	} else if (extract32(ctx->opcode, 5, 11) == 0x17) {
		if (rs1 == 0x0){
			gen_jmp(ctx, 0, disp32, OPC_RH850_JR_imm32);

		} else {
			gen_jmp(ctx, rs1, disp32, OPC_RH850_JARL_disp32_reg1);
		}
	}
}

static void decode_RH850_32(CPURH850State *env, DisasContext *ctx)
{
	int rs1;
	int rs2;
	int cond;
	uint32_t op;
	uint32_t formXop;
	uint32_t checkXII;
	uint32_t check32bitZERO;
	target_long imm_32;
	target_long ld_imm;

	op = MASK_OP_MAJOR(ctx->opcode);
	rs1 = GET_RS1(ctx->opcode);			// rs1 is at b0-b4;
	rs2 = GET_RS2(ctx->opcode);			// rs2 is at b11-b15;
	TCGv r1 = tcg_temp_local_new();
	TCGv r2 = tcg_temp_local_new();
	imm_32 = GET_IMM_32(ctx->opcode);
	ld_imm = extract32(ctx->opcode, 16, 16);

	gen_get_gpr(r1, rs1);
	gen_get_gpr(r2, rs2);

	switch(op){

		case OPC_RH850_LDB:
	        gen_load(ctx, MO_SB, rs2, rs1, ld_imm, 0);
	    	break;

	    case OPC_RH850_LDH_LDW:
	    	if ( extract32(ctx->opcode, 16, 1) == 0 ){
	    		gen_load(ctx, MO_TESW, rs2, rs1, ld_imm, 0);	// LD.H
	    	}
	    	else{
	    		gen_load(ctx, MO_TESL, rs2, rs1, ld_imm & 0xfffe, 0);	// LD.W
	    	}
	    	break;

	    case OPC_RH850_STB:
	    	gen_store(ctx, MO_SB, rs1, rs2, (extract32(ctx->opcode, 16, 16)), 0);
	    	break;

	    case OPC_RH850_STH_STW:
	    	if ( extract32(ctx->opcode, 16, 1)==1 ) {
	    		gen_store(ctx, MO_TESL, rs1, rs2, ((extract32(ctx->opcode, 17, 15))) << 1, 0);
	    		//this is STORE WORD
	    		break;
	    	}
	    	gen_store(ctx, MO_TESW, rs1, rs2, ((extract32(ctx->opcode, 17, 15))) << 1, 0);
	    	//this is STORE HALFWORD
	    	break;

	    case OPC_RH850_ADDI_imm16_reg1_reg2:
	    	gen_arithmetic(ctx, rs1,rs2, OPC_RH850_ADDI_imm16_reg1_reg2);
	    	break;

	    case OPC_RH850_ANDI_imm16_reg1_reg2:
	    	gen_logical(ctx, rs1, rs2, OPC_RH850_ANDI_imm16_reg1_reg2);
	    	break;

	    case OPC_RH850_MOVEA:
	    	if ( extract32(ctx->opcode, 11, 5) == 0 ){
	    		// This is 48bit MOV
	    		// This instruction should be reached first in decode_RH850_48
	    	} else {
	    		gen_arithmetic(ctx, rs1, rs2, OPC_RH850_MOVEA_imm16_reg1_reg2);
	    	}
	    	break;

	    case OPC_RH850_MOVHI_imm16_reg1_reg2:
	    	if(extract32(ctx->opcode, 11, 5)!=0x0){
	    		gen_arithmetic(ctx, rs1, rs2, OPC_RH850_MOVHI_imm16_reg1_reg2);
	    	} else {
	    		if(extract32(ctx->opcode, 16, 5)==0x0){
	    			gen_special(ctx, env, rs1, rs2, OPC_RH850_DISPOSE_imm5_list12);
	    		} else {
	    			gen_special(ctx, env, rs1, rs2, OPC_RH850_DISPOSE_imm5_list12_reg1);
	    		}
	    	}
	    	break;

	    case OPC_RH850_ORI_imm16_reg1_reg2:
	    	gen_logical(ctx, rs1, rs2, OPC_RH850_ORI_imm16_reg1_reg2);
	    	break;

	    case OPC_RH850_SATSUBI_imm16_reg1_reg2:
	    	if(extract32(ctx->opcode, 11, 5)!=0x0){
	    		gen_sat_op(ctx, rs1, rs2, OPC_RH850_SATSUBI_imm16_reg1_reg2);
			} else {
				if(extract32(ctx->opcode, 16, 5)==0x0){
					gen_special(ctx, env, rs1, rs2, OPC_RH850_DISPOSE_imm5_list12);
				} else {
					gen_special(ctx, env, rs1, rs2, OPC_RH850_DISPOSE_imm5_list12_reg1);
				}
			}

	    	break;
	    case OPC_RH850_XORI_imm16_reg1_reg2:
	    	gen_logical(ctx, rs1, rs2, OPC_RH850_XORI_imm16_reg1_reg2);
	    	break;

	    case OPC_RH850_LOOP:
	    	if (extract32(ctx->opcode, 11, 5) == 0x0)
	    		gen_loop(ctx, rs1, ld_imm & 0xfffe);	// LOOP
	    	else
	    		gen_multiply(ctx, rs1, rs2, OPC_RH850_MULHI_imm16_reg1_reg2);
	    	break;
	    case OPC_RH850_BIT_MANIPULATION_2:

	    	switch(extract32(ctx->opcode, 14, 2)){
				case 0:
					gen_bit_manipulation(ctx, rs1, rs2, OPC_RH850_SET1_bit3_disp16_reg1);
					break;
				case 1:
					gen_bit_manipulation(ctx, rs1, rs2, OPC_RH850_NOT1_bit3_disp16_reg1);
					break;
				case 2:
					gen_bit_manipulation(ctx, rs1, rs2, OPC_RH850_CLR1_bit3_disp16_reg1);
					break;
				case 3:
					gen_bit_manipulation(ctx, rs1, rs2, OPC_RH850_TST1_bit3_disp16_reg1);
					break;
				}
	    	break;
		case OPC_RH850_32bit_1:		/* case for opcode = 111111 ; formats IX, X, XI, XII */
			if (extract32(ctx->opcode, 16, 1) == 0x1 ) {
				if (rs2 == 0x0) {
					//this is BCOND2
					cond = extract32(ctx->opcode, 0, 4);
					imm_32 = (extract32(ctx->opcode, 4, 1) ||
							(extract32(ctx->opcode, 17, 15) << 1)) << 1;
					if((imm_32 & 0x10000) == 0x10000){	// checking 17th bit if signed
						imm_32 |= (0x7fff << 17);
					}
					gen_branch(env, ctx, cond, rs1, rs2, imm_32);

					break;
				} else {
					//this is LD.HU
					gen_load(ctx, MO_TEUW, rs2, rs1, ld_imm & 0xfffe, 0);
					break;
				}
			}
			formXop = MASK_OP_32BIT_SUB(ctx->opcode);		//sub groups based on bits b23-b26
			switch(formXop){
				case OPC_RH850_LDSR_RIE_SETF_STSR:
					check32bitZERO = extract32(ctx->opcode, 21, 2);
					switch(check32bitZERO){
					case 0:
						if(extract32(ctx->opcode, 4, 1)==1){
							gen_special(ctx, env, rs1, rs2, OPC_RH850_RIE);
						} else {
							gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_SETF_cccc_reg2);
						}
						break;
					case OPC_RH850_LDSR_reg2_regID_selID:
					    gen_special(ctx, env, rs1, rs2, OPC_RH850_LDSR_reg2_regID_selID);
						break;
					case OPC_RH850_STSR_regID_reg2_selID:
						gen_special(ctx, env, rs1, rs2, OPC_RH850_STSR_regID_reg2_selID);
						break;
					}
					break;
				case OPC_RH850_FORMAT_IX:		//format IX instructions
					formXop = MASK_OP_FORMAT_IX(ctx->opcode);	//mask on bits 21, 22
					switch(formXop){
					case OPC_RH850_BINS_0:
						if (extract32(ctx->opcode, 20, 1) == 1){
							//BINS0
							gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_BINS);
						}
						else{
							if (extract32(ctx->opcode, 17, 1) == 0){
								gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_SHR_reg1_reg2);
							}else{
								gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_SHR_reg1_reg2_reg3);
							}
						}
						break;
					case OPC_RH850_BINS_1:
						if (extract32(ctx->opcode, 20, 1) == 1){
							//BINS1
							gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_BINS);
						}
						else{
							if (extract32(ctx->opcode, 17, 1) == 0){
								gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_SAR_reg1_reg2);
							}else{
								gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_SAR_reg1_reg2_reg3);
							}
						}
					break;
					case OPC_RH850_BINS_2:
						if (extract32(ctx->opcode, 20, 1) == 1){
							//BINS2
							gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_BINS);
						}
						else{
							if (extract32(ctx->opcode, 17, 1) == 0){
								if (extract32(ctx->opcode, 18, 1) == 1){
									gen_data_manipulation(ctx, rs1, rs2,
											OPC_RH850_ROTL_imm5_reg2_reg3);
								}
								else{
									gen_data_manipulation(ctx, rs1, rs2,
											OPC_RH850_SHL_reg1_reg2);
								}
							}else{
								if (extract32(ctx->opcode, 18, 1) == 1){
									gen_data_manipulation(ctx, rs1, rs2,
											OPC_RH850_ROTL_reg1_reg2_reg3);
								}
								else{
									gen_data_manipulation(ctx, rs1, rs2,
											OPC_RH850_SHL_reg1_reg2_reg3);
								}
							}
						}
						break;
					case OPC_RH850_BIT_MANIPULATION: // in format IX
						check32bitZERO = extract32(ctx->opcode, 16, 3);
						switch(check32bitZERO){
						case OPC_RH850_SET1_reg2_reg1:
							gen_bit_manipulation(ctx, rs1, rs2, OPC_RH850_SET1_reg2_reg1);
							break;
						case OPC_RH850_NOT1_reg2_reg1:
							gen_bit_manipulation(ctx, rs1, rs2, OPC_RH850_NOT1_reg2_reg1);
							break;
						case OPC_RH850_CLR1_reg2_reg1:
							gen_bit_manipulation(ctx, rs1, rs2, OPC_RH850_CLR1_reg2_reg1);
							break;
						case OPC_RH850_TST1_reg2_reg1:
							if (extract32(ctx->opcode, 19, 1) == 0){
								gen_bit_manipulation(ctx, rs1, rs2, OPC_RH850_TST1_reg2_reg1);
							} else {
								gen_special(ctx, env, rs1, rs2, OPC_RH850_CAXI_reg1_reg2_reg3);
							}
						}
						break;
					}
					break;


				case OPC_RH850_FORMAT_X:		//format X instructions
												//(+JARL3 - added due to MASK_OP_FORMAT_X matching)
					formXop = MASK_OP_FORMAT_X(ctx->opcode);

					switch(formXop){

						case OPC_RH850_CTRET:
							gen_special(ctx, env, rs1, rs2, OPC_RH850_CTRET);
							break;
						case OPC_RH850_DI:
							gen_special(ctx, env, rs1, rs2, OPC_RH850_DI);
							break;
						case OPC_RH850_EI:
							gen_special(ctx, env, rs1, rs2, OPC_RH850_EI);
							break;
						case OPC_RH850_EIRET:
							gen_special(ctx, env, rs1, rs2, OPC_RH850_EIRET);
							break;
						case OPC_RH850_FERET:
							gen_special(ctx, env, rs1, rs2, OPC_RH850_FERET);
							break;
						case OPC_RH850_HALT:
							gen_special(ctx, env, rs1, rs2, OPC_RH850_HALT);
							break;
						case OPC_RH850_JARL3:
							gen_jmp(ctx, rs1, 0, OPC_RH850_JARL_reg1_reg3);

							break;
						case OPC_RH850_SNOOZE:
							gen_special(ctx, env, rs1, rs2, OPC_RH850_SNOOZE);
							break;
						case OPC_RH850_SYSCALL:
							gen_special(ctx, env, rs1, rs2, OPC_RH850_SYSCALL);
							break;
						case OPC_RH850_TRAP:
							gen_special(ctx, env, rs1, rs2, OPC_RH850_TRAP);
							break;
						case OPC_RH850_PREF:
							//printf("PREF \n");
							break;
						case OPC_RH850_POPSP_rh_rt:
							gen_special(ctx, env, rs1, rs2, OPC_RH850_POPSP_rh_rt);
							break;
						case OPC_RH850_PUSHSP_rh_rt:
							gen_special(ctx, env, rs1, rs2, OPC_RH850_PUSHSP_rh_rt);
							break;
						default:
							if ((extract32(ctx->opcode, 13, 12) == 0xB07))
							{
								if ((extract32(ctx->opcode, 27, 5) == 0x1E) &&
									(extract32(ctx->opcode, 0, 5) == 0x1F))
								{
									if ((extract32(ctx->opcode, 23, 4) == 0x2)) // CLL
										gen_mutual_exclusion(ctx, extract32(ctx->opcode, 27, 5), rs1, operation_CLL);
								} else {
									//CACHE; if cacheop bits are 1111110, opcode matches CLL ins,
									//then they are THE SAME instruction, so this should be correct
									gen_cache(ctx,rs1,rs2, 1);
								}
							} else
								printf("ERROR! \n");
						break;
					}
					break;
				case OPC_RH850_MUL_INSTS:
					if (extract32(ctx->opcode, 22, 1) == 0){
						if (extract32(ctx->opcode, 21, 1) == 0){
							gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_SASF_cccc_reg2);
						} else {
							if (extract32(ctx->opcode, 17, 1) == 1){
								gen_multiply(ctx, rs1, rs2, OPC_RH850_MULU_reg1_reg2_reg3);
							} else {
								gen_multiply(ctx, rs1, rs2, OPC_RH850_MUL_reg1_reg2_reg3);
							}
						}
						break;
					} else if (extract32(ctx->opcode, 22, 1) == 1){
						if (extract32(ctx->opcode, 17, 1) == 1){
							gen_multiply(ctx, rs1, rs2, OPC_RH850_MULU_imm9_reg2_reg3);
						} else {
							gen_multiply(ctx, rs1, rs2, OPC_RH850_MUL_imm9_reg2_reg3);
						}
						break;
					}
					break;

				case OPC_RH850_FORMAT_XI:			// DIV instructions in format XI
					formXop = extract32(ctx->opcode, 16, 7);
					switch(formXop){

						case OPC_RH850_DIV_reg1_reg2_reg3:
							gen_divide(ctx, rs1, rs2, OPC_RH850_DIV_reg1_reg2_reg3);
							//DIV
							break;
						case OPC_RH850_DIVH_reg1_reg2_reg3:
							gen_divide(ctx, rs1, rs2, OPC_RH850_DIVH_reg1_reg2_reg3);
							//DIVH 2
							break;
						case OPC_RH850_DIVHU_reg1_reg2_reg3:
							gen_divide(ctx, rs1, rs2, OPC_RH850_DIVHU_reg1_reg2_reg3);
							//DIVHU
							break;

						case OPC_RH850_DIVQ:
							gen_divide(ctx, rs1, rs2, OPC_RH850_DIV_reg1_reg2_reg3);
							//DIVQ => using DIV implementation, will be changed if needed
							break;
						case OPC_RH850_DIVQU:
							gen_divide(ctx, rs1, rs2, OPC_RH850_DIVU_reg1_reg2_reg3);
							//DIVQU => using DIVU implementation, will be changed if needed
							break;
						case OPC_RH850_DIVU_reg1_reg2_reg3:
							gen_divide(ctx, rs1, rs2, OPC_RH850_DIVU_reg1_reg2_reg3);
							//DIVU
							break;
					}
					break;

				case OPC_RH850_FORMAT_XII:	// for opcode = 0110 ; format XII instructions
											//excluding MUL and including CMOV
											// also LDL.W and STC.W	(Format VII)
					checkXII = extract32(ctx->opcode, 21, 2);

					switch(checkXII){
					case 0:
						gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_CMOV_cccc_imm5_reg2_reg3);
						break;
					case 1:
						gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_CMOV_cccc_reg1_reg2_reg3);
						break;
					case 2:
						formXop = extract32(ctx->opcode, 17, 2);

						switch(formXop){
						case OPC_RH850_BSW_reg2_reg3:
							gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_BSW_reg2_reg3);
							break;
						case OPC_RH850_BSH_reg2_reg3:
							gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_BSH_reg2_reg3);
							break;
						case OPC_RH850_HSW_reg2_reg3:
							//HSW
							gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_HSW_reg2_reg3);
							break;
						case OPC_RH850_HSH_reg2_reg3:
							//HSH
							gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_HSH_reg2_reg3);
							break;
						}
						break;
					case 3:	//these are SCHOL, SCHOR, SCH1L, SCH1R. 	Also LDL.W
						formXop = extract32(ctx->opcode, 17, 2);
						switch(formXop){
						case OPC_RH850_SCH0R_reg2_reg3:
							if (extract32(ctx->opcode, 5, 11) == 0x3F &&
									extract32(ctx->opcode, 16, 5) == 0x18)
								gen_mutual_exclusion(ctx, extract32(ctx->opcode, 27, 5),
										rs1, operation_LDL_W);
							else
								gen_bit_search(ctx, rs2, OPC_RH850_SCH0R_reg2_reg3);
							break;
						case OPC_RH850_SCH1R_reg2_reg3:
							if (extract32(ctx->opcode, 19, 2) == 0x0){
								gen_bit_search(ctx, rs2, OPC_RH850_SCH1R_reg2_reg3);
							} else if (extract32(ctx->opcode, 5, 11) == 0x3F &&
									extract32(ctx->opcode, 16, 5) == 0x1a)
								gen_mutual_exclusion(ctx, extract32(ctx->opcode, 27, 5),
										rs1, operation_STC_W);
							break;
						case OPC_RH850_SCH0L_reg2_reg3:
							gen_bit_search(ctx, rs2, OPC_RH850_SCH0L_reg2_reg3);
							break;
						case OPC_RH850_SCH1L_reg2_reg3:
							gen_bit_search(ctx, rs2, OPC_RH850_SCH1L_reg2_reg3);
							break;
						}

					}
					break;

				case OPC_RH850_ADDIT_ARITH:
					formXop = extract32(ctx->opcode, 21, 2);
					switch(formXop){

						case OPC_RH850_ADF_SATADD3:
							if (extract32(ctx->opcode, 16, 5) == 0x1A){
								gen_sat_op(ctx, rs1, rs2, OPC_RH850_SATADD_reg1_reg2_reg3);
							} else {
								gen_cond_arith(ctx, rs1, rs2, OPC_RH850_ADF_cccc_reg1_reg2_reg3);
							}
							break;
						case OPC_RH850_SBF_SATSUB:
							if (extract32(ctx->opcode, 16, 5) == 0x1A){
								gen_sat_op(ctx, rs1, rs2, OPC_RH850_SATSUB_reg1_reg2_reg3);
							} else {
								gen_cond_arith(ctx, rs1, rs2, OPC_RH850_SBF_cccc_reg1_reg2_reg3);
							}
							break;
							break;
						case OPC_RH850_MAC_reg1_reg2_reg3_reg4:
							gen_mul_accumulate(ctx, rs1, rs2, OPC_RH850_MAC_reg1_reg2_reg3_reg4);
							break;
						case OPC_RH850_MACU_reg1_reg2_reg3_reg4:
							gen_mul_accumulate(ctx, rs1, rs2, OPC_RH850_MACU_reg1_reg2_reg3_reg4);
							break;
					}
			}
	}

	if (MASK_OP_FORMAT_V_FORMAT_XIII(ctx->opcode) == OPC_RH850_FORMAT_V_XIII){
		if(extract32(ctx->opcode, 16, 1) == 0){
		    uint32_t disp22 = extract32(ctx->opcode, 16, 16) |
		    		(extract32(ctx->opcode, 0, 6) << 16 );
		    if( (disp22 & 0x200000) == 0x200000){
		    	disp22 = disp22 | (0x3ff << 22);
		    }

			if (extract32(ctx->opcode, 11, 5) == 0){
				gen_jmp(ctx, 0, disp22, OPC_RH850_JR_imm22);	//JR disp22
			} else {
				gen_jmp(ctx, 0, disp22, OPC_RH850_JARL_disp22_reg2);


			}
		}else{
			if (extract32(ctx->opcode, 11, 5) != 0){
				//LD.BU
				gen_load(ctx, MO_UB, rs2, rs1, (ld_imm & 0xfffe) | extract32(ctx->opcode, 5, 1), 0);

			}else{
				if (extract32(ctx->opcode, 16, 3) == 0x3){
					gen_special(ctx, env, rs1, rs2, OPC_RH850_PREPARE_list12_imm5_sp);
					//PREPARE2
				}
				 else if (extract32(ctx->opcode, 16, 3) == 0x1){
					 gen_special(ctx, env, rs1, rs2, OPC_RH850_PREPARE_list12_imm5);
					 //PREPARE1
				 }
			}
		}
	}

	tcg_temp_free(r1);
    tcg_temp_free(r2);
}

static void decode_RH850_16(CPURH850State *env, DisasContext *ctx)
{
	int rs1;
	int rs2;
	int cond;
	uint32_t op;
	uint32_t subOpCheck;
	uint32_t imm;
	uint32_t disp32 = 0;

	op = MASK_OP_MAJOR(ctx->opcode);
	rs1 = GET_RS1(ctx->opcode);			// rs1 at bits b0-b4;
	rs2 = GET_RS2(ctx->opcode);			// rs2 at bits b11-b15;
	imm = rs1;

	if((op & 0xf << 7) == OPC_RH850_BCOND ){ // checking for 4 bit opcode for BCOND
		cond = extract32(ctx->opcode, 0, 4);
		imm = ( extract32(ctx->opcode, 4, 3) | (extract32(ctx->opcode, 11, 5) << 3)) << 1 ;

		if ( (imm & 0x100) == 0x100){
			imm |=  (0x7fffff << 9);
		}
		gen_branch(env, ctx, cond, rs1, rs2, imm);

		return;
	}

	switch(op){
	case OPC_RH850_16bit_0:
		if (rs2 != 0) {
			gen_arithmetic(ctx, rs1, rs2, OPC_RH850_MOV_reg1_reg2);
			break;
		} else {
			subOpCheck = MASK_OP_FORMAT_I_0(op);
			switch(subOpCheck){
				case OPC_RH850_NOP:
					break;
				case OPC_RH850_SYNCI:
					break;
				case OPC_RH850_SYNCE:
					break;
				case OPC_RH850_SYNCM:
					break;
				case OPC_RH850_SYNCP:
					break;
			}
		}
		break;

	case OPC_RH850_16bit_2:
		if (rs2 == 0){
			if (rs1 == 0){
				gen_special(ctx, env, rs1, rs2, OPC_RH850_RIE);
				break;
			} else {
				gen_special(ctx, env, rs1, rs2, OPC_RH850_SWITCH_reg1);
				break;
			}
		} else {
			if (rs1 == 0){
				gen_special(ctx, env, rs1, rs2, OPC_RH850_FETRAP_vector4);
				break;
			} else {
				gen_divide(ctx, rs1, rs2, OPC_RH850_DIVH_reg1_reg2);
				break;
			}
		}
		break;

	case OPC_RH850_16bit_4:
		if (rs2 == 0){
			gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_ZXB_reg1);
			break;
		} else {
			gen_sat_op(ctx, rs1, rs2, OPC_RH850_SATSUBR_reg1_reg2);
			break;
		}
		break;
	case OPC_RH850_16bit_5:
		if (rs2 == 0){
			gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_SXB_reg1);
			break;
		} else {
			gen_sat_op(ctx, rs1, rs2, OPC_RH850_SATSUB_reg1_reg2);
			break;
		}
		break;
	case OPC_RH850_16bit_6:
		if (rs2 == 0){
			gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_ZXH_reg1);
			break;
		} else {
			gen_sat_op(ctx, rs1, rs2, OPC_RH850_SATADD_reg1_reg2);
			break;
		}
		break;
	case OPC_RH850_16bit_7:
		if (rs2 == 0){
			gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_SXH_reg1);
			break;
		} else {
			gen_multiply(ctx, rs1, rs2, OPC_RH850_MULH_reg1_reg2);
			break;
		}
		break;
	case OPC_RH850_NOT_reg1_reg2:
		gen_logical(ctx, rs1, rs2, OPC_RH850_NOT_reg1_reg2);
		break;
		// decode properly (handle also case when rs2 != 0), then uncomment
//	case OPC_RH850_JMP_DISP:
		// JMP opcode: DDDD DDDD DDDD DDDD dddd dddd dddd ddd0 0000 0110 111R RRRR
//		disp32 = ctx->opcode >> 16;


		// this case is already handled in decode_RH850_48()

	case OPC_RH850_16bit_3:
		if (rs2 == 0) {  			// JMP
			gen_jmp(ctx, rs1, disp32, OPC_RH850_JMP_reg1);
			break;
		} else {
			if(extract32(rs1,4,1)==1){
				//SLD.HU
				gen_load(ctx, MO_TEUW, rs2, 30, extract32(ctx->opcode, 0, 4) << 1, 0);
			}else{
				//SLD.BU
				gen_load(ctx, MO_UB, rs2, 30, extract32(ctx->opcode, 0, 4), 0);
			}
			break;
		}
		break;
	case OPC_RH850_OR_reg1_reg2:
		gen_logical(ctx, rs1, rs2, OPC_RH850_OR_reg1_reg2);
		break;
	case OPC_RH850_XOR_reg1_reg2:
		gen_logical(ctx, rs1, rs2, OPC_RH850_XOR_reg1_reg2);
		break;
	case OPC_RH850_AND_reg1_reg2:
		gen_logical(ctx, rs1, rs2, OPC_RH850_AND_reg1_reg2);
		break;
	case OPC_RH850_TST_reg1_reg2:
		gen_logical(ctx, rs1, rs2, OPC_RH850_TST_reg1_reg2);
		break;
	case OPC_RH850_SUBR_reg1_reg2:
		gen_arithmetic(ctx, rs1, rs2, OPC_RH850_SUBR_reg1_reg2);
		break;
	case OPC_RH850_SUB_reg1_reg2:
		gen_arithmetic(ctx, rs1, rs2, OPC_RH850_SUB_reg1_reg2);
		break;
	case OPC_RH850_ADD_reg1_reg2:
		gen_arithmetic(ctx, rs1, rs2, OPC_RH850_ADD_reg1_reg2);
		break;
	case OPC_RH850_CMP_reg1_reg2:
		gen_arithmetic(ctx, rs1, rs2, OPC_RH850_CMP_reg1_reg2);
		break;
	case OPC_RH850_16bit_16:
		if (rs2 == 0){
			gen_special(ctx, env, rs1, rs2, OPC_RH850_CALLT_imm6);
			break;
		} else {
			gen_arithmetic(ctx, imm, rs2, OPC_RH850_MOV_imm5_reg2);
			break;
		}
		break;
	case OPC_RH850_16bit_17:
		if (rs2 == 0){
			gen_special(ctx, env, rs1, rs2, OPC_RH850_CALLT_imm6);
			break;
		} else {
			gen_sat_op(ctx, rs1, rs2, OPC_RH850_SATADD_imm5_reg2);
			break;
		}
		break;
	case OPC_RH850_ADD_imm5_reg2:
		gen_arithmetic(ctx, rs1, rs2, OPC_RH850_ADD_imm5_reg2);
		break;
	case OPC_RH850_CMP_imm5_reg2:
		gen_arithmetic(ctx, rs1, rs2, OPC_RH850_CMP_imm5_reg2);
		break;
	case OPC_RH850_SHR_imm5_reg2:
		gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_SHR_imm5_reg2);
		break;
	case OPC_RH850_SAR_imm5_reg2:
		gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_SAR_imm5_reg2);
		break;
	case OPC_RH850_SHL_imm5_reg2:
		gen_data_manipulation(ctx, rs1, rs2, OPC_RH850_SHL_imm5_reg2);
		break;
	case OPC_RH850_MULH_imm5_reg2:
		gen_multiply(ctx, rs1, rs2, OPC_RH850_MULH_imm5_reg2);
		break;
	}

	//Format IV ; dividing on code bits b7-b10
	uint32_t opIV = (op >> 7);
	opIV = opIV << 5;

	switch(opIV){
	case OPC_RH850_16bit_SLDB:
		gen_load(ctx, MO_SB, rs2, 30, extract32(ctx->opcode, 0, 7), 0);
		break;
	case OPC_RH850_16bit_SLDH:
		gen_load(ctx, MO_TESW, rs2, 30, extract32(ctx->opcode, 0, 7) << 1, 0);
		break;
	case OPC_RH850_16bit_IV10:
		if ( extract32(rs1,0,1) == 1 ) {
			//SST.W
	    	gen_store(ctx, MO_TEUL, 30, rs2, (extract32(ctx->opcode, 1, 6)) << 2, 0);
			/// Note An MAE or MDP exception might occur
	    	/// depending on the result of address calculation.
		}
		else{
			//SLD.W
			gen_load(ctx, MO_TESL, rs2, 30, extract32(ctx->opcode, 1, 6) << 2, 0);
		}
		break;
	case OPC_RH850_16bit_SSTB:
    	gen_store(ctx, MO_UB, 30, rs2, (extract32(ctx->opcode, 0, 7)), 0);
    	/// Note An MDP exception might occur depending on the result of address calculation.
		break;
	case OPC_RH850_16bit_SSTH:
    	gen_store(ctx, MO_TEUW, 30, rs2, (extract32(ctx->opcode, 0, 7)) << 1, 0);
    	/// Note An MAE or MDP exception might occur
    	///depending on the result of address calculation.
		break;
	}
}


// ###################################################################################
// ###################################################################################
// ###################################################################################

static void rh850_tr_init_disas_context(DisasContextBase *dcbase, CPUState *cpu)
{
    DisasContext *dc = container_of(dcbase, DisasContext, base);
    CPURH850State *env = cpu->env_ptr;
    dc->env = env;
    dc->pc = dc->base.pc_first;
}

static void rh850_tr_tb_start(DisasContextBase *dcbase, CPUState *cpu)
{
}

static void rh850_tr_insn_start(DisasContextBase *dcbase, CPUState *cpu)
{
    DisasContext *dc = container_of(dcbase, DisasContext, base);
    tcg_gen_insn_start(dc->pc);
}

/*
 * This f. is called when breakpoint is hit. It should implement
 * handling of breakpoint - for example HW breakpoints may be
 * handled differently from SW breakpoints (see arm/translate.c).
 * However, in RH850 we currently implement only SW breakpoints.
 *
 * Comment from translator.c:
 *     The breakpoint_check hook may use DISAS_TOO_MANY to indicate
 *     that only one more instruction is to be executed.  Otherwise
 *     it should use DISAS_NORETURN when generating an exception,
 *     but may use a DISAS_TARGET_* value for Something Else.
 */
static bool rh850_tr_breakpoint_check(DisasContextBase *dcbase, CPUState *cpu,
                                     const CPUBreakpoint *bp)
{
    DisasContext *dc = container_of(dcbase, DisasContext, base);

    gen_exception_debug(dc);
    /* The address covered by the breakpoint must be included in
       [tb->pc, tb->pc + tb->size) in order to for it to be
       properly cleared -- thus we increment the PC here so that
       the logic setting tb->size below does the right thing.  */
    dc->base.pc_next += 2;
    dc->base.is_jmp = DISAS_NORETURN;
    return true;
}


static void rh850_tr_translate_insn(DisasContextBase *dcbase, CPUState *cpu)
{
    DisasContext *dc = container_of(dcbase, DisasContext, base);
    CPURH850State *env = dc->env;

    dc->opcode = cpu_lduw_code(env, dc->pc);  // get opcode from memory

    if ((extract32(dc->opcode, 9, 2) != 0x3) && (extract32(dc->opcode, 5, 11) != 0x17)) {
		dc->base.pc_next = dc->pc + 2;
		decode_RH850_16(env, dc);		//this function includes 32-bit JR and JARL
    } else {
    	dc->opcode = (dc->opcode) | (cpu_lduw_code(env, dc->pc + 2) << 0x10);
    	if (((extract32(dc->opcode, 6, 11) == 0x41e) && ((extract32(dc->opcode, 17, 2) > 0x1) ||
    			(extract32(dc->opcode, 17, 3) == 0x4))) ||
    			(extract32(dc->opcode, 5, 11) == 0x31) ||		//48-bit MOV
				(extract32(dc->opcode, 5, 12) == 0x37)  || 		//48-bit JMP
				(extract32(dc->opcode, 5, 11) == 0x17) ) { 		//48-bit JARL and JR
    		dc->opcode1 = cpu_lduw_code(env, dc->pc + 4);
			dc->base.pc_next = dc->pc + 6;
			decode_RH850_48(env, dc);
    	} else {
    		dc->base.pc_next = dc->pc + 4;
    		decode_RH850_32(env, dc);
    	}
    }

    dc->pc = dc->base.pc_next;

    //printf("addr: %x\n", dc->pc);
    //copyFlagsToPSW();

#ifdef RH850_HAS_MMU
    if (dc->base.is_jmp == DISAS_NEXT) {
        /* Stop translation when the next insn might touch a new page.
         * This ensures that prefetch aborts at the right place.
         *
         * We cannot determine the size of the next insn without
         * completely decoding it.  However, the maximum insn size
         * is 32 bytes, so end if we do not have that much remaining.
         * This may produce several small TBs at the end of each page,
         * but they will all be linked with goto_tb.
         *
         * ??? ColdFire maximum is 4 bytes; MC68000's maximum is also
         * smaller than MC68020's.
         */
        target_ulong start_page_offset
            = dc->pc - (dc->base.pc_first & TARGET_PAGE_MASK);

        if (start_page_offset >= TARGET_PAGE_SIZE - 32) {
            dc->base.is_jmp = DISAS_TOO_MANY;
        }
    }
#endif
}

// Emit exit TB code according to base.is_jmp
static void rh850_tr_tb_stop(DisasContextBase *dcbase, CPUState *cpu)
{
    DisasContext *dc = container_of(dcbase, DisasContext, base);

    if (dc->base.is_jmp == DISAS_NORETURN) {
        return;
    }
    if (dc->base.singlestep_enabled) {
    	if (dc->base.is_jmp == DISAS_NEXT  ||  dc->base.is_jmp == DISAS_TOO_MANY) {
    		// PC is not loaded inside TB, so we have to do it here in case of
    		// single stepping
    	    tcg_gen_movi_tl(cpu_pc, dc->pc);
    	}
    	gen_exception_debug(dc);
    }

    switch (dc->base.is_jmp) {
    case DISAS_TOO_MANY:
        gen_goto_tb_imm(dc, 0, dc->pc);
        break;
    case DISAS_INDIRECT_JUMP:
        /* PC in CPURH850State must have been updated!  */
        tcg_gen_lookup_and_goto_ptr();
        break;
    case DISAS_EXIT_TB:
        tcg_gen_exit_tb(NULL, 0);
        break;
    case DISAS_NORETURN:
    case DISAS_TB_EXIT_ALREADY_GENERATED:
    	break;
    default:
        g_assert_not_reached();
    }
}

static void rh850_tr_disas_log(const DisasContextBase *dcbase, CPUState *cpu)
{
    qemu_log("IN: %s\n", lookup_symbol(dcbase->pc_first));
    log_target_disas(cpu, dcbase->pc_first, dcbase->tb->size);
}

static const TranslatorOps rh850_tr_ops = {
    .init_disas_context = rh850_tr_init_disas_context,
    .tb_start           = rh850_tr_tb_start,
    .insn_start         = rh850_tr_insn_start,
    .breakpoint_check   = rh850_tr_breakpoint_check,
    .translate_insn     = rh850_tr_translate_insn,
    .tb_stop            = rh850_tr_tb_stop,
    .disas_log          = rh850_tr_disas_log,
};

/**
 * This function translates one translation block (translation block
 * is a sequence of instructions without jumps). Translation block
 * is the longest translated sequence of instructions. The sequence
 * may be shorter, if we are in singlestep mode (1 instruction), if
 * breakpoint is detected, ... - see if statements, which break
 * while loop below.
 */
#define NEW_GEN_INSN
#ifdef NEW_GEN_INSN
void gen_intermediate_code(CPUState *cpu, TranslationBlock *tb)
{
    DisasContext dc;
    translator_loop(&rh850_tr_ops, &dc.base, cpu, tb);
}

#else    // NEW_GEN_INSN

void gen_intermediate_code(CPUState *cs, TranslationBlock *tb)
{
    CPURH850State *env = cs->env_ptr;
    DisasContext ctx;
    target_ulong pc_start = tb->pc;
    ctx.pc = pc_start;

    if (false) translator_loop(&rh850_tr_ops, &ctx.base, cs, tb);
    /* once we have GDB, the rest of the translate.c implementation should be
       ready for singlestep */
    ctx.base.singlestep_enabled = cs->singlestep_enabled;
    ctx.base.singlestep_enabled = 1;/// this is only for gdb exceptions

    ctx.base.tb = tb;
    ctx.base.is_jmp = DISAS_NEXT;

    ctx.base.num_insns = 0;
    ctx.base.max_insns = tb->cflags & CF_COUNT_MASK;
    if (ctx.base.max_insns == 0) {
    	ctx.base.max_insns = CF_COUNT_MASK;
    }
    if (ctx.base.max_insns > TCG_MAX_INSNS) {
    	ctx.base.max_insns = TCG_MAX_INSNS;
    }
    gen_tb_start(tb);

    while (ctx.base.is_jmp == DISAS_NEXT) {
        tcg_gen_insn_start(ctx.pc);
        ctx.base.num_insns++;

        if (unlikely(cpu_breakpoint_test(cs, ctx.pc, BP_ANY))) {
            tcg_gen_movi_tl(cpu_pc, ctx.pc);
            gen_exception_debug(&ctx);
            /* The address covered by the breakpoint must be included in
               [tb->pc, tb->pc + tb->size) in order to for it to be
               properly cleared -- thus we increment the PC here so that
               the logic setting tb->size below does the right thing.  */
            ctx.pc += 4;
            goto done_generating;
        }

        if (ctx.base.num_insns == ctx.base.max_insns && (tb->cflags & CF_LAST_IO)) {
            gen_io_start();
        }

        ctx.opcode = cpu_lduw_code(env, ctx.pc);  // get opcode from memory

        if ((extract32(ctx.opcode, 9, 2) != 0x3) && (extract32(ctx.opcode, 5, 11) != 0x17)) {
			ctx.base.pc_next = ctx.pc + 2;
			decode_RH850_16(env, &ctx);		//this function includes 32-bit JR and JARL
        } else {
        	ctx.opcode = (ctx.opcode) | (cpu_lduw_code(env, ctx.pc+2) << 0x10);
        	if (((extract32(ctx.opcode, 6, 11) == 0x41e) && ((extract32(ctx.opcode, 17, 2) > 0x1) ||
        			(extract32(ctx.opcode, 17, 3) == 0x4))) ||
        			(extract32(ctx.opcode, 5, 11) == 0x31) ||		//48-bit MOV
					(extract32(ctx.opcode, 5, 12) == 0x37)  || 		//48-bit JMP
					(extract32(ctx.opcode, 5, 11) == 0x17) ) { 		//48-bit JARL and JR
        		ctx.opcode1 = cpu_lduw_code(env, ctx.pc+4);
				ctx.base.pc_next = ctx.pc + 6;
				decode_RH850_48(env, &ctx);
        	} else {
        		ctx.base.pc_next = ctx.pc + 4;
        		decode_RH850_32(env, &ctx);
        	}
        }

        ctx.pc = ctx.base.pc_next;

        copyFlagsToPSW();

        if (cs->singlestep_enabled) {
            break;
        }
        if (tcg_op_buf_full()) {
            break;
        }
        if (ctx.base.num_insns >= ctx.base.max_insns) {
            break;
        }
        if (singlestep) {
            break;
        }

    }

    if (tb->cflags & CF_LAST_IO) {
        gen_io_end();
    }
    switch (ctx.base.is_jmp) {
    case DISAS_TOO_MANY:
        gen_goto_tb_imm(&ctx, 0, ctx.pc);
        break;
    case DISAS_INDIRECT_JUMP:
    	tcg_gen_lookup_and_goto_ptr();
    	break;
//    case BS_NONE: /* handle end of page - DO NOT CHAIN. See gen_goto_tb. */
//        tcg_gen_movi_tl(cpu_pc, ctx.pc);
//        if (cs->singlestep_enabled) {
//            gen_exception_debug(&ctx);
//        } else {
//            tcg_gen_exit_tb(NULL, 0);
//        }
//        break;
    case DISAS_NORETURN:
    case DISAS_TB_EXIT_ALREADY_GENERATED: // ops using BS_BRANCH generate own exit seq
    	break;
    default:
        break;
    }
done_generating:
    gen_tb_end(tb, ctx.base.num_insns);
    tb->size = ctx.pc - pc_start;
    tb->icount = ctx.base.num_insns;

#ifdef DEBUG_DISAS
    if (qemu_loglevel_mask(CPU_LOG_TB_IN_ASM)  &&  qemu_log_in_addr_range(pc_start)) {
        qemu_log("\nIN: %s\n", lookup_symbol(pc_start));
        log_target_disas(cs, pc_start, ctx.pc - pc_start);
        qemu_log("\n");
    }
#endif
}
#endif  // OLD_GEN_INSN
void rh850_translate_init(void)
{
    int i;

    /* cpu_gpr[0] is a placeholder for the zero register. Do not use it. */
    /* Use the gen_set_gpr and gen_get_gpr helper functions when accessing */
    /* registers, unless you specifically block writes to reg 0 */

    for (i = 0; i < NUM_GP_REGS; i++) {
        cpu_gpr[i] = tcg_global_mem_new(cpu_env,
            offsetof(CPURH850State, gpRegs[i]), rh850_gp_regnames[i]);
    }

    for (int bankIdx = 0; bankIdx < NUM_SYS_REG_BANKS; bankIdx++) {
        for (int regIdx = 0; regIdx < MAX_SYS_REGS_IN_BANK; regIdx++) {
            cpu_sysRegs[bankIdx][regIdx] = tcg_global_mem_new(cpu_env,
                                                              offsetof(CPURH850State, systemRegs[bankIdx][regIdx]),
                                                              rh850_sys_regnames[bankIdx][regIdx]);
        }
    }

    for (i = 0; i < 1; i++) {
        cpu_sysDatabuffRegs[i] = tcg_global_mem_new(cpu_env,
            offsetof(CPURH850State, sysDatabuffRegs[i]), rh850_sys_databuff_regnames[i]);
    }

    // PSW register flags
    cpu_ZF = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, Z_flag), "ZF");
    cpu_SF = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, S_flag), "SF");
	cpu_OVF = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, OV_flag), "OVF");
	cpu_CYF = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, CY_flag), "CYF");
	cpu_SATF = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, SAT_flag), "SAT");
	cpu_ID = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, ID_flag), "ID");
    cpu_EP = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, EP_flag), "EP");
    cpu_NP = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, NP_flag), "NP");
    cpu_EBV = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, EBV_flag), "EBV");
    cpu_CU0 = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, CU0_flag), "CU0");
    cpu_CU1 = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, CU1_flag), "CU1");
    cpu_CU2 = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, CU2_flag), "CU2");
    cpu_UM = tcg_global_mem_new_i32(cpu_env, offsetof(CPURH850State, UM_flag), "UM");

    cpu_pc = tcg_global_mem_new(cpu_env, offsetof(CPURH850State, pc), "pc");
    load_res = tcg_global_mem_new(cpu_env, offsetof(CPURH850State, load_res), "load_res");
    load_val = tcg_global_mem_new(cpu_env, offsetof(CPURH850State, load_val), "load_val");

    cpu_LLbit = tcg_global_mem_new(cpu_env, offsetof(CPURH850State, cpu_LLbit), "cpu_LLbit");
    cpu_LLAddress = tcg_global_mem_new(cpu_env, offsetof(CPURH850State, cpu_LLAddress), "cpu_LLAddress");

}
