Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> 'posedge cpu_clk_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source dbgu0.mem_read_SB_DFFSR_Q_D_SB_LUT4_O_LC.O
Info:  3.5  4.9    Net cpu.mem_rdata_q_SB_DFFE_Q_10_D[1] (20,8) -> (14,7)
Info:                Sink dbgu0.mem_write_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  6.1  Source dbgu0.mem_write_SB_LUT4_I3_LC.O
Info:  1.8  7.9    Net dbgu0.adr_ptr_SB_DFFE_Q_10_D_SB_LUT4_O_I3[1] (14,7) -> (13,6)
Info:                Sink ram.cs_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  8.7  Source ram.cs_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 10.5    Net ram.cs_SB_LUT4_O_I2[0] (13,6) -> (14,6)
Info:                Sink cpu.mem_rdata_q_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 11.7  Source cpu.mem_rdata_q_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 13.5    Net cpu.mem_rdata_q_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2] (14,6) -> (15,6)
Info:                Sink cpu.mem_rdata_q_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.3  Source cpu.mem_rdata_q_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 16.1    Net cpu.mem_rdata_q_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3] (15,6) -> (16,6)
Info:                Sink cpu.mem_rdata_q_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 17.0  Source cpu.mem_rdata_q_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 18.7    Net cpu.mem_rdata_q_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] (16,6) -> (15,7)
Info:                Sink cpu.mem_rdata_q_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 19.6  Source cpu.mem_rdata_q_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 21.4    Net cpu.mem_rdata_q_SB_DFFE_Q_24_D_SB_LUT4_O_I3[2] (15,7) -> (14,8)
Info:                Sink cpu.mem_rdata_q_SB_DFFE_Q_24_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 22.2  Source cpu.mem_rdata_q_SB_DFFE_Q_24_D_SB_LUT4_O_LC.O
Info:  3.0 25.2    Net cpu.latched_is_lb_SB_LUT4_I0_I2_SB_LUT4_O_I2[2] (14,8) -> (10,9)
Info:                Sink cpu.latched_is_lb_SB_LUT4_I0_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 26.1  Source cpu.latched_is_lb_SB_LUT4_I0_I2_SB_LUT4_O_LC.O
Info:  1.8 27.8    Net cpu.latched_is_lb_SB_LUT4_I0_I2[0] (10,9) -> (9,10)
Info:                Sink cpu.latched_is_lb_SB_LUT4_I0_LC.I2
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 29.0  Source cpu.latched_is_lb_SB_LUT4_I0_LC.O
Info:  3.5 32.5    Net cpu.latched_is_lb_SB_LUT4_I0_O[3] (9,10) -> (3,14)
Info:                Sink cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 33.4  Source cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  3.6 37.0    Net cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I1[3] (3,14) -> (5,7)
Info:                Sink cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.8 37.8  Setup cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_LC.I3
Info: 11.9 ns logic, 25.9 ns routing, 26 MHz max
