JDF B
// Created by Version 1.7 
PROJECT Lab11
DESIGN lab11 Normal
DEVKIT LC4256ZE-7TN144C
ENTRY Pure Verilog HDL
MODULE lab11_top.v
MODSTYLE up_count_decode Normal
MODSTYLE lab11_top Normal
MODSTYLE dispshift Normal
MODSTYLE bounceless_switch Normal
MODSTYLE lfsr Normal
MODSTYLE msggen Normal
MODSTYLE match_detect Normal
MODSTYLE frequency_divider Normal
MODSTYLE dcl Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE lab11_top
