$date
	Sun Oct 23 02:33:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#292585
b10 !
1"
#292586
b10 &
b10 %
1$
#292587
0"
#292590
b1 &
1#
b1 %
#292594
b0 &
b0 %
0#
0$
#1308423
b11001 !
1"
#1308426
b11001 &
b11001 %
1$
#1308427
0"
#1308430
b1001100 &
b1001100 %
#1308434
b100110 &
b100110 %
#1308438
b10011 &
b10011 %
#1308442
b111010 &
b111010 %
#1308446
b11101 &
b11101 %
#1308450
b1011000 &
b1011000 %
#1308454
b101100 &
b101100 %
#1308458
b10110 &
b10110 %
#1308462
b1011 &
b1011 %
#1308466
b100010 &
b100010 %
#1308470
b10001 &
b10001 %
#1308474
b110100 &
b110100 %
#1308478
b11010 &
b11010 %
#1308482
b1101 &
b1101 %
#1308486
b101000 &
b101000 %
#1308490
b10100 &
b10100 %
#1308494
b1010 &
b1010 %
#1308498
b101 &
b101 %
#1308502
b10000 &
b10000 %
#1308506
b1000 &
b1000 %
#1308510
b100 &
b100 %
#1308514
b10 &
b10 %
#1308518
b1 &
1#
b1 %
#1308522
b0 &
b0 %
0#
0$
#2302650
b10000 &
b10000 %
1$
b10000 !
1"
#2302651
0"
#2302654
b1000 &
b1000 %
#2302658
b100 &
b100 %
#2302662
b10 &
b10 %
#2302666
b1 &
b1 %
1#
#2302670
b0 &
0#
b0 %
0$
#4500012
