[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/IndexedSelect/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/IndexedSelect/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<148> s<147> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<test> u<3> t<StringConst> p<4> l<1:8> el<1:12>
n<> u<4> t<Module_ansi_header> p<145> c<2> s<20> l<1:1> el<1:13>
n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<3:11> el<3:11>
n<FOO> u<6> t<StringConst> p<13> s<12> l<3:11> el<3:14>
n<3> u<7> t<IntConst> p<8> l<3:15> el<3:16>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:15> el<3:16>
n<> u<9> t<Constant_primary> p<10> c<8> l<3:15> el<3:16>
n<> u<10> t<Constant_expression> p<11> c<9> l<3:15> el<3:16>
n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<3:15> el<3:16>
n<> u<12> t<Constant_param_expression> p<13> c<11> l<3:15> el<3:16>
n<> u<13> t<Param_assignment> p<14> c<6> l<3:11> el<3:16>
n<> u<14> t<List_of_param_assignments> p<15> c<13> l<3:11> el<3:16>
n<> u<15> t<Parameter_declaration> p<16> c<5> l<3:1> el<3:16>
n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<3:1> el<3:17>
n<> u<17> t<Module_or_generate_item_declaration> p<18> c<16> l<3:1> el<3:17>
n<> u<18> t<Module_common_item> p<19> c<17> l<3:1> el<3:17>
n<> u<19> t<Module_or_generate_item> p<20> c<18> l<3:1> el<3:17>
n<> u<20> t<Non_port_module_item> p<145> c<19> s<44> l<3:1> el<3:17>
n<> u<21> t<Data_type_or_implicit> p<39> s<38> l<4:11> el<4:11>
n<FOO_REPL> u<22> t<StringConst> p<37> s<36> l<4:11> el<4:19>
n<FOO> u<23> t<StringConst> p<24> l<4:21> el<4:24>
n<> u<24> t<Primary_literal> p<25> c<23> l<4:21> el<4:24>
n<> u<25> t<Constant_primary> p<26> c<24> l<4:21> el<4:24>
n<> u<26> t<Constant_expression> p<32> c<25> s<31> l<4:21> el<4:24>
n<32'd4> u<27> t<IntConst> p<28> l<4:25> el<4:30>
n<> u<28> t<Primary_literal> p<29> c<27> l<4:25> el<4:30>
n<> u<29> t<Constant_primary> p<30> c<28> l<4:25> el<4:30>
n<> u<30> t<Constant_expression> p<31> c<29> l<4:25> el<4:30>
n<> u<31> t<Constant_concatenation> p<32> c<30> l<4:24> el<4:31>
n<> u<32> t<Constant_multiple_concatenation> p<33> c<26> l<4:20> el<4:32>
n<> u<33> t<Constant_primary> p<34> c<32> l<4:20> el<4:32>
n<> u<34> t<Constant_expression> p<35> c<33> l<4:20> el<4:32>
n<> u<35> t<Constant_mintypmax_expression> p<36> c<34> l<4:20> el<4:32>
n<> u<36> t<Constant_param_expression> p<37> c<35> l<4:20> el<4:32>
n<> u<37> t<Param_assignment> p<38> c<22> l<4:11> el<4:32>
n<> u<38> t<List_of_param_assignments> p<39> c<37> l<4:11> el<4:32>
n<> u<39> t<Parameter_declaration> p<40> c<21> l<4:1> el<4:32>
n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<4:1> el<4:33>
n<> u<41> t<Module_or_generate_item_declaration> p<42> c<40> l<4:1> el<4:33>
n<> u<42> t<Module_common_item> p<43> c<41> l<4:1> el<4:33>
n<> u<43> t<Module_or_generate_item> p<44> c<42> l<4:1> el<4:33>
n<> u<44> t<Non_port_module_item> p<145> c<43> s<72> l<4:1> el<4:33>
n<> u<45> t<Data_type_or_implicit> p<67> s<66> l<6:11> el<6:11>
n<DEBUG> u<46> t<StringConst> p<65> s<64> l<6:11> el<6:16>
n<FOO_REPL> u<47> t<StringConst> p<61> s<60> l<6:19> el<6:27>
n<> u<48> t<Constant_bit_select> p<60> s<59> l<6:27> el<6:27>
n<0> u<49> t<IntConst> p<50> l<6:28> el<6:29>
n<> u<50> t<Primary_literal> p<51> c<49> l<6:28> el<6:29>
n<> u<51> t<Constant_primary> p<52> c<50> l<6:28> el<6:29>
n<> u<52> t<Constant_expression> p<58> c<51> s<53> l<6:28> el<6:29>
n<> u<53> t<IncPartSelectOp> p<58> s<57> l<6:29> el<6:31>
n<32> u<54> t<IntConst> p<55> l<6:31> el<6:33>
n<> u<55> t<Primary_literal> p<56> c<54> l<6:31> el<6:33>
n<> u<56> t<Constant_primary> p<57> c<55> l<6:31> el<6:33>
n<> u<57> t<Constant_expression> p<58> c<56> l<6:31> el<6:33>
n<> u<58> t<Constant_indexed_range> p<59> c<52> l<6:28> el<6:33>
n<> u<59> t<Constant_part_select_range> p<60> c<58> l<6:28> el<6:33>
n<> u<60> t<Constant_select> p<61> c<48> l<6:27> el<6:34>
n<> u<61> t<Constant_primary> p<62> c<47> l<6:19> el<6:34>
n<> u<62> t<Constant_expression> p<63> c<61> l<6:19> el<6:34>
n<> u<63> t<Constant_mintypmax_expression> p<64> c<62> l<6:19> el<6:34>
n<> u<64> t<Constant_param_expression> p<65> c<63> l<6:19> el<6:34>
n<> u<65> t<Param_assignment> p<66> c<46> l<6:11> el<6:34>
n<> u<66> t<List_of_param_assignments> p<67> c<65> l<6:11> el<6:34>
n<> u<67> t<Parameter_declaration> p<68> c<45> l<6:1> el<6:34>
n<> u<68> t<Package_or_generate_item_declaration> p<69> c<67> l<6:1> el<6:35>
n<> u<69> t<Module_or_generate_item_declaration> p<70> c<68> l<6:1> el<6:35>
n<> u<70> t<Module_common_item> p<71> c<69> l<6:1> el<6:35>
n<> u<71> t<Module_or_generate_item> p<72> c<70> l<6:1> el<6:35>
n<> u<72> t<Non_port_module_item> p<145> c<71> s<143> l<6:1> el<6:35>
n<i> u<73> t<StringConst> p<74> l<10:12> el<10:13>
n<> u<74> t<Identifier_list> p<75> c<73> l<10:12> el<10:13>
n<> u<75> t<Genvar_declaration> p<76> c<74> l<10:5> el<10:14>
n<> u<76> t<Module_or_generate_item_declaration> p<77> c<75> l<10:5> el<10:14>
n<> u<77> t<Module_common_item> p<78> c<76> l<10:5> el<10:14>
n<> u<78> t<Module_or_generate_item> p<79> c<77> l<10:5> el<10:14>
n<> u<79> t<Generate_item> p<80> c<78> l<10:5> el<10:14>
n<> u<80> t<Generate_block> p<142> c<79> s<140> l<10:5> el<10:14>
n<i> u<81> t<StringConst> p<86> s<85> l<11:10> el<11:11>
n<0> u<82> t<IntConst> p<83> l<11:14> el<11:15>
n<> u<83> t<Primary_literal> p<84> c<82> l<11:14> el<11:15>
n<> u<84> t<Constant_primary> p<85> c<83> l<11:14> el<11:15>
n<> u<85> t<Constant_expression> p<86> c<84> l<11:14> el<11:15>
n<> u<86> t<Genvar_initialization> p<136> c<81> s<108> l<11:10> el<11:15>
n<i> u<87> t<StringConst> p<88> l<11:17> el<11:18>
n<> u<88> t<Primary_literal> p<89> c<87> l<11:17> el<11:18>
n<> u<89> t<Constant_primary> p<90> c<88> l<11:17> el<11:18>
n<> u<90> t<Constant_expression> p<108> c<89> s<107> l<11:17> el<11:18>
n<FOO_REPL> u<91> t<StringConst> p<105> s<104> l<11:21> el<11:29>
n<> u<92> t<Constant_bit_select> p<104> s<103> l<11:29> el<11:29>
n<0> u<93> t<IntConst> p<94> l<11:30> el<11:31>
n<> u<94> t<Primary_literal> p<95> c<93> l<11:30> el<11:31>
n<> u<95> t<Constant_primary> p<96> c<94> l<11:30> el<11:31>
n<> u<96> t<Constant_expression> p<102> c<95> s<97> l<11:30> el<11:31>
n<> u<97> t<IncPartSelectOp> p<102> s<101> l<11:31> el<11:33>
n<32> u<98> t<IntConst> p<99> l<11:33> el<11:35>
n<> u<99> t<Primary_literal> p<100> c<98> l<11:33> el<11:35>
n<> u<100> t<Constant_primary> p<101> c<99> l<11:33> el<11:35>
n<> u<101> t<Constant_expression> p<102> c<100> l<11:33> el<11:35>
n<> u<102> t<Constant_indexed_range> p<103> c<96> l<11:30> el<11:35>
n<> u<103> t<Constant_part_select_range> p<104> c<102> l<11:30> el<11:35>
n<> u<104> t<Constant_select> p<105> c<92> l<11:29> el<11:36>
n<> u<105> t<Constant_primary> p<106> c<91> l<11:21> el<11:36>
n<> u<106> t<Constant_expression> p<108> c<105> l<11:21> el<11:36>
n<> u<107> t<BinOp_Less> p<108> s<106> l<11:19> el<11:20>
n<> u<108> t<Constant_expression> p<136> c<90> s<121> l<11:17> el<11:36>
n<i> u<109> t<StringConst> p<121> s<110> l<11:38> el<11:39>
n<> u<110> t<AssignOp_Assign> p<121> s<120> l<11:39> el<11:40>
n<i> u<111> t<StringConst> p<112> l<11:40> el<11:41>
n<> u<112> t<Primary_literal> p<113> c<111> l<11:40> el<11:41>
n<> u<113> t<Constant_primary> p<114> c<112> l<11:40> el<11:41>
n<> u<114> t<Constant_expression> p<120> c<113> s<119> l<11:40> el<11:41>
n<1> u<115> t<IntConst> p<116> l<11:42> el<11:43>
n<> u<116> t<Primary_literal> p<117> c<115> l<11:42> el<11:43>
n<> u<117> t<Constant_primary> p<118> c<116> l<11:42> el<11:43>
n<> u<118> t<Constant_expression> p<120> c<117> l<11:42> el<11:43>
n<> u<119> t<BinOp_Plus> p<120> s<118> l<11:41> el<11:42>
n<> u<120> t<Constant_expression> p<121> c<114> l<11:40> el<11:43>
n<> u<121> t<Genvar_iteration> p<136> c<109> s<135> l<11:38> el<11:43>
n<genfoo> u<122> t<StringConst> p<135> s<133> l<11:53> el<11:59>
n<"test"> u<123> t<StringLiteral> p<124> l<12:18> el<12:24>
n<> u<124> t<Primary_literal> p<125> c<123> l<12:18> el<12:24>
n<> u<125> t<Primary> p<126> c<124> l<12:18> el<12:24>
n<> u<126> t<Expression> p<127> c<125> l<12:18> el<12:24>
n<> u<127> t<List_of_arguments> p<129> c<126> l<12:18> el<12:24>
n<display> u<128> t<StringConst> p<129> s<127> l<12:10> el<12:17>
n<> u<129> t<Elaboration_system_task> p<130> c<128> l<12:9> el<12:26>
n<> u<130> t<Module_common_item> p<131> c<129> l<12:9> el<12:26>
n<> u<131> t<Module_or_generate_item> p<132> c<130> l<12:9> el<12:26>
n<> u<132> t<Generate_item> p<133> c<131> l<12:9> el<12:26>
n<> u<133> t<Generate_block> p<135> c<132> s<134> l<12:9> el<12:26>
n<> u<134> t<End> p<135> l<13:5> el<13:8>
n<> u<135> t<Generate_block> p<136> c<122> l<11:45> el<13:8>
n<> u<136> t<Loop_generate_construct> p<137> c<86> l<11:5> el<13:8>
n<> u<137> t<Module_common_item> p<138> c<136> l<11:5> el<13:8>
n<> u<138> t<Module_or_generate_item> p<139> c<137> l<11:5> el<13:8>
n<> u<139> t<Generate_item> p<140> c<138> l<11:5> el<13:8>
n<> u<140> t<Generate_block> p<142> c<139> s<141> l<11:5> el<13:8>
n<> u<141> t<Endgenerate> p<142> l<14:1> el<14:12>
n<> u<142> t<Generate_region> p<143> c<80> l<9:1> el<14:12>
n<> u<143> t<Non_port_module_item> p<145> c<142> s<144> l<9:1> el<14:12>
n<> u<144> t<Endmodule> p<145> l<17:1> el<17:10>
n<> u<145> t<Module_declaration> p<146> c<4> l<1:1> el<17:10>
n<> u<146> t<Description> p<147> c<145> l<1:1> el<17:10>
n<> u<147> t<Source_text> p<148> c<146> l<1:1> el<17:10>
n<> u<148> t<Top_level_rule> c<1> l<1:1> el<17:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/IndexedSelect/dut.sv:1:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/IndexedSelect/dut.sv:1:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[INF:CP0303] ${SURELOG_DIR}/tests/IndexedSelect/dut.sv:1:1: Compile module "work@test".

[INF:CP0335] ${SURELOG_DIR}/tests/IndexedSelect/dut.sv:11:5: Compile generate block "work@test.genfoo[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/IndexedSelect/dut.sv:11:5: Compile generate block "work@test.genfoo[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/IndexedSelect/dut.sv:11:5: Compile generate block "work@test.genfoo[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/IndexedSelect/dut.sv:11:5: Compile generate block "work@test.genfoo[3]".

[NTE:EL0503] ${SURELOG_DIR}/tests/IndexedSelect/dut.sv:1:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              46
design                                                 1
gen_scope                                              8
gen_scope_array                                        8
indexed_part_select                                    7
int_typespec                                           7
module_inst                                            5
operation                                              9
param_assign                                           6
parameter                                             10
ref_obj                                                8
sys_task_call                                          4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              46
design                                                 1
gen_scope                                             12
gen_scope_array                                       12
indexed_part_select                                    7
int_typespec                                           7
module_inst                                            5
operation                                              9
param_assign                                           6
parameter                                             10
ref_obj                                                8
sys_task_call                                          8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IndexedSelect/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/IndexedSelect/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/IndexedSelect/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiParameter:
  \_parameter: (work@test.FOO), line:3:11, endln:3:14
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:FOO
    |vpiFullName:work@test.FOO
  |vpiParameter:
  \_parameter: (work@test.FOO_REPL), line:4:11, endln:4:19
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiName:FOO_REPL
    |vpiFullName:work@test.FOO_REPL
  |vpiParameter:
  \_parameter: (work@test.DEBUG), line:6:11, endln:6:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiName:DEBUG
    |vpiFullName:work@test.DEBUG
  |vpiParamAssign:
  \_param_assign: , line:3:11, endln:3:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiRhs:
    \_constant: , line:3:15, endln:3:16
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.FOO), line:3:11, endln:3:14
  |vpiParamAssign:
  \_param_assign: , line:4:11, endln:4:32
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiRhs:
    \_operation: , line:4:20, endln:4:32
      |vpiOpType:34
      |vpiOperand:
      \_ref_obj: (FOO), line:4:21, endln:4:24
        |vpiParent:
        \_operation: , line:4:20, endln:4:32
        |vpiName:FOO
      |vpiOperand:
      \_operation: , line:4:24, endln:4:31
        |vpiParent:
        \_operation: , line:4:20, endln:4:32
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:4:25, endln:4:30
          |vpiDecompile:32'd4
          |vpiSize:32
          |DEC:4
          |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@test.FOO_REPL), line:4:11, endln:4:19
  |vpiParamAssign:
  \_param_assign: , line:6:11, endln:6:34
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiRhs:
    \_indexed_part_select: , line:6:19, endln:6:34
      |vpiParent:
      \_ref_obj: FOO_REPL (FOO_REPL)
        |vpiName:FOO_REPL
        |vpiDefName:FOO_REPL
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_constant: , line:6:28, endln:6:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiWidthExpr:
      \_constant: , line:6:31, endln:6:33
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.DEBUG), line:6:11, endln:6:16
  |vpiDefName:work@test
|uhdmtopModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
  |vpiName:work@test
  |vpiParameter:
  \_parameter: (work@test.FOO), line:3:11, endln:3:14
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@test.FOO), line:3:11, endln:3:14
    |vpiName:FOO
    |vpiFullName:work@test.FOO
  |vpiParameter:
  \_parameter: (work@test.FOO_REPL), line:4:11, endln:4:19
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiName:FOO_REPL
    |vpiFullName:work@test.FOO_REPL
  |vpiParameter:
  \_parameter: (work@test.DEBUG), line:6:11, endln:6:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiName:DEBUG
    |vpiFullName:work@test.DEBUG
  |vpiParamAssign:
  \_param_assign: , line:3:11, endln:3:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiRhs:
    \_constant: , line:3:15, endln:3:16
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@test.FOO), line:3:11, endln:3:14
  |vpiParamAssign:
  \_param_assign: , line:4:11, endln:4:32
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiRhs:
    \_constant: , line:4:20, endln:4:32
      |vpiDecompile:96'b000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100
      |vpiSize:96
      |BIN:000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100
      |vpiTypespec:
      \_int_typespec: 
        |UINT:32
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@test.FOO_REPL), line:4:11, endln:4:19
  |vpiParamAssign:
  \_param_assign: , line:6:11, endln:6:34
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiRhs:
    \_constant: , line:6:19, endln:6:34
      |vpiDecompile:32'b00000000000000000000000000000100
      |vpiSize:32
      |BIN:00000000000000000000000000000100
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@test.DEBUG), line:6:11, endln:6:16
  |vpiDefName:work@test
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@test.genfoo[0]), line:11:45, endln:13:8
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiName:genfoo[0]
    |vpiFullName:work@test.genfoo[0]
    |vpiGenScope:
    \_gen_scope: (work@test.genfoo[0])
      |vpiParent:
      \_gen_scope_array: (work@test.genfoo[0]), line:11:45, endln:13:8
      |vpiFullName:work@test.genfoo[0]
      |vpiParameter:
      \_parameter: (work@test.genfoo[0].i), line:11:0
        |vpiParent:
        \_gen_scope: (work@test.genfoo[0])
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@test.genfoo[0].i
      |vpiSysTaskCall:
      \_sys_task_call: (display), line:12:9, endln:12:26
        |vpiParent:
        \_gen_scope: (work@test.genfoo[0])
        |vpiArgument:
        \_constant: 
          |vpiDecompile:"test"
          |STRING:"test"
          |vpiConstType:6
        |vpiName:display
  |vpiGenScopeArray:
  \_gen_scope_array: (work@test.genfoo[1]), line:11:45, endln:13:8
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiName:genfoo[1]
    |vpiFullName:work@test.genfoo[1]
    |vpiGenScope:
    \_gen_scope: (work@test.genfoo[1])
      |vpiParent:
      \_gen_scope_array: (work@test.genfoo[1]), line:11:45, endln:13:8
      |vpiFullName:work@test.genfoo[1]
      |vpiParameter:
      \_parameter: (work@test.genfoo[1].i), line:11:0
        |vpiParent:
        \_gen_scope: (work@test.genfoo[1])
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@test.genfoo[1].i
      |vpiSysTaskCall:
      \_sys_task_call: (display), line:12:9, endln:12:26
        |vpiParent:
        \_gen_scope: (work@test.genfoo[1])
        |vpiArgument:
        \_constant: 
          |vpiDecompile:"test"
          |STRING:"test"
          |vpiConstType:6
        |vpiName:display
  |vpiGenScopeArray:
  \_gen_scope_array: (work@test.genfoo[2]), line:11:45, endln:13:8
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiName:genfoo[2]
    |vpiFullName:work@test.genfoo[2]
    |vpiGenScope:
    \_gen_scope: (work@test.genfoo[2])
      |vpiParent:
      \_gen_scope_array: (work@test.genfoo[2]), line:11:45, endln:13:8
      |vpiFullName:work@test.genfoo[2]
      |vpiParameter:
      \_parameter: (work@test.genfoo[2].i), line:11:0
        |vpiParent:
        \_gen_scope: (work@test.genfoo[2])
        |UINT:2
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@test.genfoo[2].i
      |vpiSysTaskCall:
      \_sys_task_call: (display), line:12:9, endln:12:26
        |vpiParent:
        \_gen_scope: (work@test.genfoo[2])
        |vpiArgument:
        \_constant: 
          |vpiDecompile:"test"
          |STRING:"test"
          |vpiConstType:6
        |vpiName:display
  |vpiGenScopeArray:
  \_gen_scope_array: (work@test.genfoo[3]), line:11:45, endln:13:8
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiName:genfoo[3]
    |vpiFullName:work@test.genfoo[3]
    |vpiGenScope:
    \_gen_scope: (work@test.genfoo[3])
      |vpiParent:
      \_gen_scope_array: (work@test.genfoo[3]), line:11:45, endln:13:8
      |vpiFullName:work@test.genfoo[3]
      |vpiParameter:
      \_parameter: (work@test.genfoo[3].i), line:11:0
        |vpiParent:
        \_gen_scope: (work@test.genfoo[3])
        |UINT:3
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@test.genfoo[3].i
      |vpiSysTaskCall:
      \_sys_task_call: (display), line:12:9, endln:12:26
        |vpiParent:
        \_gen_scope: (work@test.genfoo[3])
        |vpiArgument:
        \_constant: 
          |vpiDecompile:"test"
          |STRING:"test"
          |vpiConstType:6
        |vpiName:display
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/IndexedSelect/dut.sv | ${SURELOG_DIR}/build/regression/IndexedSelect/roundtrip/dut_000.sv | 6 | 17 |