

================================================================
== Vitis HLS Report for 'event_engine'
================================================================
* Date:           Sat Mar 18 14:38:57 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.228 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      106|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       92|    -|
|Register             |        -|     -|       34|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       34|      198|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln885_193_fu_220_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln885_194_fu_232_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln885_195_fu_244_p2        |         +|   0|  0|  15|           8|           1|
    |grp_fu_152_p2                  |         +|   0|  0|  15|           8|           1|
    |and_ln83_fu_186_p2             |       and|   0|  0|   2|           1|           1|
    |ap_condition_152               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op62_read_state1  |       and|   0|  0|   2|           1|           1|
    |tmp_53_i_nbreadreq_fu_68_p3    |       and|   0|  0|   2|           1|           0|
    |tmp_54_i_nbreadreq_fu_76_p3    |       and|   0|  0|   2|           1|           0|
    |tmp_55_i_nbreadreq_fu_110_p3   |       and|   0|  0|   2|           1|           0|
    |tmp_56_i_nbreadreq_fu_124_p3   |       and|   0|  0|   2|           1|           0|
    |tmp_57_i_nbreadreq_fu_138_p3   |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_52_p3       |       and|   0|  0|   2|           1|           0|
    |icmp_ln1064_78_fu_180_p2       |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1064_fu_174_p2          |      icmp|   0|  0|  11|           8|           8|
    |ap_block_state1                |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op47_read_state1  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op54_read_state1  |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 106|          60|          26|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ackDelayFifoReadCount_blk_n    |   9|          2|    1|          2|
    |ackDelayFifoWriteCount_blk_n   |   9|          2|    1|          2|
    |ap_done                        |   9|          2|    1|          2|
    |eventEng2ackDelay_event_blk_n  |   9|          2|    1|          2|
    |eventEng2ackDelay_event_din    |  20|          4|  181|        724|
    |rxEng2eventEng_setEvent_blk_n  |   9|          2|    1|          2|
    |timer2eventEng_setEvent_blk_n  |   9|          2|    1|          2|
    |txApp2eventEng_setEvent_blk_n  |   9|          2|    1|          2|
    |txEngFifoReadCount_blk_n       |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  92|         20|  189|        740|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  1|   0|    1|          0|
    |ap_done_reg          |  1|   0|    1|          0|
    |ee_adReadCounter     |  8|   0|    8|          0|
    |ee_adWriteCounter    |  8|   0|    8|          0|
    |ee_txEngReadCounter  |  8|   0|    8|          0|
    |ee_writeCounter      |  8|   0|    8|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 34|   0|   34|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|             event_engine|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|             event_engine|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|             event_engine|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|             event_engine|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|             event_engine|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|             event_engine|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|             event_engine|  return value|
|rxEng2eventEng_setEvent_dout     |   in|  181|     ap_fifo|  rxEng2eventEng_setEvent|       pointer|
|rxEng2eventEng_setEvent_empty_n  |   in|    1|     ap_fifo|  rxEng2eventEng_setEvent|       pointer|
|rxEng2eventEng_setEvent_read     |  out|    1|     ap_fifo|  rxEng2eventEng_setEvent|       pointer|
|eventEng2ackDelay_event_din      |  out|  181|     ap_fifo|  eventEng2ackDelay_event|       pointer|
|eventEng2ackDelay_event_full_n   |   in|    1|     ap_fifo|  eventEng2ackDelay_event|       pointer|
|eventEng2ackDelay_event_write    |  out|    1|     ap_fifo|  eventEng2ackDelay_event|       pointer|
|timer2eventEng_setEvent_dout     |   in|   85|     ap_fifo|  timer2eventEng_setEvent|       pointer|
|timer2eventEng_setEvent_empty_n  |   in|    1|     ap_fifo|  timer2eventEng_setEvent|       pointer|
|timer2eventEng_setEvent_read     |  out|    1|     ap_fifo|  timer2eventEng_setEvent|       pointer|
|txApp2eventEng_setEvent_dout     |   in|   85|     ap_fifo|  txApp2eventEng_setEvent|       pointer|
|txApp2eventEng_setEvent_empty_n  |   in|    1|     ap_fifo|  txApp2eventEng_setEvent|       pointer|
|txApp2eventEng_setEvent_read     |  out|    1|     ap_fifo|  txApp2eventEng_setEvent|       pointer|
|ackDelayFifoReadCount_dout       |   in|    1|     ap_fifo|    ackDelayFifoReadCount|       pointer|
|ackDelayFifoReadCount_empty_n    |   in|    1|     ap_fifo|    ackDelayFifoReadCount|       pointer|
|ackDelayFifoReadCount_read       |  out|    1|     ap_fifo|    ackDelayFifoReadCount|       pointer|
|ackDelayFifoWriteCount_dout      |   in|    1|     ap_fifo|   ackDelayFifoWriteCount|       pointer|
|ackDelayFifoWriteCount_empty_n   |   in|    1|     ap_fifo|   ackDelayFifoWriteCount|       pointer|
|ackDelayFifoWriteCount_read      |  out|    1|     ap_fifo|   ackDelayFifoWriteCount|       pointer|
|txEngFifoReadCount_dout          |   in|    1|     ap_fifo|       txEngFifoReadCount|       pointer|
|txEngFifoReadCount_empty_n       |   in|    1|     ap_fifo|       txEngFifoReadCount|       pointer|
|txEngFifoReadCount_read          |  out|    1|     ap_fifo|       txEngFifoReadCount|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.22>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoWriteCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoWriteCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoWriteCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2ackDelay_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2ackDelay_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2ackDelay_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %rxEng2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %rxEng2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %rxEng2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %timer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %timer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %timer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEngFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEngFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEngFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEngFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoWriteCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ackDelayFifoReadCount, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %eventEng2ackDelay_event, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i181 %rxEng2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %timer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:44]   --->   Operation 30 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i181P0A, i181 %rxEng2eventEng_setEvent, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 31 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 512> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ee_writeCounter_load = load i8 %ee_writeCounter"   --->   Operation 32 'load' 'ee_writeCounter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ee_adReadCounter_load = load i8 %ee_adReadCounter"   --->   Operation 33 'load' 'ee_adReadCounter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ee_adWriteCounter_load = load i8 %ee_adWriteCounter"   --->   Operation 34 'load' 'ee_adWriteCounter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ee_txEngReadCounter_load = load i8 %ee_txEngReadCounter"   --->   Operation 35 'load' 'ee_txEngReadCounter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %tmp_i, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:76]   --->   Operation 36 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_i_339 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i181P0A, i181 %eventEng2ackDelay_event, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:139]   --->   Operation 37 'nbwritereq' 'tmp_i_339' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 64> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %tmp_i_339, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:76]   --->   Operation 38 'br' 'br_ln76' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.58ns)   --->   "%icmp_ln1064 = icmp_eq  i8 %ee_writeCounter_load, i8 %ee_adReadCounter_load"   --->   Operation 39 'icmp' 'icmp_ln1064' <Predicate = (!tmp_i_339) | (!tmp_i)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln1064_78 = icmp_eq  i8 %ee_adWriteCounter_load, i8 %ee_txEngReadCounter_load"   --->   Operation 40 'icmp' 'icmp_ln1064_78' <Predicate = (!tmp_i_339) | (!tmp_i)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.12ns)   --->   "%and_ln83 = and i1 %icmp_ln1064, i1 %icmp_ln1064_78" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:83]   --->   Operation 41 'and' 'and_ln83' <Predicate = (!tmp_i_339) | (!tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %and_ln83, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:83]   --->   Operation 42 'br' 'br_ln83' <Predicate = (!tmp_i_339) | (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_53_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i85P0A, i85 %timer2eventEng_setEvent, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 43 'nbreadreq' 'tmp_53_i' <Predicate = (!tmp_i_339 & and_ln83) | (!tmp_i & and_ln83)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %tmp_53_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:86]   --->   Operation 44 'br' 'br_ln86' <Predicate = (!tmp_i_339 & and_ln83) | (!tmp_i & and_ln83)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_54_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i85P0A, i85 %txApp2eventEng_setEvent, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 45 'nbreadreq' 'tmp_54_i' <Predicate = (!tmp_i_339 & and_ln83 & !tmp_53_i) | (!tmp_i & and_ln83 & !tmp_53_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %tmp_54_i, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:93]   --->   Operation 46 'br' 'br_ln93' <Predicate = (!tmp_i_339 & and_ln83 & !tmp_53_i) | (!tmp_i & and_ln83 & !tmp_53_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.06ns)   --->   "%txApp2eventEng_setEvent_read = read i85 @_ssdm_op_Read.ap_fifo.volatile.i85P0A, i85 %txApp2eventEng_setEvent" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'read' 'txApp2eventEng_setEvent_read' <Predicate = (!tmp_i_339 & and_ln83 & !tmp_53_i & tmp_54_i) | (!tmp_i & and_ln83 & !tmp_53_i & tmp_54_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln173_56 = zext i85 %txApp2eventEng_setEvent_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 48 'zext' 'zext_ln173_56' <Predicate = (!tmp_i_339 & and_ln83 & !tmp_53_i & tmp_54_i) | (!tmp_i & and_ln83 & !tmp_53_i & tmp_54_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i181P0A, i181 %eventEng2ackDelay_event, i181 %zext_ln173_56" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 49 'write' 'write_ln173' <Predicate = (!tmp_i_339 & and_ln83 & !tmp_53_i & tmp_54_i) | (!tmp_i & and_ln83 & !tmp_53_i & tmp_54_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 64> <FIFO>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln885_192 = add i8 %ee_writeCounter_load, i8 1"   --->   Operation 50 'add' 'add_ln885_192' <Predicate = (!tmp_i_339 & and_ln83 & !tmp_53_i & tmp_54_i) | (!tmp_i & and_ln83 & !tmp_53_i & tmp_54_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.41ns)   --->   "%store_ln885 = store i8 %add_ln885_192, i8 %ee_writeCounter"   --->   Operation 51 'store' 'store_ln885' <Predicate = (!tmp_i_339 & and_ln83 & !tmp_53_i & tmp_54_i) | (!tmp_i & and_ln83 & !tmp_53_i & tmp_54_i)> <Delay = 0.41>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln99 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:99]   --->   Operation 52 'br' 'br_ln99' <Predicate = (!tmp_i_339 & and_ln83 & !tmp_53_i & tmp_54_i) | (!tmp_i & and_ln83 & !tmp_53_i & tmp_54_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!tmp_i_339 & and_ln83 & !tmp_53_i) | (!tmp_i & and_ln83 & !tmp_53_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.06ns)   --->   "%timer2eventEng_setEvent_read = read i85 @_ssdm_op_Read.ap_fifo.volatile.i85P0A, i85 %timer2eventEng_setEvent" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 54 'read' 'timer2eventEng_setEvent_read' <Predicate = (!tmp_i_339 & and_ln83 & tmp_53_i) | (!tmp_i & and_ln83 & tmp_53_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i85 %timer2eventEng_setEvent_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 55 'zext' 'zext_ln173' <Predicate = (!tmp_i_339 & and_ln83 & tmp_53_i) | (!tmp_i & and_ln83 & tmp_53_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i181P0A, i181 %eventEng2ackDelay_event, i181 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 56 'write' 'write_ln173' <Predicate = (!tmp_i_339 & and_ln83 & tmp_53_i) | (!tmp_i & and_ln83 & tmp_53_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 64> <FIFO>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln885_191 = add i8 %ee_writeCounter_load, i8 1"   --->   Operation 57 'add' 'add_ln885_191' <Predicate = (!tmp_i_339 & and_ln83 & tmp_53_i) | (!tmp_i & and_ln83 & tmp_53_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.41ns)   --->   "%store_ln885 = store i8 %add_ln885_191, i8 %ee_writeCounter"   --->   Operation 58 'store' 'store_ln885' <Predicate = (!tmp_i_339 & and_ln83 & tmp_53_i) | (!tmp_i & and_ln83 & tmp_53_i)> <Delay = 0.41>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln92 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:92]   --->   Operation 59 'br' 'br_ln92' <Predicate = (!tmp_i_339 & and_ln83 & tmp_53_i) | (!tmp_i & and_ln83 & tmp_53_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln100 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:100]   --->   Operation 60 'br' 'br_ln100' <Predicate = (!tmp_i_339 & and_ln83) | (!tmp_i & and_ln83)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!tmp_i_339) | (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.98ns)   --->   "%rxEng2eventEng_setEvent_read = read i181 @_ssdm_op_Read.ap_fifo.volatile.i181P0A, i181 %rxEng2eventEng_setEvent" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 62 'read' 'rxEng2eventEng_setEvent_read' <Predicate = (tmp_i & tmp_i_339)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 512> <FIFO>
ST_1 : Operation 63 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i181P0A, i181 %eventEng2ackDelay_event, i181 %rxEng2eventEng_setEvent_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 63 'write' 'write_ln173' <Predicate = (tmp_i & tmp_i_339)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 181> <Depth = 64> <FIFO>
ST_1 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln885 = add i8 %ee_writeCounter_load, i8 1"   --->   Operation 64 'add' 'add_ln885' <Predicate = (tmp_i & tmp_i_339)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.41ns)   --->   "%store_ln885 = store i8 %add_ln885, i8 %ee_writeCounter"   --->   Operation 65 'store' 'store_ln885' <Predicate = (tmp_i & tmp_i_339)> <Delay = 0.41>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln82 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:82]   --->   Operation 66 'br' 'br_ln82' <Predicate = (tmp_i & tmp_i_339)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_55_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %ackDelayFifoReadCount, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 67 'nbreadreq' 'tmp_55_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 64> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %tmp_55_i, void %._crit_edge9.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:104]   --->   Operation 68 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.16ns)   --->   "%p_03 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %ackDelayFifoReadCount" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 69 'read' 'p_03' <Predicate = (tmp_55_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 64> <FIFO>
ST_1 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln885_193 = add i8 %ee_adReadCounter_load, i8 1"   --->   Operation 70 'add' 'add_ln885_193' <Predicate = (tmp_55_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln885 = store i8 %add_ln885_193, i8 %ee_adReadCounter"   --->   Operation 71 'store' 'store_ln885' <Predicate = (tmp_55_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln108 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:108]   --->   Operation 72 'br' 'br_ln108' <Predicate = (tmp_55_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_56_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %ackDelayFifoWriteCount, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 73 'nbreadreq' 'tmp_56_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 64> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_56_i, void %._crit_edge10.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:109]   --->   Operation 74 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln885_194 = add i8 %ee_adWriteCounter_load, i8 1"   --->   Operation 75 'add' 'add_ln885_194' <Predicate = (tmp_56_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln885 = store i8 %add_ln885_194, i8 %ee_adWriteCounter"   --->   Operation 76 'store' 'store_ln885' <Predicate = (tmp_56_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.16ns)   --->   "%p_04 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %ackDelayFifoWriteCount" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 77 'read' 'p_04' <Predicate = (tmp_56_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 64> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln113 = br void %._crit_edge10.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:113]   --->   Operation 78 'br' 'br_ln113' <Predicate = (tmp_56_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_57_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %txEngFifoReadCount, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 79 'nbreadreq' 'tmp_57_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 64> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %tmp_57_i, void %event_engine.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:114]   --->   Operation 80 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln885_195 = add i8 %ee_txEngReadCounter_load, i8 1"   --->   Operation 81 'add' 'add_ln885_195' <Predicate = (tmp_57_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln885 = store i8 %add_ln885_195, i8 %ee_txEngReadCounter"   --->   Operation 82 'store' 'store_ln885' <Predicate = (tmp_57_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.16ns)   --->   "%p_05 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %txEngFifoReadCount" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 83 'read' 'p_05' <Predicate = (tmp_57_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 64> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln118 = br void %event_engine.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/event_engine/event_engine.cpp:118]   --->   Operation 84 'br' 'br_ln118' <Predicate = (tmp_57_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rxEng2eventEng_setEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ee_writeCounter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ee_adReadCounter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ee_adWriteCounter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ee_txEngReadCounter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eventEng2ackDelay_event]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ timer2eventEng_setEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txApp2eventEng_setEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ackDelayFifoReadCount]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ackDelayFifoWriteCount]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEngFifoReadCount]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specinterface_ln0            (specinterface) [ 00]
specpipeline_ln44            (specpipeline ) [ 00]
tmp_i                        (nbreadreq    ) [ 01]
ee_writeCounter_load         (load         ) [ 00]
ee_adReadCounter_load        (load         ) [ 00]
ee_adWriteCounter_load       (load         ) [ 00]
ee_txEngReadCounter_load     (load         ) [ 00]
br_ln76                      (br           ) [ 00]
tmp_i_339                    (nbwritereq   ) [ 01]
br_ln76                      (br           ) [ 00]
icmp_ln1064                  (icmp         ) [ 00]
icmp_ln1064_78               (icmp         ) [ 00]
and_ln83                     (and          ) [ 01]
br_ln83                      (br           ) [ 00]
tmp_53_i                     (nbreadreq    ) [ 01]
br_ln86                      (br           ) [ 00]
tmp_54_i                     (nbreadreq    ) [ 01]
br_ln93                      (br           ) [ 00]
txApp2eventEng_setEvent_read (read         ) [ 00]
zext_ln173_56                (zext         ) [ 00]
write_ln173                  (write        ) [ 00]
add_ln885_192                (add          ) [ 00]
store_ln885                  (store        ) [ 00]
br_ln99                      (br           ) [ 00]
br_ln0                       (br           ) [ 00]
timer2eventEng_setEvent_read (read         ) [ 00]
zext_ln173                   (zext         ) [ 00]
write_ln173                  (write        ) [ 00]
add_ln885_191                (add          ) [ 00]
store_ln885                  (store        ) [ 00]
br_ln92                      (br           ) [ 00]
br_ln100                     (br           ) [ 00]
br_ln0                       (br           ) [ 00]
rxEng2eventEng_setEvent_read (read         ) [ 00]
write_ln173                  (write        ) [ 00]
add_ln885                    (add          ) [ 00]
store_ln885                  (store        ) [ 00]
br_ln82                      (br           ) [ 00]
tmp_55_i                     (nbreadreq    ) [ 01]
br_ln104                     (br           ) [ 00]
p_03                         (read         ) [ 00]
add_ln885_193                (add          ) [ 00]
store_ln885                  (store        ) [ 00]
br_ln108                     (br           ) [ 00]
tmp_56_i                     (nbreadreq    ) [ 01]
br_ln109                     (br           ) [ 00]
add_ln885_194                (add          ) [ 00]
store_ln885                  (store        ) [ 00]
p_04                         (read         ) [ 00]
br_ln113                     (br           ) [ 00]
tmp_57_i                     (nbreadreq    ) [ 01]
br_ln114                     (br           ) [ 00]
add_ln885_195                (add          ) [ 00]
store_ln885                  (store        ) [ 00]
p_05                         (read         ) [ 00]
br_ln118                     (br           ) [ 00]
ret_ln0                      (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rxEng2eventEng_setEvent">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng2eventEng_setEvent"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ee_writeCounter">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ee_writeCounter"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ee_adReadCounter">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ee_adReadCounter"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ee_adWriteCounter">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ee_adWriteCounter"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ee_txEngReadCounter">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ee_txEngReadCounter"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eventEng2ackDelay_event">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventEng2ackDelay_event"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="timer2eventEng_setEvent">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timer2eventEng_setEvent"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="txApp2eventEng_setEvent">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2eventEng_setEvent"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ackDelayFifoReadCount">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ackDelayFifoReadCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ackDelayFifoWriteCount">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ackDelayFifoWriteCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="txEngFifoReadCount">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEngFifoReadCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i181P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i181P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i181P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i181P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_i_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="181" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_i_339_nbwritereq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="181" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_i_339/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_53_i_nbreadreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="85" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_53_i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_54_i_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="85" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_54_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="txApp2eventEng_setEvent_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="85" slack="0"/>
<pin id="86" dir="0" index="1" bw="85" slack="0"/>
<pin id="87" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txApp2eventEng_setEvent_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="181" slack="0"/>
<pin id="93" dir="0" index="2" bw="181" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/1 write_ln173/1 write_ln173/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="timer2eventEng_setEvent_read_read_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="85" slack="0"/>
<pin id="99" dir="0" index="1" bw="85" slack="0"/>
<pin id="100" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timer2eventEng_setEvent_read/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="rxEng2eventEng_setEvent_read_read_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="181" slack="0"/>
<pin id="105" dir="0" index="1" bw="181" slack="0"/>
<pin id="106" dir="1" index="2" bw="181" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng2eventEng_setEvent_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_55_i_nbreadreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_55_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_03_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_03/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_56_i_nbreadreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_56_i/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_04_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_04/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_57_i_nbreadreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_57_i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_05_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_05/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_192/1 add_ln885_191/1 add_ln885/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="ee_writeCounter_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ee_writeCounter_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ee_adReadCounter_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ee_adReadCounter_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ee_adWriteCounter_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ee_adWriteCounter_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ee_txEngReadCounter_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ee_txEngReadCounter_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln1064_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln1064_78_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_78/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="and_ln83_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln173_56_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="85" slack="0"/>
<pin id="194" dir="1" index="1" bw="181" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_56/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln885_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln173_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="85" slack="0"/>
<pin id="205" dir="1" index="1" bw="181" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln885_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln885_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln885_193_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_193/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln885_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln885_194_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_194/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln885_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln885_195_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_195/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln885_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="32" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="103" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="157" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="162" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="166" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="170" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="174" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="84" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="201"><net_src comp="152" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="97" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="212"><net_src comp="152" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="152" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="162" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="166" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="44" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="170" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rxEng2eventEng_setEvent | {}
	Port: ee_writeCounter | {1 }
	Port: ee_adReadCounter | {1 }
	Port: ee_adWriteCounter | {1 }
	Port: ee_txEngReadCounter | {1 }
	Port: eventEng2ackDelay_event | {1 }
	Port: timer2eventEng_setEvent | {}
	Port: txApp2eventEng_setEvent | {}
	Port: ackDelayFifoReadCount | {}
	Port: ackDelayFifoWriteCount | {}
	Port: txEngFifoReadCount | {}
 - Input state : 
	Port: event_engine : rxEng2eventEng_setEvent | {1 }
	Port: event_engine : ee_writeCounter | {1 }
	Port: event_engine : ee_adReadCounter | {1 }
	Port: event_engine : ee_adWriteCounter | {1 }
	Port: event_engine : ee_txEngReadCounter | {1 }
	Port: event_engine : eventEng2ackDelay_event | {}
	Port: event_engine : timer2eventEng_setEvent | {1 }
	Port: event_engine : txApp2eventEng_setEvent | {1 }
	Port: event_engine : ackDelayFifoReadCount | {1 }
	Port: event_engine : ackDelayFifoWriteCount | {1 }
	Port: event_engine : txEngFifoReadCount | {1 }
  - Chain level:
	State 1
		icmp_ln1064 : 1
		icmp_ln1064_78 : 1
		and_ln83 : 2
		br_ln83 : 2
		write_ln173 : 1
		add_ln885_192 : 1
		store_ln885 : 2
		write_ln173 : 1
		add_ln885_191 : 1
		store_ln885 : 2
		add_ln885 : 1
		store_ln885 : 2
		add_ln885_193 : 1
		store_ln885 : 2
		add_ln885_194 : 1
		store_ln885 : 2
		add_ln885_195 : 1
		store_ln885 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |                grp_fu_152                |    0    |    15   |
|    add   |           add_ln885_193_fu_220           |    0    |    15   |
|          |           add_ln885_194_fu_232           |    0    |    15   |
|          |           add_ln885_195_fu_244           |    0    |    15   |
|----------|------------------------------------------|---------|---------|
|   icmp   |            icmp_ln1064_fu_174            |    0    |    11   |
|          |           icmp_ln1064_78_fu_180          |    0    |    11   |
|----------|------------------------------------------|---------|---------|
|    and   |              and_ln83_fu_186             |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|          |           tmp_i_nbreadreq_fu_52          |    0    |    0    |
|          |         tmp_53_i_nbreadreq_fu_68         |    0    |    0    |
| nbreadreq|         tmp_54_i_nbreadreq_fu_76         |    0    |    0    |
|          |         tmp_55_i_nbreadreq_fu_110        |    0    |    0    |
|          |         tmp_56_i_nbreadreq_fu_124        |    0    |    0    |
|          |         tmp_57_i_nbreadreq_fu_138        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|nbwritereq|        tmp_i_339_nbwritereq_fu_60        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |  txApp2eventEng_setEvent_read_read_fu_84 |    0    |    0    |
|          |  timer2eventEng_setEvent_read_read_fu_97 |    0    |    0    |
|   read   | rxEng2eventEng_setEvent_read_read_fu_103 |    0    |    0    |
|          |             p_03_read_fu_118             |    0    |    0    |
|          |             p_04_read_fu_132             |    0    |    0    |
|          |             p_05_read_fu_146             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |              grp_write_fu_90             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |           zext_ln173_56_fu_192           |    0    |    0    |
|          |             zext_ln173_fu_203            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    84   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p2  |   3  |  181 |   543  ||    14   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   543  || 0.419857||    14   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   98   |
+-----------+--------+--------+--------+
