#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 19 17:02:33 2021
# Process ID: 16872
# Current directory: C:/Users/Rongye/OneDrive/FPGA/VerilogHDL/Project/seqdet_shift
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17012 C:\Users\Rongye\OneDrive\FPGA\VerilogHDL\Project\seqdet_shift\seqdet_shift.xpr
# Log file: C:/Users/Rongye/OneDrive/FPGA/VerilogHDL/Project/seqdet_shift/vivado.log
# Journal file: C:/Users/Rongye/OneDrive/FPGA/VerilogHDL/Project/seqdet_shift\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Rongye/OneDrive/FPGA/VerilogHDL/Project/seqdet_shift/seqdet_shift.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 947.551 ; gain = 254.219
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 19 17:04:59 2021...
