{"id": "1703.09146", "review": {"conference": "arxiv", "VERSION": "v1", "DATE_OF_SUBMISSION": "27-Mar-2017", "title": "GPU Activity Prediction using Representation Learning", "abstract": "GPU activity prediction is an important and complex problem. This is due to the high level of contention among thousands of parallel threads. This problem was mostly addressed using heuristics. We propose a representation learning approach to address this problem. We model any performance metric as a temporal function of the executed instructions with the intuition that the flow of instructions can be identified as distinct activities of the code. Our experiments show high accuracy and non-trivial predictive power of representation learning on a benchmark.", "histories": [["v1", "Mon, 27 Mar 2017 15:31:02 GMT  (675kb,D)", "http://arxiv.org/abs/1703.09146v1", "Proceedings of the 33 rd International Conference on Machine Learning, New York, NY, USA, 2016. JMLR: W&amp;CP volume 48. Copyright 2016 by the author(s)"]], "COMMENTS": "Proceedings of the 33 rd International Conference on Machine Learning, New York, NY, USA, 2016. JMLR: W&amp;CP volume 48. Copyright 2016 by the author(s)", "reviews": [], "SUBJECTS": "cs.LG", "authors": ["aswin raghavan", "mohamed amer", "timothy shields", "david zhang", "sek chai"], "accepted": false, "id": "1703.09146"}, "pdf": {"name": "1703.09146.pdf", "metadata": {"source": "META", "title": "GPU Activity Prediction using Representation Learning", "authors": ["Aswin Raghavan", "Mohamed Amer", "Timothy Shields", "David Zhang", "Sek Chai"], "emails": ["FIRSTNAME.LASTNAME@SRI.COM"], "sections": [{"heading": "1. Introduction", "text": "This year it has come to the point that it has never come as far as this year."}, {"heading": "2. Literature Review", "text": "Dynamic solutions (Yeh & Patt, 1991) are more complicated because they are implemented with counters and tables to store the history of the industry based on the address of industry memory; other approaches, which include data-driven user perceptrons (Jime \u0301 nez & Lin, 2001) and forward-facing neural networks (Calder & et al., 1997), form the building blocks of energy-based deep networks (Hinton et al., 2006; Salakhutdinov & Hinton, 2006); and more recently, temporal models based on deep networks capable of modelling a more temporal set of problems (Hinton et al., 2006; Salakhutdinov & Hinton, 2006)."}, {"heading": "3. Model", "text": "The entry to our model (referred to as visible units) is a mix of instructions per time step, i.e. the histogram of the number of instructions executed is derived from the GPU simulator. < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < < <"}, {"heading": "4. Inference and Learning", "text": "Conclusion: In order to perform a classification at a given time in the CountDCRBM specified v < t and vt, we use a bottom-up approach and calculate the cost of each possible label yt and then choose the label with the lowest cost. We calculate the cost of the label yt as the free energy \u2212 log pDC (yt, ht | h < t), which is calculated by marginalizing over h < t and ht. Then, the costs associated with the candidate label, the free energy in the CountDCRBM, namely \u2212 log pDC (yt, ht | h < t), are comprehensible because the sum can be eliminated algebraically over exponentially many terms. Learning: The parameters of our model could be learned from the contractual divergence (CD) (Hinton, 2002), where < \u00b7 > data is the expectation of data distribution and < < \u00b7 > the expectation of the reconstructed data."}, {"heading": "5. Experiments", "text": "In fact, it is a purely reactionary project, which is about putting people's interests at the centre, not putting them at the centre."}, {"heading": "6. Conclusions", "text": "Our approach has important implications for the GPU revolution in computing. A data-driven approach can potentially identify a mix of instructions that cause performance bottlenecks. Although we focused on cache malfunctions, any statistic of interest to the computer architecture community can potentially predict power consumption and voltage. Upgrading to an online embedded setting is simple and could potentially save computing time."}, {"heading": "Acknowledgments", "text": "This research is partially funded by NSF # 1526399, the Defense Advanced Research Projects Agency (DARPA), and the Air Force Research Laboratory (AFRL). The views, opinions, and / or results expressed are those of the authors and should not be construed as official views or policies of the Department of Defense or the U.S. government."}], "references": [{"title": "Analyzing Cuda Workloads Using a Detailed GPU Simulator", "author": ["Bakhoda", "Ali", "Yuan", "George L", "Fung", "Wilson WL", "Wong", "Henry", "Aamodt", "Tor M"], "venue": "In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS),", "citeRegEx": "Bakhoda et al\\.,? \\Q2009\\E", "shortCiteRegEx": "Bakhoda et al\\.", "year": 2009}, {"title": "Branch Prediction for Free", "author": ["Ball", "Thomas", "Larus", "James R"], "venue": "In ACM,", "citeRegEx": "Ball et al\\.,? \\Q1993\\E", "shortCiteRegEx": "Ball et al\\.", "year": 1993}, {"title": "ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems. volume", "author": ["Bergman", "Keren"], "venue": null, "citeRegEx": "Bergman and Keren,? \\Q2008\\E", "shortCiteRegEx": "Bergman and Keren", "year": 2008}, {"title": "Challenge Benchmarks that must be Conquered to Sustain the GPU Revolution", "author": ["Blem", "Emily", "Sinclair", "Matthew", "Sankaralingam", "Karthikeyan"], "venue": "CELL,", "citeRegEx": "Blem et al\\.,? \\Q2011\\E", "shortCiteRegEx": "Blem et al\\.", "year": 2011}, {"title": "Evidence-based Static Branch Prediction using Machine Learning", "author": ["Calder", "Brad"], "venue": "In ACM Transactions on Programming Languages and Systems (TOPLAS),", "citeRegEx": "Calder and Brad,? \\Q1997\\E", "shortCiteRegEx": "Calder and Brad", "year": 1997}, {"title": "A Characterization of the Rodinia Benchmark Suite with Comparison to Contemporary CMP Workloads", "author": ["Che", "Shuai", "Sheaffer", "Jeremy W", "Boyer", "Michael", "Szafaryn", "Lukasz G", "Wang", "Liang", "Skadron", "Kevin"], "venue": "IISWC,", "citeRegEx": "Che et al\\.,? \\Q2010\\E", "shortCiteRegEx": "Che et al\\.", "year": 2010}, {"title": "Adaptive Cache Management for Energy-efficient GPU Computing", "author": ["Chen", "Xuhao", "Chang", "Li-Wen", "Rodrigues", "Christopher I", "Lv", "Jie", "Wang", "Zhiying", "Hwu", "Wen-Mei"], "venue": "In Microarchitecture,", "citeRegEx": "Chen et al\\.,? \\Q2014\\E", "shortCiteRegEx": "Chen et al\\.", "year": 2014}, {"title": "Dark Silicon and the End of Multicore Scaling", "author": ["Esmaeilzadeh", "Hadi", "et. al"], "venue": "In Proceedings of the International Symposium on Computer Architecture (ISCA),", "citeRegEx": "Esmaeilzadeh et al\\.,? \\Q2011\\E", "shortCiteRegEx": "Esmaeilzadeh et al\\.", "year": 2011}, {"title": "Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow", "author": ["Fung", "Wilson WL", "Sham", "Ivan", "Yuan", "George", "Aamodt", "Tor M"], "venue": "In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture,", "citeRegEx": "Fung et al\\.,? \\Q2007\\E", "shortCiteRegEx": "Fung et al\\.", "year": 2007}, {"title": "Training Products of Experts by Minimizing Contrastive Divergence", "author": ["Hinton", "Geoffrey E"], "venue": null, "citeRegEx": "Hinton and E.,? \\Q2002\\E", "shortCiteRegEx": "Hinton and E.", "year": 2002}, {"title": "A Fast Learning Algorithm for Deep Belief Nets", "author": ["Hinton", "Geoffrey E", "Osindero", "Simon", "Teh", "Yee-Whye"], "venue": null, "citeRegEx": "Hinton et al\\.,? \\Q2006\\E", "shortCiteRegEx": "Hinton et al\\.", "year": 2006}, {"title": "Dynamic Branch Prediction with Perceptrons", "author": ["Jim\u00e9nez", "Daniel A", "Lin", "Calvin"], "venue": "In High-Performance Computer Architecture,", "citeRegEx": "Jim\u00e9nez et al\\.,? \\Q2001\\E", "shortCiteRegEx": "Jim\u00e9nez et al\\.", "year": 2001}, {"title": "Classification using Discriminative Restricted Boltzmann Machines", "author": ["H. Larochelle", "Y. Bengio"], "venue": "In ICML,", "citeRegEx": "Larochelle and Bengio,? \\Q2008\\E", "shortCiteRegEx": "Larochelle and Bengio", "year": 2008}, {"title": "Many-thread Aware Prefetching Mechanisms for GPGPU Applications", "author": ["Lee", "Jaekyu", "Lakshminarayana", "Nagesh B", "Kim", "Hyesoon", "Vuduc", "Richard"], "venue": "In Microarchitecture,", "citeRegEx": "Lee et al\\.,? \\Q2010\\E", "shortCiteRegEx": "Lee et al\\.", "year": 2010}, {"title": "GPUWattch:Enabling Energy Optimizations in GPGPUs", "author": ["Leng", "Jingwen", "Hetherington", "Tayler", "El Tantawy", "Ahmed", "Gilani", "Syed", "Kim", "Nam Sung", "Aamodt", "Tor M", "Reddi", "Vijay Janapa"], "venue": "ACM SIGARCH,", "citeRegEx": "Leng et al\\.,? \\Q2013\\E", "shortCiteRegEx": "Leng et al\\.", "year": 2013}, {"title": "Safe Limits on Voltage Reduction Efficiency in GPUs: A Direct Measurement Approach", "author": ["Leng", "Jingwen", "Buyuktosunoglu", "Alper", "Bertran", "Ramon", "Bose", "Pradip", "Reddi", "Vijay Janapa"], "venue": "In Microarchitecture. ACM,", "citeRegEx": "Leng et al\\.,? \\Q2015\\E", "shortCiteRegEx": "Leng et al\\.", "year": 2015}, {"title": "Priority-based Cache Allocation in Throughput Processors", "author": ["Li", "Dong", "Rhu", "Minsoo", "Johnson", "Daniel R", "O\u2019Connor", "Mike", "Erez", "Mattan", "Burger", "Doug", "Fussell", "Donald S", "Redder", "Stephen W"], "venue": "In HPCA,", "citeRegEx": "Li et al\\.,? \\Q2015\\E", "shortCiteRegEx": "Li et al\\.", "year": 2015}, {"title": "Unsupervised Learning of Image Transformations", "author": ["R. Memisevic", "G.E. Hinton"], "venue": "In CVPR,", "citeRegEx": "Memisevic and Hinton,? \\Q2007\\E", "shortCiteRegEx": "Memisevic and Hinton", "year": 2007}, {"title": "Phone Recognition using Restricted Boltzmann Machines", "author": ["A.R. Mohamed", "G.E. Hinton"], "venue": "In ICASSP,", "citeRegEx": "Mohamed and Hinton,? \\Q2009\\E", "shortCiteRegEx": "Mohamed and Hinton", "year": 2009}, {"title": "Future of Computer Architecture", "author": ["Patterson", "David"], "venue": "In Berkeley EECS Annual Research Symposium,", "citeRegEx": "Patterson and David.,? \\Q2006\\E", "shortCiteRegEx": "Patterson and David.", "year": 2006}, {"title": "Lightweight Detection and Recovery Mechanisms to Extend Algorithm Resiliency in Noisy Computation", "author": ["S. Chai"], "venue": "In WNTC,", "citeRegEx": "Chai,? \\Q2014\\E", "shortCiteRegEx": "Chai", "year": 2014}, {"title": "Reducing the Dimensionality of Data with Neural Networks", "author": ["R. Salakhutdinov", "G.E. Hinton"], "venue": "In Science,", "citeRegEx": "Salakhutdinov and Hinton,? \\Q2006\\E", "shortCiteRegEx": "Salakhutdinov and Hinton", "year": 2006}, {"title": "Semantic Hashing", "author": ["Salakhutdinov", "Ruslan", "Hinton", "Geoffrey"], "venue": "In International Journal of Approximate Reasoning,", "citeRegEx": "Salakhutdinov et al\\.,? \\Q2009\\E", "shortCiteRegEx": "Salakhutdinov et al\\.", "year": 2009}, {"title": "Learning Multilevel Distributed Representations for High-Dimensional Sequences", "author": ["I. Sutskever", "G.E. Hinton"], "venue": "In AISTATS,", "citeRegEx": "Sutskever and Hinton,? \\Q2007\\E", "shortCiteRegEx": "Sutskever and Hinton", "year": 2007}, {"title": "Two Distributed-State Models For Generating High-Dimensional Time Series", "author": ["Taylor", "Graham W", "Hinton", "Geoffrey E", "Roweis", "Sam T"], "venue": "In Journal of Machine Learning Research,", "citeRegEx": "Taylor et al\\.,? \\Q2011\\E", "shortCiteRegEx": "Taylor et al\\.", "year": 2011}, {"title": "Power Analysis of Embedded Software: A First Step Towards Software Power Minimization", "author": ["Tiwari", "Vivek", "Malik", "Sharad", "Wolfe", "Andrew"], "venue": "VLSI Systems,", "citeRegEx": "Tiwari et al\\.,? \\Q1994\\E", "shortCiteRegEx": "Tiwari et al\\.", "year": 1994}, {"title": "Hitting the Memory Wall: Implications of the Obvious", "author": ["Wulf", "Wm A", "McKee", "Sally A"], "venue": "In ACM SIGARCH computer architecture news,", "citeRegEx": "Wulf et al\\.,? \\Q1995\\E", "shortCiteRegEx": "Wulf et al\\.", "year": 1995}, {"title": "Two-level Adaptive Training Branch Prediction", "author": ["Yeh", "Tse-Yu", "Patt", "Yale N"], "venue": "In ACM ISM,", "citeRegEx": "Yeh et al\\.,? \\Q1991\\E", "shortCiteRegEx": "Yeh et al\\.", "year": 1991}], "referenceMentions": [{"referenceID": 8, "context": "We anticipate that classical problems such as branch predictions and cache management can be re-evaluated such that heuristically based approaches (Yeh & Patt, 1991; Fung et al., 2007; Li et al., 2015) can be replaced with a machine learning approach (Leng et al.", "startOffset": 147, "endOffset": 201}, {"referenceID": 16, "context": "We anticipate that classical problems such as branch predictions and cache management can be re-evaluated such that heuristically based approaches (Yeh & Patt, 1991; Fung et al., 2007; Li et al., 2015) can be replaced with a machine learning approach (Leng et al.", "startOffset": 147, "endOffset": 201}, {"referenceID": 15, "context": ", 2015) can be replaced with a machine learning approach (Leng et al., 2015).", "startOffset": 57, "endOffset": 76}, {"referenceID": 5, "context": "Processor data is widely available in the form of benchmarks (Che et al., 2010), and algorithms are extensively compared using these benchmarks (Blem et al.", "startOffset": 61, "endOffset": 79}, {"referenceID": 3, "context": ", 2010), and algorithms are extensively compared using these benchmarks (Blem et al., 2011).", "startOffset": 72, "endOffset": 91}, {"referenceID": 16, "context": "of predicting GPU Cache Misses (Li et al., 2015; Chen et al., 2014) for this paper.", "startOffset": 31, "endOffset": 67}, {"referenceID": 6, "context": "of predicting GPU Cache Misses (Li et al., 2015; Chen et al., 2014) for this paper.", "startOffset": 31, "endOffset": 67}, {"referenceID": 6, "context": "Predicting whether a cache miss is about to occur is useful for better cache management such as cache bypassing (Chen et al., 2014), pre-fetching (Lee et al.", "startOffset": 112, "endOffset": 131}, {"referenceID": 13, "context": ", 2014), pre-fetching (Lee et al., 2010), prioritized allocation (Li et al.", "startOffset": 22, "endOffset": 40}, {"referenceID": 16, "context": ", 2010), prioritized allocation (Li et al., 2015) etc.", "startOffset": 32, "endOffset": 49}, {"referenceID": 15, "context": "Further, cache misses indirectly cause increased energy and power usage (Leng et al., 2015) because of second order effects beyond memory latency.", "startOffset": 72, "endOffset": 91}, {"referenceID": 15, "context": "In principle, our approach is amenable to predict these higher order events (such as voltage scaling (Leng et al., 2015) and faults (S.", "startOffset": 101, "endOffset": 120}, {"referenceID": 25, "context": "Chai, 2014)) either directly (Tiwari et al., 1994) or via hierarchical modeling.", "startOffset": 29, "endOffset": 50}, {"referenceID": 24, "context": "We propose a new variant of the Conditional Restricted Boltzmann Machines (CRBMs) (Taylor et al., 2011) to directly address system performance and reliability.", "startOffset": 82, "endOffset": 103}, {"referenceID": 14, "context": "Prior work used a perceptron to predict cache misses (Leng et al., 2013).", "startOffset": 53, "endOffset": 72}, {"referenceID": 0, "context": "Our approach assumes the availability of a simulator for CUDA (Bakhoda et al., 2009) that can generate a dataset for training our model.", "startOffset": 62, "endOffset": 84}, {"referenceID": 10, "context": "Representation Learning: Restricted Boltzmann Machines (RBMs) form the building blocks in energy based deep networks (Hinton et al., 2006; Salakhutdinov & Hinton, 2006).", "startOffset": 117, "endOffset": 168}, {"referenceID": 24, "context": "These include Conditional RBMs (CRBMs) (Taylor et al., 2011) and Temporal RBMs (TRBMs) (Sutskever & Hinton, 2007).", "startOffset": 39, "endOffset": 60}, {"referenceID": 24, "context": "CRBMs have been used in both visual (Taylor et al., 2011) and audio (Mohamed & Hinton, 2009).", "startOffset": 36, "endOffset": 57}, {"referenceID": 24, "context": "Conditional Restricted Boltzmann Machines: CRBMs (Taylor et al., 2011), are a natural extension of RBMs for modeling short term temporal dependencies.", "startOffset": 49, "endOffset": 70}, {"referenceID": 24, "context": "Some approximations have been made to facilitate efficient training and inference, more details are available in (Taylor et al., 2011).", "startOffset": 113, "endOffset": 134}, {"referenceID": 24, "context": "DCRBMs are a simpler version of the Factored Conditional Restricted Boltzmann Machines (Taylor et al., 2011) and Gated Restricted Boltzmann Machines (Memisevic & Hinton, 2007).", "startOffset": 87, "endOffset": 108}, {"referenceID": 0, "context": "We used the open-source simulator GPGPU-Sim (Bakhoda et al., 2009) to generate data to validate our approach.", "startOffset": 44, "endOffset": 66}, {"referenceID": 14, "context": "The simulator has been verified rigorously for accuracy against on a suite of 80 microbenchmarks (Leng et al., 2013).", "startOffset": 97, "endOffset": 116}, {"referenceID": 5, "context": "We used the BACKProp problem from the RODINIA benchmark (Che et al., 2010), and simulate a NVIDIA GTX480 GPU with the default configurations for GPGPU-Sim.", "startOffset": 56, "endOffset": 74}], "year": 2017, "abstractText": "GPU activity prediction is an important and complex problem. This is due to the high level of contention among thousands of parallel threads. This problem was mostly addressed using heuristics. We propose a representation learning approach to address this problem. We model any performance metric as a temporal function of the executed instructions with the intuition that the flow of instructions can be identified as distinct activities of the code. Our experiments show high accuracy and non-trivial predictive power of representation learning on a benchmark.", "creator": "LaTeX with hyperref package"}}}