<stg><name>top_kernel_Pipeline_VITIS_LOOP_79_6</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:5 %col_sum_63_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_63_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_63_load_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:6 %col_sum_59_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_59_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_59_load_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:7 %col_sum_55_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_55_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_55_load_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:8 %col_sum_51_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_51_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_51_load_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:9 %col_sum_47_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_47_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_47_load_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:10 %col_sum_43_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_43_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_43_load_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:11 %col_sum_39_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_39_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_39_load_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:12 %col_sum_35_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_35_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_35_load_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:13 %col_sum_31_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_31_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_31_load_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:14 %col_sum_27_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_27_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_27_load_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:15 %col_sum_23_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_23_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_23_load_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:16 %col_sum_19_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_19_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_19_load_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:17 %col_sum_15_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_15_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_15_load_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:18 %col_sum_11_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_11_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_11_load_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:19 %col_sum_7_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_7_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_7_load_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:20 %col_sum_3_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_3_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_3_load_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:21 %col_sum_62_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_62_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_62_load_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:22 %col_sum_58_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_58_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_58_load_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:23 %col_sum_54_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_54_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_54_load_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:24 %col_sum_50_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_50_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_50_load_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:25 %col_sum_46_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_46_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_46_load_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:26 %col_sum_42_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_42_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_42_load_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:27 %col_sum_38_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_38_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_38_load_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:28 %col_sum_34_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_34_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_34_load_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:29 %col_sum_30_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_30_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_30_load_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:30 %col_sum_26_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_26_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_26_load_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:31 %col_sum_22_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_22_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_22_load_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:32 %col_sum_18_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_18_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_18_load_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:33 %col_sum_14_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_14_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_14_load_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:34 %col_sum_10_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_10_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_10_load_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:35 %col_sum_6_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_6_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_6_load_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:36 %col_sum_2_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_2_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_2_load_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:37 %col_sum_61_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_61_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_61_load_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:38 %col_sum_57_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_57_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_57_load_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:39 %col_sum_53_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_53_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_53_load_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:40 %col_sum_49_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_49_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_49_load_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:41 %col_sum_45_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_45_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_45_load_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:42 %col_sum_41_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_41_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_41_load_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:43 %col_sum_37_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_37_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_37_load_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:44 %col_sum_33_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_33_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_33_load_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:45 %col_sum_29_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_29_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_29_load_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:46 %col_sum_25_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_25_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_25_load_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:47 %col_sum_21_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_21_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_21_load_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:48 %col_sum_17_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_17_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_17_load_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:49 %col_sum_13_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_13_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_13_load_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:50 %col_sum_9_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_9_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_9_load_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:51 %col_sum_5_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_5_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_5_load_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:52 %col_sum_1_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_1_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_1_load_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:53 %col_sum_60_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_60_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_60_load_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:54 %col_sum_56_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_56_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_56_load_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:55 %col_sum_52_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_52_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_52_load_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:56 %col_sum_48_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_48_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_48_load_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:57 %col_sum_44_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_44_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_44_load_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:58 %col_sum_40_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_40_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_40_load_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:59 %col_sum_36_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_36_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_36_load_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:60 %col_sum_32_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_32_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_32_load_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:61 %col_sum_28_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_28_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_28_load_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:62 %col_sum_24_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_24_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_24_load_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:63 %col_sum_20_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_20_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_20_load_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:64 %col_sum_16_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_16_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_16_load_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:65 %col_sum_12_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_12_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_12_load_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:66 %col_sum_8_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_8_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_8_load_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:67 %col_sum_4_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_4_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_4_load_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:68 %col_sum_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_load_reload

]]></Node>
<StgValue><ssdm name="col_sum_load_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:69 %store_ln83 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:70 %br_ln0 = br void %VITIS_LOOP_81_7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_81_7:0 %jb = load i7 %j

]]></Node>
<StgValue><ssdm name="jb"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
VITIS_LOOP_81_7:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_81_7:2 %br_ln79 = br i1 %tmp, void %VITIS_LOOP_81_7.split, void %VITIS_LOOP_89_8.exitStub

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_81_7.split:0 %trunc_ln79 = trunc i7 %jb

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_81_7.split:1 %specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln80"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_81_7.split:2 %speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln79"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_81_7.split:3 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:4 %lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %jb, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_81_7.split:5 %zext_ln79 = zext i4 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="24" op_1_bw="6" op_2_bw="24" op_3_bw="6" op_4_bw="24" op_5_bw="6" op_6_bw="24" op_7_bw="6" op_8_bw="24" op_9_bw="6" op_10_bw="24" op_11_bw="6" op_12_bw="24" op_13_bw="6" op_14_bw="24" op_15_bw="6" op_16_bw="24" op_17_bw="6" op_18_bw="24" op_19_bw="6" op_20_bw="24" op_21_bw="6" op_22_bw="24" op_23_bw="6" op_24_bw="24" op_25_bw="6" op_26_bw="24" op_27_bw="6" op_28_bw="24" op_29_bw="6" op_30_bw="24" op_31_bw="6" op_32_bw="24" op_33_bw="24" op_34_bw="6">
<![CDATA[
VITIS_LOOP_81_7.split:6 %tmp_6 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i6, i6 0, i24 %col_sum_load_reload_read, i6 4, i24 %col_sum_4_load_reload_read, i6 8, i24 %col_sum_8_load_reload_read, i6 12, i24 %col_sum_12_load_reload_read, i6 16, i24 %col_sum_16_load_reload_read, i6 20, i24 %col_sum_20_load_reload_read, i6 24, i24 %col_sum_24_load_reload_read, i6 28, i24 %col_sum_28_load_reload_read, i6 32, i24 %col_sum_32_load_reload_read, i6 36, i24 %col_sum_36_load_reload_read, i6 40, i24 %col_sum_40_load_reload_read, i6 44, i24 %col_sum_44_load_reload_read, i6 48, i24 %col_sum_48_load_reload_read, i6 52, i24 %col_sum_52_load_reload_read, i6 56, i24 %col_sum_56_load_reload_read, i6 60, i24 %col_sum_60_load_reload_read, i24 0, i6 %trunc_ln79

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_81_7.split:7 %shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_6, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:8 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_81_7.split:9 %sub_ln84 = sub i38 0, i38 %shl_ln1

]]></Node>
<StgValue><ssdm name="sub_ln84"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:10 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln84, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_81_7.split:11 %zext_ln84 = zext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_81_7.split:12 %sub_ln84_1 = sub i17 0, i17 %zext_ln84

]]></Node>
<StgValue><ssdm name="sub_ln84_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:13 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_81_7.split:14 %zext_ln84_1 = zext i16 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_81_7.split:15 %select_ln84 = select i1 %tmp_9, i17 %sub_ln84_1, i17 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="select_ln84"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_81_7.split:16 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="6" op_2_bw="24" op_3_bw="6" op_4_bw="24" op_5_bw="6" op_6_bw="24" op_7_bw="6" op_8_bw="24" op_9_bw="6" op_10_bw="24" op_11_bw="6" op_12_bw="24" op_13_bw="6" op_14_bw="24" op_15_bw="6" op_16_bw="24" op_17_bw="6" op_18_bw="24" op_19_bw="6" op_20_bw="24" op_21_bw="6" op_22_bw="24" op_23_bw="6" op_24_bw="24" op_25_bw="6" op_26_bw="24" op_27_bw="6" op_28_bw="24" op_29_bw="6" op_30_bw="24" op_31_bw="6" op_32_bw="24" op_33_bw="24" op_34_bw="6">
<![CDATA[
VITIS_LOOP_81_7.split:17 %tmp_s = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i6, i6 0, i24 %col_sum_1_load_reload_read, i6 4, i24 %col_sum_5_load_reload_read, i6 8, i24 %col_sum_9_load_reload_read, i6 12, i24 %col_sum_13_load_reload_read, i6 16, i24 %col_sum_17_load_reload_read, i6 20, i24 %col_sum_21_load_reload_read, i6 24, i24 %col_sum_25_load_reload_read, i6 28, i24 %col_sum_29_load_reload_read, i6 32, i24 %col_sum_33_load_reload_read, i6 36, i24 %col_sum_37_load_reload_read, i6 40, i24 %col_sum_41_load_reload_read, i6 44, i24 %col_sum_45_load_reload_read, i6 48, i24 %col_sum_49_load_reload_read, i6 52, i24 %col_sum_53_load_reload_read, i6 56, i24 %col_sum_57_load_reload_read, i6 60, i24 %col_sum_61_load_reload_read, i24 0, i6 %trunc_ln79

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_81_7.split:18 %shl_ln84_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_s, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln84_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:19 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_s, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_81_7.split:20 %sub_ln84_2 = sub i38 0, i38 %shl_ln84_1

]]></Node>
<StgValue><ssdm name="sub_ln84_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:21 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln84_2, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_81_7.split:22 %zext_ln84_2 = zext i16 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_81_7.split:23 %sub_ln84_3 = sub i17 0, i17 %zext_ln84_2

]]></Node>
<StgValue><ssdm name="sub_ln84_3"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:24 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_s, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_81_7.split:25 %zext_ln84_3 = zext i16 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln84_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_81_7.split:26 %select_ln84_1 = select i1 %tmp_10, i17 %sub_ln84_3, i17 %zext_ln84_3

]]></Node>
<StgValue><ssdm name="select_ln84_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_81_7.split:27 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="6" op_2_bw="24" op_3_bw="6" op_4_bw="24" op_5_bw="6" op_6_bw="24" op_7_bw="6" op_8_bw="24" op_9_bw="6" op_10_bw="24" op_11_bw="6" op_12_bw="24" op_13_bw="6" op_14_bw="24" op_15_bw="6" op_16_bw="24" op_17_bw="6" op_18_bw="24" op_19_bw="6" op_20_bw="24" op_21_bw="6" op_22_bw="24" op_23_bw="6" op_24_bw="24" op_25_bw="6" op_26_bw="24" op_27_bw="6" op_28_bw="24" op_29_bw="6" op_30_bw="24" op_31_bw="6" op_32_bw="24" op_33_bw="24" op_34_bw="6">
<![CDATA[
VITIS_LOOP_81_7.split:28 %tmp_5 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i6, i6 0, i24 %col_sum_2_load_reload_read, i6 4, i24 %col_sum_6_load_reload_read, i6 8, i24 %col_sum_10_load_reload_read, i6 12, i24 %col_sum_14_load_reload_read, i6 16, i24 %col_sum_18_load_reload_read, i6 20, i24 %col_sum_22_load_reload_read, i6 24, i24 %col_sum_26_load_reload_read, i6 28, i24 %col_sum_30_load_reload_read, i6 32, i24 %col_sum_34_load_reload_read, i6 36, i24 %col_sum_38_load_reload_read, i6 40, i24 %col_sum_42_load_reload_read, i6 44, i24 %col_sum_46_load_reload_read, i6 48, i24 %col_sum_50_load_reload_read, i6 52, i24 %col_sum_54_load_reload_read, i6 56, i24 %col_sum_58_load_reload_read, i6 60, i24 %col_sum_62_load_reload_read, i24 0, i6 %trunc_ln79

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_81_7.split:29 %shl_ln84_2 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_5, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln84_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:30 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_81_7.split:31 %sub_ln84_4 = sub i38 0, i38 %shl_ln84_2

]]></Node>
<StgValue><ssdm name="sub_ln84_4"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:32 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln84_4, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_81_7.split:33 %zext_ln84_4 = zext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln84_4"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_81_7.split:34 %sub_ln84_5 = sub i17 0, i17 %zext_ln84_4

]]></Node>
<StgValue><ssdm name="sub_ln84_5"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:35 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_81_7.split:36 %zext_ln84_5 = zext i16 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln84_5"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_81_7.split:37 %select_ln84_2 = select i1 %tmp_11, i17 %sub_ln84_5, i17 %zext_ln84_5

]]></Node>
<StgValue><ssdm name="select_ln84_2"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_81_7.split:38 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="6" op_2_bw="24" op_3_bw="6" op_4_bw="24" op_5_bw="6" op_6_bw="24" op_7_bw="6" op_8_bw="24" op_9_bw="6" op_10_bw="24" op_11_bw="6" op_12_bw="24" op_13_bw="6" op_14_bw="24" op_15_bw="6" op_16_bw="24" op_17_bw="6" op_18_bw="24" op_19_bw="6" op_20_bw="24" op_21_bw="6" op_22_bw="24" op_23_bw="6" op_24_bw="24" op_25_bw="6" op_26_bw="24" op_27_bw="6" op_28_bw="24" op_29_bw="6" op_30_bw="24" op_31_bw="6" op_32_bw="24" op_33_bw="24" op_34_bw="6">
<![CDATA[
VITIS_LOOP_81_7.split:39 %tmp_12 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i6, i6 0, i24 %col_sum_3_load_reload_read, i6 4, i24 %col_sum_7_load_reload_read, i6 8, i24 %col_sum_11_load_reload_read, i6 12, i24 %col_sum_15_load_reload_read, i6 16, i24 %col_sum_19_load_reload_read, i6 20, i24 %col_sum_23_load_reload_read, i6 24, i24 %col_sum_27_load_reload_read, i6 28, i24 %col_sum_31_load_reload_read, i6 32, i24 %col_sum_35_load_reload_read, i6 36, i24 %col_sum_39_load_reload_read, i6 40, i24 %col_sum_43_load_reload_read, i6 44, i24 %col_sum_47_load_reload_read, i6 48, i24 %col_sum_51_load_reload_read, i6 52, i24 %col_sum_55_load_reload_read, i6 56, i24 %col_sum_59_load_reload_read, i6 60, i24 %col_sum_63_load_reload_read, i24 0, i6 %trunc_ln79

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="38" op_0_bw="38" op_1_bw="24" op_2_bw="14">
<![CDATA[
VITIS_LOOP_81_7.split:40 %shl_ln84_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_12, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln84_3"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:41 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_12, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
VITIS_LOOP_81_7.split:42 %sub_ln84_6 = sub i38 0, i38 %shl_ln84_3

]]></Node>
<StgValue><ssdm name="sub_ln84_6"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:43 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln84_6, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_81_7.split:44 %zext_ln84_6 = zext i16 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln84_6"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_81_7.split:45 %sub_ln84_7 = sub i17 0, i17 %zext_ln84_6

]]></Node>
<StgValue><ssdm name="sub_ln84_7"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_81_7.split:46 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_81_7.split:47 %zext_ln84_7 = zext i16 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln84_7"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_81_7.split:48 %select_ln84_3 = select i1 %tmp_13, i17 %sub_ln84_7, i17 %zext_ln84_7

]]></Node>
<StgValue><ssdm name="select_ln84_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_81_7.split:49 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="17" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_7.split:50 %store_ln84 = store i17 %select_ln84, i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="17" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_7.split:51 %store_ln84 = store i17 %select_ln84_1, i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="17" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_7.split:52 %store_ln84 = store i17 %select_ln84_2, i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="17" op_1_bw="4">
<![CDATA[
VITIS_LOOP_81_7.split:53 %store_ln84 = store i17 %select_ln84_3, i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_81_7.split:54 %add_ln79 = add i7 %jb, i7 4

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_81_7.split:55 %store_ln83 = store i7 %add_ln79, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_81_7.split:56 %br_ln79 = br void %VITIS_LOOP_81_7

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0">
<![CDATA[
VITIS_LOOP_89_8.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
