
Nap.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dba8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e18  0800dd48  0800dd48  0001dd48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb60  0800eb60  00020228  2**0
                  CONTENTS
  4 .ARM          00000008  0800eb60  0800eb60  0001eb60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb68  0800eb68  00020228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb68  0800eb68  0001eb68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eb6c  0800eb6c  0001eb6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000228  20000000  0800eb70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c4  20000228  0800ed98  00020228  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006ec  0800ed98  000206ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023bba  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000421c  00000000  00000000  00043e12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001780  00000000  00000000  00048030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001638  00000000  00000000  000497b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ba10  00000000  00000000  0004ade8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ddfd  00000000  00000000  000667f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a007d  00000000  00000000  000845f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00124672  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007840  00000000  00000000  001246c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000228 	.word	0x20000228
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800dd30 	.word	0x0800dd30

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000022c 	.word	0x2000022c
 80001dc:	0800dd30 	.word	0x0800dd30

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a4 	b.w	8000ff8 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468c      	mov	ip, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8083 	bne.w	8000e4a <__udivmoddi4+0x116>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d947      	bls.n	8000dda <__udivmoddi4+0xa6>
 8000d4a:	fab2 f282 	clz	r2, r2
 8000d4e:	b142      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	f1c2 0020 	rsb	r0, r2, #32
 8000d54:	fa24 f000 	lsr.w	r0, r4, r0
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d60:	4094      	lsls	r4, r2
 8000d62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d66:	0c23      	lsrs	r3, r4, #16
 8000d68:	fbbc f6f8 	udiv	r6, ip, r8
 8000d6c:	fa1f fe87 	uxth.w	lr, r7
 8000d70:	fb08 c116 	mls	r1, r8, r6, ip
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f10e 	mul.w	r1, r6, lr
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x60>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d86:	f080 8119 	bcs.w	8000fbc <__udivmoddi4+0x288>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 8116 	bls.w	8000fbc <__udivmoddi4+0x288>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x8c>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db2:	f080 8105 	bcs.w	8000fc0 <__udivmoddi4+0x28c>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8102 	bls.w	8000fc0 <__udivmoddi4+0x28c>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	2600      	movs	r6, #0
 8000dca:	b11d      	cbz	r5, 8000dd4 <__udivmoddi4+0xa0>
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xaa>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f282 	clz	r2, r2
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d150      	bne.n	8000e88 <__udivmoddi4+0x154>
 8000de6:	1bcb      	subs	r3, r1, r7
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	2601      	movs	r6, #1
 8000df2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000df6:	0c21      	lsrs	r1, r4, #16
 8000df8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb08 f30c 	mul.w	r3, r8, ip
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0xe4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0xe2>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	f200 80e9 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e16:	4684      	mov	ip, r0
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	b2a3      	uxth	r3, r4
 8000e1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e28:	fb08 f800 	mul.w	r8, r8, r0
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x10c>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x10a>
 8000e38:	45a0      	cmp	r8, r4
 8000e3a:	f200 80d9 	bhi.w	8000ff0 <__udivmoddi4+0x2bc>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	eba4 0408 	sub.w	r4, r4, r8
 8000e44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e48:	e7bf      	b.n	8000dca <__udivmoddi4+0x96>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x12e>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <__udivmoddi4+0x282>
 8000e54:	2600      	movs	r6, #0
 8000e56:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	fab3 f683 	clz	r6, r3
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d14a      	bne.n	8000f00 <__udivmoddi4+0x1cc>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d302      	bcc.n	8000e74 <__udivmoddi4+0x140>
 8000e6e:	4282      	cmp	r2, r0
 8000e70:	f200 80b8 	bhi.w	8000fe4 <__udivmoddi4+0x2b0>
 8000e74:	1a84      	subs	r4, r0, r2
 8000e76:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	468c      	mov	ip, r1
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	d0a8      	beq.n	8000dd4 <__udivmoddi4+0xa0>
 8000e82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e86:	e7a5      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e90:	4097      	lsls	r7, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9a:	40d9      	lsrs	r1, r3
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	0c03      	lsrs	r3, r0, #16
 8000ea0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea4:	fa1f f887 	uxth.w	r8, r7
 8000ea8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb0:	fb06 f108 	mul.w	r1, r6, r8
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eba:	d909      	bls.n	8000ed0 <__udivmoddi4+0x19c>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec2:	f080 808d 	bcs.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	f240 808a 	bls.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	443b      	add	r3, r7
 8000ed0:	1a5b      	subs	r3, r3, r1
 8000ed2:	b281      	uxth	r1, r0
 8000ed4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000edc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee0:	fb00 f308 	mul.w	r3, r0, r8
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x1c4>
 8000ee8:	1879      	adds	r1, r7, r1
 8000eea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eee:	d273      	bcs.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d971      	bls.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4439      	add	r1, r7
 8000ef8:	1acb      	subs	r3, r1, r3
 8000efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000efe:	e778      	b.n	8000df2 <__udivmoddi4+0xbe>
 8000f00:	f1c6 0c20 	rsb	ip, r6, #32
 8000f04:	fa03 f406 	lsl.w	r4, r3, r6
 8000f08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f12:	fa01 f306 	lsl.w	r3, r1, r6
 8000f16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	0c3b      	lsrs	r3, r7, #16
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fa1f f884 	uxth.w	r8, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f32:	fb09 fa08 	mul.w	sl, r9, r8
 8000f36:	458a      	cmp	sl, r1
 8000f38:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x220>
 8000f42:	1861      	adds	r1, r4, r1
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d248      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4a:	458a      	cmp	sl, r1
 8000f4c:	d946      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	4421      	add	r1, r4
 8000f54:	eba1 010a 	sub.w	r1, r1, sl
 8000f58:	b2bf      	uxth	r7, r7
 8000f5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45b8      	cmp	r8, r7
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x24a>
 8000f6e:	19e7      	adds	r7, r4, r7
 8000f70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f74:	d22e      	bcs.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f76:	45b8      	cmp	r8, r7
 8000f78:	d92c      	bls.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4427      	add	r7, r4
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba7 0708 	sub.w	r7, r7, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454f      	cmp	r7, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	4649      	mov	r1, r9
 8000f90:	d31a      	bcc.n	8000fc8 <__udivmoddi4+0x294>
 8000f92:	d017      	beq.n	8000fc4 <__udivmoddi4+0x290>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x27a>
 8000f96:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa2:	40f2      	lsrs	r2, r6
 8000fa4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fa8:	40f7      	lsrs	r7, r6
 8000faa:	e9c5 2700 	strd	r2, r7, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e70b      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e9      	b.n	8000d94 <__udivmoddi4+0x60>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6fd      	b.n	8000dc0 <__udivmoddi4+0x8c>
 8000fc4:	4543      	cmp	r3, r8
 8000fc6:	d2e5      	bcs.n	8000f94 <__udivmoddi4+0x260>
 8000fc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7df      	b.n	8000f94 <__udivmoddi4+0x260>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e7d2      	b.n	8000f7e <__udivmoddi4+0x24a>
 8000fd8:	4660      	mov	r0, ip
 8000fda:	e78d      	b.n	8000ef8 <__udivmoddi4+0x1c4>
 8000fdc:	4681      	mov	r9, r0
 8000fde:	e7b9      	b.n	8000f54 <__udivmoddi4+0x220>
 8000fe0:	4666      	mov	r6, ip
 8000fe2:	e775      	b.n	8000ed0 <__udivmoddi4+0x19c>
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e74a      	b.n	8000e7e <__udivmoddi4+0x14a>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	4439      	add	r1, r7
 8000fee:	e713      	b.n	8000e18 <__udivmoddi4+0xe4>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	443c      	add	r4, r7
 8000ff4:	e724      	b.n	8000e40 <__udivmoddi4+0x10c>
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <Menu_system_control>:
static void Path_Solver(uint8_t line_no);
static void Path_show(void);
void Running(void);

/* Function declaration ----------------------------------------------------*/
void Menu_system_control(uint8_t Menu_type, uint8_t line) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	460a      	mov	r2, r1
 8001006:	71fb      	strb	r3, [r7, #7]
 8001008:	4613      	mov	r3, r2
 800100a:	71bb      	strb	r3, [r7, #6]
	switch (Menu_type) {
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	2b09      	cmp	r3, #9
 8001010:	d839      	bhi.n	8001086 <Menu_system_control+0x8a>
 8001012:	a201      	add	r2, pc, #4	; (adr r2, 8001018 <Menu_system_control+0x1c>)
 8001014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001018:	08001041 	.word	0x08001041
 800101c:	08001047 	.word	0x08001047
 8001020:	08001051 	.word	0x08001051
 8001024:	08001057 	.word	0x08001057
 8001028:	08001061 	.word	0x08001061
 800102c:	0800106b 	.word	0x0800106b
 8001030:	08001071 	.word	0x08001071
 8001034:	08001087 	.word	0x08001087
 8001038:	08001077 	.word	0x08001077
 800103c:	08001081 	.word	0x08001081
	case 0:
		Running();
 8001040:	f002 f8c8 	bl	80031d4 <Running>
		break;
 8001044:	e01f      	b.n	8001086 <Menu_system_control+0x8a>
	case Main_menu:
		Mainmenu(line);
 8001046:	79bb      	ldrb	r3, [r7, #6]
 8001048:	4618      	mov	r0, r3
 800104a:	f000 f821 	bl	8001090 <Mainmenu>
		break;
 800104e:	e01a      	b.n	8001086 <Menu_system_control+0x8a>
	case Color_Processing:
		Color_Studying_process();
 8001050:	f000 fad6 	bl	8001600 <Color_Studying_process>
		break;
 8001054:	e017      	b.n	8001086 <Menu_system_control+0x8a>
	case PID_Menu:
		PID_menu(line);
 8001056:	79bb      	ldrb	r3, [r7, #6]
 8001058:	4618      	mov	r0, r3
 800105a:	f000 f923 	bl	80012a4 <PID_menu>
		break;
 800105e:	e012      	b.n	8001086 <Menu_system_control+0x8a>
	case Engine_menu:
		Speed_menu(line);
 8001060:	79bb      	ldrb	r3, [r7, #6]
 8001062:	4618      	mov	r0, r3
 8001064:	f000 fa3c 	bl	80014e0 <Speed_menu>
		break;
 8001068:	e00d      	b.n	8001086 <Menu_system_control+0x8a>
	case LineDetect_Show:
		LineDetect_show();
 800106a:	f000 fb63 	bl	8001734 <LineDetect_show>
		break;
 800106e:	e00a      	b.n	8001086 <Menu_system_control+0x8a>
	case Wifi_connect:
		Wifi_Connect_establish();
 8001070:	f000 fc6e 	bl	8001950 <Wifi_Connect_establish>
		break;
 8001074:	e007      	b.n	8001086 <Menu_system_control+0x8a>
	case Path_solver_menu:
		Path_Solver(line);
 8001076:	79bb      	ldrb	r3, [r7, #6]
 8001078:	4618      	mov	r0, r3
 800107a:	f000 fc75 	bl	8001968 <Path_Solver>
		break;
 800107e:	e002      	b.n	8001086 <Menu_system_control+0x8a>
	case Path_show_menu:
		Path_show();
 8001080:	f000 fd48 	bl	8001b14 <Path_show>
	}
}
 8001084:	e7ff      	b.n	8001086 <Menu_system_control+0x8a>
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop

08001090 <Mainmenu>:

static void Mainmenu(uint8_t line) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
	switch (line) {
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	3b01      	subs	r3, #1
 800109e:	2b07      	cmp	r3, #7
 80010a0:	f200 80dc 	bhi.w	800125c <Mainmenu+0x1cc>
 80010a4:	a201      	add	r2, pc, #4	; (adr r2, 80010ac <Mainmenu+0x1c>)
 80010a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010aa:	bf00      	nop
 80010ac:	080010cd 	.word	0x080010cd
 80010b0:	080010ff 	.word	0x080010ff
 80010b4:	08001131 	.word	0x08001131
 80010b8:	08001163 	.word	0x08001163
 80010bc:	08001195 	.word	0x08001195
 80010c0:	080011c7 	.word	0x080011c7
 80010c4:	080011f9 	.word	0x080011f9
 80010c8:	0800122b 	.word	0x0800122b
	case 1:
		lcd_send_cmd(0x80 | 0x00);
 80010cc:	2080      	movs	r0, #128	; 0x80
 80010ce:	f000 ffbd 	bl	800204c <lcd_send_cmd>
		lcd_send_string(">Car Run            ");
 80010d2:	4864      	ldr	r0, [pc, #400]	; (8001264 <Mainmenu+0x1d4>)
 80010d4:	f001 f86b 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 80010d8:	20c0      	movs	r0, #192	; 0xc0
 80010da:	f000 ffb7 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Color studying     ");
 80010de:	4862      	ldr	r0, [pc, #392]	; (8001268 <Mainmenu+0x1d8>)
 80010e0:	f001 f865 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 80010e4:	2094      	movs	r0, #148	; 0x94
 80010e6:	f000 ffb1 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" PID value modify   ");
 80010ea:	4860      	ldr	r0, [pc, #384]	; (800126c <Mainmenu+0x1dc>)
 80010ec:	f001 f85f 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 80010f0:	20d4      	movs	r0, #212	; 0xd4
 80010f2:	f000 ffab 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Max speed config   ");
 80010f6:	485e      	ldr	r0, [pc, #376]	; (8001270 <Mainmenu+0x1e0>)
 80010f8:	f001 f859 	bl	80021ae <lcd_send_string>
		break;
 80010fc:	e0ae      	b.n	800125c <Mainmenu+0x1cc>
	case 2:
		lcd_send_cmd(0x80 | 0x00);
 80010fe:	2080      	movs	r0, #128	; 0x80
 8001100:	f000 ffa4 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Car Run            ");
 8001104:	485b      	ldr	r0, [pc, #364]	; (8001274 <Mainmenu+0x1e4>)
 8001106:	f001 f852 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 800110a:	20c0      	movs	r0, #192	; 0xc0
 800110c:	f000 ff9e 	bl	800204c <lcd_send_cmd>
		lcd_send_string(">Color studying     ");
 8001110:	4859      	ldr	r0, [pc, #356]	; (8001278 <Mainmenu+0x1e8>)
 8001112:	f001 f84c 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 8001116:	2094      	movs	r0, #148	; 0x94
 8001118:	f000 ff98 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" PID value modify   ");
 800111c:	4853      	ldr	r0, [pc, #332]	; (800126c <Mainmenu+0x1dc>)
 800111e:	f001 f846 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 8001122:	20d4      	movs	r0, #212	; 0xd4
 8001124:	f000 ff92 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Max speed config   ");
 8001128:	4851      	ldr	r0, [pc, #324]	; (8001270 <Mainmenu+0x1e0>)
 800112a:	f001 f840 	bl	80021ae <lcd_send_string>
		break;
 800112e:	e095      	b.n	800125c <Mainmenu+0x1cc>
	case 3:
		lcd_send_cmd(0x80 | 0x00);
 8001130:	2080      	movs	r0, #128	; 0x80
 8001132:	f000 ff8b 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Car Run            ");
 8001136:	484f      	ldr	r0, [pc, #316]	; (8001274 <Mainmenu+0x1e4>)
 8001138:	f001 f839 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 800113c:	20c0      	movs	r0, #192	; 0xc0
 800113e:	f000 ff85 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Color studying     ");
 8001142:	4849      	ldr	r0, [pc, #292]	; (8001268 <Mainmenu+0x1d8>)
 8001144:	f001 f833 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 8001148:	2094      	movs	r0, #148	; 0x94
 800114a:	f000 ff7f 	bl	800204c <lcd_send_cmd>
		lcd_send_string(">PID value modify   ");
 800114e:	484b      	ldr	r0, [pc, #300]	; (800127c <Mainmenu+0x1ec>)
 8001150:	f001 f82d 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 8001154:	20d4      	movs	r0, #212	; 0xd4
 8001156:	f000 ff79 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Max speed config   ");
 800115a:	4845      	ldr	r0, [pc, #276]	; (8001270 <Mainmenu+0x1e0>)
 800115c:	f001 f827 	bl	80021ae <lcd_send_string>
		break;
 8001160:	e07c      	b.n	800125c <Mainmenu+0x1cc>
	case 4:
		lcd_send_cmd(0x80 | 0x00);
 8001162:	2080      	movs	r0, #128	; 0x80
 8001164:	f000 ff72 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Car Run            ");
 8001168:	4842      	ldr	r0, [pc, #264]	; (8001274 <Mainmenu+0x1e4>)
 800116a:	f001 f820 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 800116e:	20c0      	movs	r0, #192	; 0xc0
 8001170:	f000 ff6c 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Color studying     ");
 8001174:	483c      	ldr	r0, [pc, #240]	; (8001268 <Mainmenu+0x1d8>)
 8001176:	f001 f81a 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 800117a:	2094      	movs	r0, #148	; 0x94
 800117c:	f000 ff66 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" PID value modify   ");
 8001180:	483a      	ldr	r0, [pc, #232]	; (800126c <Mainmenu+0x1dc>)
 8001182:	f001 f814 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 8001186:	20d4      	movs	r0, #212	; 0xd4
 8001188:	f000 ff60 	bl	800204c <lcd_send_cmd>
		lcd_send_string(">Max speed config   ");
 800118c:	483c      	ldr	r0, [pc, #240]	; (8001280 <Mainmenu+0x1f0>)
 800118e:	f001 f80e 	bl	80021ae <lcd_send_string>
		break;
 8001192:	e063      	b.n	800125c <Mainmenu+0x1cc>
	case 5:
		lcd_send_cmd(0x80 | 0x00);
 8001194:	2080      	movs	r0, #128	; 0x80
 8001196:	f000 ff59 	bl	800204c <lcd_send_cmd>
		lcd_send_string(">Line Detect show   ");
 800119a:	483a      	ldr	r0, [pc, #232]	; (8001284 <Mainmenu+0x1f4>)
 800119c:	f001 f807 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 80011a0:	20c0      	movs	r0, #192	; 0xc0
 80011a2:	f000 ff53 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Save system value  ");
 80011a6:	4838      	ldr	r0, [pc, #224]	; (8001288 <Mainmenu+0x1f8>)
 80011a8:	f001 f801 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 80011ac:	2094      	movs	r0, #148	; 0x94
 80011ae:	f000 ff4d 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Wifi Connect       ");
 80011b2:	4836      	ldr	r0, [pc, #216]	; (800128c <Mainmenu+0x1fc>)
 80011b4:	f000 fffb 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 80011b8:	20d4      	movs	r0, #212	; 0xd4
 80011ba:	f000 ff47 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Path Solver        ");
 80011be:	4834      	ldr	r0, [pc, #208]	; (8001290 <Mainmenu+0x200>)
 80011c0:	f000 fff5 	bl	80021ae <lcd_send_string>
		break;
 80011c4:	e04a      	b.n	800125c <Mainmenu+0x1cc>
	case 6:
		lcd_send_cmd(0x80 | 0x00);
 80011c6:	2080      	movs	r0, #128	; 0x80
 80011c8:	f000 ff40 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Line Detect show   ");
 80011cc:	4831      	ldr	r0, [pc, #196]	; (8001294 <Mainmenu+0x204>)
 80011ce:	f000 ffee 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 80011d2:	20c0      	movs	r0, #192	; 0xc0
 80011d4:	f000 ff3a 	bl	800204c <lcd_send_cmd>
		lcd_send_string(">Save system value  ");
 80011d8:	482f      	ldr	r0, [pc, #188]	; (8001298 <Mainmenu+0x208>)
 80011da:	f000 ffe8 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 80011de:	2094      	movs	r0, #148	; 0x94
 80011e0:	f000 ff34 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Wifi Connect       ");
 80011e4:	4829      	ldr	r0, [pc, #164]	; (800128c <Mainmenu+0x1fc>)
 80011e6:	f000 ffe2 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 80011ea:	20d4      	movs	r0, #212	; 0xd4
 80011ec:	f000 ff2e 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Path Solver        ");
 80011f0:	4827      	ldr	r0, [pc, #156]	; (8001290 <Mainmenu+0x200>)
 80011f2:	f000 ffdc 	bl	80021ae <lcd_send_string>
		break;
 80011f6:	e031      	b.n	800125c <Mainmenu+0x1cc>
	case 7:
		lcd_send_cmd(0x80 | 0x00);
 80011f8:	2080      	movs	r0, #128	; 0x80
 80011fa:	f000 ff27 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Line Detect show   ");
 80011fe:	4825      	ldr	r0, [pc, #148]	; (8001294 <Mainmenu+0x204>)
 8001200:	f000 ffd5 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 8001204:	20c0      	movs	r0, #192	; 0xc0
 8001206:	f000 ff21 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Save system value  ");
 800120a:	481f      	ldr	r0, [pc, #124]	; (8001288 <Mainmenu+0x1f8>)
 800120c:	f000 ffcf 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 8001210:	2094      	movs	r0, #148	; 0x94
 8001212:	f000 ff1b 	bl	800204c <lcd_send_cmd>
		lcd_send_string(">Wifi Connect       ");
 8001216:	4821      	ldr	r0, [pc, #132]	; (800129c <Mainmenu+0x20c>)
 8001218:	f000 ffc9 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 800121c:	20d4      	movs	r0, #212	; 0xd4
 800121e:	f000 ff15 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Path Solver        ");
 8001222:	481b      	ldr	r0, [pc, #108]	; (8001290 <Mainmenu+0x200>)
 8001224:	f000 ffc3 	bl	80021ae <lcd_send_string>
		break;
 8001228:	e018      	b.n	800125c <Mainmenu+0x1cc>
	case 8:
		lcd_send_cmd(0x80 | 0x00);
 800122a:	2080      	movs	r0, #128	; 0x80
 800122c:	f000 ff0e 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Line Detect show   ");
 8001230:	4818      	ldr	r0, [pc, #96]	; (8001294 <Mainmenu+0x204>)
 8001232:	f000 ffbc 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 8001236:	20c0      	movs	r0, #192	; 0xc0
 8001238:	f000 ff08 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Save system value  ");
 800123c:	4812      	ldr	r0, [pc, #72]	; (8001288 <Mainmenu+0x1f8>)
 800123e:	f000 ffb6 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 8001242:	2094      	movs	r0, #148	; 0x94
 8001244:	f000 ff02 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Wifi Connect       ");
 8001248:	4810      	ldr	r0, [pc, #64]	; (800128c <Mainmenu+0x1fc>)
 800124a:	f000 ffb0 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 800124e:	20d4      	movs	r0, #212	; 0xd4
 8001250:	f000 fefc 	bl	800204c <lcd_send_cmd>
		lcd_send_string(">Path Solver        ");
 8001254:	4812      	ldr	r0, [pc, #72]	; (80012a0 <Mainmenu+0x210>)
 8001256:	f000 ffaa 	bl	80021ae <lcd_send_string>
		break;
 800125a:	bf00      	nop
	}
}
 800125c:	bf00      	nop
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	0800dd48 	.word	0x0800dd48
 8001268:	0800dd60 	.word	0x0800dd60
 800126c:	0800dd78 	.word	0x0800dd78
 8001270:	0800dd90 	.word	0x0800dd90
 8001274:	0800dda8 	.word	0x0800dda8
 8001278:	0800ddc0 	.word	0x0800ddc0
 800127c:	0800ddd8 	.word	0x0800ddd8
 8001280:	0800ddf0 	.word	0x0800ddf0
 8001284:	0800de08 	.word	0x0800de08
 8001288:	0800de20 	.word	0x0800de20
 800128c:	0800de38 	.word	0x0800de38
 8001290:	0800de50 	.word	0x0800de50
 8001294:	0800de68 	.word	0x0800de68
 8001298:	0800de80 	.word	0x0800de80
 800129c:	0800de98 	.word	0x0800de98
 80012a0:	0800deb0 	.word	0x0800deb0

080012a4 <PID_menu>:

static void PID_menu(uint8_t line) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	71fb      	strb	r3, [r7, #7]

	switch (line) {
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	3b01      	subs	r3, #1
 80012b2:	2b03      	cmp	r3, #3
 80012b4:	f200 80f4 	bhi.w	80014a0 <PID_menu+0x1fc>
 80012b8:	a201      	add	r2, pc, #4	; (adr r2, 80012c0 <PID_menu+0x1c>)
 80012ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012be:	bf00      	nop
 80012c0:	080012d1 	.word	0x080012d1
 80012c4:	08001345 	.word	0x08001345
 80012c8:	080013b9 	.word	0x080013b9
 80012cc:	0800142d 	.word	0x0800142d
	case 1:
		sprintf(kp_str, ">Kp = %.2f         ", Kp);
 80012d0:	4b75      	ldr	r3, [pc, #468]	; (80014a8 <PID_menu+0x204>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff f93f 	bl	8000558 <__aeabi_f2d>
 80012da:	4602      	mov	r2, r0
 80012dc:	460b      	mov	r3, r1
 80012de:	4973      	ldr	r1, [pc, #460]	; (80014ac <PID_menu+0x208>)
 80012e0:	4873      	ldr	r0, [pc, #460]	; (80014b0 <PID_menu+0x20c>)
 80012e2:	f008 ff39 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 80012e6:	2080      	movs	r0, #128	; 0x80
 80012e8:	f000 feb0 	bl	800204c <lcd_send_cmd>
		lcd_send_string(kp_str);
 80012ec:	4870      	ldr	r0, [pc, #448]	; (80014b0 <PID_menu+0x20c>)
 80012ee:	f000 ff5e 	bl	80021ae <lcd_send_string>
		sprintf(ki_str, " Ki = %.2f         ", Ki);
 80012f2:	4b70      	ldr	r3, [pc, #448]	; (80014b4 <PID_menu+0x210>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f92e 	bl	8000558 <__aeabi_f2d>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	496d      	ldr	r1, [pc, #436]	; (80014b8 <PID_menu+0x214>)
 8001302:	486e      	ldr	r0, [pc, #440]	; (80014bc <PID_menu+0x218>)
 8001304:	f008 ff28 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 8001308:	20c0      	movs	r0, #192	; 0xc0
 800130a:	f000 fe9f 	bl	800204c <lcd_send_cmd>
		lcd_send_string(ki_str);
 800130e:	486b      	ldr	r0, [pc, #428]	; (80014bc <PID_menu+0x218>)
 8001310:	f000 ff4d 	bl	80021ae <lcd_send_string>
		sprintf(kd_str, " Kd = %.2f         ", Kd);
 8001314:	4b6a      	ldr	r3, [pc, #424]	; (80014c0 <PID_menu+0x21c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff f91d 	bl	8000558 <__aeabi_f2d>
 800131e:	4602      	mov	r2, r0
 8001320:	460b      	mov	r3, r1
 8001322:	4968      	ldr	r1, [pc, #416]	; (80014c4 <PID_menu+0x220>)
 8001324:	4868      	ldr	r0, [pc, #416]	; (80014c8 <PID_menu+0x224>)
 8001326:	f008 ff17 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x14);
 800132a:	2094      	movs	r0, #148	; 0x94
 800132c:	f000 fe8e 	bl	800204c <lcd_send_cmd>
		lcd_send_string(kd_str);
 8001330:	4865      	ldr	r0, [pc, #404]	; (80014c8 <PID_menu+0x224>)
 8001332:	f000 ff3c 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 8001336:	20d4      	movs	r0, #212	; 0xd4
 8001338:	f000 fe88 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Return to main menu");
 800133c:	4863      	ldr	r0, [pc, #396]	; (80014cc <PID_menu+0x228>)
 800133e:	f000 ff36 	bl	80021ae <lcd_send_string>
		break;
 8001342:	e0ad      	b.n	80014a0 <PID_menu+0x1fc>
	case 2:
		sprintf(kp_str, " Kp = %.2f         ", Kp);
 8001344:	4b58      	ldr	r3, [pc, #352]	; (80014a8 <PID_menu+0x204>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff f905 	bl	8000558 <__aeabi_f2d>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	495f      	ldr	r1, [pc, #380]	; (80014d0 <PID_menu+0x22c>)
 8001354:	4856      	ldr	r0, [pc, #344]	; (80014b0 <PID_menu+0x20c>)
 8001356:	f008 feff 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 800135a:	2080      	movs	r0, #128	; 0x80
 800135c:	f000 fe76 	bl	800204c <lcd_send_cmd>
		lcd_send_string(kp_str);
 8001360:	4853      	ldr	r0, [pc, #332]	; (80014b0 <PID_menu+0x20c>)
 8001362:	f000 ff24 	bl	80021ae <lcd_send_string>
		sprintf(ki_str, ">Ki = %.2f         ", Ki);
 8001366:	4b53      	ldr	r3, [pc, #332]	; (80014b4 <PID_menu+0x210>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff f8f4 	bl	8000558 <__aeabi_f2d>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	4957      	ldr	r1, [pc, #348]	; (80014d4 <PID_menu+0x230>)
 8001376:	4851      	ldr	r0, [pc, #324]	; (80014bc <PID_menu+0x218>)
 8001378:	f008 feee 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 800137c:	20c0      	movs	r0, #192	; 0xc0
 800137e:	f000 fe65 	bl	800204c <lcd_send_cmd>
		lcd_send_string(ki_str);
 8001382:	484e      	ldr	r0, [pc, #312]	; (80014bc <PID_menu+0x218>)
 8001384:	f000 ff13 	bl	80021ae <lcd_send_string>
		sprintf(kd_str, " Kd = %.2f         ", Kd);
 8001388:	4b4d      	ldr	r3, [pc, #308]	; (80014c0 <PID_menu+0x21c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff f8e3 	bl	8000558 <__aeabi_f2d>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	494b      	ldr	r1, [pc, #300]	; (80014c4 <PID_menu+0x220>)
 8001398:	484b      	ldr	r0, [pc, #300]	; (80014c8 <PID_menu+0x224>)
 800139a:	f008 fedd 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x14);
 800139e:	2094      	movs	r0, #148	; 0x94
 80013a0:	f000 fe54 	bl	800204c <lcd_send_cmd>
		lcd_send_string(kd_str);
 80013a4:	4848      	ldr	r0, [pc, #288]	; (80014c8 <PID_menu+0x224>)
 80013a6:	f000 ff02 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 80013aa:	20d4      	movs	r0, #212	; 0xd4
 80013ac:	f000 fe4e 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Return to main menu");
 80013b0:	4846      	ldr	r0, [pc, #280]	; (80014cc <PID_menu+0x228>)
 80013b2:	f000 fefc 	bl	80021ae <lcd_send_string>
		break;
 80013b6:	e073      	b.n	80014a0 <PID_menu+0x1fc>
	case 3:
		sprintf(kp_str, " Kp = %.2f         ", Kp);
 80013b8:	4b3b      	ldr	r3, [pc, #236]	; (80014a8 <PID_menu+0x204>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff f8cb 	bl	8000558 <__aeabi_f2d>
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	4942      	ldr	r1, [pc, #264]	; (80014d0 <PID_menu+0x22c>)
 80013c8:	4839      	ldr	r0, [pc, #228]	; (80014b0 <PID_menu+0x20c>)
 80013ca:	f008 fec5 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 80013ce:	2080      	movs	r0, #128	; 0x80
 80013d0:	f000 fe3c 	bl	800204c <lcd_send_cmd>
		lcd_send_string(kp_str);
 80013d4:	4836      	ldr	r0, [pc, #216]	; (80014b0 <PID_menu+0x20c>)
 80013d6:	f000 feea 	bl	80021ae <lcd_send_string>
		sprintf(ki_str, " Ki = %.2f         ", Ki);
 80013da:	4b36      	ldr	r3, [pc, #216]	; (80014b4 <PID_menu+0x210>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff f8ba 	bl	8000558 <__aeabi_f2d>
 80013e4:	4602      	mov	r2, r0
 80013e6:	460b      	mov	r3, r1
 80013e8:	4933      	ldr	r1, [pc, #204]	; (80014b8 <PID_menu+0x214>)
 80013ea:	4834      	ldr	r0, [pc, #208]	; (80014bc <PID_menu+0x218>)
 80013ec:	f008 feb4 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 80013f0:	20c0      	movs	r0, #192	; 0xc0
 80013f2:	f000 fe2b 	bl	800204c <lcd_send_cmd>
		lcd_send_string(ki_str);
 80013f6:	4831      	ldr	r0, [pc, #196]	; (80014bc <PID_menu+0x218>)
 80013f8:	f000 fed9 	bl	80021ae <lcd_send_string>
		sprintf(kd_str, ">Kd = %.2f         ", Kd);
 80013fc:	4b30      	ldr	r3, [pc, #192]	; (80014c0 <PID_menu+0x21c>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff f8a9 	bl	8000558 <__aeabi_f2d>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	4933      	ldr	r1, [pc, #204]	; (80014d8 <PID_menu+0x234>)
 800140c:	482e      	ldr	r0, [pc, #184]	; (80014c8 <PID_menu+0x224>)
 800140e:	f008 fea3 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x14);
 8001412:	2094      	movs	r0, #148	; 0x94
 8001414:	f000 fe1a 	bl	800204c <lcd_send_cmd>
		lcd_send_string(kd_str);
 8001418:	482b      	ldr	r0, [pc, #172]	; (80014c8 <PID_menu+0x224>)
 800141a:	f000 fec8 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 800141e:	20d4      	movs	r0, #212	; 0xd4
 8001420:	f000 fe14 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Return to main menu");
 8001424:	4829      	ldr	r0, [pc, #164]	; (80014cc <PID_menu+0x228>)
 8001426:	f000 fec2 	bl	80021ae <lcd_send_string>
		break;
 800142a:	e039      	b.n	80014a0 <PID_menu+0x1fc>
	case 4:
		sprintf(kp_str, " Kp = %.2f         ", Kp);
 800142c:	4b1e      	ldr	r3, [pc, #120]	; (80014a8 <PID_menu+0x204>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff f891 	bl	8000558 <__aeabi_f2d>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4925      	ldr	r1, [pc, #148]	; (80014d0 <PID_menu+0x22c>)
 800143c:	481c      	ldr	r0, [pc, #112]	; (80014b0 <PID_menu+0x20c>)
 800143e:	f008 fe8b 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 8001442:	2080      	movs	r0, #128	; 0x80
 8001444:	f000 fe02 	bl	800204c <lcd_send_cmd>
		lcd_send_string(kp_str);
 8001448:	4819      	ldr	r0, [pc, #100]	; (80014b0 <PID_menu+0x20c>)
 800144a:	f000 feb0 	bl	80021ae <lcd_send_string>
		sprintf(ki_str, " Ki = %.2f         ", Ki);
 800144e:	4b19      	ldr	r3, [pc, #100]	; (80014b4 <PID_menu+0x210>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff f880 	bl	8000558 <__aeabi_f2d>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	4916      	ldr	r1, [pc, #88]	; (80014b8 <PID_menu+0x214>)
 800145e:	4817      	ldr	r0, [pc, #92]	; (80014bc <PID_menu+0x218>)
 8001460:	f008 fe7a 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 8001464:	20c0      	movs	r0, #192	; 0xc0
 8001466:	f000 fdf1 	bl	800204c <lcd_send_cmd>
		lcd_send_string(ki_str);
 800146a:	4814      	ldr	r0, [pc, #80]	; (80014bc <PID_menu+0x218>)
 800146c:	f000 fe9f 	bl	80021ae <lcd_send_string>
		sprintf(kd_str, " Kd = %.2f         ", Kd);
 8001470:	4b13      	ldr	r3, [pc, #76]	; (80014c0 <PID_menu+0x21c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff f86f 	bl	8000558 <__aeabi_f2d>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	4911      	ldr	r1, [pc, #68]	; (80014c4 <PID_menu+0x220>)
 8001480:	4811      	ldr	r0, [pc, #68]	; (80014c8 <PID_menu+0x224>)
 8001482:	f008 fe69 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x14);
 8001486:	2094      	movs	r0, #148	; 0x94
 8001488:	f000 fde0 	bl	800204c <lcd_send_cmd>
		lcd_send_string(kd_str);
 800148c:	480e      	ldr	r0, [pc, #56]	; (80014c8 <PID_menu+0x224>)
 800148e:	f000 fe8e 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 8001492:	20d4      	movs	r0, #212	; 0xd4
 8001494:	f000 fdda 	bl	800204c <lcd_send_cmd>
		lcd_send_string(">Return to main menu");
 8001498:	4810      	ldr	r0, [pc, #64]	; (80014dc <PID_menu+0x238>)
 800149a:	f000 fe88 	bl	80021ae <lcd_send_string>
		break;
 800149e:	bf00      	nop
	}
}
 80014a0:	bf00      	nop
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20000264 	.word	0x20000264
 80014ac:	0800dec8 	.word	0x0800dec8
 80014b0:	200002f0 	.word	0x200002f0
 80014b4:	20000268 	.word	0x20000268
 80014b8:	0800dedc 	.word	0x0800dedc
 80014bc:	200002a4 	.word	0x200002a4
 80014c0:	2000026c 	.word	0x2000026c
 80014c4:	0800def0 	.word	0x0800def0
 80014c8:	200002d0 	.word	0x200002d0
 80014cc:	0800df04 	.word	0x0800df04
 80014d0:	0800df1c 	.word	0x0800df1c
 80014d4:	0800df30 	.word	0x0800df30
 80014d8:	0800df44 	.word	0x0800df44
 80014dc:	0800df58 	.word	0x0800df58

080014e0 <Speed_menu>:
static void Speed_menu(uint8_t line) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
	switch (line) {
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	2b03      	cmp	r3, #3
 80014ee:	d04c      	beq.n	800158a <Speed_menu+0xaa>
 80014f0:	2b03      	cmp	r3, #3
 80014f2:	dc6d      	bgt.n	80015d0 <Speed_menu+0xf0>
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d002      	beq.n	80014fe <Speed_menu+0x1e>
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d023      	beq.n	8001544 <Speed_menu+0x64>
		lcd_send_string(Right_str);
		lcd_send_cmd(0x80 | 0x14);
		lcd_send_string(">Return to main menu");
		break;
	}
}
 80014fc:	e068      	b.n	80015d0 <Speed_menu+0xf0>
		sprintf(Left_str, ">Left Eng = %d", Left);
 80014fe:	4b36      	ldr	r3, [pc, #216]	; (80015d8 <Speed_menu+0xf8>)
 8001500:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001504:	461a      	mov	r2, r3
 8001506:	4935      	ldr	r1, [pc, #212]	; (80015dc <Speed_menu+0xfc>)
 8001508:	4835      	ldr	r0, [pc, #212]	; (80015e0 <Speed_menu+0x100>)
 800150a:	f008 fe25 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 800150e:	2080      	movs	r0, #128	; 0x80
 8001510:	f000 fd9c 	bl	800204c <lcd_send_cmd>
		lcd_send_string(Left_str);
 8001514:	4832      	ldr	r0, [pc, #200]	; (80015e0 <Speed_menu+0x100>)
 8001516:	f000 fe4a 	bl	80021ae <lcd_send_string>
		sprintf(Right_str, " Right Eng = %d", Right);
 800151a:	4b32      	ldr	r3, [pc, #200]	; (80015e4 <Speed_menu+0x104>)
 800151c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001520:	461a      	mov	r2, r3
 8001522:	4931      	ldr	r1, [pc, #196]	; (80015e8 <Speed_menu+0x108>)
 8001524:	4831      	ldr	r0, [pc, #196]	; (80015ec <Speed_menu+0x10c>)
 8001526:	f008 fe17 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 800152a:	20c0      	movs	r0, #192	; 0xc0
 800152c:	f000 fd8e 	bl	800204c <lcd_send_cmd>
		lcd_send_string(Right_str);
 8001530:	482e      	ldr	r0, [pc, #184]	; (80015ec <Speed_menu+0x10c>)
 8001532:	f000 fe3c 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 8001536:	2094      	movs	r0, #148	; 0x94
 8001538:	f000 fd88 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Return to main menu");
 800153c:	482c      	ldr	r0, [pc, #176]	; (80015f0 <Speed_menu+0x110>)
 800153e:	f000 fe36 	bl	80021ae <lcd_send_string>
		break;
 8001542:	e045      	b.n	80015d0 <Speed_menu+0xf0>
		sprintf(Left_str, " Left Eng = %d", Left);
 8001544:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <Speed_menu+0xf8>)
 8001546:	f9b3 3000 	ldrsh.w	r3, [r3]
 800154a:	461a      	mov	r2, r3
 800154c:	4929      	ldr	r1, [pc, #164]	; (80015f4 <Speed_menu+0x114>)
 800154e:	4824      	ldr	r0, [pc, #144]	; (80015e0 <Speed_menu+0x100>)
 8001550:	f008 fe02 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 8001554:	2080      	movs	r0, #128	; 0x80
 8001556:	f000 fd79 	bl	800204c <lcd_send_cmd>
		lcd_send_string(Left_str);
 800155a:	4821      	ldr	r0, [pc, #132]	; (80015e0 <Speed_menu+0x100>)
 800155c:	f000 fe27 	bl	80021ae <lcd_send_string>
		sprintf(Right_str, ">Right Eng = %d", Right);
 8001560:	4b20      	ldr	r3, [pc, #128]	; (80015e4 <Speed_menu+0x104>)
 8001562:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001566:	461a      	mov	r2, r3
 8001568:	4923      	ldr	r1, [pc, #140]	; (80015f8 <Speed_menu+0x118>)
 800156a:	4820      	ldr	r0, [pc, #128]	; (80015ec <Speed_menu+0x10c>)
 800156c:	f008 fdf4 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 8001570:	20c0      	movs	r0, #192	; 0xc0
 8001572:	f000 fd6b 	bl	800204c <lcd_send_cmd>
		lcd_send_string(Right_str);
 8001576:	481d      	ldr	r0, [pc, #116]	; (80015ec <Speed_menu+0x10c>)
 8001578:	f000 fe19 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 800157c:	2094      	movs	r0, #148	; 0x94
 800157e:	f000 fd65 	bl	800204c <lcd_send_cmd>
		lcd_send_string(" Return to main menu");
 8001582:	481b      	ldr	r0, [pc, #108]	; (80015f0 <Speed_menu+0x110>)
 8001584:	f000 fe13 	bl	80021ae <lcd_send_string>
		break;
 8001588:	e022      	b.n	80015d0 <Speed_menu+0xf0>
		sprintf(Left_str, " Left Eng = %d", Left);
 800158a:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <Speed_menu+0xf8>)
 800158c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001590:	461a      	mov	r2, r3
 8001592:	4918      	ldr	r1, [pc, #96]	; (80015f4 <Speed_menu+0x114>)
 8001594:	4812      	ldr	r0, [pc, #72]	; (80015e0 <Speed_menu+0x100>)
 8001596:	f008 fddf 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 800159a:	2080      	movs	r0, #128	; 0x80
 800159c:	f000 fd56 	bl	800204c <lcd_send_cmd>
		lcd_send_string(Left_str);
 80015a0:	480f      	ldr	r0, [pc, #60]	; (80015e0 <Speed_menu+0x100>)
 80015a2:	f000 fe04 	bl	80021ae <lcd_send_string>
		sprintf(Right_str, " Right Eng = %d", Right);
 80015a6:	4b0f      	ldr	r3, [pc, #60]	; (80015e4 <Speed_menu+0x104>)
 80015a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ac:	461a      	mov	r2, r3
 80015ae:	490e      	ldr	r1, [pc, #56]	; (80015e8 <Speed_menu+0x108>)
 80015b0:	480e      	ldr	r0, [pc, #56]	; (80015ec <Speed_menu+0x10c>)
 80015b2:	f008 fdd1 	bl	800a158 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 80015b6:	20c0      	movs	r0, #192	; 0xc0
 80015b8:	f000 fd48 	bl	800204c <lcd_send_cmd>
		lcd_send_string(Right_str);
 80015bc:	480b      	ldr	r0, [pc, #44]	; (80015ec <Speed_menu+0x10c>)
 80015be:	f000 fdf6 	bl	80021ae <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 80015c2:	2094      	movs	r0, #148	; 0x94
 80015c4:	f000 fd42 	bl	800204c <lcd_send_cmd>
		lcd_send_string(">Return to main menu");
 80015c8:	480c      	ldr	r0, [pc, #48]	; (80015fc <Speed_menu+0x11c>)
 80015ca:	f000 fdf0 	bl	80021ae <lcd_send_string>
		break;
 80015ce:	bf00      	nop
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000008 	.word	0x20000008
 80015dc:	0800df70 	.word	0x0800df70
 80015e0:	20000290 	.word	0x20000290
 80015e4:	2000000a 	.word	0x2000000a
 80015e8:	0800df80 	.word	0x0800df80
 80015ec:	2000027c 	.word	0x2000027c
 80015f0:	0800df04 	.word	0x0800df04
 80015f4:	0800df90 	.word	0x0800df90
 80015f8:	0800dfa0 	.word	0x0800dfa0
 80015fc:	0800df58 	.word	0x0800df58

08001600 <Color_Studying_process>:

static void Color_Studying_process(void) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
	uint16_t BlackLine[] = {0 ,0 ,0 ,0, 0, 0};
 8001606:	463b      	mov	r3, r7
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
	Color_Read = 1;
 8001610:	4b40      	ldr	r3, [pc, #256]	; (8001714 <Color_Studying_process+0x114>)
 8001612:	2201      	movs	r2, #1
 8001614:	701a      	strb	r2, [r3, #0]
	lcd_send_cmd(0x80 | 0x00);
 8001616:	2080      	movs	r0, #128	; 0x80
 8001618:	f000 fd18 	bl	800204c <lcd_send_cmd>
	lcd_send_string("Out line read      ");
 800161c:	483e      	ldr	r0, [pc, #248]	; (8001718 <Color_Studying_process+0x118>)
 800161e:	f000 fdc6 	bl	80021ae <lcd_send_string>
	lcd_send_cmd(0x80 | 0x40);
 8001622:	20c0      	movs	r0, #192	; 0xc0
 8001624:	f000 fd12 	bl	800204c <lcd_send_cmd>
	lcd_send_string("Press B to begin   ");
 8001628:	483c      	ldr	r0, [pc, #240]	; (800171c <Color_Studying_process+0x11c>)
 800162a:	f000 fdc0 	bl	80021ae <lcd_send_string>
	while(Color_Read){
 800162e:	e058      	b.n	80016e2 <Color_Studying_process+0xe2>
		if (HAL_GPIO_ReadPin(ButtonB_GPIO_Port, ButtonB_Pin) == 0)
 8001630:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001634:	483a      	ldr	r0, [pc, #232]	; (8001720 <Color_Studying_process+0x120>)
 8001636:	f004 fefd 	bl	8006434 <HAL_GPIO_ReadPin>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d150      	bne.n	80016e2 <Color_Studying_process+0xe2>
		{
			while (HAL_GPIO_ReadPin(ButtonB_GPIO_Port, ButtonB_Pin) == 0)
 8001640:	e002      	b.n	8001648 <Color_Studying_process+0x48>
			{
				HAL_Delay(50);
 8001642:	2032      	movs	r0, #50	; 0x32
 8001644:	f002 ffe6 	bl	8004614 <HAL_Delay>
			while (HAL_GPIO_ReadPin(ButtonB_GPIO_Port, ButtonB_Pin) == 0)
 8001648:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800164c:	4834      	ldr	r0, [pc, #208]	; (8001720 <Color_Studying_process+0x120>)
 800164e:	f004 fef1 	bl	8006434 <HAL_GPIO_ReadPin>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d0f4      	beq.n	8001642 <Color_Studying_process+0x42>
			}
			for(int i=0;i<ADC_Sample_Times;i++)
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
 800165c:	e023      	b.n	80016a6 <Color_Studying_process+0xa6>
			{
				for(int i=0;i<Number_of_Sensors;i++)
 800165e:	2300      	movs	r3, #0
 8001660:	613b      	str	r3, [r7, #16]
 8001662:	e01a      	b.n	800169a <Color_Studying_process+0x9a>
				{
					if(Sensor_ADC_Value[i] > BlackLine[i])
 8001664:	4a2f      	ldr	r2, [pc, #188]	; (8001724 <Color_Studying_process+0x124>)
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	f107 0118 	add.w	r1, r7, #24
 8001674:	440b      	add	r3, r1
 8001676:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800167a:	429a      	cmp	r2, r3
 800167c:	d90a      	bls.n	8001694 <Color_Studying_process+0x94>
					{
						BlackLine[i] = Sensor_ADC_Value[i];
 800167e:	4a29      	ldr	r2, [pc, #164]	; (8001724 <Color_Studying_process+0x124>)
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	f107 0118 	add.w	r1, r7, #24
 800168e:	440b      	add	r3, r1
 8001690:	f823 2c18 	strh.w	r2, [r3, #-24]
				for(int i=0;i<Number_of_Sensors;i++)
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	3301      	adds	r3, #1
 8001698:	613b      	str	r3, [r7, #16]
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	2b05      	cmp	r3, #5
 800169e:	dde1      	ble.n	8001664 <Color_Studying_process+0x64>
			for(int i=0;i<ADC_Sample_Times;i++)
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	3301      	adds	r3, #1
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80016ac:	4293      	cmp	r3, r2
 80016ae:	ddd6      	ble.n	800165e <Color_Studying_process+0x5e>
					}
				}
			}
			for(int i=0;i<Number_of_Sensors;i++)
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	e00f      	b.n	80016d6 <Color_Studying_process+0xd6>
			{
				Sensor_Threshold[i]=BlackLine[i]-10;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	f107 0218 	add.w	r2, r7, #24
 80016be:	4413      	add	r3, r2
 80016c0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80016c4:	3b0a      	subs	r3, #10
 80016c6:	b299      	uxth	r1, r3
 80016c8:	4a17      	ldr	r2, [pc, #92]	; (8001728 <Color_Studying_process+0x128>)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(int i=0;i<Number_of_Sensors;i++)
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	3301      	adds	r3, #1
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2b05      	cmp	r3, #5
 80016da:	ddec      	ble.n	80016b6 <Color_Studying_process+0xb6>
			}
			Color_Read = 0;
 80016dc:	4b0d      	ldr	r3, [pc, #52]	; (8001714 <Color_Studying_process+0x114>)
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
	while(Color_Read){
 80016e2:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <Color_Studying_process+0x114>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d1a2      	bne.n	8001630 <Color_Studying_process+0x30>
		}
	}
	lcd_clear();
 80016ea:	f000 fd0f 	bl	800210c <lcd_clear>
	lcd_send_cmd(0x80 | 0x00);
 80016ee:	2080      	movs	r0, #128	; 0x80
 80016f0:	f000 fcac 	bl	800204c <lcd_send_cmd>
	lcd_send_string("Done               ");
 80016f4:	480d      	ldr	r0, [pc, #52]	; (800172c <Color_Studying_process+0x12c>)
 80016f6:	f000 fd5a 	bl	80021ae <lcd_send_string>
	HAL_Delay(200);
 80016fa:	20c8      	movs	r0, #200	; 0xc8
 80016fc:	f002 ff8a 	bl	8004614 <HAL_Delay>
	Menu_type = Main_menu;
 8001700:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <Color_Studying_process+0x130>)
 8001702:	2201      	movs	r2, #1
 8001704:	701a      	strb	r2, [r3, #0]
	lcd_clear();
 8001706:	f000 fd01 	bl	800210c <lcd_clear>
}
 800170a:	bf00      	nop
 800170c:	3718      	adds	r7, #24
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000002 	.word	0x20000002
 8001718:	0800dfb0 	.word	0x0800dfb0
 800171c:	0800dfc4 	.word	0x0800dfc4
 8001720:	40020800 	.word	0x40020800
 8001724:	20000490 	.word	0x20000490
 8001728:	2000000c 	.word	0x2000000c
 800172c:	0800dfd8 	.word	0x0800dfd8
 8001730:	20000001 	.word	0x20000001

08001734 <LineDetect_show>:

static void LineDetect_show(void) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80 | 0x00);
 800173a:	2080      	movs	r0, #128	; 0x80
 800173c:	f000 fc86 	bl	800204c <lcd_send_cmd>
	lcd_send_string("Line Detect        ");
 8001740:	4857      	ldr	r0, [pc, #348]	; (80018a0 <LineDetect_show+0x16c>)
 8001742:	f000 fd34 	bl	80021ae <lcd_send_string>
	lcd_send_cmd(0x80 | 0x40);
 8001746:	20c0      	movs	r0, #192	; 0xc0
 8001748:	f000 fc80 	bl	800204c <lcd_send_cmd>
	lcd_send_string("Press C for cancer ");
 800174c:	4855      	ldr	r0, [pc, #340]	; (80018a4 <LineDetect_show+0x170>)
 800174e:	f000 fd2e 	bl	80021ae <lcd_send_string>
	while (cancer_menu) {
 8001752:	e099      	b.n	8001888 <LineDetect_show+0x154>
		for (int i = 0; i < 6; i++) {
 8001754:	2300      	movs	r3, #0
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	e092      	b.n	8001880 <LineDetect_show+0x14c>
			if (Sensor_ADC_Value[0] < Sensor_Threshold[0]) {
 800175a:	4b53      	ldr	r3, [pc, #332]	; (80018a8 <LineDetect_show+0x174>)
 800175c:	881a      	ldrh	r2, [r3, #0]
 800175e:	4b53      	ldr	r3, [pc, #332]	; (80018ac <LineDetect_show+0x178>)
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	429a      	cmp	r2, r3
 8001764:	d205      	bcs.n	8001772 <LineDetect_show+0x3e>
				lcd_send_cmd(0x80 | 0x16);
 8001766:	2096      	movs	r0, #150	; 0x96
 8001768:	f000 fc70 	bl	800204c <lcd_send_cmd>
				lcd_send_string("1");
 800176c:	4850      	ldr	r0, [pc, #320]	; (80018b0 <LineDetect_show+0x17c>)
 800176e:	f000 fd1e 	bl	80021ae <lcd_send_string>
			}
			if (Sensor_ADC_Value[1] < Sensor_Threshold[1]) {
 8001772:	4b4d      	ldr	r3, [pc, #308]	; (80018a8 <LineDetect_show+0x174>)
 8001774:	885a      	ldrh	r2, [r3, #2]
 8001776:	4b4d      	ldr	r3, [pc, #308]	; (80018ac <LineDetect_show+0x178>)
 8001778:	885b      	ldrh	r3, [r3, #2]
 800177a:	429a      	cmp	r2, r3
 800177c:	d205      	bcs.n	800178a <LineDetect_show+0x56>
				lcd_send_cmd(0x80 | 0x18);
 800177e:	2098      	movs	r0, #152	; 0x98
 8001780:	f000 fc64 	bl	800204c <lcd_send_cmd>
				lcd_send_string("1");
 8001784:	484a      	ldr	r0, [pc, #296]	; (80018b0 <LineDetect_show+0x17c>)
 8001786:	f000 fd12 	bl	80021ae <lcd_send_string>
			}
			if (Sensor_ADC_Value[2] < Sensor_Threshold[2]) {
 800178a:	4b47      	ldr	r3, [pc, #284]	; (80018a8 <LineDetect_show+0x174>)
 800178c:	889a      	ldrh	r2, [r3, #4]
 800178e:	4b47      	ldr	r3, [pc, #284]	; (80018ac <LineDetect_show+0x178>)
 8001790:	889b      	ldrh	r3, [r3, #4]
 8001792:	429a      	cmp	r2, r3
 8001794:	d205      	bcs.n	80017a2 <LineDetect_show+0x6e>
				lcd_send_cmd(0x80 | 0x1A);
 8001796:	209a      	movs	r0, #154	; 0x9a
 8001798:	f000 fc58 	bl	800204c <lcd_send_cmd>
				lcd_send_string("1");
 800179c:	4844      	ldr	r0, [pc, #272]	; (80018b0 <LineDetect_show+0x17c>)
 800179e:	f000 fd06 	bl	80021ae <lcd_send_string>
			}
			if (Sensor_ADC_Value[3] < Sensor_Threshold[3]) {
 80017a2:	4b41      	ldr	r3, [pc, #260]	; (80018a8 <LineDetect_show+0x174>)
 80017a4:	88da      	ldrh	r2, [r3, #6]
 80017a6:	4b41      	ldr	r3, [pc, #260]	; (80018ac <LineDetect_show+0x178>)
 80017a8:	88db      	ldrh	r3, [r3, #6]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d205      	bcs.n	80017ba <LineDetect_show+0x86>
				lcd_send_cmd(0x80 | 0x1C);
 80017ae:	209c      	movs	r0, #156	; 0x9c
 80017b0:	f000 fc4c 	bl	800204c <lcd_send_cmd>
				lcd_send_string("1");
 80017b4:	483e      	ldr	r0, [pc, #248]	; (80018b0 <LineDetect_show+0x17c>)
 80017b6:	f000 fcfa 	bl	80021ae <lcd_send_string>
			}
			if (Sensor_ADC_Value[4] < Sensor_Threshold[4]) {
 80017ba:	4b3b      	ldr	r3, [pc, #236]	; (80018a8 <LineDetect_show+0x174>)
 80017bc:	891a      	ldrh	r2, [r3, #8]
 80017be:	4b3b      	ldr	r3, [pc, #236]	; (80018ac <LineDetect_show+0x178>)
 80017c0:	891b      	ldrh	r3, [r3, #8]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d205      	bcs.n	80017d2 <LineDetect_show+0x9e>
				lcd_send_cmd(0x80 | 0x1E);
 80017c6:	209e      	movs	r0, #158	; 0x9e
 80017c8:	f000 fc40 	bl	800204c <lcd_send_cmd>
				lcd_send_string("1");
 80017cc:	4838      	ldr	r0, [pc, #224]	; (80018b0 <LineDetect_show+0x17c>)
 80017ce:	f000 fcee 	bl	80021ae <lcd_send_string>
			}
			if (Sensor_ADC_Value[5] < Sensor_Threshold[5]) {
 80017d2:	4b35      	ldr	r3, [pc, #212]	; (80018a8 <LineDetect_show+0x174>)
 80017d4:	895a      	ldrh	r2, [r3, #10]
 80017d6:	4b35      	ldr	r3, [pc, #212]	; (80018ac <LineDetect_show+0x178>)
 80017d8:	895b      	ldrh	r3, [r3, #10]
 80017da:	429a      	cmp	r2, r3
 80017dc:	d205      	bcs.n	80017ea <LineDetect_show+0xb6>
				lcd_send_cmd(0x80 | 0x20);
 80017de:	20a0      	movs	r0, #160	; 0xa0
 80017e0:	f000 fc34 	bl	800204c <lcd_send_cmd>
				lcd_send_string("1");
 80017e4:	4832      	ldr	r0, [pc, #200]	; (80018b0 <LineDetect_show+0x17c>)
 80017e6:	f000 fce2 	bl	80021ae <lcd_send_string>
			}
			if (Sensor_ADC_Value[0] > Sensor_Threshold[0]) {
 80017ea:	4b2f      	ldr	r3, [pc, #188]	; (80018a8 <LineDetect_show+0x174>)
 80017ec:	881a      	ldrh	r2, [r3, #0]
 80017ee:	4b2f      	ldr	r3, [pc, #188]	; (80018ac <LineDetect_show+0x178>)
 80017f0:	881b      	ldrh	r3, [r3, #0]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d905      	bls.n	8001802 <LineDetect_show+0xce>
				lcd_send_cmd(0x80 | 0x16);
 80017f6:	2096      	movs	r0, #150	; 0x96
 80017f8:	f000 fc28 	bl	800204c <lcd_send_cmd>
				lcd_send_string(" ");
 80017fc:	482d      	ldr	r0, [pc, #180]	; (80018b4 <LineDetect_show+0x180>)
 80017fe:	f000 fcd6 	bl	80021ae <lcd_send_string>
			}
			if (Sensor_ADC_Value[1] > Sensor_Threshold[1]) {
 8001802:	4b29      	ldr	r3, [pc, #164]	; (80018a8 <LineDetect_show+0x174>)
 8001804:	885a      	ldrh	r2, [r3, #2]
 8001806:	4b29      	ldr	r3, [pc, #164]	; (80018ac <LineDetect_show+0x178>)
 8001808:	885b      	ldrh	r3, [r3, #2]
 800180a:	429a      	cmp	r2, r3
 800180c:	d905      	bls.n	800181a <LineDetect_show+0xe6>
				lcd_send_cmd(0x80 | 0x18);
 800180e:	2098      	movs	r0, #152	; 0x98
 8001810:	f000 fc1c 	bl	800204c <lcd_send_cmd>
				lcd_send_string(" ");
 8001814:	4827      	ldr	r0, [pc, #156]	; (80018b4 <LineDetect_show+0x180>)
 8001816:	f000 fcca 	bl	80021ae <lcd_send_string>
			}
			if (Sensor_ADC_Value[2] > Sensor_Threshold[2]) {
 800181a:	4b23      	ldr	r3, [pc, #140]	; (80018a8 <LineDetect_show+0x174>)
 800181c:	889a      	ldrh	r2, [r3, #4]
 800181e:	4b23      	ldr	r3, [pc, #140]	; (80018ac <LineDetect_show+0x178>)
 8001820:	889b      	ldrh	r3, [r3, #4]
 8001822:	429a      	cmp	r2, r3
 8001824:	d905      	bls.n	8001832 <LineDetect_show+0xfe>
				lcd_send_cmd(0x80 | 0x1A);
 8001826:	209a      	movs	r0, #154	; 0x9a
 8001828:	f000 fc10 	bl	800204c <lcd_send_cmd>
				lcd_send_string(" ");
 800182c:	4821      	ldr	r0, [pc, #132]	; (80018b4 <LineDetect_show+0x180>)
 800182e:	f000 fcbe 	bl	80021ae <lcd_send_string>
			}
			if (Sensor_ADC_Value[3] > Sensor_Threshold[3]) {
 8001832:	4b1d      	ldr	r3, [pc, #116]	; (80018a8 <LineDetect_show+0x174>)
 8001834:	88da      	ldrh	r2, [r3, #6]
 8001836:	4b1d      	ldr	r3, [pc, #116]	; (80018ac <LineDetect_show+0x178>)
 8001838:	88db      	ldrh	r3, [r3, #6]
 800183a:	429a      	cmp	r2, r3
 800183c:	d905      	bls.n	800184a <LineDetect_show+0x116>
				lcd_send_cmd(0x80 | 0x1C);
 800183e:	209c      	movs	r0, #156	; 0x9c
 8001840:	f000 fc04 	bl	800204c <lcd_send_cmd>
				lcd_send_string(" ");
 8001844:	481b      	ldr	r0, [pc, #108]	; (80018b4 <LineDetect_show+0x180>)
 8001846:	f000 fcb2 	bl	80021ae <lcd_send_string>
			}
			if (Sensor_ADC_Value[4] > Sensor_Threshold[4]) {
 800184a:	4b17      	ldr	r3, [pc, #92]	; (80018a8 <LineDetect_show+0x174>)
 800184c:	891a      	ldrh	r2, [r3, #8]
 800184e:	4b17      	ldr	r3, [pc, #92]	; (80018ac <LineDetect_show+0x178>)
 8001850:	891b      	ldrh	r3, [r3, #8]
 8001852:	429a      	cmp	r2, r3
 8001854:	d905      	bls.n	8001862 <LineDetect_show+0x12e>
				lcd_send_cmd(0x80 | 0x1E);
 8001856:	209e      	movs	r0, #158	; 0x9e
 8001858:	f000 fbf8 	bl	800204c <lcd_send_cmd>
				lcd_send_string(" ");
 800185c:	4815      	ldr	r0, [pc, #84]	; (80018b4 <LineDetect_show+0x180>)
 800185e:	f000 fca6 	bl	80021ae <lcd_send_string>
			}
			if (Sensor_ADC_Value[5] > Sensor_Threshold[5]) {
 8001862:	4b11      	ldr	r3, [pc, #68]	; (80018a8 <LineDetect_show+0x174>)
 8001864:	895a      	ldrh	r2, [r3, #10]
 8001866:	4b11      	ldr	r3, [pc, #68]	; (80018ac <LineDetect_show+0x178>)
 8001868:	895b      	ldrh	r3, [r3, #10]
 800186a:	429a      	cmp	r2, r3
 800186c:	d905      	bls.n	800187a <LineDetect_show+0x146>
				lcd_send_cmd(0x80 | 0x20);
 800186e:	20a0      	movs	r0, #160	; 0xa0
 8001870:	f000 fbec 	bl	800204c <lcd_send_cmd>
				lcd_send_string(" ");
 8001874:	480f      	ldr	r0, [pc, #60]	; (80018b4 <LineDetect_show+0x180>)
 8001876:	f000 fc9a 	bl	80021ae <lcd_send_string>
		for (int i = 0; i < 6; i++) {
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	3301      	adds	r3, #1
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b05      	cmp	r3, #5
 8001884:	f77f af69 	ble.w	800175a <LineDetect_show+0x26>
	while (cancer_menu) {
 8001888:	4b0b      	ldr	r3, [pc, #44]	; (80018b8 <LineDetect_show+0x184>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	f47f af61 	bne.w	8001754 <LineDetect_show+0x20>
			}
		}
	}
	lcd_clear();
 8001892:	f000 fc3b 	bl	800210c <lcd_clear>
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	0800dfec 	.word	0x0800dfec
 80018a4:	0800e000 	.word	0x0800e000
 80018a8:	20000490 	.word	0x20000490
 80018ac:	2000000c 	.word	0x2000000c
 80018b0:	0800e014 	.word	0x0800e014
 80018b4:	0800e018 	.word	0x0800e018
 80018b8:	20000005 	.word	0x20000005

080018bc <Saving_Process>:

static void Saving_Process(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
		sprintf(kp_val,"%.2f ",Kp);
 80018c0:	4b1a      	ldr	r3, [pc, #104]	; (800192c <Saving_Process+0x70>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7fe fe47 	bl	8000558 <__aeabi_f2d>
 80018ca:	4602      	mov	r2, r0
 80018cc:	460b      	mov	r3, r1
 80018ce:	4918      	ldr	r1, [pc, #96]	; (8001930 <Saving_Process+0x74>)
 80018d0:	4818      	ldr	r0, [pc, #96]	; (8001934 <Saving_Process+0x78>)
 80018d2:	f008 fc41 	bl	800a158 <siprintf>
		strcat(string,kp_val);
 80018d6:	4917      	ldr	r1, [pc, #92]	; (8001934 <Saving_Process+0x78>)
 80018d8:	4817      	ldr	r0, [pc, #92]	; (8001938 <Saving_Process+0x7c>)
 80018da:	f008 fc5d 	bl	800a198 <strcat>
		sprintf(ki_val,"%.2f ",Ki);
 80018de:	4b17      	ldr	r3, [pc, #92]	; (800193c <Saving_Process+0x80>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7fe fe38 	bl	8000558 <__aeabi_f2d>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	4910      	ldr	r1, [pc, #64]	; (8001930 <Saving_Process+0x74>)
 80018ee:	4814      	ldr	r0, [pc, #80]	; (8001940 <Saving_Process+0x84>)
 80018f0:	f008 fc32 	bl	800a158 <siprintf>
		strcat(string,ki_val);
 80018f4:	4912      	ldr	r1, [pc, #72]	; (8001940 <Saving_Process+0x84>)
 80018f6:	4810      	ldr	r0, [pc, #64]	; (8001938 <Saving_Process+0x7c>)
 80018f8:	f008 fc4e 	bl	800a198 <strcat>
		sprintf(kd_val,"%.2f ",Kd);
 80018fc:	4b11      	ldr	r3, [pc, #68]	; (8001944 <Saving_Process+0x88>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4618      	mov	r0, r3
 8001902:	f7fe fe29 	bl	8000558 <__aeabi_f2d>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	4909      	ldr	r1, [pc, #36]	; (8001930 <Saving_Process+0x74>)
 800190c:	480e      	ldr	r0, [pc, #56]	; (8001948 <Saving_Process+0x8c>)
 800190e:	f008 fc23 	bl	800a158 <siprintf>
		strcat(string,kd_val);
 8001912:	490d      	ldr	r1, [pc, #52]	; (8001948 <Saving_Process+0x8c>)
 8001914:	4808      	ldr	r0, [pc, #32]	; (8001938 <Saving_Process+0x7c>)
 8001916:	f008 fc3f 	bl	800a198 <strcat>
		Flash_Write_Data(0x08020000, string);
 800191a:	4907      	ldr	r1, [pc, #28]	; (8001938 <Saving_Process+0x7c>)
 800191c:	480b      	ldr	r0, [pc, #44]	; (800194c <Saving_Process+0x90>)
 800191e:	f000 fac9 	bl	8001eb4 <Flash_Write_Data>
		HAL_NVIC_SystemReset();
 8001922:	f003 fcfc 	bl	800531e <HAL_NVIC_SystemReset>
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000264 	.word	0x20000264
 8001930:	0800e01c 	.word	0x0800e01c
 8001934:	2000049c 	.word	0x2000049c
 8001938:	200002bc 	.word	0x200002bc
 800193c:	20000268 	.word	0x20000268
 8001940:	200005e4 	.word	0x200005e4
 8001944:	2000026c 	.word	0x2000026c
 8001948:	20000484 	.word	0x20000484
 800194c:	08020000 	.word	0x08020000

08001950 <Wifi_Connect_establish>:

static void Wifi_Connect_establish(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0

		Menu_type = Main_menu;
 8001954:	4b03      	ldr	r3, [pc, #12]	; (8001964 <Wifi_Connect_establish+0x14>)
 8001956:	2201      	movs	r2, #1
 8001958:	701a      	strb	r2, [r3, #0]
		lcd_clear();
 800195a:	f000 fbd7 	bl	800210c <lcd_clear>
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20000001 	.word	0x20000001

08001968 <Path_Solver>:
static void Path_Solver(uint8_t line)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	71fb      	strb	r3, [r7, #7]
	switch (line) {
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	3b01      	subs	r3, #1
 8001976:	2b03      	cmp	r3, #3
 8001978:	f200 80b0 	bhi.w	8001adc <Path_Solver+0x174>
 800197c:	a201      	add	r2, pc, #4	; (adr r2, 8001984 <Path_Solver+0x1c>)
 800197e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001982:	bf00      	nop
 8001984:	08001995 	.word	0x08001995
 8001988:	080019e7 	.word	0x080019e7
 800198c:	08001a39 	.word	0x08001a39
 8001990:	08001a8b 	.word	0x08001a8b
		case 1:
			sprintf(First_str, ">First Point: %2d  ", First_point);
 8001994:	4b53      	ldr	r3, [pc, #332]	; (8001ae4 <Path_Solver+0x17c>)
 8001996:	f993 3000 	ldrsb.w	r3, [r3]
 800199a:	461a      	mov	r2, r3
 800199c:	4952      	ldr	r1, [pc, #328]	; (8001ae8 <Path_Solver+0x180>)
 800199e:	4853      	ldr	r0, [pc, #332]	; (8001aec <Path_Solver+0x184>)
 80019a0:	f008 fbda 	bl	800a158 <siprintf>
			lcd_send_cmd(0x80 | 0x00);
 80019a4:	2080      	movs	r0, #128	; 0x80
 80019a6:	f000 fb51 	bl	800204c <lcd_send_cmd>
			lcd_send_string(First_str);
 80019aa:	4850      	ldr	r0, [pc, #320]	; (8001aec <Path_Solver+0x184>)
 80019ac:	f000 fbff 	bl	80021ae <lcd_send_string>
			sprintf(Last_str, " Last Point: %2d  ", Last_point);
 80019b0:	4b4f      	ldr	r3, [pc, #316]	; (8001af0 <Path_Solver+0x188>)
 80019b2:	f993 3000 	ldrsb.w	r3, [r3]
 80019b6:	461a      	mov	r2, r3
 80019b8:	494e      	ldr	r1, [pc, #312]	; (8001af4 <Path_Solver+0x18c>)
 80019ba:	484f      	ldr	r0, [pc, #316]	; (8001af8 <Path_Solver+0x190>)
 80019bc:	f008 fbcc 	bl	800a158 <siprintf>
			lcd_send_cmd(0x80 | 0x40);
 80019c0:	20c0      	movs	r0, #192	; 0xc0
 80019c2:	f000 fb43 	bl	800204c <lcd_send_cmd>
			lcd_send_string(Last_str);
 80019c6:	484c      	ldr	r0, [pc, #304]	; (8001af8 <Path_Solver+0x190>)
 80019c8:	f000 fbf1 	bl	80021ae <lcd_send_string>
			lcd_send_cmd(0x80 | 0x14);
 80019cc:	2094      	movs	r0, #148	; 0x94
 80019ce:	f000 fb3d 	bl	800204c <lcd_send_cmd>
			lcd_send_string(" Submit             ");
 80019d2:	484a      	ldr	r0, [pc, #296]	; (8001afc <Path_Solver+0x194>)
 80019d4:	f000 fbeb 	bl	80021ae <lcd_send_string>
			lcd_send_cmd(0x80 | 0x54);
 80019d8:	20d4      	movs	r0, #212	; 0xd4
 80019da:	f000 fb37 	bl	800204c <lcd_send_cmd>
			lcd_send_string(" Return to main menu");
 80019de:	4848      	ldr	r0, [pc, #288]	; (8001b00 <Path_Solver+0x198>)
 80019e0:	f000 fbe5 	bl	80021ae <lcd_send_string>
			break;
 80019e4:	e07a      	b.n	8001adc <Path_Solver+0x174>
		case 2:
			sprintf(First_str, " First Point: %2d  ", First_point);
 80019e6:	4b3f      	ldr	r3, [pc, #252]	; (8001ae4 <Path_Solver+0x17c>)
 80019e8:	f993 3000 	ldrsb.w	r3, [r3]
 80019ec:	461a      	mov	r2, r3
 80019ee:	4945      	ldr	r1, [pc, #276]	; (8001b04 <Path_Solver+0x19c>)
 80019f0:	483e      	ldr	r0, [pc, #248]	; (8001aec <Path_Solver+0x184>)
 80019f2:	f008 fbb1 	bl	800a158 <siprintf>
			lcd_send_cmd(0x80 | 0x00);
 80019f6:	2080      	movs	r0, #128	; 0x80
 80019f8:	f000 fb28 	bl	800204c <lcd_send_cmd>
			lcd_send_string(First_str);
 80019fc:	483b      	ldr	r0, [pc, #236]	; (8001aec <Path_Solver+0x184>)
 80019fe:	f000 fbd6 	bl	80021ae <lcd_send_string>
			sprintf(Last_str, ">Last Point: %2d  ", Last_point);
 8001a02:	4b3b      	ldr	r3, [pc, #236]	; (8001af0 <Path_Solver+0x188>)
 8001a04:	f993 3000 	ldrsb.w	r3, [r3]
 8001a08:	461a      	mov	r2, r3
 8001a0a:	493f      	ldr	r1, [pc, #252]	; (8001b08 <Path_Solver+0x1a0>)
 8001a0c:	483a      	ldr	r0, [pc, #232]	; (8001af8 <Path_Solver+0x190>)
 8001a0e:	f008 fba3 	bl	800a158 <siprintf>
			lcd_send_cmd(0x80 | 0x40);
 8001a12:	20c0      	movs	r0, #192	; 0xc0
 8001a14:	f000 fb1a 	bl	800204c <lcd_send_cmd>
			lcd_send_string(Last_str);
 8001a18:	4837      	ldr	r0, [pc, #220]	; (8001af8 <Path_Solver+0x190>)
 8001a1a:	f000 fbc8 	bl	80021ae <lcd_send_string>
			lcd_send_cmd(0x80 | 0x14);
 8001a1e:	2094      	movs	r0, #148	; 0x94
 8001a20:	f000 fb14 	bl	800204c <lcd_send_cmd>
			lcd_send_string(" Submit             ");
 8001a24:	4835      	ldr	r0, [pc, #212]	; (8001afc <Path_Solver+0x194>)
 8001a26:	f000 fbc2 	bl	80021ae <lcd_send_string>
			lcd_send_cmd(0x80 | 0x54);
 8001a2a:	20d4      	movs	r0, #212	; 0xd4
 8001a2c:	f000 fb0e 	bl	800204c <lcd_send_cmd>
			lcd_send_string(" Return to main menu");
 8001a30:	4833      	ldr	r0, [pc, #204]	; (8001b00 <Path_Solver+0x198>)
 8001a32:	f000 fbbc 	bl	80021ae <lcd_send_string>
			break;
 8001a36:	e051      	b.n	8001adc <Path_Solver+0x174>
		case 3:
			sprintf(First_str, " First Point: %2d  ", First_point);
 8001a38:	4b2a      	ldr	r3, [pc, #168]	; (8001ae4 <Path_Solver+0x17c>)
 8001a3a:	f993 3000 	ldrsb.w	r3, [r3]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	4930      	ldr	r1, [pc, #192]	; (8001b04 <Path_Solver+0x19c>)
 8001a42:	482a      	ldr	r0, [pc, #168]	; (8001aec <Path_Solver+0x184>)
 8001a44:	f008 fb88 	bl	800a158 <siprintf>
			lcd_send_cmd(0x80 | 0x00);
 8001a48:	2080      	movs	r0, #128	; 0x80
 8001a4a:	f000 faff 	bl	800204c <lcd_send_cmd>
			lcd_send_string(First_str);
 8001a4e:	4827      	ldr	r0, [pc, #156]	; (8001aec <Path_Solver+0x184>)
 8001a50:	f000 fbad 	bl	80021ae <lcd_send_string>
			sprintf(Last_str, " Last Point: %2d  ", Last_point);
 8001a54:	4b26      	ldr	r3, [pc, #152]	; (8001af0 <Path_Solver+0x188>)
 8001a56:	f993 3000 	ldrsb.w	r3, [r3]
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	4925      	ldr	r1, [pc, #148]	; (8001af4 <Path_Solver+0x18c>)
 8001a5e:	4826      	ldr	r0, [pc, #152]	; (8001af8 <Path_Solver+0x190>)
 8001a60:	f008 fb7a 	bl	800a158 <siprintf>
			lcd_send_cmd(0x80 | 0x40);
 8001a64:	20c0      	movs	r0, #192	; 0xc0
 8001a66:	f000 faf1 	bl	800204c <lcd_send_cmd>
			lcd_send_string(Last_str);
 8001a6a:	4823      	ldr	r0, [pc, #140]	; (8001af8 <Path_Solver+0x190>)
 8001a6c:	f000 fb9f 	bl	80021ae <lcd_send_string>
			lcd_send_cmd(0x80 | 0x14);
 8001a70:	2094      	movs	r0, #148	; 0x94
 8001a72:	f000 faeb 	bl	800204c <lcd_send_cmd>
			lcd_send_string(">Submit             ");
 8001a76:	4825      	ldr	r0, [pc, #148]	; (8001b0c <Path_Solver+0x1a4>)
 8001a78:	f000 fb99 	bl	80021ae <lcd_send_string>
			lcd_send_cmd(0x80 | 0x54);
 8001a7c:	20d4      	movs	r0, #212	; 0xd4
 8001a7e:	f000 fae5 	bl	800204c <lcd_send_cmd>
			lcd_send_string(" Return to main menu");
 8001a82:	481f      	ldr	r0, [pc, #124]	; (8001b00 <Path_Solver+0x198>)
 8001a84:	f000 fb93 	bl	80021ae <lcd_send_string>
			break;
 8001a88:	e028      	b.n	8001adc <Path_Solver+0x174>
		case 4:
			sprintf(First_str, " First Point: %2d  ", First_point);
 8001a8a:	4b16      	ldr	r3, [pc, #88]	; (8001ae4 <Path_Solver+0x17c>)
 8001a8c:	f993 3000 	ldrsb.w	r3, [r3]
 8001a90:	461a      	mov	r2, r3
 8001a92:	491c      	ldr	r1, [pc, #112]	; (8001b04 <Path_Solver+0x19c>)
 8001a94:	4815      	ldr	r0, [pc, #84]	; (8001aec <Path_Solver+0x184>)
 8001a96:	f008 fb5f 	bl	800a158 <siprintf>
			lcd_send_cmd(0x80 | 0x00);
 8001a9a:	2080      	movs	r0, #128	; 0x80
 8001a9c:	f000 fad6 	bl	800204c <lcd_send_cmd>
			lcd_send_string(First_str);
 8001aa0:	4812      	ldr	r0, [pc, #72]	; (8001aec <Path_Solver+0x184>)
 8001aa2:	f000 fb84 	bl	80021ae <lcd_send_string>
			sprintf(Last_str, " Last Point: %2d  ", Last_point);
 8001aa6:	4b12      	ldr	r3, [pc, #72]	; (8001af0 <Path_Solver+0x188>)
 8001aa8:	f993 3000 	ldrsb.w	r3, [r3]
 8001aac:	461a      	mov	r2, r3
 8001aae:	4911      	ldr	r1, [pc, #68]	; (8001af4 <Path_Solver+0x18c>)
 8001ab0:	4811      	ldr	r0, [pc, #68]	; (8001af8 <Path_Solver+0x190>)
 8001ab2:	f008 fb51 	bl	800a158 <siprintf>
			lcd_send_cmd(0x80 | 0x40);
 8001ab6:	20c0      	movs	r0, #192	; 0xc0
 8001ab8:	f000 fac8 	bl	800204c <lcd_send_cmd>
			lcd_send_string(Last_str);
 8001abc:	480e      	ldr	r0, [pc, #56]	; (8001af8 <Path_Solver+0x190>)
 8001abe:	f000 fb76 	bl	80021ae <lcd_send_string>
			lcd_send_cmd(0x80 | 0x14);
 8001ac2:	2094      	movs	r0, #148	; 0x94
 8001ac4:	f000 fac2 	bl	800204c <lcd_send_cmd>
			lcd_send_string(" Submit             ");
 8001ac8:	480c      	ldr	r0, [pc, #48]	; (8001afc <Path_Solver+0x194>)
 8001aca:	f000 fb70 	bl	80021ae <lcd_send_string>
			lcd_send_cmd(0x80 | 0x54);
 8001ace:	20d4      	movs	r0, #212	; 0xd4
 8001ad0:	f000 fabc 	bl	800204c <lcd_send_cmd>
			lcd_send_string(">Return to main menu");
 8001ad4:	480e      	ldr	r0, [pc, #56]	; (8001b10 <Path_Solver+0x1a8>)
 8001ad6:	f000 fb6a 	bl	80021ae <lcd_send_string>
			break;
 8001ada:	bf00      	nop
	}
}
 8001adc:	bf00      	nop
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000260 	.word	0x20000260
 8001ae8:	0800e024 	.word	0x0800e024
 8001aec:	20000318 	.word	0x20000318
 8001af0:	20000261 	.word	0x20000261
 8001af4:	0800e038 	.word	0x0800e038
 8001af8:	20000304 	.word	0x20000304
 8001afc:	0800e04c 	.word	0x0800e04c
 8001b00:	0800df04 	.word	0x0800df04
 8001b04:	0800e064 	.word	0x0800e064
 8001b08:	0800e078 	.word	0x0800e078
 8001b0c:	0800e08c 	.word	0x0800e08c
 8001b10:	0800df58 	.word	0x0800df58

08001b14 <Path_show>:
static void Path_show(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
	char takeResult_str[20];
	Solver(First_point, Last_point, takeResult_str);
 8001b1a:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <Path_show+0x4c>)
 8001b1c:	f993 3000 	ldrsb.w	r3, [r3]
 8001b20:	4618      	mov	r0, r3
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <Path_show+0x50>)
 8001b24:	f993 3000 	ldrsb.w	r3, [r3]
 8001b28:	4619      	mov	r1, r3
 8001b2a:	1d3b      	adds	r3, r7, #4
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	f000 fd59 	bl	80025e4 <Solver>
	lcd_send_cmd(0x80 | 0x00);
 8001b32:	2080      	movs	r0, #128	; 0x80
 8001b34:	f000 fa8a 	bl	800204c <lcd_send_cmd>
	lcd_send_string("Path direction      ");
 8001b38:	480b      	ldr	r0, [pc, #44]	; (8001b68 <Path_show+0x54>)
 8001b3a:	f000 fb38 	bl	80021ae <lcd_send_string>
	lcd_send_cmd(0x80 | 0x40);
 8001b3e:	20c0      	movs	r0, #192	; 0xc0
 8001b40:	f000 fa84 	bl	800204c <lcd_send_cmd>
	lcd_send_string(takeResult_str);
 8001b44:	1d3b      	adds	r3, r7, #4
 8001b46:	4618      	mov	r0, r3
 8001b48:	f000 fb31 	bl	80021ae <lcd_send_string>
	lcd_send_cmd(0x80 | 0x14);
 8001b4c:	2094      	movs	r0, #148	; 0x94
 8001b4e:	f000 fa7d 	bl	800204c <lcd_send_cmd>
	lcd_send_string("Press C to return   ");
 8001b52:	4806      	ldr	r0, [pc, #24]	; (8001b6c <Path_show+0x58>)
 8001b54:	f000 fb2b 	bl	80021ae <lcd_send_string>
}
 8001b58:	bf00      	nop
 8001b5a:	3718      	adds	r7, #24
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000260 	.word	0x20000260
 8001b64:	20000261 	.word	0x20000261
 8001b68:	0800e0a4 	.word	0x0800e0a4
 8001b6c:	0800e0bc 	.word	0x0800e0bc

08001b70 <executeAction>:
void executeAction(uint8_t line) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
	switch (line) {
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	3b01      	subs	r3, #1
 8001b7e:	2b07      	cmp	r3, #7
 8001b80:	f200 811f 	bhi.w	8001dc2 <executeAction+0x252>
 8001b84:	a201      	add	r2, pc, #4	; (adr r2, 8001b8c <executeAction+0x1c>)
 8001b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b8a:	bf00      	nop
 8001b8c:	08001bad 	.word	0x08001bad
 8001b90:	08001c49 	.word	0x08001c49
 8001b94:	08001cdf 	.word	0x08001cdf
 8001b98:	08001d4b 	.word	0x08001d4b
 8001b9c:	08001d81 	.word	0x08001d81
 8001ba0:	08001d9f 	.word	0x08001d9f
 8001ba4:	08001dab 	.word	0x08001dab
 8001ba8:	08001db7 	.word	0x08001db7
	case 1:
		switch (Menu_type) {
 8001bac:	4b87      	ldr	r3, [pc, #540]	; (8001dcc <executeAction+0x25c>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	2b07      	cmp	r3, #7
 8001bb6:	d844      	bhi.n	8001c42 <executeAction+0xd2>
 8001bb8:	a201      	add	r2, pc, #4	; (adr r2, 8001bc0 <executeAction+0x50>)
 8001bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bbe:	bf00      	nop
 8001bc0:	08001be1 	.word	0x08001be1
 8001bc4:	08001c43 	.word	0x08001c43
 8001bc8:	08001bef 	.word	0x08001bef
 8001bcc:	08001c0b 	.word	0x08001c0b
 8001bd0:	08001c43 	.word	0x08001c43
 8001bd4:	08001c43 	.word	0x08001c43
 8001bd8:	08001c43 	.word	0x08001c43
 8001bdc:	08001c27 	.word	0x08001c27
		case Main_menu:
			cancer_running = 1;
 8001be0:	4b7b      	ldr	r3, [pc, #492]	; (8001dd0 <executeAction+0x260>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	701a      	strb	r2, [r3, #0]
			Menu_type = Running_Process;
 8001be6:	4b79      	ldr	r3, [pc, #484]	; (8001dcc <executeAction+0x25c>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
			break;
 8001bec:	e029      	b.n	8001c42 <executeAction+0xd2>
		case PID_Menu:
			if (Kp_modify_flag == 0) {
 8001bee:	4b79      	ldr	r3, [pc, #484]	; (8001dd4 <executeAction+0x264>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d105      	bne.n	8001c02 <executeAction+0x92>
				Kp_modify_flag = 1;
 8001bf6:	4b77      	ldr	r3, [pc, #476]	; (8001dd4 <executeAction+0x264>)
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	701a      	strb	r2, [r3, #0]
				line = 1;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	71fb      	strb	r3, [r7, #7]
			} else {
				Kp_modify_flag = 0;
			}
			break;
 8001c00:	e01f      	b.n	8001c42 <executeAction+0xd2>
				Kp_modify_flag = 0;
 8001c02:	4b74      	ldr	r3, [pc, #464]	; (8001dd4 <executeAction+0x264>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	701a      	strb	r2, [r3, #0]
			break;
 8001c08:	e01b      	b.n	8001c42 <executeAction+0xd2>
		case Engine_menu:
			if (Left_modify_flag == 0) {
 8001c0a:	4b73      	ldr	r3, [pc, #460]	; (8001dd8 <executeAction+0x268>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d105      	bne.n	8001c1e <executeAction+0xae>
				Left_modify_flag = 1;
 8001c12:	4b71      	ldr	r3, [pc, #452]	; (8001dd8 <executeAction+0x268>)
 8001c14:	2201      	movs	r2, #1
 8001c16:	701a      	strb	r2, [r3, #0]
				line = 1;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	71fb      	strb	r3, [r7, #7]
			} else {
				Left_modify_flag = 0;
			}
			break;
 8001c1c:	e011      	b.n	8001c42 <executeAction+0xd2>
				Left_modify_flag = 0;
 8001c1e:	4b6e      	ldr	r3, [pc, #440]	; (8001dd8 <executeAction+0x268>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]
			break;
 8001c24:	e00d      	b.n	8001c42 <executeAction+0xd2>
		case Path_solver_menu:
			if (First_point_modify_flag == 0){
 8001c26:	4b6d      	ldr	r3, [pc, #436]	; (8001ddc <executeAction+0x26c>)
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d105      	bne.n	8001c3a <executeAction+0xca>
				First_point_modify_flag = 1;
 8001c2e:	4b6b      	ldr	r3, [pc, #428]	; (8001ddc <executeAction+0x26c>)
 8001c30:	2201      	movs	r2, #1
 8001c32:	701a      	strb	r2, [r3, #0]
				line = 1;
 8001c34:	2301      	movs	r3, #1
 8001c36:	71fb      	strb	r3, [r7, #7]
			}
			else
			{
				First_point_modify_flag = 0;
			}
			break;
 8001c38:	e002      	b.n	8001c40 <executeAction+0xd0>
				First_point_modify_flag = 0;
 8001c3a:	4b68      	ldr	r3, [pc, #416]	; (8001ddc <executeAction+0x26c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	701a      	strb	r2, [r3, #0]
			break;
 8001c40:	bf00      	nop
		}

		lcd_clear();
 8001c42:	f000 fa63 	bl	800210c <lcd_clear>
		break;
 8001c46:	e0bc      	b.n	8001dc2 <executeAction+0x252>

	case 2:
		switch (Menu_type) {
 8001c48:	4b60      	ldr	r3, [pc, #384]	; (8001dcc <executeAction+0x25c>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	2b07      	cmp	r3, #7
 8001c52:	d841      	bhi.n	8001cd8 <executeAction+0x168>
 8001c54:	a201      	add	r2, pc, #4	; (adr r2, 8001c5c <executeAction+0xec>)
 8001c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c5a:	bf00      	nop
 8001c5c:	08001c7d 	.word	0x08001c7d
 8001c60:	08001cd9 	.word	0x08001cd9
 8001c64:	08001c85 	.word	0x08001c85
 8001c68:	08001ca1 	.word	0x08001ca1
 8001c6c:	08001cd9 	.word	0x08001cd9
 8001c70:	08001cd9 	.word	0x08001cd9
 8001c74:	08001cd9 	.word	0x08001cd9
 8001c78:	08001cbd 	.word	0x08001cbd
		case Main_menu:
			Menu_type = Color_Processing;
 8001c7c:	4b53      	ldr	r3, [pc, #332]	; (8001dcc <executeAction+0x25c>)
 8001c7e:	2202      	movs	r2, #2
 8001c80:	701a      	strb	r2, [r3, #0]
			break;
 8001c82:	e029      	b.n	8001cd8 <executeAction+0x168>
		case PID_Menu:
			if (Ki_modify_flag == 0) {
 8001c84:	4b56      	ldr	r3, [pc, #344]	; (8001de0 <executeAction+0x270>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d105      	bne.n	8001c98 <executeAction+0x128>
				Ki_modify_flag = 1;
 8001c8c:	4b54      	ldr	r3, [pc, #336]	; (8001de0 <executeAction+0x270>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	701a      	strb	r2, [r3, #0]
				line = 2;
 8001c92:	2302      	movs	r3, #2
 8001c94:	71fb      	strb	r3, [r7, #7]
			} else {
				Ki_modify_flag = 0;
			}
			break;
 8001c96:	e01f      	b.n	8001cd8 <executeAction+0x168>
				Ki_modify_flag = 0;
 8001c98:	4b51      	ldr	r3, [pc, #324]	; (8001de0 <executeAction+0x270>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	701a      	strb	r2, [r3, #0]
			break;
 8001c9e:	e01b      	b.n	8001cd8 <executeAction+0x168>
		case Engine_menu:
			if (Right_modify_flag == 0) {
 8001ca0:	4b50      	ldr	r3, [pc, #320]	; (8001de4 <executeAction+0x274>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d105      	bne.n	8001cb4 <executeAction+0x144>
				Right_modify_flag = 1;
 8001ca8:	4b4e      	ldr	r3, [pc, #312]	; (8001de4 <executeAction+0x274>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
				line = 2;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	71fb      	strb	r3, [r7, #7]
			} else {
				Right_modify_flag = 0;
			}
			break;
 8001cb2:	e011      	b.n	8001cd8 <executeAction+0x168>
				Right_modify_flag = 0;
 8001cb4:	4b4b      	ldr	r3, [pc, #300]	; (8001de4 <executeAction+0x274>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	701a      	strb	r2, [r3, #0]
			break;
 8001cba:	e00d      	b.n	8001cd8 <executeAction+0x168>
		case Path_solver_menu:
			if (Last_point_modify_flag == 0) {
 8001cbc:	4b4a      	ldr	r3, [pc, #296]	; (8001de8 <executeAction+0x278>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d105      	bne.n	8001cd0 <executeAction+0x160>
				Last_point_modify_flag = 1;
 8001cc4:	4b48      	ldr	r3, [pc, #288]	; (8001de8 <executeAction+0x278>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	701a      	strb	r2, [r3, #0]
				line = 2;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	71fb      	strb	r3, [r7, #7]
			} else {
				Last_point_modify_flag = 0;
			}
			break;
 8001cce:	e002      	b.n	8001cd6 <executeAction+0x166>
				Last_point_modify_flag = 0;
 8001cd0:	4b45      	ldr	r3, [pc, #276]	; (8001de8 <executeAction+0x278>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	701a      	strb	r2, [r3, #0]
			break;
 8001cd6:	bf00      	nop
		}

		lcd_clear();
 8001cd8:	f000 fa18 	bl	800210c <lcd_clear>
		break;
 8001cdc:	e071      	b.n	8001dc2 <executeAction+0x252>

	case 3:
		switch (Menu_type) {
 8001cde:	4b3b      	ldr	r3, [pc, #236]	; (8001dcc <executeAction+0x25c>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	2b07      	cmp	r3, #7
 8001ce8:	d82c      	bhi.n	8001d44 <executeAction+0x1d4>
 8001cea:	a201      	add	r2, pc, #4	; (adr r2, 8001cf0 <executeAction+0x180>)
 8001cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf0:	08001d11 	.word	0x08001d11
 8001cf4:	08001d45 	.word	0x08001d45
 8001cf8:	08001d19 	.word	0x08001d19
 8001cfc:	08001d35 	.word	0x08001d35
 8001d00:	08001d45 	.word	0x08001d45
 8001d04:	08001d45 	.word	0x08001d45
 8001d08:	08001d45 	.word	0x08001d45
 8001d0c:	08001d3d 	.word	0x08001d3d
		case Main_menu:
			Menu_type = PID_Menu;
 8001d10:	4b2e      	ldr	r3, [pc, #184]	; (8001dcc <executeAction+0x25c>)
 8001d12:	2203      	movs	r2, #3
 8001d14:	701a      	strb	r2, [r3, #0]
			break;
 8001d16:	e015      	b.n	8001d44 <executeAction+0x1d4>
		case PID_Menu:
			if (Kd_modify_flag == 0) {
 8001d18:	4b34      	ldr	r3, [pc, #208]	; (8001dec <executeAction+0x27c>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d105      	bne.n	8001d2c <executeAction+0x1bc>
				Kd_modify_flag = 1;
 8001d20:	4b32      	ldr	r3, [pc, #200]	; (8001dec <executeAction+0x27c>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	701a      	strb	r2, [r3, #0]
				line = 3;
 8001d26:	2303      	movs	r3, #3
 8001d28:	71fb      	strb	r3, [r7, #7]
			} else {
				Kd_modify_flag = 0;
			}
			break;
 8001d2a:	e00b      	b.n	8001d44 <executeAction+0x1d4>
				Kd_modify_flag = 0;
 8001d2c:	4b2f      	ldr	r3, [pc, #188]	; (8001dec <executeAction+0x27c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	701a      	strb	r2, [r3, #0]
			break;
 8001d32:	e007      	b.n	8001d44 <executeAction+0x1d4>
		case Engine_menu:
			Menu_type = Main_menu;
 8001d34:	4b25      	ldr	r3, [pc, #148]	; (8001dcc <executeAction+0x25c>)
 8001d36:	2201      	movs	r2, #1
 8001d38:	701a      	strb	r2, [r3, #0]
			break;
 8001d3a:	e003      	b.n	8001d44 <executeAction+0x1d4>
		case Path_solver_menu:
			Menu_type = Path_show_menu;
 8001d3c:	4b23      	ldr	r3, [pc, #140]	; (8001dcc <executeAction+0x25c>)
 8001d3e:	2209      	movs	r2, #9
 8001d40:	701a      	strb	r2, [r3, #0]
			break;
 8001d42:	bf00      	nop
		}

		lcd_clear();
 8001d44:	f000 f9e2 	bl	800210c <lcd_clear>
		break;
 8001d48:	e03b      	b.n	8001dc2 <executeAction+0x252>

	case 4:
		switch (Menu_type) {
 8001d4a:	4b20      	ldr	r3, [pc, #128]	; (8001dcc <executeAction+0x25c>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2b08      	cmp	r3, #8
 8001d52:	d00e      	beq.n	8001d72 <executeAction+0x202>
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	dc10      	bgt.n	8001d7a <executeAction+0x20a>
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d002      	beq.n	8001d62 <executeAction+0x1f2>
 8001d5c:	2b03      	cmp	r3, #3
 8001d5e:	d004      	beq.n	8001d6a <executeAction+0x1fa>
 8001d60:	e00b      	b.n	8001d7a <executeAction+0x20a>
		case Main_menu:
			Menu_type = Engine_menu;
 8001d62:	4b1a      	ldr	r3, [pc, #104]	; (8001dcc <executeAction+0x25c>)
 8001d64:	2204      	movs	r2, #4
 8001d66:	701a      	strb	r2, [r3, #0]
			break;
 8001d68:	e007      	b.n	8001d7a <executeAction+0x20a>
		case PID_Menu:
			Menu_type = Main_menu;
 8001d6a:	4b18      	ldr	r3, [pc, #96]	; (8001dcc <executeAction+0x25c>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	701a      	strb	r2, [r3, #0]
			break;
 8001d70:	e003      	b.n	8001d7a <executeAction+0x20a>
		case Path_solver_menu:
			Menu_type = Main_menu;
 8001d72:	4b16      	ldr	r3, [pc, #88]	; (8001dcc <executeAction+0x25c>)
 8001d74:	2201      	movs	r2, #1
 8001d76:	701a      	strb	r2, [r3, #0]
			break;
 8001d78:	bf00      	nop
		}
		lcd_clear();
 8001d7a:	f000 f9c7 	bl	800210c <lcd_clear>
		break;
 8001d7e:	e020      	b.n	8001dc2 <executeAction+0x252>

	case 5:
		switch (Menu_type) {
 8001d80:	4b12      	ldr	r3, [pc, #72]	; (8001dcc <executeAction+0x25c>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d106      	bne.n	8001d98 <executeAction+0x228>
		case Main_menu:
			cancer_menu = 1;
 8001d8a:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <executeAction+0x280>)
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	701a      	strb	r2, [r3, #0]
			Menu_type = LineDetect_Show;
 8001d90:	4b0e      	ldr	r3, [pc, #56]	; (8001dcc <executeAction+0x25c>)
 8001d92:	2205      	movs	r2, #5
 8001d94:	701a      	strb	r2, [r3, #0]
			break;
 8001d96:	bf00      	nop
		}
		lcd_clear();
 8001d98:	f000 f9b8 	bl	800210c <lcd_clear>
		break;
 8001d9c:	e011      	b.n	8001dc2 <executeAction+0x252>

	case 6:
		Saving_Process();
 8001d9e:	f7ff fd8d 	bl	80018bc <Saving_Process>
		Menu_type = Main_menu;
 8001da2:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <executeAction+0x25c>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	701a      	strb	r2, [r3, #0]
		break;
 8001da8:	e00b      	b.n	8001dc2 <executeAction+0x252>

	case 7:
		Menu_type = Wifi_connect;
 8001daa:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <executeAction+0x25c>)
 8001dac:	2206      	movs	r2, #6
 8001dae:	701a      	strb	r2, [r3, #0]
		lcd_clear();
 8001db0:	f000 f9ac 	bl	800210c <lcd_clear>
		break;
 8001db4:	e005      	b.n	8001dc2 <executeAction+0x252>

	case 8:
		Menu_type = Path_solver_menu;
 8001db6:	4b05      	ldr	r3, [pc, #20]	; (8001dcc <executeAction+0x25c>)
 8001db8:	2208      	movs	r2, #8
 8001dba:	701a      	strb	r2, [r3, #0]
		lcd_clear();
 8001dbc:	f000 f9a6 	bl	800210c <lcd_clear>
		break;
 8001dc0:	bf00      	nop
	}
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000001 	.word	0x20000001
 8001dd0:	20000006 	.word	0x20000006
 8001dd4:	20000259 	.word	0x20000259
 8001dd8:	2000025c 	.word	0x2000025c
 8001ddc:	2000025e 	.word	0x2000025e
 8001de0:	2000025a 	.word	0x2000025a
 8001de4:	2000025d 	.word	0x2000025d
 8001de8:	2000025f 	.word	0x2000025f
 8001dec:	2000025b 	.word	0x2000025b
 8001df0:	20000005 	.word	0x20000005

08001df4 <GetSector>:
  * @brief  Gets the sector of a given address
  * @param  None
  * @retval The sector of a given address
  */
static uint32_t GetSector(uint32_t Address)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60fb      	str	r3, [r7, #12]

  if((Address < 0x08003FFF) && (Address >= 0x08000000))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	4a23      	ldr	r2, [pc, #140]	; (8001e90 <GetSector+0x9c>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d806      	bhi.n	8001e16 <GetSector+0x22>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001e0e:	d302      	bcc.n	8001e16 <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	e035      	b.n	8001e82 <GetSector+0x8e>
  }
  else if((Address < 0x08007FFF) && (Address >= 0x08004000))
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a1e      	ldr	r2, [pc, #120]	; (8001e94 <GetSector+0xa0>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d806      	bhi.n	8001e2c <GetSector+0x38>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a1d      	ldr	r2, [pc, #116]	; (8001e98 <GetSector+0xa4>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d302      	bcc.n	8001e2c <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;
 8001e26:	2301      	movs	r3, #1
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	e02a      	b.n	8001e82 <GetSector+0x8e>
  }
  else if((Address < 0x0800BFFF) && (Address >= 0x08008000))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a1b      	ldr	r2, [pc, #108]	; (8001e9c <GetSector+0xa8>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d806      	bhi.n	8001e42 <GetSector+0x4e>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a1a      	ldr	r2, [pc, #104]	; (8001ea0 <GetSector+0xac>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d302      	bcc.n	8001e42 <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	e01f      	b.n	8001e82 <GetSector+0x8e>
  }
  else if((Address < 0x0800FFFF) && (Address >= 0x0800C000))
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a17      	ldr	r2, [pc, #92]	; (8001ea4 <GetSector+0xb0>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d206      	bcs.n	8001e58 <GetSector+0x64>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a16      	ldr	r2, [pc, #88]	; (8001ea8 <GetSector+0xb4>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d302      	bcc.n	8001e58 <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;
 8001e52:	2303      	movs	r3, #3
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	e014      	b.n	8001e82 <GetSector+0x8e>
  }
  else if((Address < 0x0801FFFF) && (Address >= 0x08010000))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a14      	ldr	r2, [pc, #80]	; (8001eac <GetSector+0xb8>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d206      	bcs.n	8001e6e <GetSector+0x7a>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a10      	ldr	r2, [pc, #64]	; (8001ea4 <GetSector+0xb0>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d902      	bls.n	8001e6e <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;
 8001e68:	2304      	movs	r3, #4
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	e009      	b.n	8001e82 <GetSector+0x8e>
  }
  else if((Address < 0x0803FFFF) && (Address >= 0x08020000))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a0f      	ldr	r2, [pc, #60]	; (8001eb0 <GetSector+0xbc>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d205      	bcs.n	8001e82 <GetSector+0x8e>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a0c      	ldr	r2, [pc, #48]	; (8001eac <GetSector+0xb8>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d901      	bls.n	8001e82 <GetSector+0x8e>
  {
    sector = FLASH_SECTOR_5;
 8001e7e:	2305      	movs	r3, #5
 8001e80:	60fb      	str	r3, [r7, #12]
  }
  else if (Address < 0x081FFFFF) && (Address >= 0x081E0000)
  {
    sector = FLASH_SECTOR_23;
  }*/
  return sector;
 8001e82:	68fb      	ldr	r3, [r7, #12]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	08003ffe 	.word	0x08003ffe
 8001e94:	08007ffe 	.word	0x08007ffe
 8001e98:	08004000 	.word	0x08004000
 8001e9c:	0800bffe 	.word	0x0800bffe
 8001ea0:	08008000 	.word	0x08008000
 8001ea4:	0800ffff 	.word	0x0800ffff
 8001ea8:	0800c000 	.word	0x0800c000
 8001eac:	0801ffff 	.word	0x0801ffff
 8001eb0:	0803ffff 	.word	0x0803ffff

08001eb4 <Flash_Write_Data>:
}*/



uint32_t Flash_Write_Data (uint32_t StartSectorAddress, uint32_t * DATA_32)
{
 8001eb4:	b590      	push	{r4, r7, lr}
 8001eb6:	b089      	sub	sp, #36	; 0x24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;
	int sofar=0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]

	int numberofwords = (strlen(DATA_32)/4) + ((strlen(DATA_32) % 4) != 0);
 8001ec2:	6838      	ldr	r0, [r7, #0]
 8001ec4:	f7fe f98c 	bl	80001e0 <strlen>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	089c      	lsrs	r4, r3, #2
 8001ecc:	6838      	ldr	r0, [r7, #0]
 8001ece:	f7fe f987 	bl	80001e0 <strlen>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	f003 0303 	and.w	r3, r3, #3
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	bf14      	ite	ne
 8001edc:	2301      	movne	r3, #1
 8001ede:	2300      	moveq	r3, #0
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	4423      	add	r3, r4
 8001ee4:	61bb      	str	r3, [r7, #24]


	 /* Unlock the Flash to enable the flash control register access *************/
	  HAL_FLASH_Unlock();
 8001ee6:	f003 fe81 	bl	8005bec <HAL_FLASH_Unlock>

	  /* Erase the user Flash area */

	  /* Get the number of sector to erase from 1st sector */

	  uint32_t StartSector = GetSector(StartSectorAddress);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7ff ff82 	bl	8001df4 <GetSector>
 8001ef0:	6178      	str	r0, [r7, #20]
	  uint32_t EndSectorAddress = StartSectorAddress + numberofwords*4;
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4413      	add	r3, r2
 8001efc:	613b      	str	r3, [r7, #16]
	  uint32_t EndSector = GetSector(EndSectorAddress);
 8001efe:	6938      	ldr	r0, [r7, #16]
 8001f00:	f7ff ff78 	bl	8001df4 <GetSector>
 8001f04:	60f8      	str	r0, [r7, #12]

	  /* Fill EraseInit structure*/
	  EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 8001f06:	4b20      	ldr	r3, [pc, #128]	; (8001f88 <Flash_Write_Data+0xd4>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8001f0c:	4b1e      	ldr	r3, [pc, #120]	; (8001f88 <Flash_Write_Data+0xd4>)
 8001f0e:	2202      	movs	r2, #2
 8001f10:	611a      	str	r2, [r3, #16]
	  EraseInitStruct.Sector        = StartSector;
 8001f12:	4a1d      	ldr	r2, [pc, #116]	; (8001f88 <Flash_Write_Data+0xd4>)
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	6093      	str	r3, [r2, #8]
	  EraseInitStruct.NbSectors     = (EndSector - StartSector) + 1;
 8001f18:	68fa      	ldr	r2, [r7, #12]
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	3301      	adds	r3, #1
 8001f20:	4a19      	ldr	r2, [pc, #100]	; (8001f88 <Flash_Write_Data+0xd4>)
 8001f22:	60d3      	str	r3, [r2, #12]

	  /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cache,
	     you have to make sure that these data are rewritten before they are accessed during code
	     execution. If this cannot be done safely, it is recommended to flush the caches by setting the
	     DCRST and ICRST bits in the FLASH_CR register. */
	  if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK)
 8001f24:	f107 0308 	add.w	r3, r7, #8
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4817      	ldr	r0, [pc, #92]	; (8001f88 <Flash_Write_Data+0xd4>)
 8001f2c:	f003 ffdc 	bl	8005ee8 <HAL_FLASHEx_Erase>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d01d      	beq.n	8001f72 <Flash_Write_Data+0xbe>
	  {
		  return HAL_FLASH_GetError ();
 8001f36:	f003 fe8b 	bl	8005c50 <HAL_FLASH_GetError>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	e020      	b.n	8001f80 <Flash_Write_Data+0xcc>
	  /* Program the user Flash area word by word
	    (area defined by FLASH_USER_START_ADDR and FLASH_USER_END_ADDR) ***********/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartSectorAddress, DATA_32[sofar]) == HAL_OK)
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	4413      	add	r3, r2
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	461a      	mov	r2, r3
 8001f4a:	f04f 0300 	mov.w	r3, #0
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	2002      	movs	r0, #2
 8001f52:	f003 fdf7 	bl	8005b44 <HAL_FLASH_Program>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d106      	bne.n	8001f6a <Flash_Write_Data+0xb6>
	     {
	    	 StartSectorAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3304      	adds	r3, #4
 8001f60:	607b      	str	r3, [r7, #4]
	    	 sofar++;
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3301      	adds	r3, #1
 8001f66:	61fb      	str	r3, [r7, #28]
 8001f68:	e003      	b.n	8001f72 <Flash_Write_Data+0xbe>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8001f6a:	f003 fe71 	bl	8005c50 <HAL_FLASH_GetError>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	e006      	b.n	8001f80 <Flash_Write_Data+0xcc>
	   while (sofar<numberofwords)
 8001f72:	69fa      	ldr	r2, [r7, #28]
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	dbe1      	blt.n	8001f3e <Flash_Write_Data+0x8a>
	     }
	   }

	  /* Lock the Flash to disable the flash control register access (recommended
	     to protect the FLASH memory against possible unwanted operation) *********/
	  HAL_FLASH_Lock();
 8001f7a:	f003 fe59 	bl	8005c30 <HAL_FLASH_Lock>

	   return 0;
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3724      	adds	r7, #36	; 0x24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd90      	pop	{r4, r7, pc}
 8001f88:	20000244 	.word	0x20000244

08001f8c <Flash_Read_Data>:


void Flash_Read_Data (uint32_t StartSectorAddress, __IO uint32_t * DATA_32)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
	while (1)
	{

		*DATA_32 = *(__IO uint32_t *)StartSectorAddress;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	601a      	str	r2, [r3, #0]
		if (*DATA_32 == 0xffffffff)
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa6:	d103      	bne.n	8001fb0 <Flash_Read_Data+0x24>
		{
			*DATA_32 = '\0';
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
			break;
 8001fae:	e006      	b.n	8001fbe <Flash_Read_Data+0x32>
		}
		StartSectorAddress += 4;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3304      	adds	r3, #4
 8001fb4:	607b      	str	r3, [r7, #4]
		DATA_32++;
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	3304      	adds	r3, #4
 8001fba:	603b      	str	r3, [r7, #0]
		*DATA_32 = *(__IO uint32_t *)StartSectorAddress;
 8001fbc:	e7eb      	b.n	8001f96 <Flash_Read_Data+0xa>
	}
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <Convert_To_Str>:

void Convert_To_Str (uint32_t *data, char *str)
{
 8001fca:	b590      	push	{r4, r7, lr}
 8001fcc:	b085      	sub	sp, #20
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
 8001fd2:	6039      	str	r1, [r7, #0]
	int numberofbytes = ((strlen(data)/4) + ((strlen(data) % 4) != 0)) *4;
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f7fe f903 	bl	80001e0 <strlen>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	089c      	lsrs	r4, r3, #2
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f7fe f8fe 	bl	80001e0 <strlen>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	f003 0303 	and.w	r3, r3, #3
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	bf14      	ite	ne
 8001fee:	2301      	movne	r3, #1
 8001ff0:	2300      	moveq	r3, #0
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	4423      	add	r3, r4
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numberofbytes; i++)
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	e01b      	b.n	8002038 <Convert_To_Str+0x6e>
	{
		str[i] = data[i/4]>>(8*(i%4));
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2b00      	cmp	r3, #0
 8002004:	da00      	bge.n	8002008 <Convert_To_Str+0x3e>
 8002006:	3303      	adds	r3, #3
 8002008:	109b      	asrs	r3, r3, #2
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	4413      	add	r3, r2
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4259      	negs	r1, r3
 8002016:	f003 0303 	and.w	r3, r3, #3
 800201a:	f001 0103 	and.w	r1, r1, #3
 800201e:	bf58      	it	pl
 8002020:	424b      	negpl	r3, r1
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	fa22 f103 	lsr.w	r1, r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	683a      	ldr	r2, [r7, #0]
 800202c:	4413      	add	r3, r2
 800202e:	b2ca      	uxtb	r2, r1
 8002030:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<numberofbytes; i++)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	3301      	adds	r3, #1
 8002036:	60fb      	str	r3, [r7, #12]
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	429a      	cmp	r2, r3
 800203e:	dbdf      	blt.n	8002000 <Convert_To_Str+0x36>
	}
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	bd90      	pop	{r4, r7, pc}
	...

0800204c <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c3;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af02      	add	r7, sp, #8
 8002052:	4603      	mov	r3, r0
 8002054:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8002056:	79fb      	ldrb	r3, [r7, #7]
 8002058:	f023 030f 	bic.w	r3, r3, #15
 800205c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	011b      	lsls	r3, r3, #4
 8002062:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	f043 030c 	orr.w	r3, r3, #12
 800206a:	b2db      	uxtb	r3, r3
 800206c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800206e:	7bfb      	ldrb	r3, [r7, #15]
 8002070:	f043 0308 	orr.w	r3, r3, #8
 8002074:	b2db      	uxtb	r3, r3
 8002076:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8002078:	7bbb      	ldrb	r3, [r7, #14]
 800207a:	f043 030c 	orr.w	r3, r3, #12
 800207e:	b2db      	uxtb	r3, r3
 8002080:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8002082:	7bbb      	ldrb	r3, [r7, #14]
 8002084:	f043 0308 	orr.w	r3, r3, #8
 8002088:	b2db      	uxtb	r3, r3
 800208a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c3, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800208c:	f107 0208 	add.w	r2, r7, #8
 8002090:	2364      	movs	r3, #100	; 0x64
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	2304      	movs	r3, #4
 8002096:	214e      	movs	r1, #78	; 0x4e
 8002098:	4803      	ldr	r0, [pc, #12]	; (80020a8 <lcd_send_cmd+0x5c>)
 800209a:	f004 fb59 	bl	8006750 <HAL_I2C_Master_Transmit>
}
 800209e:	bf00      	nop
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20000390 	.word	0x20000390

080020ac <lcd_send_data>:

void lcd_send_data (char data)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af02      	add	r7, sp, #8
 80020b2:	4603      	mov	r3, r0
 80020b4:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	f023 030f 	bic.w	r3, r3, #15
 80020bc:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	011b      	lsls	r3, r3, #4
 80020c2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 80020c4:	7bfb      	ldrb	r3, [r7, #15]
 80020c6:	f043 030d 	orr.w	r3, r3, #13
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 80020ce:	7bfb      	ldrb	r3, [r7, #15]
 80020d0:	f043 0309 	orr.w	r3, r3, #9
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 80020d8:	7bbb      	ldrb	r3, [r7, #14]
 80020da:	f043 030d 	orr.w	r3, r3, #13
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 80020e2:	7bbb      	ldrb	r3, [r7, #14]
 80020e4:	f043 0309 	orr.w	r3, r3, #9
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c3, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80020ec:	f107 0208 	add.w	r2, r7, #8
 80020f0:	2364      	movs	r3, #100	; 0x64
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	2304      	movs	r3, #4
 80020f6:	214e      	movs	r1, #78	; 0x4e
 80020f8:	4803      	ldr	r0, [pc, #12]	; (8002108 <lcd_send_data+0x5c>)
 80020fa:	f004 fb29 	bl	8006750 <HAL_I2C_Master_Transmit>
}
 80020fe:	bf00      	nop
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	20000390 	.word	0x20000390

0800210c <lcd_clear>:

void lcd_clear (void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x00);
 8002112:	2000      	movs	r0, #0
 8002114:	f7ff ff9a 	bl	800204c <lcd_send_cmd>
	for (int i=0; i<100; i++)
 8002118:	2300      	movs	r3, #0
 800211a:	607b      	str	r3, [r7, #4]
 800211c:	e005      	b.n	800212a <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800211e:	2020      	movs	r0, #32
 8002120:	f7ff ffc4 	bl	80020ac <lcd_send_data>
	for (int i=0; i<100; i++)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	3301      	adds	r3, #1
 8002128:	607b      	str	r3, [r7, #4]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2b63      	cmp	r3, #99	; 0x63
 800212e:	ddf6      	ble.n	800211e <lcd_clear+0x12>
	}
}
 8002130:	bf00      	nop
 8002132:	bf00      	nop
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <lcd_init>:

void lcd_init (void)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800213e:	2032      	movs	r0, #50	; 0x32
 8002140:	f002 fa68 	bl	8004614 <HAL_Delay>
	lcd_send_cmd (0x30);
 8002144:	2030      	movs	r0, #48	; 0x30
 8002146:	f7ff ff81 	bl	800204c <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800214a:	2005      	movs	r0, #5
 800214c:	f002 fa62 	bl	8004614 <HAL_Delay>
	lcd_send_cmd (0x30);
 8002150:	2030      	movs	r0, #48	; 0x30
 8002152:	f7ff ff7b 	bl	800204c <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8002156:	2001      	movs	r0, #1
 8002158:	f002 fa5c 	bl	8004614 <HAL_Delay>
	lcd_send_cmd (0x30);
 800215c:	2030      	movs	r0, #48	; 0x30
 800215e:	f7ff ff75 	bl	800204c <lcd_send_cmd>
	HAL_Delay(10);
 8002162:	200a      	movs	r0, #10
 8002164:	f002 fa56 	bl	8004614 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8002168:	2020      	movs	r0, #32
 800216a:	f7ff ff6f 	bl	800204c <lcd_send_cmd>
	HAL_Delay(10);
 800216e:	200a      	movs	r0, #10
 8002170:	f002 fa50 	bl	8004614 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8002174:	2028      	movs	r0, #40	; 0x28
 8002176:	f7ff ff69 	bl	800204c <lcd_send_cmd>
	HAL_Delay(1);
 800217a:	2001      	movs	r0, #1
 800217c:	f002 fa4a 	bl	8004614 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8002180:	2008      	movs	r0, #8
 8002182:	f7ff ff63 	bl	800204c <lcd_send_cmd>
	HAL_Delay(1);
 8002186:	2001      	movs	r0, #1
 8002188:	f002 fa44 	bl	8004614 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800218c:	2001      	movs	r0, #1
 800218e:	f7ff ff5d 	bl	800204c <lcd_send_cmd>
	HAL_Delay(1);
 8002192:	2001      	movs	r0, #1
 8002194:	f002 fa3e 	bl	8004614 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8002198:	2006      	movs	r0, #6
 800219a:	f7ff ff57 	bl	800204c <lcd_send_cmd>
	HAL_Delay(1);
 800219e:	2001      	movs	r0, #1
 80021a0:	f002 fa38 	bl	8004614 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80021a4:	200c      	movs	r0, #12
 80021a6:	f7ff ff51 	bl	800204c <lcd_send_cmd>
}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}

080021ae <lcd_send_string>:

void lcd_send_string (char *str)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b082      	sub	sp, #8
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80021b6:	e006      	b.n	80021c6 <lcd_send_string+0x18>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	1c5a      	adds	r2, r3, #1
 80021bc:	607a      	str	r2, [r7, #4]
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff ff73 	bl	80020ac <lcd_send_data>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d1f4      	bne.n	80021b8 <lcd_send_string+0xa>
}
 80021ce:	bf00      	nop
 80021d0:	bf00      	nop
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <MotorL_EnablePWM>:
 *  Created on: Apr 29, 2021
 *      Author: Duc Thang
 */
#include "HAL_MOTOR_CONTROL.h"
void MotorL_EnablePWM(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80021dc:	2108      	movs	r1, #8
 80021de:	4802      	ldr	r0, [pc, #8]	; (80021e8 <MotorL_EnablePWM+0x10>)
 80021e0:	f005 fbea 	bl	80079b8 <HAL_TIM_PWM_Start>
}
 80021e4:	bf00      	nop
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	200004f0 	.word	0x200004f0

080021ec <MotorR_EnablePWM>:
void MotorL_DisablePWM(void)
{
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
}
void MotorR_EnablePWM(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80021f0:	210c      	movs	r1, #12
 80021f2:	4802      	ldr	r0, [pc, #8]	; (80021fc <MotorR_EnablePWM+0x10>)
 80021f4:	f005 fbe0 	bl	80079b8 <HAL_TIM_PWM_Start>
}
 80021f8:	bf00      	nop
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	200004f0 	.word	0x200004f0

08002200 <MotorL_SetPWM>:
void MotorR_DisablePWM(void)
{
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
}
void MotorL_SetPWM(int32_t PWMVal)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
	if(PWMVal >= 7200)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 800220e:	db03      	blt.n	8002218 <MotorL_SetPWM+0x18>
	{
		PWMVal = 7200;
 8002210:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 8002214:	607b      	str	r3, [r7, #4]
 8002216:	e005      	b.n	8002224 <MotorL_SetPWM+0x24>
	}
	else if(PWMVal <= -7200)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f513 5fe1 	cmn.w	r3, #7200	; 0x1c20
 800221e:	dc01      	bgt.n	8002224 <MotorL_SetPWM+0x24>
	{
		PWMVal = -7200;
 8002220:	4b0f      	ldr	r3, [pc, #60]	; (8002260 <MotorL_SetPWM+0x60>)
 8002222:	607b      	str	r3, [r7, #4]
	}
	if(PWMVal >= 0)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2b00      	cmp	r3, #0
 8002228:	db0a      	blt.n	8002240 <MotorL_SetPWM+0x40>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800222a:	2200      	movs	r2, #0
 800222c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002230:	480c      	ldr	r0, [pc, #48]	; (8002264 <MotorL_SetPWM+0x64>)
 8002232:	f004 f917 	bl	8006464 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,PWMVal);
 8002236:	4b0c      	ldr	r3, [pc, #48]	; (8002268 <MotorL_SetPWM+0x68>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	63da      	str	r2, [r3, #60]	; 0x3c
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,7200+PWMVal);
	}
}
 800223e:	e00b      	b.n	8002258 <MotorL_SetPWM+0x58>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8002240:	2201      	movs	r2, #1
 8002242:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002246:	4807      	ldr	r0, [pc, #28]	; (8002264 <MotorL_SetPWM+0x64>)
 8002248:	f004 f90c 	bl	8006464 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,7200+PWMVal);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f503 52e1 	add.w	r2, r3, #7200	; 0x1c20
 8002252:	4b05      	ldr	r3, [pc, #20]	; (8002268 <MotorL_SetPWM+0x68>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002258:	bf00      	nop
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	ffffe3e0 	.word	0xffffe3e0
 8002264:	40020400 	.word	0x40020400
 8002268:	200004f0 	.word	0x200004f0

0800226c <MotorR_SetPWM>:
void MotorR_SetPWM(int32_t PWMVal)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
	if(PWMVal >= 7200)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 800227a:	db03      	blt.n	8002284 <MotorR_SetPWM+0x18>
	{
		PWMVal = 7200;
 800227c:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 8002280:	607b      	str	r3, [r7, #4]
 8002282:	e005      	b.n	8002290 <MotorR_SetPWM+0x24>
	}
	else if(PWMVal <= -7200)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f513 5fe1 	cmn.w	r3, #7200	; 0x1c20
 800228a:	dc01      	bgt.n	8002290 <MotorR_SetPWM+0x24>
	{
		PWMVal = -7200;
 800228c:	4b0e      	ldr	r3, [pc, #56]	; (80022c8 <MotorR_SetPWM+0x5c>)
 800228e:	607b      	str	r3, [r7, #4]
	}
	if(PWMVal >= 0)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	db09      	blt.n	80022aa <MotorR_SetPWM+0x3e>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8002296:	2200      	movs	r2, #0
 8002298:	2104      	movs	r1, #4
 800229a:	480c      	ldr	r0, [pc, #48]	; (80022cc <MotorR_SetPWM+0x60>)
 800229c:	f004 f8e2 	bl	8006464 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,PWMVal);
 80022a0:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <MotorR_SetPWM+0x64>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	641a      	str	r2, [r3, #64]	; 0x40
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,7200+PWMVal);
	}
}
 80022a8:	e00a      	b.n	80022c0 <MotorR_SetPWM+0x54>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80022aa:	2201      	movs	r2, #1
 80022ac:	2104      	movs	r1, #4
 80022ae:	4807      	ldr	r0, [pc, #28]	; (80022cc <MotorR_SetPWM+0x60>)
 80022b0:	f004 f8d8 	bl	8006464 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,7200+PWMVal);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f503 52e1 	add.w	r2, r3, #7200	; 0x1c20
 80022ba:	4b05      	ldr	r3, [pc, #20]	; (80022d0 <MotorR_SetPWM+0x64>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	641a      	str	r2, [r3, #64]	; 0x40
}
 80022c0:	bf00      	nop
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	ffffe3e0 	.word	0xffffe3e0
 80022cc:	40020400 	.word	0x40020400
 80022d0:	200004f0 	.word	0x200004f0

080022d4 <Dijkstra>:
#include <stdio.h>
#include <string.h>
#define max 100

int Dijkstra(int A[12][12], int n, int D, int C, int result[max])
{
 80022d4:	b490      	push	{r4, r7}
 80022d6:	f5ad 7d6e 	sub.w	sp, sp, #952	; 0x3b8
 80022da:	af00      	add	r7, sp, #0
 80022dc:	f107 040c 	add.w	r4, r7, #12
 80022e0:	6020      	str	r0, [r4, #0]
 80022e2:	f107 0008 	add.w	r0, r7, #8
 80022e6:	6001      	str	r1, [r0, #0]
 80022e8:	1d39      	adds	r1, r7, #4
 80022ea:	600a      	str	r2, [r1, #0]
 80022ec:	463a      	mov	r2, r7
 80022ee:	6013      	str	r3, [r2, #0]
    char DanhDau[max];
    int Nhan[max], Truoc[max], XP, min;
    for (int i = 0; i < n; i++)
 80022f0:	2300      	movs	r3, #0
 80022f2:	f8c7 33ac 	str.w	r3, [r7, #940]	; 0x3ac
 80022f6:	e01a      	b.n	800232e <Dijkstra+0x5a>
    {
        Nhan[i] = 99;
 80022f8:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 80022fc:	f8d7 23ac 	ldr.w	r2, [r7, #940]	; 0x3ac
 8002300:	2163      	movs	r1, #99	; 0x63
 8002302:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        DanhDau[i] = 0;
 8002306:	f507 724d 	add.w	r2, r7, #820	; 0x334
 800230a:	f8d7 33ac 	ldr.w	r3, [r7, #940]	; 0x3ac
 800230e:	4413      	add	r3, r2
 8002310:	2200      	movs	r2, #0
 8002312:	701a      	strb	r2, [r3, #0]
        Truoc[i] = D;
 8002314:	f107 0314 	add.w	r3, r7, #20
 8002318:	f8d7 23ac 	ldr.w	r2, [r7, #940]	; 0x3ac
 800231c:	1d39      	adds	r1, r7, #4
 800231e:	6809      	ldr	r1, [r1, #0]
 8002320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < n; i++)
 8002324:	f8d7 33ac 	ldr.w	r3, [r7, #940]	; 0x3ac
 8002328:	3301      	adds	r3, #1
 800232a:	f8c7 33ac 	str.w	r3, [r7, #940]	; 0x3ac
 800232e:	f107 0308 	add.w	r3, r7, #8
 8002332:	f8d7 23ac 	ldr.w	r2, [r7, #940]	; 0x3ac
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	429a      	cmp	r2, r3
 800233a:	dbdd      	blt.n	80022f8 <Dijkstra+0x24>
    }
    Nhan[D] = 0;
 800233c:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 8002340:	1d3a      	adds	r2, r7, #4
 8002342:	6812      	ldr	r2, [r2, #0]
 8002344:	2100      	movs	r1, #0
 8002346:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    DanhDau[D] = 1;
 800234a:	f507 724d 	add.w	r2, r7, #820	; 0x334
 800234e:	1d3b      	adds	r3, r7, #4
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4413      	add	r3, r2
 8002354:	2201      	movs	r2, #1
 8002356:	701a      	strb	r2, [r3, #0]
    XP = D;
 8002358:	1d3b      	adds	r3, r7, #4
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f8c7 33b4 	str.w	r3, [r7, #948]	; 0x3b4
    while (XP != C)
 8002360:	e0a2      	b.n	80024a8 <Dijkstra+0x1d4>
    {
        for (int j = 0; j < n; j++)
 8002362:	2300      	movs	r3, #0
 8002364:	f8c7 33a8 	str.w	r3, [r7, #936]	; 0x3a8
 8002368:	e05f      	b.n	800242a <Dijkstra+0x156>
            if (A[XP][j] > 0 && Nhan[j] > A[XP][j] + Nhan[XP] && DanhDau[j] == 0)
 800236a:	f8d7 23b4 	ldr.w	r2, [r7, #948]	; 0x3b4
 800236e:	4613      	mov	r3, r2
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	4413      	add	r3, r2
 8002374:	011b      	lsls	r3, r3, #4
 8002376:	461a      	mov	r2, r3
 8002378:	f107 030c 	add.w	r3, r7, #12
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4413      	add	r3, r2
 8002380:	f8d7 23a8 	ldr.w	r2, [r7, #936]	; 0x3a8
 8002384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002388:	2b00      	cmp	r3, #0
 800238a:	dd49      	ble.n	8002420 <Dijkstra+0x14c>
 800238c:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 8002390:	f8d7 23a8 	ldr.w	r2, [r7, #936]	; 0x3a8
 8002394:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002398:	f8d7 23b4 	ldr.w	r2, [r7, #948]	; 0x3b4
 800239c:	4613      	mov	r3, r2
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	4413      	add	r3, r2
 80023a2:	011b      	lsls	r3, r3, #4
 80023a4:	461a      	mov	r2, r3
 80023a6:	f107 030c 	add.w	r3, r7, #12
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4413      	add	r3, r2
 80023ae:	f8d7 23a8 	ldr.w	r2, [r7, #936]	; 0x3a8
 80023b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80023b6:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 80023ba:	f8d7 03b4 	ldr.w	r0, [r7, #948]	; 0x3b4
 80023be:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80023c2:	4413      	add	r3, r2
 80023c4:	4299      	cmp	r1, r3
 80023c6:	dd2b      	ble.n	8002420 <Dijkstra+0x14c>
 80023c8:	f507 724d 	add.w	r2, r7, #820	; 0x334
 80023cc:	f8d7 33a8 	ldr.w	r3, [r7, #936]	; 0x3a8
 80023d0:	4413      	add	r3, r2
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d123      	bne.n	8002420 <Dijkstra+0x14c>
            {
                Nhan[j] = A[XP][j] + Nhan[XP];
 80023d8:	f8d7 23b4 	ldr.w	r2, [r7, #948]	; 0x3b4
 80023dc:	4613      	mov	r3, r2
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	4413      	add	r3, r2
 80023e2:	011b      	lsls	r3, r3, #4
 80023e4:	461a      	mov	r2, r3
 80023e6:	f107 030c 	add.w	r3, r7, #12
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4413      	add	r3, r2
 80023ee:	f8d7 23a8 	ldr.w	r2, [r7, #936]	; 0x3a8
 80023f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80023f6:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 80023fa:	f8d7 13b4 	ldr.w	r1, [r7, #948]	; 0x3b4
 80023fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002402:	18d1      	adds	r1, r2, r3
 8002404:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 8002408:	f8d7 23a8 	ldr.w	r2, [r7, #936]	; 0x3a8
 800240c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                Truoc[j] = XP;
 8002410:	f107 0314 	add.w	r3, r7, #20
 8002414:	f8d7 23a8 	ldr.w	r2, [r7, #936]	; 0x3a8
 8002418:	f8d7 13b4 	ldr.w	r1, [r7, #948]	; 0x3b4
 800241c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (int j = 0; j < n; j++)
 8002420:	f8d7 33a8 	ldr.w	r3, [r7, #936]	; 0x3a8
 8002424:	3301      	adds	r3, #1
 8002426:	f8c7 33a8 	str.w	r3, [r7, #936]	; 0x3a8
 800242a:	f107 0308 	add.w	r3, r7, #8
 800242e:	f8d7 23a8 	ldr.w	r2, [r7, #936]	; 0x3a8
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	429a      	cmp	r2, r3
 8002436:	db98      	blt.n	800236a <Dijkstra+0x96>
            }
        min = 99;
 8002438:	2363      	movs	r3, #99	; 0x63
 800243a:	f8c7 33b0 	str.w	r3, [r7, #944]	; 0x3b0
        for (int j = 0; j < n; j++)
 800243e:	2300      	movs	r3, #0
 8002440:	f8c7 33a4 	str.w	r3, [r7, #932]	; 0x3a4
 8002444:	e022      	b.n	800248c <Dijkstra+0x1b8>
            if (min > Nhan[j] && DanhDau[j] == 0)
 8002446:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 800244a:	f8d7 23a4 	ldr.w	r2, [r7, #932]	; 0x3a4
 800244e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002452:	f8d7 23b0 	ldr.w	r2, [r7, #944]	; 0x3b0
 8002456:	429a      	cmp	r2, r3
 8002458:	dd13      	ble.n	8002482 <Dijkstra+0x1ae>
 800245a:	f507 724d 	add.w	r2, r7, #820	; 0x334
 800245e:	f8d7 33a4 	ldr.w	r3, [r7, #932]	; 0x3a4
 8002462:	4413      	add	r3, r2
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d10b      	bne.n	8002482 <Dijkstra+0x1ae>
            {
                min = Nhan[j];
 800246a:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 800246e:	f8d7 23a4 	ldr.w	r2, [r7, #932]	; 0x3a4
 8002472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002476:	f8c7 33b0 	str.w	r3, [r7, #944]	; 0x3b0
                XP = j;
 800247a:	f8d7 33a4 	ldr.w	r3, [r7, #932]	; 0x3a4
 800247e:	f8c7 33b4 	str.w	r3, [r7, #948]	; 0x3b4
        for (int j = 0; j < n; j++)
 8002482:	f8d7 33a4 	ldr.w	r3, [r7, #932]	; 0x3a4
 8002486:	3301      	adds	r3, #1
 8002488:	f8c7 33a4 	str.w	r3, [r7, #932]	; 0x3a4
 800248c:	f107 0308 	add.w	r3, r7, #8
 8002490:	f8d7 23a4 	ldr.w	r2, [r7, #932]	; 0x3a4
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	dbd5      	blt.n	8002446 <Dijkstra+0x172>
            }
        DanhDau[XP] = 1;
 800249a:	f507 724d 	add.w	r2, r7, #820	; 0x334
 800249e:	f8d7 33b4 	ldr.w	r3, [r7, #948]	; 0x3b4
 80024a2:	4413      	add	r3, r2
 80024a4:	2201      	movs	r2, #1
 80024a6:	701a      	strb	r2, [r3, #0]
    while (XP != C)
 80024a8:	463b      	mov	r3, r7
 80024aa:	f8d7 23b4 	ldr.w	r2, [r7, #948]	; 0x3b4
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	f47f af56 	bne.w	8002362 <Dijkstra+0x8e>
    }
    int lenResult = Nhan[C] + 1;
 80024b6:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 80024ba:	463a      	mov	r2, r7
 80024bc:	6812      	ldr	r2, [r2, #0]
 80024be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024c2:	3301      	adds	r3, #1
 80024c4:	f8c7 3398 	str.w	r3, [r7, #920]	; 0x398
    int k = Nhan[C];
 80024c8:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 80024cc:	463a      	mov	r2, r7
 80024ce:	6812      	ldr	r2, [r2, #0]
 80024d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024d4:	f8c7 33a0 	str.w	r3, [r7, #928]	; 0x3a0
    result[k--] = C;
 80024d8:	f8d7 33a0 	ldr.w	r3, [r7, #928]	; 0x3a0
 80024dc:	1e5a      	subs	r2, r3, #1
 80024de:	f8c7 23a0 	str.w	r2, [r7, #928]	; 0x3a0
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	f8d7 23c0 	ldr.w	r2, [r7, #960]	; 0x3c0
 80024e8:	4413      	add	r3, r2
 80024ea:	463a      	mov	r2, r7
 80024ec:	6812      	ldr	r2, [r2, #0]
 80024ee:	601a      	str	r2, [r3, #0]
    result[k--] = Truoc[C];
 80024f0:	f8d7 33a0 	ldr.w	r3, [r7, #928]	; 0x3a0
 80024f4:	1e5a      	subs	r2, r3, #1
 80024f6:	f8c7 23a0 	str.w	r2, [r7, #928]	; 0x3a0
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	f8d7 23c0 	ldr.w	r2, [r7, #960]	; 0x3c0
 8002500:	4413      	add	r3, r2
 8002502:	f107 0214 	add.w	r2, r7, #20
 8002506:	4639      	mov	r1, r7
 8002508:	6809      	ldr	r1, [r1, #0]
 800250a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800250e:	601a      	str	r2, [r3, #0]
    int i = Truoc[C];
 8002510:	f107 0314 	add.w	r3, r7, #20
 8002514:	463a      	mov	r2, r7
 8002516:	6812      	ldr	r2, [r2, #0]
 8002518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800251c:	f8c7 339c 	str.w	r3, [r7, #924]	; 0x39c
    while (i != D)
 8002520:	e013      	b.n	800254a <Dijkstra+0x276>
    {
        i = Truoc[i];
 8002522:	f107 0314 	add.w	r3, r7, #20
 8002526:	f8d7 239c 	ldr.w	r2, [r7, #924]	; 0x39c
 800252a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800252e:	f8c7 339c 	str.w	r3, [r7, #924]	; 0x39c
        result[k--] = i;
 8002532:	f8d7 33a0 	ldr.w	r3, [r7, #928]	; 0x3a0
 8002536:	1e5a      	subs	r2, r3, #1
 8002538:	f8c7 23a0 	str.w	r2, [r7, #928]	; 0x3a0
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	f8d7 23c0 	ldr.w	r2, [r7, #960]	; 0x3c0
 8002542:	4413      	add	r3, r2
 8002544:	f8d7 239c 	ldr.w	r2, [r7, #924]	; 0x39c
 8002548:	601a      	str	r2, [r3, #0]
    while (i != D)
 800254a:	1d3b      	adds	r3, r7, #4
 800254c:	f8d7 239c 	ldr.w	r2, [r7, #924]	; 0x39c
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	429a      	cmp	r2, r3
 8002554:	d1e5      	bne.n	8002522 <Dijkstra+0x24e>
    }
    return lenResult;
 8002556:	f8d7 3398 	ldr.w	r3, [r7, #920]	; 0x398
}
 800255a:	4618      	mov	r0, r3
 800255c:	f507 776e 	add.w	r7, r7, #952	; 0x3b8
 8002560:	46bd      	mov	sp, r7
 8002562:	bc90      	pop	{r4, r7}
 8002564:	4770      	bx	lr

08002566 <Control>:
void Control(int C[12][12], char control[12][10], int result[max], int len, char controlArr[99][99])
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b086      	sub	sp, #24
 800256a:	af00      	add	r7, sp, #0
 800256c:	60f8      	str	r0, [r7, #12]
 800256e:	60b9      	str	r1, [r7, #8]
 8002570:	607a      	str	r2, [r7, #4]
 8002572:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < len - 1; i++)
 8002574:	2300      	movs	r3, #0
 8002576:	617b      	str	r3, [r7, #20]
 8002578:	e02a      	b.n	80025d0 <Control+0x6a>
    {
        strcpy(controlArr[i], control[C[result[i]][result[i + 1]]]);
 800257a:	697a      	ldr	r2, [r7, #20]
 800257c:	4613      	mov	r3, r2
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	4413      	add	r3, r2
 8002582:	015a      	lsls	r2, r3, #5
 8002584:	4413      	add	r3, r2
 8002586:	6a3a      	ldr	r2, [r7, #32]
 8002588:	18d0      	adds	r0, r2, r3
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	4413      	add	r3, r2
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	461a      	mov	r2, r3
 8002596:	4613      	mov	r3, r2
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	4413      	add	r3, r2
 800259c:	011b      	lsls	r3, r3, #4
 800259e:	461a      	mov	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4413      	add	r3, r2
 80025a4:	697a      	ldr	r2, [r7, #20]
 80025a6:	3201      	adds	r2, #1
 80025a8:	0092      	lsls	r2, r2, #2
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	440a      	add	r2, r1
 80025ae:	6812      	ldr	r2, [r2, #0]
 80025b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025b4:	461a      	mov	r2, r3
 80025b6:	4613      	mov	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	4413      	add	r3, r2
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	461a      	mov	r2, r3
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	4413      	add	r3, r2
 80025c4:	4619      	mov	r1, r3
 80025c6:	f007 fdf6 	bl	800a1b6 <strcpy>
    for (int i = 0; i < len - 1; i++)
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	3301      	adds	r3, #1
 80025ce:	617b      	str	r3, [r7, #20]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	dbcf      	blt.n	800257a <Control+0x14>
    }
}
 80025da:	bf00      	nop
 80025dc:	bf00      	nop
 80025de:	3718      	adds	r7, #24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <Solver>:
void Solver(int Dau ,int Cuoi,char *takeResult)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	f5ad 5d34 	sub.w	sp, sp, #11520	; 0x2d00
 80025ea:	b084      	sub	sp, #16
 80025ec:	af02      	add	r7, sp, #8
 80025ee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80025f2:	3b3c      	subs	r3, #60	; 0x3c
 80025f4:	6018      	str	r0, [r3, #0]
 80025f6:	f107 0308 	add.w	r3, r7, #8
 80025fa:	6019      	str	r1, [r3, #0]
 80025fc:	f107 0308 	add.w	r3, r7, #8
 8002600:	3b04      	subs	r3, #4
 8002602:	601a      	str	r2, [r3, #0]
    char buffer[5]={0};
 8002604:	2300      	movs	r3, #0
 8002606:	f507 5233 	add.w	r2, r7, #11456	; 0x2cc0
 800260a:	f102 0238 	add.w	r2, r2, #56	; 0x38
 800260e:	6013      	str	r3, [r2, #0]
 8002610:	2300      	movs	r3, #0
 8002612:	f507 5233 	add.w	r2, r7, #11456	; 0x2cc0
 8002616:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800261a:	7013      	strb	r3, [r2, #0]
    char concat_buffer[20]={0};
 800261c:	2300      	movs	r3, #0
 800261e:	f507 5233 	add.w	r2, r7, #11456	; 0x2cc0
 8002622:	f102 0224 	add.w	r2, r2, #36	; 0x24
 8002626:	6013      	str	r3, [r2, #0]
 8002628:	f507 5333 	add.w	r3, r7, #11456	; 0x2cc0
 800262c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	605a      	str	r2, [r3, #4]
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	60da      	str	r2, [r3, #12]
    int A[12][12] = {
 800263a:	f507 532a 	add.w	r3, r7, #10880	; 0x2a80
 800263e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002642:	4a60      	ldr	r2, [pc, #384]	; (80027c4 <Solver+0x1e0>)
 8002644:	4618      	mov	r0, r3
 8002646:	4611      	mov	r1, r2
 8002648:	f44f 7310 	mov.w	r3, #576	; 0x240
 800264c:	461a      	mov	r2, r3
 800264e:	f007 f903 	bl	8009858 <memcpy>
        {0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1},
        {0, 0, 1, 1, 0, 0, 0, 0, 1, 0, 1, 1},
        {1, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1},
        {0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 0}};

    int Action_Matrix[12][12] = {
 8002652:	f507 5321 	add.w	r3, r7, #10304	; 0x2840
 8002656:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800265a:	4a5b      	ldr	r2, [pc, #364]	; (80027c8 <Solver+0x1e4>)
 800265c:	4618      	mov	r0, r3
 800265e:	4611      	mov	r1, r2
 8002660:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002664:	461a      	mov	r2, r3
 8002666:	f007 f8f7 	bl	8009858 <memcpy>
        {6, 7, -1, -1, -1, -1, -1, -1, 4, 5, -1, 11},
        {-1, -1, -1, -1, 5, 4, -1, -1, 6, 7, 10, -1}};
    //result la mang chua quang duong
    //len la do dai mang
    int result[max];
    char control[12][10] = {"0", "1", "2", "3", "2", "3", "3", "2", "8", "8", "8", "8"};
 800266a:	f507 5319 	add.w	r3, r7, #9792	; 0x2640
 800266e:	f103 031c 	add.w	r3, r3, #28
 8002672:	4a56      	ldr	r2, [pc, #344]	; (80027cc <Solver+0x1e8>)
 8002674:	4618      	mov	r0, r3
 8002676:	4611      	mov	r1, r2
 8002678:	2378      	movs	r3, #120	; 0x78
 800267a:	461a      	mov	r2, r3
 800267c:	f007 f8ec 	bl	8009858 <memcpy>
    int length = Dijkstra(A, 12, Dau, Cuoi, result);
 8002680:	f107 0308 	add.w	r3, r7, #8
 8002684:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002688:	3a3c      	subs	r2, #60	; 0x3c
 800268a:	f507 502a 	add.w	r0, r7, #10880	; 0x2a80
 800268e:	f100 0024 	add.w	r0, r0, #36	; 0x24
 8002692:	f507 511b 	add.w	r1, r7, #9920	; 0x26c0
 8002696:	f101 0114 	add.w	r1, r1, #20
 800269a:	9100      	str	r1, [sp, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6812      	ldr	r2, [r2, #0]
 80026a0:	210c      	movs	r1, #12
 80026a2:	f7ff fe17 	bl	80022d4 <Dijkstra>
 80026a6:	f507 5334 	add.w	r3, r7, #11520	; 0x2d00
 80026aa:	6018      	str	r0, [r3, #0]
    char controlArr[99][99];
    Control(Action_Matrix, control, result, length, controlArr);
 80026ac:	f507 521b 	add.w	r2, r7, #9920	; 0x26c0
 80026b0:	f102 0214 	add.w	r2, r2, #20
 80026b4:	f507 5119 	add.w	r1, r7, #9792	; 0x2640
 80026b8:	f101 011c 	add.w	r1, r1, #28
 80026bc:	f507 5021 	add.w	r0, r7, #10304	; 0x2840
 80026c0:	f100 0024 	add.w	r0, r0, #36	; 0x24
 80026c4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80026c8:	3b38      	subs	r3, #56	; 0x38
 80026ca:	9300      	str	r3, [sp, #0]
 80026cc:	f507 5334 	add.w	r3, r7, #11520	; 0x2d00
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f7ff ff48 	bl	8002566 <Control>
    //         printf("%s\n", controlArr[i]);
    //     }
    //     else
    //         printf("%s -> ", controlArr[i]);
    // }
    for (int i = 0; i < length; i++)
 80026d6:	2300      	movs	r3, #0
 80026d8:	f507 5234 	add.w	r2, r7, #11520	; 0x2d00
 80026dc:	f102 0204 	add.w	r2, r2, #4
 80026e0:	6013      	str	r3, [r2, #0]
 80026e2:	e054      	b.n	800278e <Solver+0x1aa>
    {
        if(i == length - 1)
 80026e4:	f507 5334 	add.w	r3, r7, #11520	; 0x2d00
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	3b01      	subs	r3, #1
 80026ec:	f507 5234 	add.w	r2, r7, #11520	; 0x2d00
 80026f0:	f102 0204 	add.w	r2, r2, #4
 80026f4:	6812      	ldr	r2, [r2, #0]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d11f      	bne.n	800273a <Solver+0x156>
        {
            sprintf(buffer,"%d",result[i]);
 80026fa:	f507 531b 	add.w	r3, r7, #9920	; 0x26c0
 80026fe:	f103 0314 	add.w	r3, r3, #20
 8002702:	f507 5234 	add.w	r2, r7, #11520	; 0x2d00
 8002706:	f102 0204 	add.w	r2, r2, #4
 800270a:	6812      	ldr	r2, [r2, #0]
 800270c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002710:	f507 5333 	add.w	r3, r7, #11456	; 0x2cc0
 8002714:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8002718:	492d      	ldr	r1, [pc, #180]	; (80027d0 <Solver+0x1ec>)
 800271a:	4618      	mov	r0, r3
 800271c:	f007 fd1c 	bl	800a158 <siprintf>
            strcat(concat_buffer,buffer);
 8002720:	f507 5233 	add.w	r2, r7, #11456	; 0x2cc0
 8002724:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8002728:	f507 5333 	add.w	r3, r7, #11456	; 0x2cc0
 800272c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002730:	4611      	mov	r1, r2
 8002732:	4618      	mov	r0, r3
 8002734:	f007 fd30 	bl	800a198 <strcat>
 8002738:	e01e      	b.n	8002778 <Solver+0x194>
        }
        else
        {
            sprintf(buffer,"%d -> ",result[i]);
 800273a:	f507 531b 	add.w	r3, r7, #9920	; 0x26c0
 800273e:	f103 0314 	add.w	r3, r3, #20
 8002742:	f507 5234 	add.w	r2, r7, #11520	; 0x2d00
 8002746:	f102 0204 	add.w	r2, r2, #4
 800274a:	6812      	ldr	r2, [r2, #0]
 800274c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002750:	f507 5333 	add.w	r3, r7, #11456	; 0x2cc0
 8002754:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8002758:	491e      	ldr	r1, [pc, #120]	; (80027d4 <Solver+0x1f0>)
 800275a:	4618      	mov	r0, r3
 800275c:	f007 fcfc 	bl	800a158 <siprintf>
            strcat(concat_buffer,buffer);
 8002760:	f507 5233 	add.w	r2, r7, #11456	; 0x2cc0
 8002764:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8002768:	f507 5333 	add.w	r3, r7, #11456	; 0x2cc0
 800276c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8002770:	4611      	mov	r1, r2
 8002772:	4618      	mov	r0, r3
 8002774:	f007 fd10 	bl	800a198 <strcat>
    for (int i = 0; i < length; i++)
 8002778:	f507 5334 	add.w	r3, r7, #11520	; 0x2d00
 800277c:	f103 0304 	add.w	r3, r3, #4
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	3301      	adds	r3, #1
 8002784:	f507 5234 	add.w	r2, r7, #11520	; 0x2d00
 8002788:	f102 0204 	add.w	r2, r2, #4
 800278c:	6013      	str	r3, [r2, #0]
 800278e:	f507 5334 	add.w	r3, r7, #11520	; 0x2d00
 8002792:	f103 0304 	add.w	r3, r3, #4
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	f507 5334 	add.w	r3, r7, #11520	; 0x2d00
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	429a      	cmp	r2, r3
 80027a0:	dba0      	blt.n	80026e4 <Solver+0x100>
        }
    }
    strcpy(takeResult,concat_buffer);
 80027a2:	f507 5233 	add.w	r2, r7, #11456	; 0x2cc0
 80027a6:	f102 0224 	add.w	r2, r2, #36	; 0x24
 80027aa:	f107 0308 	add.w	r3, r7, #8
 80027ae:	3b04      	subs	r3, #4
 80027b0:	4611      	mov	r1, r2
 80027b2:	6818      	ldr	r0, [r3, #0]
 80027b4:	f007 fcff 	bl	800a1b6 <strcpy>
}
 80027b8:	bf00      	nop
 80027ba:	f507 5734 	add.w	r7, r7, #11520	; 0x2d00
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	0800e0e0 	.word	0x0800e0e0
 80027c8:	0800e320 	.word	0x0800e320
 80027cc:	0800e560 	.word	0x0800e560
 80027d0:	0800e0d4 	.word	0x0800e0d4
 80027d4:	0800e0d8 	.word	0x0800e0d8

080027d8 <Line_Follower_PID>:
	pid_R->previous_error = Error_R;
	PWM_Output_R = RPM_R*7200/388 + adder_R;
	return PWM_Output_R;
}
int16_t Line_Follower_PID (int Setpoint , int Error,PIDController *Car)
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	607a      	str	r2, [r7, #4]
	Car->propotional = Setpoint - Error;
 80027e4:	68fa      	ldr	r2, [r7, #12]
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	ee07 3a90 	vmov	s15, r3
 80027ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	edc3 7a08 	vstr	s15, [r3, #32]
	Car->integral = Car->integral + Error;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	ee07 3a90 	vmov	s15, r3
 8002804:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002808:	ee77 7a27 	vadd.f32	s15, s14, s15
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	Car->derivative = Error - Car->previous_error;
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	ee07 3a90 	vmov	s15, r3
 8002818:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002822:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	PID_val = (Car->Kp * Car->propotional) + (Car->Ki * Car->integral) + (Car->Kd * Car->derivative);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	edd3 7a08 	vldr	s15, [r3, #32]
 8002838:	ee27 7a27 	vmul.f32	s14, s14, s15
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	edd3 6a02 	vldr	s13, [r3, #8]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002848:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800284c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	edd3 6a03 	vldr	s13, [r3, #12]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800285c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002860:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002864:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002868:	ee17 3a90 	vmov	r3, s15
 800286c:	b21a      	sxth	r2, r3
 800286e:	4b09      	ldr	r3, [pc, #36]	; (8002894 <Line_Follower_PID+0xbc>)
 8002870:	801a      	strh	r2, [r3, #0]
	Car->previous_error = Error;
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	ee07 3a90 	vmov	s15, r3
 8002878:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	edc3 7a07 	vstr	s15, [r3, #28]
	return PID_val;
 8002882:	4b04      	ldr	r3, [pc, #16]	; (8002894 <Line_Follower_PID+0xbc>)
 8002884:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	20000334 	.word	0x20000334

08002898 <PIDController_Car_Init>:
void PIDController_Car_Init (PIDController *Car){
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
	Car->derivative = 0.0f;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f04f 0200 	mov.w	r2, #0
 80028a6:	629a      	str	r2, [r3, #40]	; 0x28
	Car->integral = 0.0f;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f04f 0200 	mov.w	r2, #0
 80028ae:	625a      	str	r2, [r3, #36]	; 0x24
	Car->previous_error = 0.0f;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f04f 0200 	mov.w	r2, #0
 80028b6:	61da      	str	r2, [r3, #28]
	Car->adder_out = 0.0f;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80028be:	bf00      	nop
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
	...

080028cc <__io_putchar>:
static int Constraint (int Present_Value,int Min,int Max);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, 0xFFFF);
 80028d4:	1d39      	adds	r1, r7, #4
 80028d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028da:	2201      	movs	r2, #1
 80028dc:	4803      	ldr	r0, [pc, #12]	; (80028ec <__io_putchar+0x20>)
 80028de:	f006 f816 	bl	800890e <HAL_UART_Transmit>
	return ch;
 80028e2:	687b      	ldr	r3, [r7, #4]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3708      	adds	r7, #8
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	20000580 	.word	0x20000580

080028f0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
//	        else
//	            printf("%c,",Rx_Buffer[i]);
//
//	    }

	strcpy(Rx_Buffer_copied,Rx_Buffer);
 80028f8:	4920      	ldr	r1, [pc, #128]	; (800297c <HAL_UART_RxCpltCallback+0x8c>)
 80028fa:	4821      	ldr	r0, [pc, #132]	; (8002980 <HAL_UART_RxCpltCallback+0x90>)
 80028fc:	f007 fc5b 	bl	800a1b6 <strcpy>
	char *KpinString = strtok(Rx_Buffer_copied," ");
 8002900:	4920      	ldr	r1, [pc, #128]	; (8002984 <HAL_UART_RxCpltCallback+0x94>)
 8002902:	481f      	ldr	r0, [pc, #124]	; (8002980 <HAL_UART_RxCpltCallback+0x90>)
 8002904:	f008 faec 	bl	800aee0 <strtok>
 8002908:	6178      	str	r0, [r7, #20]
	char *KiinString = strtok(NULL," ");
 800290a:	491e      	ldr	r1, [pc, #120]	; (8002984 <HAL_UART_RxCpltCallback+0x94>)
 800290c:	2000      	movs	r0, #0
 800290e:	f008 fae7 	bl	800aee0 <strtok>
 8002912:	6138      	str	r0, [r7, #16]
	char *KdinString = strtok(NULL,"");
 8002914:	491c      	ldr	r1, [pc, #112]	; (8002988 <HAL_UART_RxCpltCallback+0x98>)
 8002916:	2000      	movs	r0, #0
 8002918:	f008 fae2 	bl	800aee0 <strtok>
 800291c:	60f8      	str	r0, [r7, #12]
	Kp = strtof(KpinString,NULL);
 800291e:	2100      	movs	r1, #0
 8002920:	6978      	ldr	r0, [r7, #20]
 8002922:	f008 fa83 	bl	800ae2c <strtof>
 8002926:	eef0 7a40 	vmov.f32	s15, s0
 800292a:	4b18      	ldr	r3, [pc, #96]	; (800298c <HAL_UART_RxCpltCallback+0x9c>)
 800292c:	edc3 7a00 	vstr	s15, [r3]
	Ki = strtof(KiinString,NULL);
 8002930:	2100      	movs	r1, #0
 8002932:	6938      	ldr	r0, [r7, #16]
 8002934:	f008 fa7a 	bl	800ae2c <strtof>
 8002938:	eef0 7a40 	vmov.f32	s15, s0
 800293c:	4b14      	ldr	r3, [pc, #80]	; (8002990 <HAL_UART_RxCpltCallback+0xa0>)
 800293e:	edc3 7a00 	vstr	s15, [r3]
	Kd = strtof(KdinString,NULL);
 8002942:	2100      	movs	r1, #0
 8002944:	68f8      	ldr	r0, [r7, #12]
 8002946:	f008 fa71 	bl	800ae2c <strtof>
 800294a:	eef0 7a40 	vmov.f32	s15, s0
 800294e:	4b11      	ldr	r3, [pc, #68]	; (8002994 <HAL_UART_RxCpltCallback+0xa4>)
 8002950:	edc3 7a00 	vstr	s15, [r3]
	memset(Rx_Buffer_copied,0,sizeof(Rx_Buffer_copied));
 8002954:	2214      	movs	r2, #20
 8002956:	2100      	movs	r1, #0
 8002958:	4809      	ldr	r0, [pc, #36]	; (8002980 <HAL_UART_RxCpltCallback+0x90>)
 800295a:	f006 ff8b 	bl	8009874 <memset>
	memset(Rx_Buffer,0,sizeof(Rx_Buffer));
 800295e:	2214      	movs	r2, #20
 8002960:	2100      	movs	r1, #0
 8002962:	4806      	ldr	r0, [pc, #24]	; (800297c <HAL_UART_RxCpltCallback+0x8c>)
 8002964:	f006 ff86 	bl	8009874 <memset>
	HAL_UART_Receive_IT(&huart6, Rx_Buffer, Receive_Buffer_Size);
 8002968:	2214      	movs	r2, #20
 800296a:	4904      	ldr	r1, [pc, #16]	; (800297c <HAL_UART_RxCpltCallback+0x8c>)
 800296c:	480a      	ldr	r0, [pc, #40]	; (8002998 <HAL_UART_RxCpltCallback+0xa8>)
 800296e:	f006 f860 	bl	8008a32 <HAL_UART_Receive_IT>

}
 8002972:	bf00      	nop
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	20000650 	.word	0x20000650
 8002980:	200005d0 	.word	0x200005d0
 8002984:	0800e5d8 	.word	0x0800e5d8
 8002988:	0800e5dc 	.word	0x0800e5dc
 800298c:	20000264 	.word	0x20000264
 8002990:	20000268 	.word	0x20000268
 8002994:	2000026c 	.word	0x2000026c
 8002998:	2000034c 	.word	0x2000034c

0800299c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029a0:	f001 fdc6 	bl	8004530 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029a4:	f000 f85c 	bl	8002a60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029a8:	f000 fb8e 	bl	80030c8 <MX_GPIO_Init>
  MX_DMA_Init();
 80029ac:	f000 fb6c 	bl	8003088 <MX_DMA_Init>
  MX_USART6_UART_Init();
 80029b0:	f000 fb40 	bl	8003034 <MX_USART6_UART_Init>
  MX_TIM2_Init();
 80029b4:	f000 f9ba 	bl	8002d2c <MX_TIM2_Init>
  MX_TIM3_Init();
 80029b8:	f000 fa0c 	bl	8002dd4 <MX_TIM3_Init>
  MX_ADC1_Init();
 80029bc:	f000 f8ba 	bl	8002b34 <MX_ADC1_Init>
  MX_TIM4_Init();
 80029c0:	f000 fa6c 	bl	8002e9c <MX_TIM4_Init>
  MX_I2C3_Init();
 80029c4:	f000 f94e 	bl	8002c64 <MX_I2C3_Init>
  MX_TIM5_Init();
 80029c8:	f000 fabc 	bl	8002f44 <MX_TIM5_Init>
  MX_SPI2_Init();
 80029cc:	f000 f978 	bl	8002cc0 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80029d0:	f000 fb06 	bl	8002fe0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 80029d4:	f7ff fbb1 	bl	800213a <lcd_init>
  MotorL_EnablePWM();
 80029d8:	f7ff fbfe 	bl	80021d8 <MotorL_EnablePWM>
  MotorR_EnablePWM();
 80029dc:	f7ff fc06 	bl	80021ec <MotorR_EnablePWM>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &Sensor_ADC_Value, 6);
 80029e0:	2206      	movs	r2, #6
 80029e2:	4915      	ldr	r1, [pc, #84]	; (8002a38 <main+0x9c>)
 80029e4:	4815      	ldr	r0, [pc, #84]	; (8002a3c <main+0xa0>)
 80029e6:	f001 ffbd 	bl	8004964 <HAL_ADC_Start_DMA>
  HAL_UART_Receive_IT(&huart6, Rx_Buffer, Receive_Buffer_Size);
 80029ea:	2214      	movs	r2, #20
 80029ec:	4914      	ldr	r1, [pc, #80]	; (8002a40 <main+0xa4>)
 80029ee:	4815      	ldr	r0, [pc, #84]	; (8002a44 <main+0xa8>)
 80029f0:	f006 f81f 	bl	8008a32 <HAL_UART_Receive_IT>
  /*Enable for encoder reading*/
//  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
//  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
  PIDController_Car_Init(&Car);
 80029f4:	4814      	ldr	r0, [pc, #80]	; (8002a48 <main+0xac>)
 80029f6:	f7ff ff4f 	bl	8002898 <PIDController_Car_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		ReadFlash();
 80029fa:	f001 f8bf 	bl	8003b7c <ReadFlash>
		lcd_send_cmd(1);
 80029fe:	2001      	movs	r0, #1
 8002a00:	f7ff fb24 	bl	800204c <lcd_send_cmd>
		while (menu_display)
 8002a04:	e013      	b.n	8002a2e <main+0x92>
		{
			Car.Kp = Kp;
 8002a06:	4b11      	ldr	r3, [pc, #68]	; (8002a4c <main+0xb0>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a0f      	ldr	r2, [pc, #60]	; (8002a48 <main+0xac>)
 8002a0c:	6053      	str	r3, [r2, #4]
			Car.Kd = Kd;
 8002a0e:	4b10      	ldr	r3, [pc, #64]	; (8002a50 <main+0xb4>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a0d      	ldr	r2, [pc, #52]	; (8002a48 <main+0xac>)
 8002a14:	60d3      	str	r3, [r2, #12]
			Menu_system_control(Menu_type, line);
 8002a16:	4b0f      	ldr	r3, [pc, #60]	; (8002a54 <main+0xb8>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	4a0f      	ldr	r2, [pc, #60]	; (8002a58 <main+0xbc>)
 8002a1c:	7812      	ldrb	r2, [r2, #0]
 8002a1e:	4611      	mov	r1, r2
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7fe faeb 	bl	8000ffc <Menu_system_control>
			ScrollUp();
 8002a26:	f000 fd77 	bl	8003518 <ScrollUp>
			SelectItem();
 8002a2a:	f000 fea5 	bl	8003778 <SelectItem>
		while (menu_display)
 8002a2e:	4b0b      	ldr	r3, [pc, #44]	; (8002a5c <main+0xc0>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d1e7      	bne.n	8002a06 <main+0x6a>
		ReadFlash();
 8002a36:	e7e0      	b.n	80029fa <main+0x5e>
 8002a38:	20000490 	.word	0x20000490
 8002a3c:	20000538 	.word	0x20000538
 8002a40:	20000650 	.word	0x20000650
 8002a44:	2000034c 	.word	0x2000034c
 8002a48:	20000018 	.word	0x20000018
 8002a4c:	20000264 	.word	0x20000264
 8002a50:	2000026c 	.word	0x2000026c
 8002a54:	20000001 	.word	0x20000001
 8002a58:	20000003 	.word	0x20000003
 8002a5c:	20000000 	.word	0x20000000

08002a60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b094      	sub	sp, #80	; 0x50
 8002a64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a66:	f107 0320 	add.w	r3, r7, #32
 8002a6a:	2230      	movs	r2, #48	; 0x30
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f006 ff00 	bl	8009874 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a74:	f107 030c 	add.w	r3, r7, #12
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	605a      	str	r2, [r3, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
 8002a80:	60da      	str	r2, [r3, #12]
 8002a82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a84:	2300      	movs	r3, #0
 8002a86:	60bb      	str	r3, [r7, #8]
 8002a88:	4b28      	ldr	r3, [pc, #160]	; (8002b2c <SystemClock_Config+0xcc>)
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8c:	4a27      	ldr	r2, [pc, #156]	; (8002b2c <SystemClock_Config+0xcc>)
 8002a8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a92:	6413      	str	r3, [r2, #64]	; 0x40
 8002a94:	4b25      	ldr	r3, [pc, #148]	; (8002b2c <SystemClock_Config+0xcc>)
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9c:	60bb      	str	r3, [r7, #8]
 8002a9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	607b      	str	r3, [r7, #4]
 8002aa4:	4b22      	ldr	r3, [pc, #136]	; (8002b30 <SystemClock_Config+0xd0>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002aac:	4a20      	ldr	r2, [pc, #128]	; (8002b30 <SystemClock_Config+0xd0>)
 8002aae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ab2:	6013      	str	r3, [r2, #0]
 8002ab4:	4b1e      	ldr	r3, [pc, #120]	; (8002b30 <SystemClock_Config+0xd0>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002abc:	607b      	str	r3, [r7, #4]
 8002abe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ac8:	2310      	movs	r3, #16
 8002aca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002acc:	2302      	movs	r3, #2
 8002ace:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002ad4:	2308      	movs	r3, #8
 8002ad6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002ad8:	2348      	movs	r3, #72	; 0x48
 8002ada:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002adc:	2302      	movs	r3, #2
 8002ade:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002ae0:	2304      	movs	r3, #4
 8002ae2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ae4:	f107 0320 	add.w	r3, r7, #32
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f004 f939 	bl	8006d60 <HAL_RCC_OscConfig>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002af4:	f001 f896 	bl	8003c24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002af8:	230f      	movs	r3, #15
 8002afa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002afc:	2302      	movs	r3, #2
 8002afe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b00:	2300      	movs	r3, #0
 8002b02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b0e:	f107 030c 	add.w	r3, r7, #12
 8002b12:	2102      	movs	r1, #2
 8002b14:	4618      	mov	r0, r3
 8002b16:	f004 fb9b 	bl	8007250 <HAL_RCC_ClockConfig>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002b20:	f001 f880 	bl	8003c24 <Error_Handler>
  }
}
 8002b24:	bf00      	nop
 8002b26:	3750      	adds	r7, #80	; 0x50
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	40023800 	.word	0x40023800
 8002b30:	40007000 	.word	0x40007000

08002b34 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002b3a:	463b      	mov	r3, r7
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	605a      	str	r2, [r3, #4]
 8002b42:	609a      	str	r2, [r3, #8]
 8002b44:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002b46:	4b44      	ldr	r3, [pc, #272]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b48:	4a44      	ldr	r2, [pc, #272]	; (8002c5c <MX_ADC1_Init+0x128>)
 8002b4a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002b4c:	4b42      	ldr	r3, [pc, #264]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002b52:	4b41      	ldr	r3, [pc, #260]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002b58:	4b3f      	ldr	r3, [pc, #252]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002b5e:	4b3e      	ldr	r3, [pc, #248]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b60:	2201      	movs	r2, #1
 8002b62:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002b64:	4b3c      	ldr	r3, [pc, #240]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b6c:	4b3a      	ldr	r3, [pc, #232]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b72:	4b39      	ldr	r3, [pc, #228]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b74:	4a3a      	ldr	r2, [pc, #232]	; (8002c60 <MX_ADC1_Init+0x12c>)
 8002b76:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b78:	4b37      	ldr	r3, [pc, #220]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8002b7e:	4b36      	ldr	r3, [pc, #216]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b80:	2206      	movs	r2, #6
 8002b82:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002b84:	4b34      	ldr	r3, [pc, #208]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002b8c:	4b32      	ldr	r3, [pc, #200]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b8e:	2201      	movs	r2, #1
 8002b90:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002b92:	4831      	ldr	r0, [pc, #196]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002b94:	f001 fd62 	bl	800465c <HAL_ADC_Init>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002b9e:	f001 f841 	bl	8003c24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002baa:	2303      	movs	r3, #3
 8002bac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002bae:	463b      	mov	r3, r7
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4829      	ldr	r0, [pc, #164]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002bb4:	f001 ffee 	bl	8004b94 <HAL_ADC_ConfigChannel>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002bbe:	f001 f831 	bl	8003c24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002bca:	463b      	mov	r3, r7
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4822      	ldr	r0, [pc, #136]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002bd0:	f001 ffe0 	bl	8004b94 <HAL_ADC_ConfigChannel>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8002bda:	f001 f823 	bl	8003c24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002bde:	2304      	movs	r3, #4
 8002be0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002be2:	2303      	movs	r3, #3
 8002be4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002be6:	463b      	mov	r3, r7
 8002be8:	4619      	mov	r1, r3
 8002bea:	481b      	ldr	r0, [pc, #108]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002bec:	f001 ffd2 	bl	8004b94 <HAL_ADC_ConfigChannel>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8002bf6:	f001 f815 	bl	8003c24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002bfa:	2305      	movs	r3, #5
 8002bfc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002bfe:	2304      	movs	r3, #4
 8002c00:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c02:	463b      	mov	r3, r7
 8002c04:	4619      	mov	r1, r3
 8002c06:	4814      	ldr	r0, [pc, #80]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002c08:	f001 ffc4 	bl	8004b94 <HAL_ADC_ConfigChannel>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8002c12:	f001 f807 	bl	8003c24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002c16:	2306      	movs	r3, #6
 8002c18:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8002c1a:	2305      	movs	r3, #5
 8002c1c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c1e:	463b      	mov	r3, r7
 8002c20:	4619      	mov	r1, r3
 8002c22:	480d      	ldr	r0, [pc, #52]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002c24:	f001 ffb6 	bl	8004b94 <HAL_ADC_ConfigChannel>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8002c2e:	f000 fff9 	bl	8003c24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002c32:	2307      	movs	r3, #7
 8002c34:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8002c36:	2306      	movs	r3, #6
 8002c38:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c3a:	463b      	mov	r3, r7
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4806      	ldr	r0, [pc, #24]	; (8002c58 <MX_ADC1_Init+0x124>)
 8002c40:	f001 ffa8 	bl	8004b94 <HAL_ADC_ConfigChannel>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8002c4a:	f000 ffeb 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002c4e:	bf00      	nop
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	20000538 	.word	0x20000538
 8002c5c:	40012000 	.word	0x40012000
 8002c60:	0f000001 	.word	0x0f000001

08002c64 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002c68:	4b12      	ldr	r3, [pc, #72]	; (8002cb4 <MX_I2C3_Init+0x50>)
 8002c6a:	4a13      	ldr	r2, [pc, #76]	; (8002cb8 <MX_I2C3_Init+0x54>)
 8002c6c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002c6e:	4b11      	ldr	r3, [pc, #68]	; (8002cb4 <MX_I2C3_Init+0x50>)
 8002c70:	4a12      	ldr	r2, [pc, #72]	; (8002cbc <MX_I2C3_Init+0x58>)
 8002c72:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002c74:	4b0f      	ldr	r3, [pc, #60]	; (8002cb4 <MX_I2C3_Init+0x50>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002c7a:	4b0e      	ldr	r3, [pc, #56]	; (8002cb4 <MX_I2C3_Init+0x50>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c80:	4b0c      	ldr	r3, [pc, #48]	; (8002cb4 <MX_I2C3_Init+0x50>)
 8002c82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c86:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c88:	4b0a      	ldr	r3, [pc, #40]	; (8002cb4 <MX_I2C3_Init+0x50>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002c8e:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <MX_I2C3_Init+0x50>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c94:	4b07      	ldr	r3, [pc, #28]	; (8002cb4 <MX_I2C3_Init+0x50>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c9a:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <MX_I2C3_Init+0x50>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002ca0:	4804      	ldr	r0, [pc, #16]	; (8002cb4 <MX_I2C3_Init+0x50>)
 8002ca2:	f003 fc11 	bl	80064c8 <HAL_I2C_Init>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002cac:	f000 ffba 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002cb0:	bf00      	nop
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	20000390 	.word	0x20000390
 8002cb8:	40005c00 	.word	0x40005c00
 8002cbc:	000186a0 	.word	0x000186a0

08002cc0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002cc4:	4b17      	ldr	r3, [pc, #92]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002cc6:	4a18      	ldr	r2, [pc, #96]	; (8002d28 <MX_SPI2_Init+0x68>)
 8002cc8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002cca:	4b16      	ldr	r3, [pc, #88]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002ccc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002cd0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002cd2:	4b14      	ldr	r3, [pc, #80]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002cd8:	4b12      	ldr	r3, [pc, #72]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cde:	4b11      	ldr	r3, [pc, #68]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ce4:	4b0f      	ldr	r3, [pc, #60]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002cea:	4b0e      	ldr	r3, [pc, #56]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002cec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cf0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cf2:	4b0c      	ldr	r3, [pc, #48]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cf8:	4b0a      	ldr	r3, [pc, #40]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cfe:	4b09      	ldr	r3, [pc, #36]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d04:	4b07      	ldr	r3, [pc, #28]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002d0a:	4b06      	ldr	r3, [pc, #24]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002d0c:	220a      	movs	r2, #10
 8002d0e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002d10:	4804      	ldr	r0, [pc, #16]	; (8002d24 <MX_SPI2_Init+0x64>)
 8002d12:	f004 fc99 	bl	8007648 <HAL_SPI_Init>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002d1c:	f000 ff82 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002d20:	bf00      	nop
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	200003e4 	.word	0x200003e4
 8002d28:	40003800 	.word	0x40003800

08002d2c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b08c      	sub	sp, #48	; 0x30
 8002d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d32:	f107 030c 	add.w	r3, r7, #12
 8002d36:	2224      	movs	r2, #36	; 0x24
 8002d38:	2100      	movs	r1, #0
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f006 fd9a 	bl	8009874 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d40:	1d3b      	adds	r3, r7, #4
 8002d42:	2200      	movs	r2, #0
 8002d44:	601a      	str	r2, [r3, #0]
 8002d46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d48:	4b21      	ldr	r3, [pc, #132]	; (8002dd0 <MX_TIM2_Init+0xa4>)
 8002d4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002d50:	4b1f      	ldr	r3, [pc, #124]	; (8002dd0 <MX_TIM2_Init+0xa4>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d56:	4b1e      	ldr	r3, [pc, #120]	; (8002dd0 <MX_TIM2_Init+0xa4>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002d5c:	4b1c      	ldr	r3, [pc, #112]	; (8002dd0 <MX_TIM2_Init+0xa4>)
 8002d5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d64:	4b1a      	ldr	r3, [pc, #104]	; (8002dd0 <MX_TIM2_Init+0xa4>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d6a:	4b19      	ldr	r3, [pc, #100]	; (8002dd0 <MX_TIM2_Init+0xa4>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d70:	2303      	movs	r3, #3
 8002d72:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002d74:	2302      	movs	r3, #2
 8002d76:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002d80:	2300      	movs	r3, #0
 8002d82:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002d84:	2302      	movs	r3, #2
 8002d86:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002d90:	2300      	movs	r3, #0
 8002d92:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002d94:	f107 030c 	add.w	r3, r7, #12
 8002d98:	4619      	mov	r1, r3
 8002d9a:	480d      	ldr	r0, [pc, #52]	; (8002dd0 <MX_TIM2_Init+0xa4>)
 8002d9c:	f004 febc 	bl	8007b18 <HAL_TIM_Encoder_Init>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002da6:	f000 ff3d 	bl	8003c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002daa:	2300      	movs	r3, #0
 8002dac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dae:	2300      	movs	r3, #0
 8002db0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002db2:	1d3b      	adds	r3, r7, #4
 8002db4:	4619      	mov	r1, r3
 8002db6:	4806      	ldr	r0, [pc, #24]	; (8002dd0 <MX_TIM2_Init+0xa4>)
 8002db8:	f005 fcda 	bl	8008770 <HAL_TIMEx_MasterConfigSynchronization>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002dc2:	f000 ff2f 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002dc6:	bf00      	nop
 8002dc8:	3730      	adds	r7, #48	; 0x30
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	20000664 	.word	0x20000664

08002dd4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b08a      	sub	sp, #40	; 0x28
 8002dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dda:	f107 0320 	add.w	r3, r7, #32
 8002dde:	2200      	movs	r2, #0
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002de4:	1d3b      	adds	r3, r7, #4
 8002de6:	2200      	movs	r2, #0
 8002de8:	601a      	str	r2, [r3, #0]
 8002dea:	605a      	str	r2, [r3, #4]
 8002dec:	609a      	str	r2, [r3, #8]
 8002dee:	60da      	str	r2, [r3, #12]
 8002df0:	611a      	str	r2, [r3, #16]
 8002df2:	615a      	str	r2, [r3, #20]
 8002df4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002df6:	4b27      	ldr	r3, [pc, #156]	; (8002e94 <MX_TIM3_Init+0xc0>)
 8002df8:	4a27      	ldr	r2, [pc, #156]	; (8002e98 <MX_TIM3_Init+0xc4>)
 8002dfa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002dfc:	4b25      	ldr	r3, [pc, #148]	; (8002e94 <MX_TIM3_Init+0xc0>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e02:	4b24      	ldr	r3, [pc, #144]	; (8002e94 <MX_TIM3_Init+0xc0>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7199;
 8002e08:	4b22      	ldr	r3, [pc, #136]	; (8002e94 <MX_TIM3_Init+0xc0>)
 8002e0a:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002e0e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e10:	4b20      	ldr	r3, [pc, #128]	; (8002e94 <MX_TIM3_Init+0xc0>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e16:	4b1f      	ldr	r3, [pc, #124]	; (8002e94 <MX_TIM3_Init+0xc0>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e1c:	481d      	ldr	r0, [pc, #116]	; (8002e94 <MX_TIM3_Init+0xc0>)
 8002e1e:	f004 fd7c 	bl	800791a <HAL_TIM_PWM_Init>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002e28:	f000 fefc 	bl	8003c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e30:	2300      	movs	r3, #0
 8002e32:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e34:	f107 0320 	add.w	r3, r7, #32
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4816      	ldr	r0, [pc, #88]	; (8002e94 <MX_TIM3_Init+0xc0>)
 8002e3c:	f005 fc98 	bl	8008770 <HAL_TIMEx_MasterConfigSynchronization>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002e46:	f000 feed 	bl	8003c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e4a:	2360      	movs	r3, #96	; 0x60
 8002e4c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e52:	2300      	movs	r3, #0
 8002e54:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e5a:	1d3b      	adds	r3, r7, #4
 8002e5c:	2208      	movs	r2, #8
 8002e5e:	4619      	mov	r1, r3
 8002e60:	480c      	ldr	r0, [pc, #48]	; (8002e94 <MX_TIM3_Init+0xc0>)
 8002e62:	f005 f807 	bl	8007e74 <HAL_TIM_PWM_ConfigChannel>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002e6c:	f000 feda 	bl	8003c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002e70:	1d3b      	adds	r3, r7, #4
 8002e72:	220c      	movs	r2, #12
 8002e74:	4619      	mov	r1, r3
 8002e76:	4807      	ldr	r0, [pc, #28]	; (8002e94 <MX_TIM3_Init+0xc0>)
 8002e78:	f004 fffc 	bl	8007e74 <HAL_TIM_PWM_ConfigChannel>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002e82:	f000 fecf 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002e86:	4803      	ldr	r0, [pc, #12]	; (8002e94 <MX_TIM3_Init+0xc0>)
 8002e88:	f001 f91e 	bl	80040c8 <HAL_TIM_MspPostInit>

}
 8002e8c:	bf00      	nop
 8002e8e:	3728      	adds	r7, #40	; 0x28
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	200004f0 	.word	0x200004f0
 8002e98:	40000400 	.word	0x40000400

08002e9c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b08c      	sub	sp, #48	; 0x30
 8002ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ea2:	f107 030c 	add.w	r3, r7, #12
 8002ea6:	2224      	movs	r2, #36	; 0x24
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f006 fce2 	bl	8009874 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002eb0:	1d3b      	adds	r3, r7, #4
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002eb8:	4b20      	ldr	r3, [pc, #128]	; (8002f3c <MX_TIM4_Init+0xa0>)
 8002eba:	4a21      	ldr	r2, [pc, #132]	; (8002f40 <MX_TIM4_Init+0xa4>)
 8002ebc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002ebe:	4b1f      	ldr	r3, [pc, #124]	; (8002f3c <MX_TIM4_Init+0xa0>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ec4:	4b1d      	ldr	r3, [pc, #116]	; (8002f3c <MX_TIM4_Init+0xa0>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002eca:	4b1c      	ldr	r3, [pc, #112]	; (8002f3c <MX_TIM4_Init+0xa0>)
 8002ecc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ed0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ed2:	4b1a      	ldr	r3, [pc, #104]	; (8002f3c <MX_TIM4_Init+0xa0>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ed8:	4b18      	ldr	r3, [pc, #96]	; (8002f3c <MX_TIM4_Init+0xa0>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002eea:	2300      	movs	r3, #0
 8002eec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002efa:	2300      	movs	r3, #0
 8002efc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002efe:	2300      	movs	r3, #0
 8002f00:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002f02:	f107 030c 	add.w	r3, r7, #12
 8002f06:	4619      	mov	r1, r3
 8002f08:	480c      	ldr	r0, [pc, #48]	; (8002f3c <MX_TIM4_Init+0xa0>)
 8002f0a:	f004 fe05 	bl	8007b18 <HAL_TIM_Encoder_Init>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d001      	beq.n	8002f18 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002f14:	f000 fe86 	bl	8003c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002f20:	1d3b      	adds	r3, r7, #4
 8002f22:	4619      	mov	r1, r3
 8002f24:	4805      	ldr	r0, [pc, #20]	; (8002f3c <MX_TIM4_Init+0xa0>)
 8002f26:	f005 fc23 	bl	8008770 <HAL_TIMEx_MasterConfigSynchronization>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002f30:	f000 fe78 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002f34:	bf00      	nop
 8002f36:	3730      	adds	r7, #48	; 0x30
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	2000043c 	.word	0x2000043c
 8002f40:	40000800 	.word	0x40000800

08002f44 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f4a:	f107 0308 	add.w	r3, r7, #8
 8002f4e:	2200      	movs	r2, #0
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	605a      	str	r2, [r3, #4]
 8002f54:	609a      	str	r2, [r3, #8]
 8002f56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f58:	463b      	mov	r3, r7
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002f60:	4b1d      	ldr	r3, [pc, #116]	; (8002fd8 <MX_TIM5_Init+0x94>)
 8002f62:	4a1e      	ldr	r2, [pc, #120]	; (8002fdc <MX_TIM5_Init+0x98>)
 8002f64:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 60;
 8002f66:	4b1c      	ldr	r3, [pc, #112]	; (8002fd8 <MX_TIM5_Init+0x94>)
 8002f68:	223c      	movs	r2, #60	; 0x3c
 8002f6a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f6c:	4b1a      	ldr	r3, [pc, #104]	; (8002fd8 <MX_TIM5_Init+0x94>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 59999;
 8002f72:	4b19      	ldr	r3, [pc, #100]	; (8002fd8 <MX_TIM5_Init+0x94>)
 8002f74:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002f78:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f7a:	4b17      	ldr	r3, [pc, #92]	; (8002fd8 <MX_TIM5_Init+0x94>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f80:	4b15      	ldr	r3, [pc, #84]	; (8002fd8 <MX_TIM5_Init+0x94>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002f86:	4814      	ldr	r0, [pc, #80]	; (8002fd8 <MX_TIM5_Init+0x94>)
 8002f88:	f004 fbe7 	bl	800775a <HAL_TIM_Base_Init>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002f92:	f000 fe47 	bl	8003c24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f9a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002f9c:	f107 0308 	add.w	r3, r7, #8
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	480d      	ldr	r0, [pc, #52]	; (8002fd8 <MX_TIM5_Init+0x94>)
 8002fa4:	f005 f828 	bl	8007ff8 <HAL_TIM_ConfigClockSource>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002fae:	f000 fe39 	bl	8003c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002fba:	463b      	mov	r3, r7
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	4806      	ldr	r0, [pc, #24]	; (8002fd8 <MX_TIM5_Init+0x94>)
 8002fc0:	f005 fbd6 	bl	8008770 <HAL_TIMEx_MasterConfigSynchronization>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002fca:	f000 fe2b 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002fce:	bf00      	nop
 8002fd0:	3718      	adds	r7, #24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	200004a8 	.word	0x200004a8
 8002fdc:	40000c00 	.word	0x40000c00

08002fe0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002fe4:	4b11      	ldr	r3, [pc, #68]	; (800302c <MX_USART1_UART_Init+0x4c>)
 8002fe6:	4a12      	ldr	r2, [pc, #72]	; (8003030 <MX_USART1_UART_Init+0x50>)
 8002fe8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002fea:	4b10      	ldr	r3, [pc, #64]	; (800302c <MX_USART1_UART_Init+0x4c>)
 8002fec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ff0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ff2:	4b0e      	ldr	r3, [pc, #56]	; (800302c <MX_USART1_UART_Init+0x4c>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ff8:	4b0c      	ldr	r3, [pc, #48]	; (800302c <MX_USART1_UART_Init+0x4c>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ffe:	4b0b      	ldr	r3, [pc, #44]	; (800302c <MX_USART1_UART_Init+0x4c>)
 8003000:	2200      	movs	r2, #0
 8003002:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003004:	4b09      	ldr	r3, [pc, #36]	; (800302c <MX_USART1_UART_Init+0x4c>)
 8003006:	220c      	movs	r2, #12
 8003008:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800300a:	4b08      	ldr	r3, [pc, #32]	; (800302c <MX_USART1_UART_Init+0x4c>)
 800300c:	2200      	movs	r2, #0
 800300e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003010:	4b06      	ldr	r3, [pc, #24]	; (800302c <MX_USART1_UART_Init+0x4c>)
 8003012:	2200      	movs	r2, #0
 8003014:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003016:	4805      	ldr	r0, [pc, #20]	; (800302c <MX_USART1_UART_Init+0x4c>)
 8003018:	f005 fc2c 	bl	8008874 <HAL_UART_Init>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003022:	f000 fdff 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003026:	bf00      	nop
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20000580 	.word	0x20000580
 8003030:	40011000 	.word	0x40011000

08003034 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003038:	4b11      	ldr	r3, [pc, #68]	; (8003080 <MX_USART6_UART_Init+0x4c>)
 800303a:	4a12      	ldr	r2, [pc, #72]	; (8003084 <MX_USART6_UART_Init+0x50>)
 800303c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800303e:	4b10      	ldr	r3, [pc, #64]	; (8003080 <MX_USART6_UART_Init+0x4c>)
 8003040:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003044:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003046:	4b0e      	ldr	r3, [pc, #56]	; (8003080 <MX_USART6_UART_Init+0x4c>)
 8003048:	2200      	movs	r2, #0
 800304a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800304c:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <MX_USART6_UART_Init+0x4c>)
 800304e:	2200      	movs	r2, #0
 8003050:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003052:	4b0b      	ldr	r3, [pc, #44]	; (8003080 <MX_USART6_UART_Init+0x4c>)
 8003054:	2200      	movs	r2, #0
 8003056:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003058:	4b09      	ldr	r3, [pc, #36]	; (8003080 <MX_USART6_UART_Init+0x4c>)
 800305a:	220c      	movs	r2, #12
 800305c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800305e:	4b08      	ldr	r3, [pc, #32]	; (8003080 <MX_USART6_UART_Init+0x4c>)
 8003060:	2200      	movs	r2, #0
 8003062:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003064:	4b06      	ldr	r3, [pc, #24]	; (8003080 <MX_USART6_UART_Init+0x4c>)
 8003066:	2200      	movs	r2, #0
 8003068:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800306a:	4805      	ldr	r0, [pc, #20]	; (8003080 <MX_USART6_UART_Init+0x4c>)
 800306c:	f005 fc02 	bl	8008874 <HAL_UART_Init>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003076:	f000 fdd5 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	2000034c 	.word	0x2000034c
 8003084:	40011400 	.word	0x40011400

08003088 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800308e:	2300      	movs	r3, #0
 8003090:	607b      	str	r3, [r7, #4]
 8003092:	4b0c      	ldr	r3, [pc, #48]	; (80030c4 <MX_DMA_Init+0x3c>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	4a0b      	ldr	r2, [pc, #44]	; (80030c4 <MX_DMA_Init+0x3c>)
 8003098:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800309c:	6313      	str	r3, [r2, #48]	; 0x30
 800309e:	4b09      	ldr	r3, [pc, #36]	; (80030c4 <MX_DMA_Init+0x3c>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030a6:	607b      	str	r3, [r7, #4]
 80030a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80030aa:	2200      	movs	r2, #0
 80030ac:	2100      	movs	r1, #0
 80030ae:	2038      	movs	r0, #56	; 0x38
 80030b0:	f002 f90b 	bl	80052ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80030b4:	2038      	movs	r0, #56	; 0x38
 80030b6:	f002 f924 	bl	8005302 <HAL_NVIC_EnableIRQ>

}
 80030ba:	bf00      	nop
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	40023800 	.word	0x40023800

080030c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08a      	sub	sp, #40	; 0x28
 80030cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ce:	f107 0314 	add.w	r3, r7, #20
 80030d2:	2200      	movs	r2, #0
 80030d4:	601a      	str	r2, [r3, #0]
 80030d6:	605a      	str	r2, [r3, #4]
 80030d8:	609a      	str	r2, [r3, #8]
 80030da:	60da      	str	r2, [r3, #12]
 80030dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	613b      	str	r3, [r7, #16]
 80030e2:	4b39      	ldr	r3, [pc, #228]	; (80031c8 <MX_GPIO_Init+0x100>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e6:	4a38      	ldr	r2, [pc, #224]	; (80031c8 <MX_GPIO_Init+0x100>)
 80030e8:	f043 0304 	orr.w	r3, r3, #4
 80030ec:	6313      	str	r3, [r2, #48]	; 0x30
 80030ee:	4b36      	ldr	r3, [pc, #216]	; (80031c8 <MX_GPIO_Init+0x100>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f2:	f003 0304 	and.w	r3, r3, #4
 80030f6:	613b      	str	r3, [r7, #16]
 80030f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030fa:	2300      	movs	r3, #0
 80030fc:	60fb      	str	r3, [r7, #12]
 80030fe:	4b32      	ldr	r3, [pc, #200]	; (80031c8 <MX_GPIO_Init+0x100>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	4a31      	ldr	r2, [pc, #196]	; (80031c8 <MX_GPIO_Init+0x100>)
 8003104:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003108:	6313      	str	r3, [r2, #48]	; 0x30
 800310a:	4b2f      	ldr	r3, [pc, #188]	; (80031c8 <MX_GPIO_Init+0x100>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003112:	60fb      	str	r3, [r7, #12]
 8003114:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	60bb      	str	r3, [r7, #8]
 800311a:	4b2b      	ldr	r3, [pc, #172]	; (80031c8 <MX_GPIO_Init+0x100>)
 800311c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311e:	4a2a      	ldr	r2, [pc, #168]	; (80031c8 <MX_GPIO_Init+0x100>)
 8003120:	f043 0301 	orr.w	r3, r3, #1
 8003124:	6313      	str	r3, [r2, #48]	; 0x30
 8003126:	4b28      	ldr	r3, [pc, #160]	; (80031c8 <MX_GPIO_Init+0x100>)
 8003128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	60bb      	str	r3, [r7, #8]
 8003130:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003132:	2300      	movs	r3, #0
 8003134:	607b      	str	r3, [r7, #4]
 8003136:	4b24      	ldr	r3, [pc, #144]	; (80031c8 <MX_GPIO_Init+0x100>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	4a23      	ldr	r2, [pc, #140]	; (80031c8 <MX_GPIO_Init+0x100>)
 800313c:	f043 0302 	orr.w	r3, r3, #2
 8003140:	6313      	str	r3, [r2, #48]	; 0x30
 8003142:	4b21      	ldr	r3, [pc, #132]	; (80031c8 <MX_GPIO_Init+0x100>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	607b      	str	r3, [r7, #4]
 800314c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_5, GPIO_PIN_RESET);
 800314e:	2200      	movs	r2, #0
 8003150:	f240 4124 	movw	r1, #1060	; 0x424
 8003154:	481d      	ldr	r0, [pc, #116]	; (80031cc <MX_GPIO_Init+0x104>)
 8003156:	f003 f985 	bl	8006464 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ButtonC_Pin */
  GPIO_InitStruct.Pin = ButtonC_Pin;
 800315a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800315e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003160:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003164:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003166:	2300      	movs	r3, #0
 8003168:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ButtonC_GPIO_Port, &GPIO_InitStruct);
 800316a:	f107 0314 	add.w	r3, r7, #20
 800316e:	4619      	mov	r1, r3
 8003170:	4817      	ldr	r0, [pc, #92]	; (80031d0 <MX_GPIO_Init+0x108>)
 8003172:	f002 ffdb 	bl	800612c <HAL_GPIO_Init>

  /*Configure GPIO pins : ButtonB_Pin ButtonA_Pin */
  GPIO_InitStruct.Pin = ButtonB_Pin|ButtonA_Pin;
 8003176:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800317a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800317c:	2300      	movs	r3, #0
 800317e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003180:	2300      	movs	r3, #0
 8003182:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003184:	f107 0314 	add.w	r3, r7, #20
 8003188:	4619      	mov	r1, r3
 800318a:	4811      	ldr	r0, [pc, #68]	; (80031d0 <MX_GPIO_Init+0x108>)
 800318c:	f002 ffce 	bl	800612c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_5;
 8003190:	f240 4324 	movw	r3, #1060	; 0x424
 8003194:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003196:	2301      	movs	r3, #1
 8003198:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319a:	2300      	movs	r3, #0
 800319c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800319e:	2300      	movs	r3, #0
 80031a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a2:	f107 0314 	add.w	r3, r7, #20
 80031a6:	4619      	mov	r1, r3
 80031a8:	4808      	ldr	r0, [pc, #32]	; (80031cc <MX_GPIO_Init+0x104>)
 80031aa:	f002 ffbf 	bl	800612c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80031ae:	2200      	movs	r2, #0
 80031b0:	2100      	movs	r1, #0
 80031b2:	2028      	movs	r0, #40	; 0x28
 80031b4:	f002 f889 	bl	80052ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80031b8:	2028      	movs	r0, #40	; 0x28
 80031ba:	f002 f8a2 	bl	8005302 <HAL_NVIC_EnableIRQ>

}
 80031be:	bf00      	nop
 80031c0:	3728      	adds	r7, #40	; 0x28
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40023800 	.word	0x40023800
 80031cc:	40020400 	.word	0x40020400
 80031d0:	40020800 	.word	0x40020800

080031d4 <Running>:

/* USER CODE BEGIN 4 */
void Running(void) // Activate the car for running
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80 | 0x00);
 80031da:	2080      	movs	r0, #128	; 0x80
 80031dc:	f7fe ff36 	bl	800204c <lcd_send_cmd>
	lcd_send_string("Car is Running!        ");
 80031e0:	482d      	ldr	r0, [pc, #180]	; (8003298 <Running+0xc4>)
 80031e2:	f7fe ffe4 	bl	80021ae <lcd_send_string>
	lcd_send_cmd(0x80 | 0x40);
 80031e6:	20c0      	movs	r0, #192	; 0xc0
 80031e8:	f7fe ff30 	bl	800204c <lcd_send_cmd>
	lcd_send_string("Press C for cancer     ");
 80031ec:	482b      	ldr	r0, [pc, #172]	; (800329c <Running+0xc8>)
 80031ee:	f7fe ffde 	bl	80021ae <lcd_send_string>
	while (cancer_running) {
 80031f2:	e041      	b.n	8003278 <Running+0xa4>
	Sensor_Convert_A2D();
 80031f4:	f000 f95a 	bl	80034ac <Sensor_Convert_A2D>
	int16_t PID_val = Line_Follower_PID(3500,Error_Return(LineDetect), &Car);
 80031f8:	4b29      	ldr	r3, [pc, #164]	; (80032a0 <Running+0xcc>)
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f000 f85f 	bl	80032c0 <Error_Return>
 8003202:	4603      	mov	r3, r0
 8003204:	4a27      	ldr	r2, [pc, #156]	; (80032a4 <Running+0xd0>)
 8003206:	4619      	mov	r1, r3
 8003208:	f640 50ac 	movw	r0, #3500	; 0xdac
 800320c:	f7ff fae4 	bl	80027d8 <Line_Follower_PID>
 8003210:	4603      	mov	r3, r0
 8003212:	80fb      	strh	r3, [r7, #6]
	Motor_Speed_R = (Right + PID_val);
 8003214:	4b24      	ldr	r3, [pc, #144]	; (80032a8 <Running+0xd4>)
 8003216:	f9b3 3000 	ldrsh.w	r3, [r3]
 800321a:	461a      	mov	r2, r3
 800321c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003220:	4413      	add	r3, r2
 8003222:	4a22      	ldr	r2, [pc, #136]	; (80032ac <Running+0xd8>)
 8003224:	6013      	str	r3, [r2, #0]
	Motor_Speed_L = (Left - PID_val);
 8003226:	4b22      	ldr	r3, [pc, #136]	; (80032b0 <Running+0xdc>)
 8003228:	f9b3 3000 	ldrsh.w	r3, [r3]
 800322c:	461a      	mov	r2, r3
 800322e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	4a1f      	ldr	r2, [pc, #124]	; (80032b4 <Running+0xe0>)
 8003236:	6013      	str	r3, [r2, #0]
	Motor_Speed_R = Constraint(Motor_Speed_R, -7200,7200);
 8003238:	4b1c      	ldr	r3, [pc, #112]	; (80032ac <Running+0xd8>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8003240:	491d      	ldr	r1, [pc, #116]	; (80032b8 <Running+0xe4>)
 8003242:	4618      	mov	r0, r3
 8003244:	f000 f914 	bl	8003470 <Constraint>
 8003248:	4603      	mov	r3, r0
 800324a:	4a18      	ldr	r2, [pc, #96]	; (80032ac <Running+0xd8>)
 800324c:	6013      	str	r3, [r2, #0]
	Motor_Speed_L = Constraint(Motor_Speed_L, -7200,7200);
 800324e:	4b19      	ldr	r3, [pc, #100]	; (80032b4 <Running+0xe0>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8003256:	4918      	ldr	r1, [pc, #96]	; (80032b8 <Running+0xe4>)
 8003258:	4618      	mov	r0, r3
 800325a:	f000 f909 	bl	8003470 <Constraint>
 800325e:	4603      	mov	r3, r0
 8003260:	4a14      	ldr	r2, [pc, #80]	; (80032b4 <Running+0xe0>)
 8003262:	6013      	str	r3, [r2, #0]
	MotorR_SetPWM(Motor_Speed_R);
 8003264:	4b11      	ldr	r3, [pc, #68]	; (80032ac <Running+0xd8>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4618      	mov	r0, r3
 800326a:	f7fe ffff 	bl	800226c <MotorR_SetPWM>
	MotorL_SetPWM(Motor_Speed_L);
 800326e:	4b11      	ldr	r3, [pc, #68]	; (80032b4 <Running+0xe0>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4618      	mov	r0, r3
 8003274:	f7fe ffc4 	bl	8002200 <MotorL_SetPWM>
	while (cancer_running) {
 8003278:	4b10      	ldr	r3, [pc, #64]	; (80032bc <Running+0xe8>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1b9      	bne.n	80031f4 <Running+0x20>
//	Sensor_Print_LineDetect();
//	HAL_Delay(300);
	}
	MotorL_SetPWM(0);
 8003280:	2000      	movs	r0, #0
 8003282:	f7fe ffbd 	bl	8002200 <MotorL_SetPWM>
	MotorR_SetPWM(0);
 8003286:	2000      	movs	r0, #0
 8003288:	f7fe fff0 	bl	800226c <MotorR_SetPWM>
	lcd_clear();
 800328c:	f7fe ff3e 	bl	800210c <lcd_clear>
}
 8003290:	bf00      	nop
 8003292:	3708      	adds	r7, #8
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	0800e5e0 	.word	0x0800e5e0
 800329c:	0800e5f8 	.word	0x0800e5f8
 80032a0:	20000258 	.word	0x20000258
 80032a4:	20000018 	.word	0x20000018
 80032a8:	2000000a 	.word	0x2000000a
 80032ac:	200006b4 	.word	0x200006b4
 80032b0:	20000008 	.word	0x20000008
 80032b4:	200006b0 	.word	0x200006b0
 80032b8:	ffffe3e0 	.word	0xffffe3e0
 80032bc:	20000006 	.word	0x20000006

080032c0 <Error_Return>:
static int Error_Return (uint8_t Sensor_Array){
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	71fb      	strb	r3, [r7, #7]
	switch(Sensor_Array){
 80032ca:	79fb      	ldrb	r3, [r7, #7]
 80032cc:	2bf0      	cmp	r3, #240	; 0xf0
 80032ce:	f000 80bf 	beq.w	8003450 <Error_Return+0x190>
 80032d2:	2bf0      	cmp	r3, #240	; 0xf0
 80032d4:	f300 80be 	bgt.w	8003454 <Error_Return+0x194>
 80032d8:	2be0      	cmp	r3, #224	; 0xe0
 80032da:	f000 80b7 	beq.w	800344c <Error_Return+0x18c>
 80032de:	2be0      	cmp	r3, #224	; 0xe0
 80032e0:	f300 80b8 	bgt.w	8003454 <Error_Return+0x194>
 80032e4:	2bc0      	cmp	r3, #192	; 0xc0
 80032e6:	f000 80ad 	beq.w	8003444 <Error_Return+0x184>
 80032ea:	2bc0      	cmp	r3, #192	; 0xc0
 80032ec:	f300 80b2 	bgt.w	8003454 <Error_Return+0x194>
 80032f0:	2b80      	cmp	r3, #128	; 0x80
 80032f2:	f000 80a9 	beq.w	8003448 <Error_Return+0x188>
 80032f6:	2b80      	cmp	r3, #128	; 0x80
 80032f8:	f300 80ac 	bgt.w	8003454 <Error_Return+0x194>
 80032fc:	2b3c      	cmp	r3, #60	; 0x3c
 80032fe:	f300 8083 	bgt.w	8003408 <Error_Return+0x148>
 8003302:	2b00      	cmp	r3, #0
 8003304:	f2c0 80a6 	blt.w	8003454 <Error_Return+0x194>
 8003308:	2b3c      	cmp	r3, #60	; 0x3c
 800330a:	f200 80a3 	bhi.w	8003454 <Error_Return+0x194>
 800330e:	a201      	add	r2, pc, #4	; (adr r2, 8003314 <Error_Return+0x54>)
 8003310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003314:	08003433 	.word	0x08003433
 8003318:	08003455 	.word	0x08003455
 800331c:	08003455 	.word	0x08003455
 8003320:	08003455 	.word	0x08003455
 8003324:	0800341b 	.word	0x0800341b
 8003328:	08003455 	.word	0x08003455
 800332c:	08003455 	.word	0x08003455
 8003330:	08003455 	.word	0x08003455
 8003334:	08003455 	.word	0x08003455
 8003338:	08003455 	.word	0x08003455
 800333c:	08003455 	.word	0x08003455
 8003340:	08003455 	.word	0x08003455
 8003344:	08003421 	.word	0x08003421
 8003348:	08003455 	.word	0x08003455
 800334c:	08003455 	.word	0x08003455
 8003350:	08003455 	.word	0x08003455
 8003354:	0800342d 	.word	0x0800342d
 8003358:	08003455 	.word	0x08003455
 800335c:	08003455 	.word	0x08003455
 8003360:	08003455 	.word	0x08003455
 8003364:	08003455 	.word	0x08003455
 8003368:	08003455 	.word	0x08003455
 800336c:	08003455 	.word	0x08003455
 8003370:	08003455 	.word	0x08003455
 8003374:	08003427 	.word	0x08003427
 8003378:	08003455 	.word	0x08003455
 800337c:	08003455 	.word	0x08003455
 8003380:	08003455 	.word	0x08003455
 8003384:	08003415 	.word	0x08003415
 8003388:	08003455 	.word	0x08003455
 800338c:	08003455 	.word	0x08003455
 8003390:	08003455 	.word	0x08003455
 8003394:	08003439 	.word	0x08003439
 8003398:	08003455 	.word	0x08003455
 800339c:	08003455 	.word	0x08003455
 80033a0:	08003455 	.word	0x08003455
 80033a4:	08003455 	.word	0x08003455
 80033a8:	08003455 	.word	0x08003455
 80033ac:	08003455 	.word	0x08003455
 80033b0:	08003455 	.word	0x08003455
 80033b4:	08003455 	.word	0x08003455
 80033b8:	08003455 	.word	0x08003455
 80033bc:	08003455 	.word	0x08003455
 80033c0:	08003455 	.word	0x08003455
 80033c4:	08003455 	.word	0x08003455
 80033c8:	08003455 	.word	0x08003455
 80033cc:	08003455 	.word	0x08003455
 80033d0:	08003455 	.word	0x08003455
 80033d4:	08003455 	.word	0x08003455
 80033d8:	08003455 	.word	0x08003455
 80033dc:	08003455 	.word	0x08003455
 80033e0:	08003455 	.word	0x08003455
 80033e4:	08003455 	.word	0x08003455
 80033e8:	08003455 	.word	0x08003455
 80033ec:	08003455 	.word	0x08003455
 80033f0:	08003455 	.word	0x08003455
 80033f4:	08003455 	.word	0x08003455
 80033f8:	08003455 	.word	0x08003455
 80033fc:	08003455 	.word	0x08003455
 8003400:	08003455 	.word	0x08003455
 8003404:	0800340f 	.word	0x0800340f
 8003408:	2b60      	cmp	r3, #96	; 0x60
 800340a:	d018      	beq.n	800343e <Error_Return+0x17e>
		break;
	case 0b11110000:
		return -5500;
		break;
	default:
		break;
 800340c:	e022      	b.n	8003454 <Error_Return+0x194>
		return 10000;
 800340e:	f242 7310 	movw	r3, #10000	; 0x2710
 8003412:	e020      	b.n	8003456 <Error_Return+0x196>
		return 10000;
 8003414:	f242 7310 	movw	r3, #10000	; 0x2710
 8003418:	e01d      	b.n	8003456 <Error_Return+0x196>
		return 8500;
 800341a:	f242 1334 	movw	r3, #8500	; 0x2134
 800341e:	e01a      	b.n	8003456 <Error_Return+0x196>
		return 7500;
 8003420:	f641 534c 	movw	r3, #7500	; 0x1d4c
 8003424:	e017      	b.n	8003456 <Error_Return+0x196>
		return 5500;
 8003426:	f241 537c 	movw	r3, #5500	; 0x157c
 800342a:	e014      	b.n	8003456 <Error_Return+0x196>
		return 4500;
 800342c:	f241 1394 	movw	r3, #4500	; 0x1194
 8003430:	e011      	b.n	8003456 <Error_Return+0x196>
		return 3500;
 8003432:	f640 53ac 	movw	r3, #3500	; 0xdac
 8003436:	e00e      	b.n	8003456 <Error_Return+0x196>
		return 2500;
 8003438:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800343c:	e00b      	b.n	8003456 <Error_Return+0x196>
		return 1500;
 800343e:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8003442:	e008      	b.n	8003456 <Error_Return+0x196>
		return -1500;
 8003444:	4b07      	ldr	r3, [pc, #28]	; (8003464 <Error_Return+0x1a4>)
 8003446:	e006      	b.n	8003456 <Error_Return+0x196>
		return -4500;
 8003448:	4b07      	ldr	r3, [pc, #28]	; (8003468 <Error_Return+0x1a8>)
 800344a:	e004      	b.n	8003456 <Error_Return+0x196>
		return -5500;
 800344c:	4b07      	ldr	r3, [pc, #28]	; (800346c <Error_Return+0x1ac>)
 800344e:	e002      	b.n	8003456 <Error_Return+0x196>
		return -5500;
 8003450:	4b06      	ldr	r3, [pc, #24]	; (800346c <Error_Return+0x1ac>)
 8003452:	e000      	b.n	8003456 <Error_Return+0x196>
		break;
 8003454:	bf00      	nop
	}
}
 8003456:	4618      	mov	r0, r3
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	fffffa24 	.word	0xfffffa24
 8003468:	ffffee6c 	.word	0xffffee6c
 800346c:	ffffea84 	.word	0xffffea84

08003470 <Constraint>:
static int Constraint (int Present_Value,int Min,int Max){
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
	if(Present_Value > Max){
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	429a      	cmp	r2, r3
 8003482:	dd03      	ble.n	800348c <Constraint+0x1c>
		return Present_Value = Max;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	e008      	b.n	800349e <Constraint+0x2e>
	}
	else if (Present_Value < Min ){
 800348c:	68fa      	ldr	r2, [r7, #12]
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	429a      	cmp	r2, r3
 8003492:	da03      	bge.n	800349c <Constraint+0x2c>
		return Present_Value = Min;
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	60fb      	str	r3, [r7, #12]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	e000      	b.n	800349e <Constraint+0x2e>
	}
	else
		return Present_Value;
 800349c:	68fb      	ldr	r3, [r7, #12]
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
	...

080034ac <Sensor_Convert_A2D>:
void Sensor_Convert_A2D()
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
	LineDetect = 0;
 80034b2:	4b16      	ldr	r3, [pc, #88]	; (800350c <Sensor_Convert_A2D+0x60>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 6; ++i)
 80034b8:	2300      	movs	r3, #0
 80034ba:	607b      	str	r3, [r7, #4]
 80034bc:	e01b      	b.n	80034f6 <Sensor_Convert_A2D+0x4a>
	{
		if (Sensor_ADC_Value[i] < Sensor_Threshold[i])
 80034be:	4a14      	ldr	r2, [pc, #80]	; (8003510 <Sensor_Convert_A2D+0x64>)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80034c6:	4913      	ldr	r1, [pc, #76]	; (8003514 <Sensor_Convert_A2D+0x68>)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d20e      	bcs.n	80034f0 <Sensor_Convert_A2D+0x44>
		{
			sbi(LineDetect, (7 - i));
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f1c3 0307 	rsb	r3, r3, #7
 80034d8:	2201      	movs	r2, #1
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	b25a      	sxtb	r2, r3
 80034e0:	4b0a      	ldr	r3, [pc, #40]	; (800350c <Sensor_Convert_A2D+0x60>)
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	b25b      	sxtb	r3, r3
 80034e6:	4313      	orrs	r3, r2
 80034e8:	b25b      	sxtb	r3, r3
 80034ea:	b2da      	uxtb	r2, r3
 80034ec:	4b07      	ldr	r3, [pc, #28]	; (800350c <Sensor_Convert_A2D+0x60>)
 80034ee:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 6; ++i)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3301      	adds	r3, #1
 80034f4:	607b      	str	r3, [r7, #4]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b05      	cmp	r3, #5
 80034fa:	dde0      	ble.n	80034be <Sensor_Convert_A2D+0x12>
//			printf("0 ");
		}
	}
//	printf("\n");
//	HAL_Delay(100);
}
 80034fc:	bf00      	nop
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	20000258 	.word	0x20000258
 8003510:	20000490 	.word	0x20000490
 8003514:	2000000c 	.word	0x2000000c

08003518 <ScrollUp>:
		char buffer[6];
		itoa (LineDetect,buffer,2);
		printf ("binary: %s\n",buffer);
}
void ScrollUp(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(ButtonA_GPIO_Port, ButtonA_Pin) == 0)
 800351c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003520:	4883      	ldr	r0, [pc, #524]	; (8003730 <ScrollUp+0x218>)
 8003522:	f002 ff87 	bl	8006434 <HAL_GPIO_ReadPin>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	f040 80f6 	bne.w	800371a <ScrollUp+0x202>
	{
		while (HAL_GPIO_ReadPin(ButtonA_GPIO_Port, ButtonA_Pin) == 0)
 800352e:	e002      	b.n	8003536 <ScrollUp+0x1e>
		{
			HAL_Delay(50);
 8003530:	2032      	movs	r0, #50	; 0x32
 8003532:	f001 f86f 	bl	8004614 <HAL_Delay>
		while (HAL_GPIO_ReadPin(ButtonA_GPIO_Port, ButtonA_Pin) == 0)
 8003536:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800353a:	487d      	ldr	r0, [pc, #500]	; (8003730 <ScrollUp+0x218>)
 800353c:	f002 ff7a 	bl	8006434 <HAL_GPIO_ReadPin>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0f4      	beq.n	8003530 <ScrollUp+0x18>
		}
		switch (Menu_type)
 8003546:	4b7b      	ldr	r3, [pc, #492]	; (8003734 <ScrollUp+0x21c>)
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	3b01      	subs	r3, #1
 800354c:	2b07      	cmp	r3, #7
 800354e:	f200 80ed 	bhi.w	800372c <ScrollUp+0x214>
 8003552:	a201      	add	r2, pc, #4	; (adr r2, 8003558 <ScrollUp+0x40>)
 8003554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003558:	08003579 	.word	0x08003579
 800355c:	0800372d 	.word	0x0800372d
 8003560:	08003597 	.word	0x08003597
 8003564:	0800361b 	.word	0x0800361b
 8003568:	0800372d 	.word	0x0800372d
 800356c:	0800372d 	.word	0x0800372d
 8003570:	0800372d 	.word	0x0800372d
 8003574:	0800369f 	.word	0x0800369f
		{
		case Main_menu:
			line--;
 8003578:	4b6f      	ldr	r3, [pc, #444]	; (8003738 <ScrollUp+0x220>)
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	3b01      	subs	r3, #1
 800357e:	b2da      	uxtb	r2, r3
 8003580:	4b6d      	ldr	r3, [pc, #436]	; (8003738 <ScrollUp+0x220>)
 8003582:	701a      	strb	r2, [r3, #0]
			if (line < Number_of_Menu_firstline)
 8003584:	4b6c      	ldr	r3, [pc, #432]	; (8003738 <ScrollUp+0x220>)
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	f040 80c8 	bne.w	800371e <ScrollUp+0x206>
			{
				line = Maximum_Menu_line;
 800358e:	4b6a      	ldr	r3, [pc, #424]	; (8003738 <ScrollUp+0x220>)
 8003590:	2208      	movs	r2, #8
 8003592:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003594:	e0c3      	b.n	800371e <ScrollUp+0x206>
		case PID_Menu:
			line--;
 8003596:	4b68      	ldr	r3, [pc, #416]	; (8003738 <ScrollUp+0x220>)
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	3b01      	subs	r3, #1
 800359c:	b2da      	uxtb	r2, r3
 800359e:	4b66      	ldr	r3, [pc, #408]	; (8003738 <ScrollUp+0x220>)
 80035a0:	701a      	strb	r2, [r3, #0]
			if (line < Number_of_Menu_firstline)
 80035a2:	4b65      	ldr	r3, [pc, #404]	; (8003738 <ScrollUp+0x220>)
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d102      	bne.n	80035b0 <ScrollUp+0x98>
			{
				line = Maximum_PID_line;
 80035aa:	4b63      	ldr	r3, [pc, #396]	; (8003738 <ScrollUp+0x220>)
 80035ac:	2204      	movs	r2, #4
 80035ae:	701a      	strb	r2, [r3, #0]
			}
			if (Kp_modify_flag == 1)
 80035b0:	4b62      	ldr	r3, [pc, #392]	; (800373c <ScrollUp+0x224>)
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d10c      	bne.n	80035d2 <ScrollUp+0xba>
			{
				Kp += Kp_amount;
 80035b8:	4b61      	ldr	r3, [pc, #388]	; (8003740 <ScrollUp+0x228>)
 80035ba:	edd3 7a00 	vldr	s15, [r3]
 80035be:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8003744 <ScrollUp+0x22c>
 80035c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035c6:	4b5e      	ldr	r3, [pc, #376]	; (8003740 <ScrollUp+0x228>)
 80035c8:	edc3 7a00 	vstr	s15, [r3]
				line = 1;
 80035cc:	4b5a      	ldr	r3, [pc, #360]	; (8003738 <ScrollUp+0x220>)
 80035ce:	2201      	movs	r2, #1
 80035d0:	701a      	strb	r2, [r3, #0]
			}
			if (Ki_modify_flag == 1)
 80035d2:	4b5d      	ldr	r3, [pc, #372]	; (8003748 <ScrollUp+0x230>)
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d10c      	bne.n	80035f4 <ScrollUp+0xdc>
			{
				Ki += Ki_amount;
 80035da:	4b5c      	ldr	r3, [pc, #368]	; (800374c <ScrollUp+0x234>)
 80035dc:	edd3 7a00 	vldr	s15, [r3]
 80035e0:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8003744 <ScrollUp+0x22c>
 80035e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035e8:	4b58      	ldr	r3, [pc, #352]	; (800374c <ScrollUp+0x234>)
 80035ea:	edc3 7a00 	vstr	s15, [r3]
				line = 2;
 80035ee:	4b52      	ldr	r3, [pc, #328]	; (8003738 <ScrollUp+0x220>)
 80035f0:	2202      	movs	r2, #2
 80035f2:	701a      	strb	r2, [r3, #0]
			}
			if (Kd_modify_flag == 1)
 80035f4:	4b56      	ldr	r3, [pc, #344]	; (8003750 <ScrollUp+0x238>)
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	f040 8092 	bne.w	8003722 <ScrollUp+0x20a>
			{
				Kd += Kd_amount;
 80035fe:	4b55      	ldr	r3, [pc, #340]	; (8003754 <ScrollUp+0x23c>)
 8003600:	edd3 7a00 	vldr	s15, [r3]
 8003604:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8003744 <ScrollUp+0x22c>
 8003608:	ee77 7a87 	vadd.f32	s15, s15, s14
 800360c:	4b51      	ldr	r3, [pc, #324]	; (8003754 <ScrollUp+0x23c>)
 800360e:	edc3 7a00 	vstr	s15, [r3]
				line = 3;
 8003612:	4b49      	ldr	r3, [pc, #292]	; (8003738 <ScrollUp+0x220>)
 8003614:	2203      	movs	r2, #3
 8003616:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003618:	e083      	b.n	8003722 <ScrollUp+0x20a>
		case Engine_menu:
			line--;
 800361a:	4b47      	ldr	r3, [pc, #284]	; (8003738 <ScrollUp+0x220>)
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	3b01      	subs	r3, #1
 8003620:	b2da      	uxtb	r2, r3
 8003622:	4b45      	ldr	r3, [pc, #276]	; (8003738 <ScrollUp+0x220>)
 8003624:	701a      	strb	r2, [r3, #0]
			if (line < Number_of_Menu_firstline)
 8003626:	4b44      	ldr	r3, [pc, #272]	; (8003738 <ScrollUp+0x220>)
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d102      	bne.n	8003634 <ScrollUp+0x11c>
			{
				line = Maximum_Engine_line;
 800362e:	4b42      	ldr	r3, [pc, #264]	; (8003738 <ScrollUp+0x220>)
 8003630:	2203      	movs	r2, #3
 8003632:	701a      	strb	r2, [r3, #0]
			}
			if (Left_modify_flag == 1)
 8003634:	4b48      	ldr	r3, [pc, #288]	; (8003758 <ScrollUp+0x240>)
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d115      	bne.n	8003668 <ScrollUp+0x150>
			{
				Left += 100;
 800363c:	4b47      	ldr	r3, [pc, #284]	; (800375c <ScrollUp+0x244>)
 800363e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003642:	b29b      	uxth	r3, r3
 8003644:	3364      	adds	r3, #100	; 0x64
 8003646:	b29b      	uxth	r3, r3
 8003648:	b21a      	sxth	r2, r3
 800364a:	4b44      	ldr	r3, [pc, #272]	; (800375c <ScrollUp+0x244>)
 800364c:	801a      	strh	r2, [r3, #0]
				line = 1;
 800364e:	4b3a      	ldr	r3, [pc, #232]	; (8003738 <ScrollUp+0x220>)
 8003650:	2201      	movs	r2, #1
 8003652:	701a      	strb	r2, [r3, #0]
				if (Left >= 7200)
 8003654:	4b41      	ldr	r3, [pc, #260]	; (800375c <ScrollUp+0x244>)
 8003656:	f9b3 3000 	ldrsh.w	r3, [r3]
 800365a:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 800365e:	db03      	blt.n	8003668 <ScrollUp+0x150>
				{
					Left = 7200;
 8003660:	4b3e      	ldr	r3, [pc, #248]	; (800375c <ScrollUp+0x244>)
 8003662:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8003666:	801a      	strh	r2, [r3, #0]
				}
			}
			if (Right_modify_flag == 1)
 8003668:	4b3d      	ldr	r3, [pc, #244]	; (8003760 <ScrollUp+0x248>)
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d15a      	bne.n	8003726 <ScrollUp+0x20e>
			{
				Right += 100;
 8003670:	4b3c      	ldr	r3, [pc, #240]	; (8003764 <ScrollUp+0x24c>)
 8003672:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003676:	b29b      	uxth	r3, r3
 8003678:	3364      	adds	r3, #100	; 0x64
 800367a:	b29b      	uxth	r3, r3
 800367c:	b21a      	sxth	r2, r3
 800367e:	4b39      	ldr	r3, [pc, #228]	; (8003764 <ScrollUp+0x24c>)
 8003680:	801a      	strh	r2, [r3, #0]
				line = 2;
 8003682:	4b2d      	ldr	r3, [pc, #180]	; (8003738 <ScrollUp+0x220>)
 8003684:	2202      	movs	r2, #2
 8003686:	701a      	strb	r2, [r3, #0]
				if (Right >= 7200)
 8003688:	4b36      	ldr	r3, [pc, #216]	; (8003764 <ScrollUp+0x24c>)
 800368a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800368e:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8003692:	db48      	blt.n	8003726 <ScrollUp+0x20e>
				{
					Right = 7200;
 8003694:	4b33      	ldr	r3, [pc, #204]	; (8003764 <ScrollUp+0x24c>)
 8003696:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 800369a:	801a      	strh	r2, [r3, #0]
				}
			}
			break;
 800369c:	e043      	b.n	8003726 <ScrollUp+0x20e>
		case Path_solver:
			line--;
 800369e:	4b26      	ldr	r3, [pc, #152]	; (8003738 <ScrollUp+0x220>)
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	3b01      	subs	r3, #1
 80036a4:	b2da      	uxtb	r2, r3
 80036a6:	4b24      	ldr	r3, [pc, #144]	; (8003738 <ScrollUp+0x220>)
 80036a8:	701a      	strb	r2, [r3, #0]
			if (line < Number_of_Menu_firstline)
 80036aa:	4b23      	ldr	r3, [pc, #140]	; (8003738 <ScrollUp+0x220>)
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d102      	bne.n	80036b8 <ScrollUp+0x1a0>
			{
				line = Maximum_Path_Solver_line;
 80036b2:	4b21      	ldr	r3, [pc, #132]	; (8003738 <ScrollUp+0x220>)
 80036b4:	2204      	movs	r2, #4
 80036b6:	701a      	strb	r2, [r3, #0]
			}
			if (First_point_modify_flag == 1)
 80036b8:	4b2b      	ldr	r3, [pc, #172]	; (8003768 <ScrollUp+0x250>)
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d113      	bne.n	80036e8 <ScrollUp+0x1d0>
			{
				First_point += 1;
 80036c0:	4b2a      	ldr	r3, [pc, #168]	; (800376c <ScrollUp+0x254>)
 80036c2:	f993 3000 	ldrsb.w	r3, [r3]
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	3301      	adds	r3, #1
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	b25a      	sxtb	r2, r3
 80036ce:	4b27      	ldr	r3, [pc, #156]	; (800376c <ScrollUp+0x254>)
 80036d0:	701a      	strb	r2, [r3, #0]
				line = 1;
 80036d2:	4b19      	ldr	r3, [pc, #100]	; (8003738 <ScrollUp+0x220>)
 80036d4:	2201      	movs	r2, #1
 80036d6:	701a      	strb	r2, [r3, #0]
				if(First_point>11)
 80036d8:	4b24      	ldr	r3, [pc, #144]	; (800376c <ScrollUp+0x254>)
 80036da:	f993 3000 	ldrsb.w	r3, [r3]
 80036de:	2b0b      	cmp	r3, #11
 80036e0:	dd02      	ble.n	80036e8 <ScrollUp+0x1d0>
				{
					First_point = 0;
 80036e2:	4b22      	ldr	r3, [pc, #136]	; (800376c <ScrollUp+0x254>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	701a      	strb	r2, [r3, #0]
				}
			}
			if (Last_point_modify_flag == 1)
 80036e8:	4b21      	ldr	r3, [pc, #132]	; (8003770 <ScrollUp+0x258>)
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d11c      	bne.n	800372a <ScrollUp+0x212>
			{
				Last_point += 1;
 80036f0:	4b20      	ldr	r3, [pc, #128]	; (8003774 <ScrollUp+0x25c>)
 80036f2:	f993 3000 	ldrsb.w	r3, [r3]
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	3301      	adds	r3, #1
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	b25a      	sxtb	r2, r3
 80036fe:	4b1d      	ldr	r3, [pc, #116]	; (8003774 <ScrollUp+0x25c>)
 8003700:	701a      	strb	r2, [r3, #0]
				line = 2;
 8003702:	4b0d      	ldr	r3, [pc, #52]	; (8003738 <ScrollUp+0x220>)
 8003704:	2202      	movs	r2, #2
 8003706:	701a      	strb	r2, [r3, #0]
				if(Last_point>11)
 8003708:	4b1a      	ldr	r3, [pc, #104]	; (8003774 <ScrollUp+0x25c>)
 800370a:	f993 3000 	ldrsb.w	r3, [r3]
 800370e:	2b0b      	cmp	r3, #11
 8003710:	dd0b      	ble.n	800372a <ScrollUp+0x212>
				{
					Last_point = 0;
 8003712:	4b18      	ldr	r3, [pc, #96]	; (8003774 <ScrollUp+0x25c>)
 8003714:	2200      	movs	r2, #0
 8003716:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 8003718:	e007      	b.n	800372a <ScrollUp+0x212>
		}
	}
 800371a:	bf00      	nop
 800371c:	e006      	b.n	800372c <ScrollUp+0x214>
			break;
 800371e:	bf00      	nop
 8003720:	e004      	b.n	800372c <ScrollUp+0x214>
			break;
 8003722:	bf00      	nop
 8003724:	e002      	b.n	800372c <ScrollUp+0x214>
			break;
 8003726:	bf00      	nop
 8003728:	e000      	b.n	800372c <ScrollUp+0x214>
			break;
 800372a:	bf00      	nop
}
 800372c:	bf00      	nop
 800372e:	bd80      	pop	{r7, pc}
 8003730:	40020800 	.word	0x40020800
 8003734:	20000001 	.word	0x20000001
 8003738:	20000003 	.word	0x20000003
 800373c:	20000259 	.word	0x20000259
 8003740:	20000264 	.word	0x20000264
 8003744:	3c23d70a 	.word	0x3c23d70a
 8003748:	2000025a 	.word	0x2000025a
 800374c:	20000268 	.word	0x20000268
 8003750:	2000025b 	.word	0x2000025b
 8003754:	2000026c 	.word	0x2000026c
 8003758:	2000025c 	.word	0x2000025c
 800375c:	20000008 	.word	0x20000008
 8003760:	2000025d 	.word	0x2000025d
 8003764:	2000000a 	.word	0x2000000a
 8003768:	2000025e 	.word	0x2000025e
 800376c:	20000260 	.word	0x20000260
 8003770:	2000025f 	.word	0x2000025f
 8003774:	20000261 	.word	0x20000261

08003778 <SelectItem>:
void SelectItem(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(ButtonB_GPIO_Port, ButtonB_Pin) == 0) //Select button
 800377c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003780:	481c      	ldr	r0, [pc, #112]	; (80037f4 <SelectItem+0x7c>)
 8003782:	f002 fe57 	bl	8006434 <HAL_GPIO_ReadPin>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d131      	bne.n	80037f0 <SelectItem+0x78>
	{
		while (HAL_GPIO_ReadPin(ButtonB_GPIO_Port, ButtonB_Pin) == 0)
 800378c:	e002      	b.n	8003794 <SelectItem+0x1c>
		{
			HAL_Delay(50);
 800378e:	2032      	movs	r0, #50	; 0x32
 8003790:	f000 ff40 	bl	8004614 <HAL_Delay>
		while (HAL_GPIO_ReadPin(ButtonB_GPIO_Port, ButtonB_Pin) == 0)
 8003794:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003798:	4816      	ldr	r0, [pc, #88]	; (80037f4 <SelectItem+0x7c>)
 800379a:	f002 fe4b 	bl	8006434 <HAL_GPIO_ReadPin>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0f4      	beq.n	800378e <SelectItem+0x16>
		}
		executeAction(line);
 80037a4:	4b14      	ldr	r3, [pc, #80]	; (80037f8 <SelectItem+0x80>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7fe f9e1 	bl	8001b70 <executeAction>
		if (Kp_modify_flag == 1 || Ki_modify_flag == 1 || Kd_modify_flag == 1
 80037ae:	4b13      	ldr	r3, [pc, #76]	; (80037fc <SelectItem+0x84>)
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d017      	beq.n	80037e6 <SelectItem+0x6e>
 80037b6:	4b12      	ldr	r3, [pc, #72]	; (8003800 <SelectItem+0x88>)
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d013      	beq.n	80037e6 <SelectItem+0x6e>
 80037be:	4b11      	ldr	r3, [pc, #68]	; (8003804 <SelectItem+0x8c>)
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d00f      	beq.n	80037e6 <SelectItem+0x6e>
				|| Right_modify_flag == 1 || Left_modify_flag == 1 || First_point_modify_flag == 1 || Last_point_modify_flag == 1)
 80037c6:	4b10      	ldr	r3, [pc, #64]	; (8003808 <SelectItem+0x90>)
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d00b      	beq.n	80037e6 <SelectItem+0x6e>
 80037ce:	4b0f      	ldr	r3, [pc, #60]	; (800380c <SelectItem+0x94>)
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d007      	beq.n	80037e6 <SelectItem+0x6e>
 80037d6:	4b0e      	ldr	r3, [pc, #56]	; (8003810 <SelectItem+0x98>)
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d003      	beq.n	80037e6 <SelectItem+0x6e>
 80037de:	4b0d      	ldr	r3, [pc, #52]	; (8003814 <SelectItem+0x9c>)
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d101      	bne.n	80037ea <SelectItem+0x72>
		{
			__NOP();
 80037e6:	bf00      	nop
		else
		{
			line = 1;
		}
	}
}
 80037e8:	e002      	b.n	80037f0 <SelectItem+0x78>
			line = 1;
 80037ea:	4b03      	ldr	r3, [pc, #12]	; (80037f8 <SelectItem+0x80>)
 80037ec:	2201      	movs	r2, #1
 80037ee:	701a      	strb	r2, [r3, #0]
}
 80037f0:	bf00      	nop
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	40020800 	.word	0x40020800
 80037f8:	20000003 	.word	0x20000003
 80037fc:	20000259 	.word	0x20000259
 8003800:	2000025a 	.word	0x2000025a
 8003804:	2000025b 	.word	0x2000025b
 8003808:	2000025d 	.word	0x2000025d
 800380c:	2000025c 	.word	0x2000025c
 8003810:	2000025e 	.word	0x2000025e
 8003814:	2000025f 	.word	0x2000025f

08003818 <MultifunctionButton>:
void MultifunctionButton(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
	switch (Menu_type)
 800381c:	4b9e      	ldr	r3, [pc, #632]	; (8003a98 <MultifunctionButton+0x280>)
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	2b09      	cmp	r3, #9
 8003822:	f200 8133 	bhi.w	8003a8c <MultifunctionButton+0x274>
 8003826:	a201      	add	r2, pc, #4	; (adr r2, 800382c <MultifunctionButton+0x14>)
 8003828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800382c:	08003855 	.word	0x08003855
 8003830:	08003869 	.word	0x08003869
 8003834:	080039ed 	.word	0x080039ed
 8003838:	08003887 	.word	0x08003887
 800383c:	08003955 	.word	0x08003955
 8003840:	080039d9 	.word	0x080039d9
 8003844:	08003a8d 	.word	0x08003a8d
 8003848:	08003a8d 	.word	0x08003a8d
 800384c:	080039f5 	.word	0x080039f5
 8003850:	08003a71 	.word	0x08003a71
	{
	case Running_menu:
		Menu_type = Main_menu;
 8003854:	4b90      	ldr	r3, [pc, #576]	; (8003a98 <MultifunctionButton+0x280>)
 8003856:	2201      	movs	r2, #1
 8003858:	701a      	strb	r2, [r3, #0]
		line = 1;
 800385a:	4b90      	ldr	r3, [pc, #576]	; (8003a9c <MultifunctionButton+0x284>)
 800385c:	2201      	movs	r2, #1
 800385e:	701a      	strb	r2, [r3, #0]
		cancer_running = 0;
 8003860:	4b8f      	ldr	r3, [pc, #572]	; (8003aa0 <MultifunctionButton+0x288>)
 8003862:	2200      	movs	r2, #0
 8003864:	701a      	strb	r2, [r3, #0]
		break;
 8003866:	e111      	b.n	8003a8c <MultifunctionButton+0x274>
	case Main_menu:
		line++;
 8003868:	4b8c      	ldr	r3, [pc, #560]	; (8003a9c <MultifunctionButton+0x284>)
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	3301      	adds	r3, #1
 800386e:	b2da      	uxtb	r2, r3
 8003870:	4b8a      	ldr	r3, [pc, #552]	; (8003a9c <MultifunctionButton+0x284>)
 8003872:	701a      	strb	r2, [r3, #0]
		if (line > Maximum_Menu_line)
 8003874:	4b89      	ldr	r3, [pc, #548]	; (8003a9c <MultifunctionButton+0x284>)
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	2b08      	cmp	r3, #8
 800387a:	f240 8100 	bls.w	8003a7e <MultifunctionButton+0x266>
		{
			line = Number_of_Menu_firstline;
 800387e:	4b87      	ldr	r3, [pc, #540]	; (8003a9c <MultifunctionButton+0x284>)
 8003880:	2201      	movs	r2, #1
 8003882:	701a      	strb	r2, [r3, #0]
		}
		break;
 8003884:	e0fb      	b.n	8003a7e <MultifunctionButton+0x266>
	case PID_Menu:
		line++;
 8003886:	4b85      	ldr	r3, [pc, #532]	; (8003a9c <MultifunctionButton+0x284>)
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	3301      	adds	r3, #1
 800388c:	b2da      	uxtb	r2, r3
 800388e:	4b83      	ldr	r3, [pc, #524]	; (8003a9c <MultifunctionButton+0x284>)
 8003890:	701a      	strb	r2, [r3, #0]
		if (line > Maximum_PID_line)
 8003892:	4b82      	ldr	r3, [pc, #520]	; (8003a9c <MultifunctionButton+0x284>)
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2b04      	cmp	r3, #4
 8003898:	d902      	bls.n	80038a0 <MultifunctionButton+0x88>
		{
			line = Number_of_Menu_firstline;
 800389a:	4b80      	ldr	r3, [pc, #512]	; (8003a9c <MultifunctionButton+0x284>)
 800389c:	2201      	movs	r2, #1
 800389e:	701a      	strb	r2, [r3, #0]
		}
		if (Kp_modify_flag == 1)
 80038a0:	4b80      	ldr	r3, [pc, #512]	; (8003aa4 <MultifunctionButton+0x28c>)
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d118      	bne.n	80038da <MultifunctionButton+0xc2>
		{
			Kp -= Kp_amount;
 80038a8:	4b7f      	ldr	r3, [pc, #508]	; (8003aa8 <MultifunctionButton+0x290>)
 80038aa:	edd3 7a00 	vldr	s15, [r3]
 80038ae:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8003aac <MultifunctionButton+0x294>
 80038b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80038b6:	4b7c      	ldr	r3, [pc, #496]	; (8003aa8 <MultifunctionButton+0x290>)
 80038b8:	edc3 7a00 	vstr	s15, [r3]
			line = 1;
 80038bc:	4b77      	ldr	r3, [pc, #476]	; (8003a9c <MultifunctionButton+0x284>)
 80038be:	2201      	movs	r2, #1
 80038c0:	701a      	strb	r2, [r3, #0]
			if (Kp <= 0)
 80038c2:	4b79      	ldr	r3, [pc, #484]	; (8003aa8 <MultifunctionButton+0x290>)
 80038c4:	edd3 7a00 	vldr	s15, [r3]
 80038c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038d0:	d803      	bhi.n	80038da <MultifunctionButton+0xc2>
				{Kp = 0;}
 80038d2:	4b75      	ldr	r3, [pc, #468]	; (8003aa8 <MultifunctionButton+0x290>)
 80038d4:	f04f 0200 	mov.w	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]
		}
		if (Ki_modify_flag == 1)
 80038da:	4b75      	ldr	r3, [pc, #468]	; (8003ab0 <MultifunctionButton+0x298>)
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d118      	bne.n	8003914 <MultifunctionButton+0xfc>
		{
			Ki -= Ki_amount;
 80038e2:	4b74      	ldr	r3, [pc, #464]	; (8003ab4 <MultifunctionButton+0x29c>)
 80038e4:	edd3 7a00 	vldr	s15, [r3]
 80038e8:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8003aac <MultifunctionButton+0x294>
 80038ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80038f0:	4b70      	ldr	r3, [pc, #448]	; (8003ab4 <MultifunctionButton+0x29c>)
 80038f2:	edc3 7a00 	vstr	s15, [r3]
			line = 2;
 80038f6:	4b69      	ldr	r3, [pc, #420]	; (8003a9c <MultifunctionButton+0x284>)
 80038f8:	2202      	movs	r2, #2
 80038fa:	701a      	strb	r2, [r3, #0]
			if (Ki <= 0)
 80038fc:	4b6d      	ldr	r3, [pc, #436]	; (8003ab4 <MultifunctionButton+0x29c>)
 80038fe:	edd3 7a00 	vldr	s15, [r3]
 8003902:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800390a:	d803      	bhi.n	8003914 <MultifunctionButton+0xfc>
				{Ki = 0;}
 800390c:	4b69      	ldr	r3, [pc, #420]	; (8003ab4 <MultifunctionButton+0x29c>)
 800390e:	f04f 0200 	mov.w	r2, #0
 8003912:	601a      	str	r2, [r3, #0]
		}
		if (Kd_modify_flag == 1)
 8003914:	4b68      	ldr	r3, [pc, #416]	; (8003ab8 <MultifunctionButton+0x2a0>)
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	2b01      	cmp	r3, #1
 800391a:	f040 80b2 	bne.w	8003a82 <MultifunctionButton+0x26a>
		{
			Kd -= Kd_amount;
 800391e:	4b67      	ldr	r3, [pc, #412]	; (8003abc <MultifunctionButton+0x2a4>)
 8003920:	edd3 7a00 	vldr	s15, [r3]
 8003924:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8003aac <MultifunctionButton+0x294>
 8003928:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800392c:	4b63      	ldr	r3, [pc, #396]	; (8003abc <MultifunctionButton+0x2a4>)
 800392e:	edc3 7a00 	vstr	s15, [r3]
			line = 3;
 8003932:	4b5a      	ldr	r3, [pc, #360]	; (8003a9c <MultifunctionButton+0x284>)
 8003934:	2203      	movs	r2, #3
 8003936:	701a      	strb	r2, [r3, #0]
			if (Kd <= 0)
 8003938:	4b60      	ldr	r3, [pc, #384]	; (8003abc <MultifunctionButton+0x2a4>)
 800393a:	edd3 7a00 	vldr	s15, [r3]
 800393e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003946:	d900      	bls.n	800394a <MultifunctionButton+0x132>
				{Kd = 0;}
		}
		break;
 8003948:	e09b      	b.n	8003a82 <MultifunctionButton+0x26a>
				{Kd = 0;}
 800394a:	4b5c      	ldr	r3, [pc, #368]	; (8003abc <MultifunctionButton+0x2a4>)
 800394c:	f04f 0200 	mov.w	r2, #0
 8003950:	601a      	str	r2, [r3, #0]
		break;
 8003952:	e096      	b.n	8003a82 <MultifunctionButton+0x26a>
	case Engine_menu:
		line++;
 8003954:	4b51      	ldr	r3, [pc, #324]	; (8003a9c <MultifunctionButton+0x284>)
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	3301      	adds	r3, #1
 800395a:	b2da      	uxtb	r2, r3
 800395c:	4b4f      	ldr	r3, [pc, #316]	; (8003a9c <MultifunctionButton+0x284>)
 800395e:	701a      	strb	r2, [r3, #0]
		if (line > Maximum_Engine_line)
 8003960:	4b4e      	ldr	r3, [pc, #312]	; (8003a9c <MultifunctionButton+0x284>)
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	2b03      	cmp	r3, #3
 8003966:	d902      	bls.n	800396e <MultifunctionButton+0x156>
		{
			line = Number_of_Menu_firstline;
 8003968:	4b4c      	ldr	r3, [pc, #304]	; (8003a9c <MultifunctionButton+0x284>)
 800396a:	2201      	movs	r2, #1
 800396c:	701a      	strb	r2, [r3, #0]
		}
		if (Left_modify_flag == 1)
 800396e:	4b54      	ldr	r3, [pc, #336]	; (8003ac0 <MultifunctionButton+0x2a8>)
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d115      	bne.n	80039a2 <MultifunctionButton+0x18a>
		{
			Left -= 100;
 8003976:	4b53      	ldr	r3, [pc, #332]	; (8003ac4 <MultifunctionButton+0x2ac>)
 8003978:	f9b3 3000 	ldrsh.w	r3, [r3]
 800397c:	b29b      	uxth	r3, r3
 800397e:	3b64      	subs	r3, #100	; 0x64
 8003980:	b29b      	uxth	r3, r3
 8003982:	b21a      	sxth	r2, r3
 8003984:	4b4f      	ldr	r3, [pc, #316]	; (8003ac4 <MultifunctionButton+0x2ac>)
 8003986:	801a      	strh	r2, [r3, #0]
			line = 1;
 8003988:	4b44      	ldr	r3, [pc, #272]	; (8003a9c <MultifunctionButton+0x284>)
 800398a:	2201      	movs	r2, #1
 800398c:	701a      	strb	r2, [r3, #0]
			if (Left <= -7200)
 800398e:	4b4d      	ldr	r3, [pc, #308]	; (8003ac4 <MultifunctionButton+0x2ac>)
 8003990:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003994:	f513 5fe1 	cmn.w	r3, #7200	; 0x1c20
 8003998:	dc03      	bgt.n	80039a2 <MultifunctionButton+0x18a>
				{Left = -7200;}
 800399a:	4b4a      	ldr	r3, [pc, #296]	; (8003ac4 <MultifunctionButton+0x2ac>)
 800399c:	f24e 32e0 	movw	r2, #58336	; 0xe3e0
 80039a0:	801a      	strh	r2, [r3, #0]
		}
		if (Right_modify_flag == 1)
 80039a2:	4b49      	ldr	r3, [pc, #292]	; (8003ac8 <MultifunctionButton+0x2b0>)
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d16d      	bne.n	8003a86 <MultifunctionButton+0x26e>
		{
			Right -= 100;
 80039aa:	4b48      	ldr	r3, [pc, #288]	; (8003acc <MultifunctionButton+0x2b4>)
 80039ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	3b64      	subs	r3, #100	; 0x64
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	b21a      	sxth	r2, r3
 80039b8:	4b44      	ldr	r3, [pc, #272]	; (8003acc <MultifunctionButton+0x2b4>)
 80039ba:	801a      	strh	r2, [r3, #0]
			line = 2;
 80039bc:	4b37      	ldr	r3, [pc, #220]	; (8003a9c <MultifunctionButton+0x284>)
 80039be:	2202      	movs	r2, #2
 80039c0:	701a      	strb	r2, [r3, #0]
			if (Right <= -7200)
 80039c2:	4b42      	ldr	r3, [pc, #264]	; (8003acc <MultifunctionButton+0x2b4>)
 80039c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039c8:	f513 5fe1 	cmn.w	r3, #7200	; 0x1c20
 80039cc:	dc5b      	bgt.n	8003a86 <MultifunctionButton+0x26e>
				{Right = -7200;}
 80039ce:	4b3f      	ldr	r3, [pc, #252]	; (8003acc <MultifunctionButton+0x2b4>)
 80039d0:	f24e 32e0 	movw	r2, #58336	; 0xe3e0
 80039d4:	801a      	strh	r2, [r3, #0]
		}
		break;
 80039d6:	e056      	b.n	8003a86 <MultifunctionButton+0x26e>
	case LineDetect_Show:
		Menu_type = Main_menu;
 80039d8:	4b2f      	ldr	r3, [pc, #188]	; (8003a98 <MultifunctionButton+0x280>)
 80039da:	2201      	movs	r2, #1
 80039dc:	701a      	strb	r2, [r3, #0]
		line = 1;
 80039de:	4b2f      	ldr	r3, [pc, #188]	; (8003a9c <MultifunctionButton+0x284>)
 80039e0:	2201      	movs	r2, #1
 80039e2:	701a      	strb	r2, [r3, #0]
		cancer_menu = 0;
 80039e4:	4b3a      	ldr	r3, [pc, #232]	; (8003ad0 <MultifunctionButton+0x2b8>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	701a      	strb	r2, [r3, #0]
		break;
 80039ea:	e04f      	b.n	8003a8c <MultifunctionButton+0x274>

	case Color_Processing:
		Color_Read = 0;
 80039ec:	4b39      	ldr	r3, [pc, #228]	; (8003ad4 <MultifunctionButton+0x2bc>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	701a      	strb	r2, [r3, #0]
		break;
 80039f2:	e04b      	b.n	8003a8c <MultifunctionButton+0x274>
	case Path_solver:
		line++;
 80039f4:	4b29      	ldr	r3, [pc, #164]	; (8003a9c <MultifunctionButton+0x284>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	3301      	adds	r3, #1
 80039fa:	b2da      	uxtb	r2, r3
 80039fc:	4b27      	ldr	r3, [pc, #156]	; (8003a9c <MultifunctionButton+0x284>)
 80039fe:	701a      	strb	r2, [r3, #0]
		if (line > Maximum_Path_Solver_line)
 8003a00:	4b26      	ldr	r3, [pc, #152]	; (8003a9c <MultifunctionButton+0x284>)
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	2b04      	cmp	r3, #4
 8003a06:	d902      	bls.n	8003a0e <MultifunctionButton+0x1f6>
		{
			line = Number_of_Menu_firstline;
 8003a08:	4b24      	ldr	r3, [pc, #144]	; (8003a9c <MultifunctionButton+0x284>)
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	701a      	strb	r2, [r3, #0]
		}
		if (First_point_modify_flag == 1)
 8003a0e:	4b32      	ldr	r3, [pc, #200]	; (8003ad8 <MultifunctionButton+0x2c0>)
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d113      	bne.n	8003a3e <MultifunctionButton+0x226>
		{
			First_point -= 1;
 8003a16:	4b31      	ldr	r3, [pc, #196]	; (8003adc <MultifunctionButton+0x2c4>)
 8003a18:	f993 3000 	ldrsb.w	r3, [r3]
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	b25a      	sxtb	r2, r3
 8003a24:	4b2d      	ldr	r3, [pc, #180]	; (8003adc <MultifunctionButton+0x2c4>)
 8003a26:	701a      	strb	r2, [r3, #0]
			line = 1;
 8003a28:	4b1c      	ldr	r3, [pc, #112]	; (8003a9c <MultifunctionButton+0x284>)
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	701a      	strb	r2, [r3, #0]
			if(First_point < 0)
 8003a2e:	4b2b      	ldr	r3, [pc, #172]	; (8003adc <MultifunctionButton+0x2c4>)
 8003a30:	f993 3000 	ldrsb.w	r3, [r3]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	da02      	bge.n	8003a3e <MultifunctionButton+0x226>
			{
				First_point = 11;
 8003a38:	4b28      	ldr	r3, [pc, #160]	; (8003adc <MultifunctionButton+0x2c4>)
 8003a3a:	220b      	movs	r2, #11
 8003a3c:	701a      	strb	r2, [r3, #0]
			}
		}
		if (Last_point_modify_flag == 1)
 8003a3e:	4b28      	ldr	r3, [pc, #160]	; (8003ae0 <MultifunctionButton+0x2c8>)
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d121      	bne.n	8003a8a <MultifunctionButton+0x272>
		{
			Last_point -= 1;
 8003a46:	4b27      	ldr	r3, [pc, #156]	; (8003ae4 <MultifunctionButton+0x2cc>)
 8003a48:	f993 3000 	ldrsb.w	r3, [r3]
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	b25a      	sxtb	r2, r3
 8003a54:	4b23      	ldr	r3, [pc, #140]	; (8003ae4 <MultifunctionButton+0x2cc>)
 8003a56:	701a      	strb	r2, [r3, #0]
			line = 2;
 8003a58:	4b10      	ldr	r3, [pc, #64]	; (8003a9c <MultifunctionButton+0x284>)
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	701a      	strb	r2, [r3, #0]
			if(Last_point < 0)
 8003a5e:	4b21      	ldr	r3, [pc, #132]	; (8003ae4 <MultifunctionButton+0x2cc>)
 8003a60:	f993 3000 	ldrsb.w	r3, [r3]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	da10      	bge.n	8003a8a <MultifunctionButton+0x272>
			{
				Last_point = 11;
 8003a68:	4b1e      	ldr	r3, [pc, #120]	; (8003ae4 <MultifunctionButton+0x2cc>)
 8003a6a:	220b      	movs	r2, #11
 8003a6c:	701a      	strb	r2, [r3, #0]
			}
		}
		break;
 8003a6e:	e00c      	b.n	8003a8a <MultifunctionButton+0x272>
		case Path_show_menu:
			Menu_type = Path_solver;
 8003a70:	4b09      	ldr	r3, [pc, #36]	; (8003a98 <MultifunctionButton+0x280>)
 8003a72:	2208      	movs	r2, #8
 8003a74:	701a      	strb	r2, [r3, #0]
			line = 1;
 8003a76:	4b09      	ldr	r3, [pc, #36]	; (8003a9c <MultifunctionButton+0x284>)
 8003a78:	2201      	movs	r2, #1
 8003a7a:	701a      	strb	r2, [r3, #0]
			break;
 8003a7c:	e006      	b.n	8003a8c <MultifunctionButton+0x274>
		break;
 8003a7e:	bf00      	nop
 8003a80:	e004      	b.n	8003a8c <MultifunctionButton+0x274>
		break;
 8003a82:	bf00      	nop
 8003a84:	e002      	b.n	8003a8c <MultifunctionButton+0x274>
		break;
 8003a86:	bf00      	nop
 8003a88:	e000      	b.n	8003a8c <MultifunctionButton+0x274>
		break;
 8003a8a:	bf00      	nop
	}

}
 8003a8c:	bf00      	nop
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	20000001 	.word	0x20000001
 8003a9c:	20000003 	.word	0x20000003
 8003aa0:	20000006 	.word	0x20000006
 8003aa4:	20000259 	.word	0x20000259
 8003aa8:	20000264 	.word	0x20000264
 8003aac:	3c23d70a 	.word	0x3c23d70a
 8003ab0:	2000025a 	.word	0x2000025a
 8003ab4:	20000268 	.word	0x20000268
 8003ab8:	2000025b 	.word	0x2000025b
 8003abc:	2000026c 	.word	0x2000026c
 8003ac0:	2000025c 	.word	0x2000025c
 8003ac4:	20000008 	.word	0x20000008
 8003ac8:	2000025d 	.word	0x2000025d
 8003acc:	2000000a 	.word	0x2000000a
 8003ad0:	20000005 	.word	0x20000005
 8003ad4:	20000002 	.word	0x20000002
 8003ad8:	2000025e 	.word	0x2000025e
 8003adc:	20000260 	.word	0x20000260
 8003ae0:	2000025f 	.word	0x2000025f
 8003ae4:	20000261 	.word	0x20000261

08003ae8 <HAL_GPIO_EXTI_Callback>:

//Deboucing button program
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	4603      	mov	r3, r0
 8003af0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ButtonC_Pin && stateBTNC == 1)
 8003af2:	88fb      	ldrh	r3, [r7, #6]
 8003af4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003af8:	d10b      	bne.n	8003b12 <HAL_GPIO_EXTI_Callback+0x2a>
 8003afa:	4b09      	ldr	r3, [pc, #36]	; (8003b20 <HAL_GPIO_EXTI_Callback+0x38>)
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d106      	bne.n	8003b12 <HAL_GPIO_EXTI_Callback+0x2a>
	{
		HAL_TIM_Base_Start_IT(&htim5);
 8003b04:	4807      	ldr	r0, [pc, #28]	; (8003b24 <HAL_GPIO_EXTI_Callback+0x3c>)
 8003b06:	f003 fe77 	bl	80077f8 <HAL_TIM_Base_Start_IT>
		stateBTNC = 0;
 8003b0a:	4b05      	ldr	r3, [pc, #20]	; (8003b20 <HAL_GPIO_EXTI_Callback+0x38>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	701a      	strb	r2, [r3, #0]
 8003b10:	e001      	b.n	8003b16 <HAL_GPIO_EXTI_Callback+0x2e>
	}

	else
	{
		__NOP();
 8003b12:	bf00      	nop
	}
}
 8003b14:	bf00      	nop
 8003b16:	bf00      	nop
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	20000004 	.word	0x20000004
 8003b24:	200004a8 	.word	0x200004a8

08003b28 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim5.Instance)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	4b0d      	ldr	r3, [pc, #52]	; (8003b6c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d112      	bne.n	8003b62 <HAL_TIM_PeriodElapsedCallback+0x3a>
	{
		if (HAL_GPIO_ReadPin(ButtonC_GPIO_Port, ButtonC_Pin)
 8003b3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003b40:	480b      	ldr	r0, [pc, #44]	; (8003b70 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003b42:	f002 fc77 	bl	8006434 <HAL_GPIO_ReadPin>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d10a      	bne.n	8003b62 <HAL_TIM_PeriodElapsedCallback+0x3a>
				== GPIO_PIN_RESET)
		{
			MultifunctionButton();
 8003b4c:	f7ff fe64 	bl	8003818 <MultifunctionButton>
			menu_display = 1;
 8003b50:	4b08      	ldr	r3, [pc, #32]	; (8003b74 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8003b52:	2201      	movs	r2, #1
 8003b54:	701a      	strb	r2, [r3, #0]
			stateBTNC = 1;
 8003b56:	4b08      	ldr	r3, [pc, #32]	; (8003b78 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8003b58:	2201      	movs	r2, #1
 8003b5a:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim5);
 8003b5c:	4803      	ldr	r0, [pc, #12]	; (8003b6c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003b5e:	f003 fead 	bl	80078bc <HAL_TIM_Base_Stop_IT>

		}
	}
}
 8003b62:	bf00      	nop
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	200004a8 	.word	0x200004a8
 8003b70:	40020800 	.word	0x40020800
 8003b74:	20000000 	.word	0x20000000
 8003b78:	20000004 	.word	0x20000004

08003b7c <ReadFlash>:
void ReadFlash(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
	Flash_Read_Data(0x08020000, PID_Rx);
 8003b82:	4921      	ldr	r1, [pc, #132]	; (8003c08 <ReadFlash+0x8c>)
 8003b84:	4821      	ldr	r0, [pc, #132]	; (8003c0c <ReadFlash+0x90>)
 8003b86:	f7fe fa01 	bl	8001f8c <Flash_Read_Data>
	Convert_To_Str(PID_Rx, string_2);
 8003b8a:	4921      	ldr	r1, [pc, #132]	; (8003c10 <ReadFlash+0x94>)
 8003b8c:	481e      	ldr	r0, [pc, #120]	; (8003c08 <ReadFlash+0x8c>)
 8003b8e:	f7fe fa1c 	bl	8001fca <Convert_To_Str>
	char *KpinString = strtok(string_2," ");
 8003b92:	4920      	ldr	r1, [pc, #128]	; (8003c14 <ReadFlash+0x98>)
 8003b94:	481e      	ldr	r0, [pc, #120]	; (8003c10 <ReadFlash+0x94>)
 8003b96:	f007 f9a3 	bl	800aee0 <strtok>
 8003b9a:	60f8      	str	r0, [r7, #12]
	char *KiinString = strtok(NULL," ");
 8003b9c:	491d      	ldr	r1, [pc, #116]	; (8003c14 <ReadFlash+0x98>)
 8003b9e:	2000      	movs	r0, #0
 8003ba0:	f007 f99e 	bl	800aee0 <strtok>
 8003ba4:	60b8      	str	r0, [r7, #8]
	char *KdinString = strtok(NULL," ");
 8003ba6:	491b      	ldr	r1, [pc, #108]	; (8003c14 <ReadFlash+0x98>)
 8003ba8:	2000      	movs	r0, #0
 8003baa:	f007 f999 	bl	800aee0 <strtok>
 8003bae:	6078      	str	r0, [r7, #4]
	Kp = strtod(KpinString, NULL);
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	68f8      	ldr	r0, [r7, #12]
 8003bb4:	f007 f92e 	bl	800ae14 <strtod>
 8003bb8:	ec53 2b10 	vmov	r2, r3, d0
 8003bbc:	4610      	mov	r0, r2
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	f7fd f81a 	bl	8000bf8 <__aeabi_d2f>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	4a14      	ldr	r2, [pc, #80]	; (8003c18 <ReadFlash+0x9c>)
 8003bc8:	6013      	str	r3, [r2, #0]
	Ki = strtod(KiinString, NULL);
 8003bca:	2100      	movs	r1, #0
 8003bcc:	68b8      	ldr	r0, [r7, #8]
 8003bce:	f007 f921 	bl	800ae14 <strtod>
 8003bd2:	ec53 2b10 	vmov	r2, r3, d0
 8003bd6:	4610      	mov	r0, r2
 8003bd8:	4619      	mov	r1, r3
 8003bda:	f7fd f80d 	bl	8000bf8 <__aeabi_d2f>
 8003bde:	4603      	mov	r3, r0
 8003be0:	4a0e      	ldr	r2, [pc, #56]	; (8003c1c <ReadFlash+0xa0>)
 8003be2:	6013      	str	r3, [r2, #0]
	Kd = strtod(KdinString, NULL);
 8003be4:	2100      	movs	r1, #0
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f007 f914 	bl	800ae14 <strtod>
 8003bec:	ec53 2b10 	vmov	r2, r3, d0
 8003bf0:	4610      	mov	r0, r2
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	f7fd f800 	bl	8000bf8 <__aeabi_d2f>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	4a09      	ldr	r2, [pc, #36]	; (8003c20 <ReadFlash+0xa4>)
 8003bfc:	6013      	str	r3, [r2, #0]

}
 8003bfe:	bf00      	nop
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	200005c4 	.word	0x200005c4
 8003c0c:	08020000 	.word	0x08020000
 8003c10:	200006ac 	.word	0x200006ac
 8003c14:	0800e5d8 	.word	0x0800e5d8
 8003c18:	20000264 	.word	0x20000264
 8003c1c:	20000268 	.word	0x20000268
 8003c20:	2000026c 	.word	0x2000026c

08003c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c24:	b480      	push	{r7}
 8003c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c28:	b672      	cpsid	i
}
 8003c2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003c2c:	e7fe      	b.n	8003c2c <Error_Handler+0x8>
	...

08003c30 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c36:	2300      	movs	r3, #0
 8003c38:	607b      	str	r3, [r7, #4]
 8003c3a:	4b10      	ldr	r3, [pc, #64]	; (8003c7c <HAL_MspInit+0x4c>)
 8003c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c3e:	4a0f      	ldr	r2, [pc, #60]	; (8003c7c <HAL_MspInit+0x4c>)
 8003c40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c44:	6453      	str	r3, [r2, #68]	; 0x44
 8003c46:	4b0d      	ldr	r3, [pc, #52]	; (8003c7c <HAL_MspInit+0x4c>)
 8003c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c4e:	607b      	str	r3, [r7, #4]
 8003c50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c52:	2300      	movs	r3, #0
 8003c54:	603b      	str	r3, [r7, #0]
 8003c56:	4b09      	ldr	r3, [pc, #36]	; (8003c7c <HAL_MspInit+0x4c>)
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	4a08      	ldr	r2, [pc, #32]	; (8003c7c <HAL_MspInit+0x4c>)
 8003c5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c60:	6413      	str	r3, [r2, #64]	; 0x40
 8003c62:	4b06      	ldr	r3, [pc, #24]	; (8003c7c <HAL_MspInit+0x4c>)
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c6a:	603b      	str	r3, [r7, #0]
 8003c6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c6e:	bf00      	nop
 8003c70:	370c      	adds	r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	40023800 	.word	0x40023800

08003c80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b08a      	sub	sp, #40	; 0x28
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c88:	f107 0314 	add.w	r3, r7, #20
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	601a      	str	r2, [r3, #0]
 8003c90:	605a      	str	r2, [r3, #4]
 8003c92:	609a      	str	r2, [r3, #8]
 8003c94:	60da      	str	r2, [r3, #12]
 8003c96:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a33      	ldr	r2, [pc, #204]	; (8003d6c <HAL_ADC_MspInit+0xec>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d15f      	bne.n	8003d62 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	613b      	str	r3, [r7, #16]
 8003ca6:	4b32      	ldr	r3, [pc, #200]	; (8003d70 <HAL_ADC_MspInit+0xf0>)
 8003ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003caa:	4a31      	ldr	r2, [pc, #196]	; (8003d70 <HAL_ADC_MspInit+0xf0>)
 8003cac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cb0:	6453      	str	r3, [r2, #68]	; 0x44
 8003cb2:	4b2f      	ldr	r3, [pc, #188]	; (8003d70 <HAL_ADC_MspInit+0xf0>)
 8003cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cba:	613b      	str	r3, [r7, #16]
 8003cbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	60fb      	str	r3, [r7, #12]
 8003cc2:	4b2b      	ldr	r3, [pc, #172]	; (8003d70 <HAL_ADC_MspInit+0xf0>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc6:	4a2a      	ldr	r2, [pc, #168]	; (8003d70 <HAL_ADC_MspInit+0xf0>)
 8003cc8:	f043 0301 	orr.w	r3, r3, #1
 8003ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cce:	4b28      	ldr	r3, [pc, #160]	; (8003d70 <HAL_ADC_MspInit+0xf0>)
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	60fb      	str	r3, [r7, #12]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8003cda:	23fc      	movs	r3, #252	; 0xfc
 8003cdc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ce6:	f107 0314 	add.w	r3, r7, #20
 8003cea:	4619      	mov	r1, r3
 8003cec:	4821      	ldr	r0, [pc, #132]	; (8003d74 <HAL_ADC_MspInit+0xf4>)
 8003cee:	f002 fa1d 	bl	800612c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003cf2:	4b21      	ldr	r3, [pc, #132]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003cf4:	4a21      	ldr	r2, [pc, #132]	; (8003d7c <HAL_ADC_MspInit+0xfc>)
 8003cf6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003cf8:	4b1f      	ldr	r3, [pc, #124]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003cfe:	4b1e      	ldr	r3, [pc, #120]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d04:	4b1c      	ldr	r3, [pc, #112]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003d0a:	4b1b      	ldr	r3, [pc, #108]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003d0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d10:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003d12:	4b19      	ldr	r3, [pc, #100]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003d14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d18:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003d1a:	4b17      	ldr	r3, [pc, #92]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003d1c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d20:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003d22:	4b15      	ldr	r3, [pc, #84]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003d24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d28:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003d2a:	4b13      	ldr	r3, [pc, #76]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d30:	4b11      	ldr	r3, [pc, #68]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003d36:	4810      	ldr	r0, [pc, #64]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003d38:	f001 fb02 	bl	8005340 <HAL_DMA_Init>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d001      	beq.n	8003d46 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8003d42:	f7ff ff6f 	bl	8003c24 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a0b      	ldr	r2, [pc, #44]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003d4a:	639a      	str	r2, [r3, #56]	; 0x38
 8003d4c:	4a0a      	ldr	r2, [pc, #40]	; (8003d78 <HAL_ADC_MspInit+0xf8>)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003d52:	2200      	movs	r2, #0
 8003d54:	2100      	movs	r1, #0
 8003d56:	2012      	movs	r0, #18
 8003d58:	f001 fab7 	bl	80052ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003d5c:	2012      	movs	r0, #18
 8003d5e:	f001 fad0 	bl	8005302 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003d62:	bf00      	nop
 8003d64:	3728      	adds	r7, #40	; 0x28
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	40012000 	.word	0x40012000
 8003d70:	40023800 	.word	0x40023800
 8003d74:	40020000 	.word	0x40020000
 8003d78:	200005f0 	.word	0x200005f0
 8003d7c:	40026410 	.word	0x40026410

08003d80 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b08a      	sub	sp, #40	; 0x28
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d88:	f107 0314 	add.w	r3, r7, #20
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	601a      	str	r2, [r3, #0]
 8003d90:	605a      	str	r2, [r3, #4]
 8003d92:	609a      	str	r2, [r3, #8]
 8003d94:	60da      	str	r2, [r3, #12]
 8003d96:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a28      	ldr	r2, [pc, #160]	; (8003e40 <HAL_I2C_MspInit+0xc0>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d14a      	bne.n	8003e38 <HAL_I2C_MspInit+0xb8>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003da2:	2300      	movs	r3, #0
 8003da4:	613b      	str	r3, [r7, #16]
 8003da6:	4b27      	ldr	r3, [pc, #156]	; (8003e44 <HAL_I2C_MspInit+0xc4>)
 8003da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003daa:	4a26      	ldr	r2, [pc, #152]	; (8003e44 <HAL_I2C_MspInit+0xc4>)
 8003dac:	f043 0301 	orr.w	r3, r3, #1
 8003db0:	6313      	str	r3, [r2, #48]	; 0x30
 8003db2:	4b24      	ldr	r3, [pc, #144]	; (8003e44 <HAL_I2C_MspInit+0xc4>)
 8003db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	613b      	str	r3, [r7, #16]
 8003dbc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	60fb      	str	r3, [r7, #12]
 8003dc2:	4b20      	ldr	r3, [pc, #128]	; (8003e44 <HAL_I2C_MspInit+0xc4>)
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc6:	4a1f      	ldr	r2, [pc, #124]	; (8003e44 <HAL_I2C_MspInit+0xc4>)
 8003dc8:	f043 0302 	orr.w	r3, r3, #2
 8003dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dce:	4b1d      	ldr	r3, [pc, #116]	; (8003e44 <HAL_I2C_MspInit+0xc4>)
 8003dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	60fb      	str	r3, [r7, #12]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PA8     ------> I2C3_SCL
    PB4     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003dda:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003dde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003de0:	2312      	movs	r3, #18
 8003de2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003de4:	2301      	movs	r3, #1
 8003de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003de8:	2303      	movs	r3, #3
 8003dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003dec:	2304      	movs	r3, #4
 8003dee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003df0:	f107 0314 	add.w	r3, r7, #20
 8003df4:	4619      	mov	r1, r3
 8003df6:	4814      	ldr	r0, [pc, #80]	; (8003e48 <HAL_I2C_MspInit+0xc8>)
 8003df8:	f002 f998 	bl	800612c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003dfc:	2310      	movs	r3, #16
 8003dfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e00:	2312      	movs	r3, #18
 8003e02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e04:	2301      	movs	r3, #1
 8003e06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 8003e0c:	2309      	movs	r3, #9
 8003e0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e10:	f107 0314 	add.w	r3, r7, #20
 8003e14:	4619      	mov	r1, r3
 8003e16:	480d      	ldr	r0, [pc, #52]	; (8003e4c <HAL_I2C_MspInit+0xcc>)
 8003e18:	f002 f988 	bl	800612c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	60bb      	str	r3, [r7, #8]
 8003e20:	4b08      	ldr	r3, [pc, #32]	; (8003e44 <HAL_I2C_MspInit+0xc4>)
 8003e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e24:	4a07      	ldr	r2, [pc, #28]	; (8003e44 <HAL_I2C_MspInit+0xc4>)
 8003e26:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003e2a:	6413      	str	r3, [r2, #64]	; 0x40
 8003e2c:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <HAL_I2C_MspInit+0xc4>)
 8003e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e30:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e34:	60bb      	str	r3, [r7, #8]
 8003e36:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003e38:	bf00      	nop
 8003e3a:	3728      	adds	r7, #40	; 0x28
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	40005c00 	.word	0x40005c00
 8003e44:	40023800 	.word	0x40023800
 8003e48:	40020000 	.word	0x40020000
 8003e4c:	40020400 	.word	0x40020400

08003e50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b08a      	sub	sp, #40	; 0x28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e58:	f107 0314 	add.w	r3, r7, #20
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	605a      	str	r2, [r3, #4]
 8003e62:	609a      	str	r2, [r3, #8]
 8003e64:	60da      	str	r2, [r3, #12]
 8003e66:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a19      	ldr	r2, [pc, #100]	; (8003ed4 <HAL_SPI_MspInit+0x84>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d12c      	bne.n	8003ecc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003e72:	2300      	movs	r3, #0
 8003e74:	613b      	str	r3, [r7, #16]
 8003e76:	4b18      	ldr	r3, [pc, #96]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	4a17      	ldr	r2, [pc, #92]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003e7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e80:	6413      	str	r3, [r2, #64]	; 0x40
 8003e82:	4b15      	ldr	r3, [pc, #84]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e8a:	613b      	str	r3, [r7, #16]
 8003e8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e8e:	2300      	movs	r3, #0
 8003e90:	60fb      	str	r3, [r7, #12]
 8003e92:	4b11      	ldr	r3, [pc, #68]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e96:	4a10      	ldr	r2, [pc, #64]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003e98:	f043 0302 	orr.w	r3, r3, #2
 8003e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e9e:	4b0e      	ldr	r3, [pc, #56]	; (8003ed8 <HAL_SPI_MspInit+0x88>)
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	f003 0302 	and.w	r3, r3, #2
 8003ea6:	60fb      	str	r3, [r7, #12]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003eaa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003eae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003ebc:	2305      	movs	r3, #5
 8003ebe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ec0:	f107 0314 	add.w	r3, r7, #20
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	4805      	ldr	r0, [pc, #20]	; (8003edc <HAL_SPI_MspInit+0x8c>)
 8003ec8:	f002 f930 	bl	800612c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003ecc:	bf00      	nop
 8003ece:	3728      	adds	r7, #40	; 0x28
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	40003800 	.word	0x40003800
 8003ed8:	40023800 	.word	0x40023800
 8003edc:	40020400 	.word	0x40020400

08003ee0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b08c      	sub	sp, #48	; 0x30
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee8:	f107 031c 	add.w	r3, r7, #28
 8003eec:	2200      	movs	r2, #0
 8003eee:	601a      	str	r2, [r3, #0]
 8003ef0:	605a      	str	r2, [r3, #4]
 8003ef2:	609a      	str	r2, [r3, #8]
 8003ef4:	60da      	str	r2, [r3, #12]
 8003ef6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f00:	d153      	bne.n	8003faa <HAL_TIM_Encoder_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f02:	2300      	movs	r3, #0
 8003f04:	61bb      	str	r3, [r7, #24]
 8003f06:	4b47      	ldr	r3, [pc, #284]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0a:	4a46      	ldr	r2, [pc, #280]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003f0c:	f043 0301 	orr.w	r3, r3, #1
 8003f10:	6413      	str	r3, [r2, #64]	; 0x40
 8003f12:	4b44      	ldr	r3, [pc, #272]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	61bb      	str	r3, [r7, #24]
 8003f1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f1e:	2300      	movs	r3, #0
 8003f20:	617b      	str	r3, [r7, #20]
 8003f22:	4b40      	ldr	r3, [pc, #256]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f26:	4a3f      	ldr	r2, [pc, #252]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003f28:	f043 0301 	orr.w	r3, r3, #1
 8003f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f2e:	4b3d      	ldr	r3, [pc, #244]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	617b      	str	r3, [r7, #20]
 8003f38:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	613b      	str	r3, [r7, #16]
 8003f3e:	4b39      	ldr	r3, [pc, #228]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f42:	4a38      	ldr	r2, [pc, #224]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003f44:	f043 0302 	orr.w	r3, r3, #2
 8003f48:	6313      	str	r3, [r2, #48]	; 0x30
 8003f4a:	4b36      	ldr	r3, [pc, #216]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	613b      	str	r3, [r7, #16]
 8003f54:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003f56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f60:	2300      	movs	r3, #0
 8003f62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f64:	2300      	movs	r3, #0
 8003f66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f6c:	f107 031c 	add.w	r3, r7, #28
 8003f70:	4619      	mov	r1, r3
 8003f72:	482d      	ldr	r0, [pc, #180]	; (8004028 <HAL_TIM_Encoder_MspInit+0x148>)
 8003f74:	f002 f8da 	bl	800612c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003f78:	2308      	movs	r3, #8
 8003f7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f80:	2300      	movs	r3, #0
 8003f82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f84:	2300      	movs	r3, #0
 8003f86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f8c:	f107 031c 	add.w	r3, r7, #28
 8003f90:	4619      	mov	r1, r3
 8003f92:	4826      	ldr	r0, [pc, #152]	; (800402c <HAL_TIM_Encoder_MspInit+0x14c>)
 8003f94:	f002 f8ca 	bl	800612c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003f98:	2200      	movs	r2, #0
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	201c      	movs	r0, #28
 8003f9e:	f001 f994 	bl	80052ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003fa2:	201c      	movs	r0, #28
 8003fa4:	f001 f9ad 	bl	8005302 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003fa8:	e038      	b.n	800401c <HAL_TIM_Encoder_MspInit+0x13c>
  else if(htim_encoder->Instance==TIM4)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a20      	ldr	r2, [pc, #128]	; (8004030 <HAL_TIM_Encoder_MspInit+0x150>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d133      	bne.n	800401c <HAL_TIM_Encoder_MspInit+0x13c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	4b1a      	ldr	r3, [pc, #104]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbc:	4a19      	ldr	r2, [pc, #100]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003fbe:	f043 0304 	orr.w	r3, r3, #4
 8003fc2:	6413      	str	r3, [r2, #64]	; 0x40
 8003fc4:	4b17      	ldr	r3, [pc, #92]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc8:	f003 0304 	and.w	r3, r3, #4
 8003fcc:	60fb      	str	r3, [r7, #12]
 8003fce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	60bb      	str	r3, [r7, #8]
 8003fd4:	4b13      	ldr	r3, [pc, #76]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd8:	4a12      	ldr	r2, [pc, #72]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003fda:	f043 0302 	orr.w	r3, r3, #2
 8003fde:	6313      	str	r3, [r2, #48]	; 0x30
 8003fe0:	4b10      	ldr	r3, [pc, #64]	; (8004024 <HAL_TIM_Encoder_MspInit+0x144>)
 8003fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	60bb      	str	r3, [r7, #8]
 8003fea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003fec:	23c0      	movs	r3, #192	; 0xc0
 8003fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ff0:	2302      	movs	r3, #2
 8003ff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004000:	f107 031c 	add.w	r3, r7, #28
 8004004:	4619      	mov	r1, r3
 8004006:	4809      	ldr	r0, [pc, #36]	; (800402c <HAL_TIM_Encoder_MspInit+0x14c>)
 8004008:	f002 f890 	bl	800612c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800400c:	2200      	movs	r2, #0
 800400e:	2100      	movs	r1, #0
 8004010:	201e      	movs	r0, #30
 8004012:	f001 f95a 	bl	80052ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004016:	201e      	movs	r0, #30
 8004018:	f001 f973 	bl	8005302 <HAL_NVIC_EnableIRQ>
}
 800401c:	bf00      	nop
 800401e:	3730      	adds	r7, #48	; 0x30
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	40023800 	.word	0x40023800
 8004028:	40020000 	.word	0x40020000
 800402c:	40020400 	.word	0x40020400
 8004030:	40000800 	.word	0x40000800

08004034 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004034:	b480      	push	{r7}
 8004036:	b085      	sub	sp, #20
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a0b      	ldr	r2, [pc, #44]	; (8004070 <HAL_TIM_PWM_MspInit+0x3c>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d10d      	bne.n	8004062 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004046:	2300      	movs	r3, #0
 8004048:	60fb      	str	r3, [r7, #12]
 800404a:	4b0a      	ldr	r3, [pc, #40]	; (8004074 <HAL_TIM_PWM_MspInit+0x40>)
 800404c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404e:	4a09      	ldr	r2, [pc, #36]	; (8004074 <HAL_TIM_PWM_MspInit+0x40>)
 8004050:	f043 0302 	orr.w	r3, r3, #2
 8004054:	6413      	str	r3, [r2, #64]	; 0x40
 8004056:	4b07      	ldr	r3, [pc, #28]	; (8004074 <HAL_TIM_PWM_MspInit+0x40>)
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	60fb      	str	r3, [r7, #12]
 8004060:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004062:	bf00      	nop
 8004064:	3714      	adds	r7, #20
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr
 800406e:	bf00      	nop
 8004070:	40000400 	.word	0x40000400
 8004074:	40023800 	.word	0x40023800

08004078 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a0e      	ldr	r2, [pc, #56]	; (80040c0 <HAL_TIM_Base_MspInit+0x48>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d115      	bne.n	80040b6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800408a:	2300      	movs	r3, #0
 800408c:	60fb      	str	r3, [r7, #12]
 800408e:	4b0d      	ldr	r3, [pc, #52]	; (80040c4 <HAL_TIM_Base_MspInit+0x4c>)
 8004090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004092:	4a0c      	ldr	r2, [pc, #48]	; (80040c4 <HAL_TIM_Base_MspInit+0x4c>)
 8004094:	f043 0308 	orr.w	r3, r3, #8
 8004098:	6413      	str	r3, [r2, #64]	; 0x40
 800409a:	4b0a      	ldr	r3, [pc, #40]	; (80040c4 <HAL_TIM_Base_MspInit+0x4c>)
 800409c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	60fb      	str	r3, [r7, #12]
 80040a4:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80040a6:	2200      	movs	r2, #0
 80040a8:	2100      	movs	r1, #0
 80040aa:	2032      	movs	r0, #50	; 0x32
 80040ac:	f001 f90d 	bl	80052ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80040b0:	2032      	movs	r0, #50	; 0x32
 80040b2:	f001 f926 	bl	8005302 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80040b6:	bf00      	nop
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	40000c00 	.word	0x40000c00
 80040c4:	40023800 	.word	0x40023800

080040c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b088      	sub	sp, #32
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040d0:	f107 030c 	add.w	r3, r7, #12
 80040d4:	2200      	movs	r2, #0
 80040d6:	601a      	str	r2, [r3, #0]
 80040d8:	605a      	str	r2, [r3, #4]
 80040da:	609a      	str	r2, [r3, #8]
 80040dc:	60da      	str	r2, [r3, #12]
 80040de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a12      	ldr	r2, [pc, #72]	; (8004130 <HAL_TIM_MspPostInit+0x68>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d11d      	bne.n	8004126 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ea:	2300      	movs	r3, #0
 80040ec:	60bb      	str	r3, [r7, #8]
 80040ee:	4b11      	ldr	r3, [pc, #68]	; (8004134 <HAL_TIM_MspPostInit+0x6c>)
 80040f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f2:	4a10      	ldr	r2, [pc, #64]	; (8004134 <HAL_TIM_MspPostInit+0x6c>)
 80040f4:	f043 0302 	orr.w	r3, r3, #2
 80040f8:	6313      	str	r3, [r2, #48]	; 0x30
 80040fa:	4b0e      	ldr	r3, [pc, #56]	; (8004134 <HAL_TIM_MspPostInit+0x6c>)
 80040fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fe:	f003 0302 	and.w	r3, r3, #2
 8004102:	60bb      	str	r3, [r7, #8]
 8004104:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004106:	2303      	movs	r3, #3
 8004108:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800410a:	2302      	movs	r3, #2
 800410c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800410e:	2300      	movs	r3, #0
 8004110:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004112:	2300      	movs	r3, #0
 8004114:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004116:	2302      	movs	r3, #2
 8004118:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800411a:	f107 030c 	add.w	r3, r7, #12
 800411e:	4619      	mov	r1, r3
 8004120:	4805      	ldr	r0, [pc, #20]	; (8004138 <HAL_TIM_MspPostInit+0x70>)
 8004122:	f002 f803 	bl	800612c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004126:	bf00      	nop
 8004128:	3720      	adds	r7, #32
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	40000400 	.word	0x40000400
 8004134:	40023800 	.word	0x40023800
 8004138:	40020400 	.word	0x40020400

0800413c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b08c      	sub	sp, #48	; 0x30
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004144:	f107 031c 	add.w	r3, r7, #28
 8004148:	2200      	movs	r2, #0
 800414a:	601a      	str	r2, [r3, #0]
 800414c:	605a      	str	r2, [r3, #4]
 800414e:	609a      	str	r2, [r3, #8]
 8004150:	60da      	str	r2, [r3, #12]
 8004152:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a37      	ldr	r2, [pc, #220]	; (8004238 <HAL_UART_MspInit+0xfc>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d12d      	bne.n	80041ba <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800415e:	2300      	movs	r3, #0
 8004160:	61bb      	str	r3, [r7, #24]
 8004162:	4b36      	ldr	r3, [pc, #216]	; (800423c <HAL_UART_MspInit+0x100>)
 8004164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004166:	4a35      	ldr	r2, [pc, #212]	; (800423c <HAL_UART_MspInit+0x100>)
 8004168:	f043 0310 	orr.w	r3, r3, #16
 800416c:	6453      	str	r3, [r2, #68]	; 0x44
 800416e:	4b33      	ldr	r3, [pc, #204]	; (800423c <HAL_UART_MspInit+0x100>)
 8004170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004172:	f003 0310 	and.w	r3, r3, #16
 8004176:	61bb      	str	r3, [r7, #24]
 8004178:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800417a:	2300      	movs	r3, #0
 800417c:	617b      	str	r3, [r7, #20]
 800417e:	4b2f      	ldr	r3, [pc, #188]	; (800423c <HAL_UART_MspInit+0x100>)
 8004180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004182:	4a2e      	ldr	r2, [pc, #184]	; (800423c <HAL_UART_MspInit+0x100>)
 8004184:	f043 0301 	orr.w	r3, r3, #1
 8004188:	6313      	str	r3, [r2, #48]	; 0x30
 800418a:	4b2c      	ldr	r3, [pc, #176]	; (800423c <HAL_UART_MspInit+0x100>)
 800418c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	617b      	str	r3, [r7, #20]
 8004194:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004196:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800419a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800419c:	2302      	movs	r3, #2
 800419e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a0:	2300      	movs	r3, #0
 80041a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041a4:	2303      	movs	r3, #3
 80041a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80041a8:	2307      	movs	r3, #7
 80041aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041ac:	f107 031c 	add.w	r3, r7, #28
 80041b0:	4619      	mov	r1, r3
 80041b2:	4823      	ldr	r0, [pc, #140]	; (8004240 <HAL_UART_MspInit+0x104>)
 80041b4:	f001 ffba 	bl	800612c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80041b8:	e039      	b.n	800422e <HAL_UART_MspInit+0xf2>
  else if(huart->Instance==USART6)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a21      	ldr	r2, [pc, #132]	; (8004244 <HAL_UART_MspInit+0x108>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d134      	bne.n	800422e <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART6_CLK_ENABLE();
 80041c4:	2300      	movs	r3, #0
 80041c6:	613b      	str	r3, [r7, #16]
 80041c8:	4b1c      	ldr	r3, [pc, #112]	; (800423c <HAL_UART_MspInit+0x100>)
 80041ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041cc:	4a1b      	ldr	r2, [pc, #108]	; (800423c <HAL_UART_MspInit+0x100>)
 80041ce:	f043 0320 	orr.w	r3, r3, #32
 80041d2:	6453      	str	r3, [r2, #68]	; 0x44
 80041d4:	4b19      	ldr	r3, [pc, #100]	; (800423c <HAL_UART_MspInit+0x100>)
 80041d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041d8:	f003 0320 	and.w	r3, r3, #32
 80041dc:	613b      	str	r3, [r7, #16]
 80041de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041e0:	2300      	movs	r3, #0
 80041e2:	60fb      	str	r3, [r7, #12]
 80041e4:	4b15      	ldr	r3, [pc, #84]	; (800423c <HAL_UART_MspInit+0x100>)
 80041e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e8:	4a14      	ldr	r2, [pc, #80]	; (800423c <HAL_UART_MspInit+0x100>)
 80041ea:	f043 0301 	orr.w	r3, r3, #1
 80041ee:	6313      	str	r3, [r2, #48]	; 0x30
 80041f0:	4b12      	ldr	r3, [pc, #72]	; (800423c <HAL_UART_MspInit+0x100>)
 80041f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	60fb      	str	r3, [r7, #12]
 80041fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80041fc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004202:	2302      	movs	r3, #2
 8004204:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004206:	2300      	movs	r3, #0
 8004208:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800420a:	2303      	movs	r3, #3
 800420c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800420e:	2308      	movs	r3, #8
 8004210:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004212:	f107 031c 	add.w	r3, r7, #28
 8004216:	4619      	mov	r1, r3
 8004218:	4809      	ldr	r0, [pc, #36]	; (8004240 <HAL_UART_MspInit+0x104>)
 800421a:	f001 ff87 	bl	800612c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800421e:	2200      	movs	r2, #0
 8004220:	2100      	movs	r1, #0
 8004222:	2047      	movs	r0, #71	; 0x47
 8004224:	f001 f851 	bl	80052ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004228:	2047      	movs	r0, #71	; 0x47
 800422a:	f001 f86a 	bl	8005302 <HAL_NVIC_EnableIRQ>
}
 800422e:	bf00      	nop
 8004230:	3730      	adds	r7, #48	; 0x30
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	40011000 	.word	0x40011000
 800423c:	40023800 	.word	0x40023800
 8004240:	40020000 	.word	0x40020000
 8004244:	40011400 	.word	0x40011400

08004248 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004248:	b480      	push	{r7}
 800424a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800424c:	e7fe      	b.n	800424c <NMI_Handler+0x4>

0800424e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800424e:	b480      	push	{r7}
 8004250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004252:	e7fe      	b.n	8004252 <HardFault_Handler+0x4>

08004254 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004254:	b480      	push	{r7}
 8004256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004258:	e7fe      	b.n	8004258 <MemManage_Handler+0x4>

0800425a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800425a:	b480      	push	{r7}
 800425c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800425e:	e7fe      	b.n	800425e <BusFault_Handler+0x4>

08004260 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004260:	b480      	push	{r7}
 8004262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004264:	e7fe      	b.n	8004264 <UsageFault_Handler+0x4>

08004266 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004266:	b480      	push	{r7}
 8004268:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800426a:	bf00      	nop
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004274:	b480      	push	{r7}
 8004276:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004278:	bf00      	nop
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr

08004282 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004282:	b480      	push	{r7}
 8004284:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004286:	bf00      	nop
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
//		old_countLeft = countLeft;
//		old_countRight = countRight;
//		indx = 0;
//	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004294:	f000 f99e 	bl	80045d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004298:	bf00      	nop
 800429a:	bd80      	pop	{r7, pc}

0800429c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80042a0:	4802      	ldr	r0, [pc, #8]	; (80042ac <ADC_IRQHandler+0x10>)
 80042a2:	f000 fa1e 	bl	80046e2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80042a6:	bf00      	nop
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	20000538 	.word	0x20000538

080042b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80042b4:	4802      	ldr	r0, [pc, #8]	; (80042c0 <TIM2_IRQHandler+0x10>)
 80042b6:	f003 fcd5 	bl	8007c64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80042ba:	bf00      	nop
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	20000664 	.word	0x20000664

080042c4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80042c8:	4802      	ldr	r0, [pc, #8]	; (80042d4 <TIM4_IRQHandler+0x10>)
 80042ca:	f003 fccb 	bl	8007c64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80042ce:	bf00      	nop
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	2000043c 	.word	0x2000043c

080042d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80042dc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80042e0:	f002 f8da 	bl	8006498 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80042e4:	bf00      	nop
 80042e6:	bd80      	pop	{r7, pc}

080042e8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80042ec:	4802      	ldr	r0, [pc, #8]	; (80042f8 <TIM5_IRQHandler+0x10>)
 80042ee:	f003 fcb9 	bl	8007c64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80042f2:	bf00      	nop
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	200004a8 	.word	0x200004a8

080042fc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004300:	4802      	ldr	r0, [pc, #8]	; (800430c <DMA2_Stream0_IRQHandler+0x10>)
 8004302:	f001 f9b5 	bl	8005670 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004306:	bf00      	nop
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	200005f0 	.word	0x200005f0

08004310 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

//	Uart_isr (&huart6);

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004314:	4802      	ldr	r0, [pc, #8]	; (8004320 <USART6_IRQHandler+0x10>)
 8004316:	f004 fbbd 	bl	8008a94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800431a:	bf00      	nop
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	2000034c 	.word	0x2000034c

08004324 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004324:	b480      	push	{r7}
 8004326:	af00      	add	r7, sp, #0
	return 1;
 8004328:	2301      	movs	r3, #1
}
 800432a:	4618      	mov	r0, r3
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <_kill>:

int _kill(int pid, int sig)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800433e:	f005 fa61 	bl	8009804 <__errno>
 8004342:	4603      	mov	r3, r0
 8004344:	2216      	movs	r2, #22
 8004346:	601a      	str	r2, [r3, #0]
	return -1;
 8004348:	f04f 33ff 	mov.w	r3, #4294967295
}
 800434c:	4618      	mov	r0, r3
 800434e:	3708      	adds	r7, #8
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <_exit>:

void _exit (int status)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800435c:	f04f 31ff 	mov.w	r1, #4294967295
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f7ff ffe7 	bl	8004334 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004366:	e7fe      	b.n	8004366 <_exit+0x12>

08004368 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004374:	2300      	movs	r3, #0
 8004376:	617b      	str	r3, [r7, #20]
 8004378:	e00a      	b.n	8004390 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800437a:	f3af 8000 	nop.w
 800437e:	4601      	mov	r1, r0
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	1c5a      	adds	r2, r3, #1
 8004384:	60ba      	str	r2, [r7, #8]
 8004386:	b2ca      	uxtb	r2, r1
 8004388:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	3301      	adds	r3, #1
 800438e:	617b      	str	r3, [r7, #20]
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	429a      	cmp	r2, r3
 8004396:	dbf0      	blt.n	800437a <_read+0x12>
	}

return len;
 8004398:	687b      	ldr	r3, [r7, #4]
}
 800439a:	4618      	mov	r0, r3
 800439c:	3718      	adds	r7, #24
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b086      	sub	sp, #24
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	60f8      	str	r0, [r7, #12]
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043ae:	2300      	movs	r3, #0
 80043b0:	617b      	str	r3, [r7, #20]
 80043b2:	e009      	b.n	80043c8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	1c5a      	adds	r2, r3, #1
 80043b8:	60ba      	str	r2, [r7, #8]
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	4618      	mov	r0, r3
 80043be:	f7fe fa85 	bl	80028cc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	3301      	adds	r3, #1
 80043c6:	617b      	str	r3, [r7, #20]
 80043c8:	697a      	ldr	r2, [r7, #20]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	dbf1      	blt.n	80043b4 <_write+0x12>
	}
	return len;
 80043d0:	687b      	ldr	r3, [r7, #4]
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3718      	adds	r7, #24
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <_close>:

int _close(int file)
{
 80043da:	b480      	push	{r7}
 80043dc:	b083      	sub	sp, #12
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
	return -1;
 80043e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr

080043f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80043f2:	b480      	push	{r7}
 80043f4:	b083      	sub	sp, #12
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
 80043fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004402:	605a      	str	r2, [r3, #4]
	return 0;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	370c      	adds	r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr

08004412 <_isatty>:

int _isatty(int file)
{
 8004412:	b480      	push	{r7}
 8004414:	b083      	sub	sp, #12
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
	return 1;
 800441a:	2301      	movs	r3, #1
}
 800441c:	4618      	mov	r0, r3
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
	return 0;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3714      	adds	r7, #20
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr
	...

08004444 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800444c:	4a14      	ldr	r2, [pc, #80]	; (80044a0 <_sbrk+0x5c>)
 800444e:	4b15      	ldr	r3, [pc, #84]	; (80044a4 <_sbrk+0x60>)
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004458:	4b13      	ldr	r3, [pc, #76]	; (80044a8 <_sbrk+0x64>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d102      	bne.n	8004466 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004460:	4b11      	ldr	r3, [pc, #68]	; (80044a8 <_sbrk+0x64>)
 8004462:	4a12      	ldr	r2, [pc, #72]	; (80044ac <_sbrk+0x68>)
 8004464:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004466:	4b10      	ldr	r3, [pc, #64]	; (80044a8 <_sbrk+0x64>)
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4413      	add	r3, r2
 800446e:	693a      	ldr	r2, [r7, #16]
 8004470:	429a      	cmp	r2, r3
 8004472:	d207      	bcs.n	8004484 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004474:	f005 f9c6 	bl	8009804 <__errno>
 8004478:	4603      	mov	r3, r0
 800447a:	220c      	movs	r2, #12
 800447c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800447e:	f04f 33ff 	mov.w	r3, #4294967295
 8004482:	e009      	b.n	8004498 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004484:	4b08      	ldr	r3, [pc, #32]	; (80044a8 <_sbrk+0x64>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800448a:	4b07      	ldr	r3, [pc, #28]	; (80044a8 <_sbrk+0x64>)
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4413      	add	r3, r2
 8004492:	4a05      	ldr	r2, [pc, #20]	; (80044a8 <_sbrk+0x64>)
 8004494:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004496:	68fb      	ldr	r3, [r7, #12]
}
 8004498:	4618      	mov	r0, r3
 800449a:	3718      	adds	r7, #24
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	20010000 	.word	0x20010000
 80044a4:	00000400 	.word	0x00000400
 80044a8:	20000270 	.word	0x20000270
 80044ac:	200006f0 	.word	0x200006f0

080044b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044b0:	b480      	push	{r7}
 80044b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044b4:	4b08      	ldr	r3, [pc, #32]	; (80044d8 <SystemInit+0x28>)
 80044b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044ba:	4a07      	ldr	r2, [pc, #28]	; (80044d8 <SystemInit+0x28>)
 80044bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80044c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80044c4:	4b04      	ldr	r3, [pc, #16]	; (80044d8 <SystemInit+0x28>)
 80044c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044ca:	609a      	str	r2, [r3, #8]
#endif
}
 80044cc:	bf00      	nop
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	e000ed00 	.word	0xe000ed00

080044dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80044dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004514 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80044e0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80044e2:	e003      	b.n	80044ec <LoopCopyDataInit>

080044e4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80044e4:	4b0c      	ldr	r3, [pc, #48]	; (8004518 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80044e6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80044e8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80044ea:	3104      	adds	r1, #4

080044ec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80044ec:	480b      	ldr	r0, [pc, #44]	; (800451c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80044ee:	4b0c      	ldr	r3, [pc, #48]	; (8004520 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80044f0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80044f2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80044f4:	d3f6      	bcc.n	80044e4 <CopyDataInit>
  ldr  r2, =_sbss
 80044f6:	4a0b      	ldr	r2, [pc, #44]	; (8004524 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80044f8:	e002      	b.n	8004500 <LoopFillZerobss>

080044fa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80044fa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80044fc:	f842 3b04 	str.w	r3, [r2], #4

08004500 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004500:	4b09      	ldr	r3, [pc, #36]	; (8004528 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004502:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004504:	d3f9      	bcc.n	80044fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004506:	f7ff ffd3 	bl	80044b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800450a:	f005 f981 	bl	8009810 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800450e:	f7fe fa45 	bl	800299c <main>
  bx  lr    
 8004512:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004514:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8004518:	0800eb70 	.word	0x0800eb70
  ldr  r0, =_sdata
 800451c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004520:	20000228 	.word	0x20000228
  ldr  r2, =_sbss
 8004524:	20000228 	.word	0x20000228
  ldr  r3, = _ebss
 8004528:	200006ec 	.word	0x200006ec

0800452c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800452c:	e7fe      	b.n	800452c <DMA1_Stream0_IRQHandler>
	...

08004530 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004534:	4b0e      	ldr	r3, [pc, #56]	; (8004570 <HAL_Init+0x40>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a0d      	ldr	r2, [pc, #52]	; (8004570 <HAL_Init+0x40>)
 800453a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800453e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004540:	4b0b      	ldr	r3, [pc, #44]	; (8004570 <HAL_Init+0x40>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a0a      	ldr	r2, [pc, #40]	; (8004570 <HAL_Init+0x40>)
 8004546:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800454a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800454c:	4b08      	ldr	r3, [pc, #32]	; (8004570 <HAL_Init+0x40>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a07      	ldr	r2, [pc, #28]	; (8004570 <HAL_Init+0x40>)
 8004552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004556:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004558:	2003      	movs	r0, #3
 800455a:	f000 feab 	bl	80052b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800455e:	2000      	movs	r0, #0
 8004560:	f000 f808 	bl	8004574 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004564:	f7ff fb64 	bl	8003c30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	40023c00 	.word	0x40023c00

08004574 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800457c:	4b12      	ldr	r3, [pc, #72]	; (80045c8 <HAL_InitTick+0x54>)
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	4b12      	ldr	r3, [pc, #72]	; (80045cc <HAL_InitTick+0x58>)
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	4619      	mov	r1, r3
 8004586:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800458a:	fbb3 f3f1 	udiv	r3, r3, r1
 800458e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004592:	4618      	mov	r0, r3
 8004594:	f000 fec7 	bl	8005326 <HAL_SYSTICK_Config>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e00e      	b.n	80045c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b0f      	cmp	r3, #15
 80045a6:	d80a      	bhi.n	80045be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045a8:	2200      	movs	r2, #0
 80045aa:	6879      	ldr	r1, [r7, #4]
 80045ac:	f04f 30ff 	mov.w	r0, #4294967295
 80045b0:	f000 fe8b 	bl	80052ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80045b4:	4a06      	ldr	r2, [pc, #24]	; (80045d0 <HAL_InitTick+0x5c>)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
 80045bc:	e000      	b.n	80045c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3708      	adds	r7, #8
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	20000048 	.word	0x20000048
 80045cc:	20000050 	.word	0x20000050
 80045d0:	2000004c 	.word	0x2000004c

080045d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045d4:	b480      	push	{r7}
 80045d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80045d8:	4b06      	ldr	r3, [pc, #24]	; (80045f4 <HAL_IncTick+0x20>)
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	461a      	mov	r2, r3
 80045de:	4b06      	ldr	r3, [pc, #24]	; (80045f8 <HAL_IncTick+0x24>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4413      	add	r3, r2
 80045e4:	4a04      	ldr	r2, [pc, #16]	; (80045f8 <HAL_IncTick+0x24>)
 80045e6:	6013      	str	r3, [r2, #0]
}
 80045e8:	bf00      	nop
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	20000050 	.word	0x20000050
 80045f8:	200006b8 	.word	0x200006b8

080045fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045fc:	b480      	push	{r7}
 80045fe:	af00      	add	r7, sp, #0
  return uwTick;
 8004600:	4b03      	ldr	r3, [pc, #12]	; (8004610 <HAL_GetTick+0x14>)
 8004602:	681b      	ldr	r3, [r3, #0]
}
 8004604:	4618      	mov	r0, r3
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop
 8004610:	200006b8 	.word	0x200006b8

08004614 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800461c:	f7ff ffee 	bl	80045fc <HAL_GetTick>
 8004620:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800462c:	d005      	beq.n	800463a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800462e:	4b0a      	ldr	r3, [pc, #40]	; (8004658 <HAL_Delay+0x44>)
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	461a      	mov	r2, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4413      	add	r3, r2
 8004638:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800463a:	bf00      	nop
 800463c:	f7ff ffde 	bl	80045fc <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	429a      	cmp	r2, r3
 800464a:	d8f7      	bhi.n	800463c <HAL_Delay+0x28>
  {
  }
}
 800464c:	bf00      	nop
 800464e:	bf00      	nop
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	20000050 	.word	0x20000050

0800465c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004664:	2300      	movs	r3, #0
 8004666:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e033      	b.n	80046da <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	2b00      	cmp	r3, #0
 8004678:	d109      	bne.n	800468e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7ff fb00 	bl	8003c80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004692:	f003 0310 	and.w	r3, r3, #16
 8004696:	2b00      	cmp	r3, #0
 8004698:	d118      	bne.n	80046cc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80046a2:	f023 0302 	bic.w	r3, r3, #2
 80046a6:	f043 0202 	orr.w	r2, r3, #2
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 fb92 	bl	8004dd8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046be:	f023 0303 	bic.w	r3, r3, #3
 80046c2:	f043 0201 	orr.w	r2, r3, #1
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	641a      	str	r2, [r3, #64]	; 0x40
 80046ca:	e001      	b.n	80046d0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80046d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b084      	sub	sp, #16
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80046ea:	2300      	movs	r3, #0
 80046ec:	60fb      	str	r3, [r7, #12]
 80046ee:	2300      	movs	r3, #0
 80046f0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	bf0c      	ite	eq
 8004700:	2301      	moveq	r3, #1
 8004702:	2300      	movne	r3, #0
 8004704:	b2db      	uxtb	r3, r3
 8004706:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f003 0320 	and.w	r3, r3, #32
 8004712:	2b20      	cmp	r3, #32
 8004714:	bf0c      	ite	eq
 8004716:	2301      	moveq	r3, #1
 8004718:	2300      	movne	r3, #0
 800471a:	b2db      	uxtb	r3, r3
 800471c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d049      	beq.n	80047b8 <HAL_ADC_IRQHandler+0xd6>
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d046      	beq.n	80047b8 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472e:	f003 0310 	and.w	r3, r3, #16
 8004732:	2b00      	cmp	r3, #0
 8004734:	d105      	bne.n	8004742 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d12b      	bne.n	80047a8 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004754:	2b00      	cmp	r3, #0
 8004756:	d127      	bne.n	80047a8 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004762:	2b00      	cmp	r3, #0
 8004764:	d006      	beq.n	8004774 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004770:	2b00      	cmp	r3, #0
 8004772:	d119      	bne.n	80047a8 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	685a      	ldr	r2, [r3, #4]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f022 0220 	bic.w	r2, r2, #32
 8004782:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004788:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004794:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d105      	bne.n	80047a8 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a0:	f043 0201 	orr.w	r2, r3, #1
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 f9cb 	bl	8004b44 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f06f 0212 	mvn.w	r2, #18
 80047b6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0304 	and.w	r3, r3, #4
 80047c2:	2b04      	cmp	r3, #4
 80047c4:	bf0c      	ite	eq
 80047c6:	2301      	moveq	r3, #1
 80047c8:	2300      	movne	r3, #0
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d8:	2b80      	cmp	r3, #128	; 0x80
 80047da:	bf0c      	ite	eq
 80047dc:	2301      	moveq	r3, #1
 80047de:	2300      	movne	r3, #0
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d057      	beq.n	800489a <HAL_ADC_IRQHandler+0x1b8>
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d054      	beq.n	800489a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f4:	f003 0310 	and.w	r3, r3, #16
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d105      	bne.n	8004808 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004800:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d139      	bne.n	800488a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800481c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004820:	2b00      	cmp	r3, #0
 8004822:	d006      	beq.n	8004832 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800482e:	2b00      	cmp	r3, #0
 8004830:	d12b      	bne.n	800488a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800483c:	2b00      	cmp	r3, #0
 800483e:	d124      	bne.n	800488a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800484a:	2b00      	cmp	r3, #0
 800484c:	d11d      	bne.n	800488a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004852:	2b00      	cmp	r3, #0
 8004854:	d119      	bne.n	800488a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	685a      	ldr	r2, [r3, #4]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004864:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800487a:	2b00      	cmp	r3, #0
 800487c:	d105      	bne.n	800488a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004882:	f043 0201 	orr.w	r2, r3, #1
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 fc22 	bl	80050d4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f06f 020c 	mvn.w	r2, #12
 8004898:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0301 	and.w	r3, r3, #1
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	bf0c      	ite	eq
 80048a8:	2301      	moveq	r3, #1
 80048aa:	2300      	movne	r3, #0
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ba:	2b40      	cmp	r3, #64	; 0x40
 80048bc:	bf0c      	ite	eq
 80048be:	2301      	moveq	r3, #1
 80048c0:	2300      	movne	r3, #0
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d017      	beq.n	80048fc <HAL_ADC_IRQHandler+0x21a>
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d014      	beq.n	80048fc <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d10d      	bne.n	80048fc <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 f93d 	bl	8004b6c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f06f 0201 	mvn.w	r2, #1
 80048fa:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0320 	and.w	r3, r3, #32
 8004906:	2b20      	cmp	r3, #32
 8004908:	bf0c      	ite	eq
 800490a:	2301      	moveq	r3, #1
 800490c:	2300      	movne	r3, #0
 800490e:	b2db      	uxtb	r3, r3
 8004910:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800491c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004920:	bf0c      	ite	eq
 8004922:	2301      	moveq	r3, #1
 8004924:	2300      	movne	r3, #0
 8004926:	b2db      	uxtb	r3, r3
 8004928:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d015      	beq.n	800495c <HAL_ADC_IRQHandler+0x27a>
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d012      	beq.n	800495c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800493a:	f043 0202 	orr.w	r2, r3, #2
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f06f 0220 	mvn.w	r2, #32
 800494a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 f917 	bl	8004b80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f06f 0220 	mvn.w	r2, #32
 800495a:	601a      	str	r2, [r3, #0]
  }
}
 800495c:	bf00      	nop
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800497a:	2b01      	cmp	r3, #1
 800497c:	d101      	bne.n	8004982 <HAL_ADC_Start_DMA+0x1e>
 800497e:	2302      	movs	r3, #2
 8004980:	e0ce      	b.n	8004b20 <HAL_ADC_Start_DMA+0x1bc>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f003 0301 	and.w	r3, r3, #1
 8004994:	2b01      	cmp	r3, #1
 8004996:	d018      	beq.n	80049ca <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	689a      	ldr	r2, [r3, #8]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f042 0201 	orr.w	r2, r2, #1
 80049a6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80049a8:	4b5f      	ldr	r3, [pc, #380]	; (8004b28 <HAL_ADC_Start_DMA+0x1c4>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a5f      	ldr	r2, [pc, #380]	; (8004b2c <HAL_ADC_Start_DMA+0x1c8>)
 80049ae:	fba2 2303 	umull	r2, r3, r2, r3
 80049b2:	0c9a      	lsrs	r2, r3, #18
 80049b4:	4613      	mov	r3, r2
 80049b6:	005b      	lsls	r3, r3, #1
 80049b8:	4413      	add	r3, r2
 80049ba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80049bc:	e002      	b.n	80049c4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	3b01      	subs	r3, #1
 80049c2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1f9      	bne.n	80049be <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049d8:	d107      	bne.n	80049ea <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689a      	ldr	r2, [r3, #8]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	f040 8086 	bne.w	8004b06 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004a02:	f023 0301 	bic.w	r3, r3, #1
 8004a06:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d007      	beq.n	8004a2c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a20:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a24:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a38:	d106      	bne.n	8004a48 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a3e:	f023 0206 	bic.w	r2, r3, #6
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	645a      	str	r2, [r3, #68]	; 0x44
 8004a46:	e002      	b.n	8004a4e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a56:	4b36      	ldr	r3, [pc, #216]	; (8004b30 <HAL_ADC_Start_DMA+0x1cc>)
 8004a58:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a5e:	4a35      	ldr	r2, [pc, #212]	; (8004b34 <HAL_ADC_Start_DMA+0x1d0>)
 8004a60:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a66:	4a34      	ldr	r2, [pc, #208]	; (8004b38 <HAL_ADC_Start_DMA+0x1d4>)
 8004a68:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6e:	4a33      	ldr	r2, [pc, #204]	; (8004b3c <HAL_ADC_Start_DMA+0x1d8>)
 8004a70:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004a7a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004a8a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689a      	ldr	r2, [r3, #8]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a9a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	334c      	adds	r3, #76	; 0x4c
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	68ba      	ldr	r2, [r7, #8]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f000 fcf6 	bl	800549c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f003 031f 	and.w	r3, r3, #31
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d10f      	bne.n	8004adc <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d129      	bne.n	8004b1e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	689a      	ldr	r2, [r3, #8]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004ad8:	609a      	str	r2, [r3, #8]
 8004ada:	e020      	b.n	8004b1e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a17      	ldr	r2, [pc, #92]	; (8004b40 <HAL_ADC_Start_DMA+0x1dc>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d11b      	bne.n	8004b1e <HAL_ADC_Start_DMA+0x1ba>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d114      	bne.n	8004b1e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004b02:	609a      	str	r2, [r3, #8]
 8004b04:	e00b      	b.n	8004b1e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0a:	f043 0210 	orr.w	r2, r3, #16
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b16:	f043 0201 	orr.w	r2, r3, #1
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3718      	adds	r7, #24
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	20000048 	.word	0x20000048
 8004b2c:	431bde83 	.word	0x431bde83
 8004b30:	40012300 	.word	0x40012300
 8004b34:	08004fd1 	.word	0x08004fd1
 8004b38:	0800508b 	.word	0x0800508b
 8004b3c:	080050a7 	.word	0x080050a7
 8004b40:	40012000 	.word	0x40012000

08004b44 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004b4c:	bf00      	nop
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004b74:	bf00      	nop
 8004b76:	370c      	adds	r7, #12
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d101      	bne.n	8004bb0 <HAL_ADC_ConfigChannel+0x1c>
 8004bac:	2302      	movs	r3, #2
 8004bae:	e105      	b.n	8004dbc <HAL_ADC_ConfigChannel+0x228>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2b09      	cmp	r3, #9
 8004bbe:	d925      	bls.n	8004c0c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68d9      	ldr	r1, [r3, #12]
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	461a      	mov	r2, r3
 8004bce:	4613      	mov	r3, r2
 8004bd0:	005b      	lsls	r3, r3, #1
 8004bd2:	4413      	add	r3, r2
 8004bd4:	3b1e      	subs	r3, #30
 8004bd6:	2207      	movs	r2, #7
 8004bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bdc:	43da      	mvns	r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	400a      	ands	r2, r1
 8004be4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68d9      	ldr	r1, [r3, #12]
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	005b      	lsls	r3, r3, #1
 8004bfc:	4403      	add	r3, r0
 8004bfe:	3b1e      	subs	r3, #30
 8004c00:	409a      	lsls	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	430a      	orrs	r2, r1
 8004c08:	60da      	str	r2, [r3, #12]
 8004c0a:	e022      	b.n	8004c52 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	6919      	ldr	r1, [r3, #16]
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	461a      	mov	r2, r3
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	4413      	add	r3, r2
 8004c20:	2207      	movs	r2, #7
 8004c22:	fa02 f303 	lsl.w	r3, r2, r3
 8004c26:	43da      	mvns	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	400a      	ands	r2, r1
 8004c2e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	6919      	ldr	r1, [r3, #16]
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	689a      	ldr	r2, [r3, #8]
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	4618      	mov	r0, r3
 8004c42:	4603      	mov	r3, r0
 8004c44:	005b      	lsls	r3, r3, #1
 8004c46:	4403      	add	r3, r0
 8004c48:	409a      	lsls	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	2b06      	cmp	r3, #6
 8004c58:	d824      	bhi.n	8004ca4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	4613      	mov	r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	4413      	add	r3, r2
 8004c6a:	3b05      	subs	r3, #5
 8004c6c:	221f      	movs	r2, #31
 8004c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c72:	43da      	mvns	r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	400a      	ands	r2, r1
 8004c7a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	4618      	mov	r0, r3
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	685a      	ldr	r2, [r3, #4]
 8004c8e:	4613      	mov	r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	4413      	add	r3, r2
 8004c94:	3b05      	subs	r3, #5
 8004c96:	fa00 f203 	lsl.w	r2, r0, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	635a      	str	r2, [r3, #52]	; 0x34
 8004ca2:	e04c      	b.n	8004d3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	2b0c      	cmp	r3, #12
 8004caa:	d824      	bhi.n	8004cf6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	4413      	add	r3, r2
 8004cbc:	3b23      	subs	r3, #35	; 0x23
 8004cbe:	221f      	movs	r2, #31
 8004cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc4:	43da      	mvns	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	400a      	ands	r2, r1
 8004ccc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	4618      	mov	r0, r3
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	685a      	ldr	r2, [r3, #4]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	4413      	add	r3, r2
 8004ce6:	3b23      	subs	r3, #35	; 0x23
 8004ce8:	fa00 f203 	lsl.w	r2, r0, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	631a      	str	r2, [r3, #48]	; 0x30
 8004cf4:	e023      	b.n	8004d3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	685a      	ldr	r2, [r3, #4]
 8004d00:	4613      	mov	r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4413      	add	r3, r2
 8004d06:	3b41      	subs	r3, #65	; 0x41
 8004d08:	221f      	movs	r2, #31
 8004d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0e:	43da      	mvns	r2, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	400a      	ands	r2, r1
 8004d16:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	4618      	mov	r0, r3
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685a      	ldr	r2, [r3, #4]
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	4413      	add	r3, r2
 8004d30:	3b41      	subs	r3, #65	; 0x41
 8004d32:	fa00 f203 	lsl.w	r2, r0, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	430a      	orrs	r2, r1
 8004d3c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d3e:	4b22      	ldr	r3, [pc, #136]	; (8004dc8 <HAL_ADC_ConfigChannel+0x234>)
 8004d40:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a21      	ldr	r2, [pc, #132]	; (8004dcc <HAL_ADC_ConfigChannel+0x238>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d109      	bne.n	8004d60 <HAL_ADC_ConfigChannel+0x1cc>
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2b12      	cmp	r3, #18
 8004d52:	d105      	bne.n	8004d60 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a19      	ldr	r2, [pc, #100]	; (8004dcc <HAL_ADC_ConfigChannel+0x238>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d123      	bne.n	8004db2 <HAL_ADC_ConfigChannel+0x21e>
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2b10      	cmp	r3, #16
 8004d70:	d003      	beq.n	8004d7a <HAL_ADC_ConfigChannel+0x1e6>
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2b11      	cmp	r3, #17
 8004d78:	d11b      	bne.n	8004db2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	2b10      	cmp	r3, #16
 8004d8c:	d111      	bne.n	8004db2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004d8e:	4b10      	ldr	r3, [pc, #64]	; (8004dd0 <HAL_ADC_ConfigChannel+0x23c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a10      	ldr	r2, [pc, #64]	; (8004dd4 <HAL_ADC_ConfigChannel+0x240>)
 8004d94:	fba2 2303 	umull	r2, r3, r2, r3
 8004d98:	0c9a      	lsrs	r2, r3, #18
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	4413      	add	r3, r2
 8004da0:	005b      	lsls	r3, r3, #1
 8004da2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004da4:	e002      	b.n	8004dac <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	3b01      	subs	r3, #1
 8004daa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1f9      	bne.n	8004da6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3714      	adds	r7, #20
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr
 8004dc8:	40012300 	.word	0x40012300
 8004dcc:	40012000 	.word	0x40012000
 8004dd0:	20000048 	.word	0x20000048
 8004dd4:	431bde83 	.word	0x431bde83

08004dd8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004de0:	4b79      	ldr	r3, [pc, #484]	; (8004fc8 <ADC_Init+0x1f0>)
 8004de2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	685a      	ldr	r2, [r3, #4]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	6859      	ldr	r1, [r3, #4]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	021a      	lsls	r2, r3, #8
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685a      	ldr	r2, [r3, #4]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004e30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	6859      	ldr	r1, [r3, #4]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689a      	ldr	r2, [r3, #8]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	430a      	orrs	r2, r1
 8004e42:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	689a      	ldr	r2, [r3, #8]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	6899      	ldr	r1, [r3, #8]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68da      	ldr	r2, [r3, #12]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e6a:	4a58      	ldr	r2, [pc, #352]	; (8004fcc <ADC_Init+0x1f4>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d022      	beq.n	8004eb6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689a      	ldr	r2, [r3, #8]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004e7e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	6899      	ldr	r1, [r3, #8]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689a      	ldr	r2, [r3, #8]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004ea0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	6899      	ldr	r1, [r3, #8]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	609a      	str	r2, [r3, #8]
 8004eb4:	e00f      	b.n	8004ed6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	689a      	ldr	r2, [r3, #8]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004ec4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	689a      	ldr	r2, [r3, #8]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004ed4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	689a      	ldr	r2, [r3, #8]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f022 0202 	bic.w	r2, r2, #2
 8004ee4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	6899      	ldr	r1, [r3, #8]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	7e1b      	ldrb	r3, [r3, #24]
 8004ef0:	005a      	lsls	r2, r3, #1
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	430a      	orrs	r2, r1
 8004ef8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d01b      	beq.n	8004f3c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685a      	ldr	r2, [r3, #4]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f12:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	685a      	ldr	r2, [r3, #4]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004f22:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	6859      	ldr	r1, [r3, #4]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	035a      	lsls	r2, r3, #13
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	605a      	str	r2, [r3, #4]
 8004f3a:	e007      	b.n	8004f4c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	685a      	ldr	r2, [r3, #4]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f4a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004f5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	69db      	ldr	r3, [r3, #28]
 8004f66:	3b01      	subs	r3, #1
 8004f68:	051a      	lsls	r2, r3, #20
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	689a      	ldr	r2, [r3, #8]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004f80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	6899      	ldr	r1, [r3, #8]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004f8e:	025a      	lsls	r2, r3, #9
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	430a      	orrs	r2, r1
 8004f96:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	689a      	ldr	r2, [r3, #8]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fa6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	6899      	ldr	r1, [r3, #8]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	029a      	lsls	r2, r3, #10
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	430a      	orrs	r2, r1
 8004fba:	609a      	str	r2, [r3, #8]
}
 8004fbc:	bf00      	nop
 8004fbe:	3714      	adds	r7, #20
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr
 8004fc8:	40012300 	.word	0x40012300
 8004fcc:	0f000001 	.word	0x0f000001

08004fd0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fdc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d13c      	bne.n	8005064 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005000:	2b00      	cmp	r3, #0
 8005002:	d12b      	bne.n	800505c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005008:	2b00      	cmp	r3, #0
 800500a:	d127      	bne.n	800505c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005012:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005016:	2b00      	cmp	r3, #0
 8005018:	d006      	beq.n	8005028 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005024:	2b00      	cmp	r3, #0
 8005026:	d119      	bne.n	800505c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f022 0220 	bic.w	r2, r2, #32
 8005036:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005048:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d105      	bne.n	800505c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005054:	f043 0201 	orr.w	r2, r3, #1
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f7ff fd71 	bl	8004b44 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005062:	e00e      	b.n	8005082 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005068:	f003 0310 	and.w	r3, r3, #16
 800506c:	2b00      	cmp	r3, #0
 800506e:	d003      	beq.n	8005078 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005070:	68f8      	ldr	r0, [r7, #12]
 8005072:	f7ff fd85 	bl	8004b80 <HAL_ADC_ErrorCallback>
}
 8005076:	e004      	b.n	8005082 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800507c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	4798      	blx	r3
}
 8005082:	bf00      	nop
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}

0800508a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b084      	sub	sp, #16
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005096:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f7ff fd5d 	bl	8004b58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800509e:	bf00      	nop
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b084      	sub	sp, #16
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2240      	movs	r2, #64	; 0x40
 80050b8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050be:	f043 0204 	orr.w	r2, r3, #4
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80050c6:	68f8      	ldr	r0, [r7, #12]
 80050c8:	f7ff fd5a 	bl	8004b80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80050cc:	bf00      	nop
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b085      	sub	sp, #20
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f003 0307 	and.w	r3, r3, #7
 80050f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050f8:	4b0c      	ldr	r3, [pc, #48]	; (800512c <__NVIC_SetPriorityGrouping+0x44>)
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050fe:	68ba      	ldr	r2, [r7, #8]
 8005100:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005104:	4013      	ands	r3, r2
 8005106:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005110:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005114:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005118:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800511a:	4a04      	ldr	r2, [pc, #16]	; (800512c <__NVIC_SetPriorityGrouping+0x44>)
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	60d3      	str	r3, [r2, #12]
}
 8005120:	bf00      	nop
 8005122:	3714      	adds	r7, #20
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr
 800512c:	e000ed00 	.word	0xe000ed00

08005130 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005130:	b480      	push	{r7}
 8005132:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005134:	4b04      	ldr	r3, [pc, #16]	; (8005148 <__NVIC_GetPriorityGrouping+0x18>)
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	0a1b      	lsrs	r3, r3, #8
 800513a:	f003 0307 	and.w	r3, r3, #7
}
 800513e:	4618      	mov	r0, r3
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr
 8005148:	e000ed00 	.word	0xe000ed00

0800514c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	4603      	mov	r3, r0
 8005154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800515a:	2b00      	cmp	r3, #0
 800515c:	db0b      	blt.n	8005176 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800515e:	79fb      	ldrb	r3, [r7, #7]
 8005160:	f003 021f 	and.w	r2, r3, #31
 8005164:	4907      	ldr	r1, [pc, #28]	; (8005184 <__NVIC_EnableIRQ+0x38>)
 8005166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800516a:	095b      	lsrs	r3, r3, #5
 800516c:	2001      	movs	r0, #1
 800516e:	fa00 f202 	lsl.w	r2, r0, r2
 8005172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005176:	bf00      	nop
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr
 8005182:	bf00      	nop
 8005184:	e000e100 	.word	0xe000e100

08005188 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	4603      	mov	r3, r0
 8005190:	6039      	str	r1, [r7, #0]
 8005192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005198:	2b00      	cmp	r3, #0
 800519a:	db0a      	blt.n	80051b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	b2da      	uxtb	r2, r3
 80051a0:	490c      	ldr	r1, [pc, #48]	; (80051d4 <__NVIC_SetPriority+0x4c>)
 80051a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051a6:	0112      	lsls	r2, r2, #4
 80051a8:	b2d2      	uxtb	r2, r2
 80051aa:	440b      	add	r3, r1
 80051ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051b0:	e00a      	b.n	80051c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	b2da      	uxtb	r2, r3
 80051b6:	4908      	ldr	r1, [pc, #32]	; (80051d8 <__NVIC_SetPriority+0x50>)
 80051b8:	79fb      	ldrb	r3, [r7, #7]
 80051ba:	f003 030f 	and.w	r3, r3, #15
 80051be:	3b04      	subs	r3, #4
 80051c0:	0112      	lsls	r2, r2, #4
 80051c2:	b2d2      	uxtb	r2, r2
 80051c4:	440b      	add	r3, r1
 80051c6:	761a      	strb	r2, [r3, #24]
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr
 80051d4:	e000e100 	.word	0xe000e100
 80051d8:	e000ed00 	.word	0xe000ed00

080051dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051dc:	b480      	push	{r7}
 80051de:	b089      	sub	sp, #36	; 0x24
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	60b9      	str	r1, [r7, #8]
 80051e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f003 0307 	and.w	r3, r3, #7
 80051ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	f1c3 0307 	rsb	r3, r3, #7
 80051f6:	2b04      	cmp	r3, #4
 80051f8:	bf28      	it	cs
 80051fa:	2304      	movcs	r3, #4
 80051fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	3304      	adds	r3, #4
 8005202:	2b06      	cmp	r3, #6
 8005204:	d902      	bls.n	800520c <NVIC_EncodePriority+0x30>
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	3b03      	subs	r3, #3
 800520a:	e000      	b.n	800520e <NVIC_EncodePriority+0x32>
 800520c:	2300      	movs	r3, #0
 800520e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005210:	f04f 32ff 	mov.w	r2, #4294967295
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	fa02 f303 	lsl.w	r3, r2, r3
 800521a:	43da      	mvns	r2, r3
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	401a      	ands	r2, r3
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005224:	f04f 31ff 	mov.w	r1, #4294967295
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	fa01 f303 	lsl.w	r3, r1, r3
 800522e:	43d9      	mvns	r1, r3
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005234:	4313      	orrs	r3, r2
         );
}
 8005236:	4618      	mov	r0, r3
 8005238:	3724      	adds	r7, #36	; 0x24
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
	...

08005244 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8005244:	b480      	push	{r7}
 8005246:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005248:	f3bf 8f4f 	dsb	sy
}
 800524c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800524e:	4b06      	ldr	r3, [pc, #24]	; (8005268 <__NVIC_SystemReset+0x24>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005256:	4904      	ldr	r1, [pc, #16]	; (8005268 <__NVIC_SystemReset+0x24>)
 8005258:	4b04      	ldr	r3, [pc, #16]	; (800526c <__NVIC_SystemReset+0x28>)
 800525a:	4313      	orrs	r3, r2
 800525c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800525e:	f3bf 8f4f 	dsb	sy
}
 8005262:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8005264:	bf00      	nop
 8005266:	e7fd      	b.n	8005264 <__NVIC_SystemReset+0x20>
 8005268:	e000ed00 	.word	0xe000ed00
 800526c:	05fa0004 	.word	0x05fa0004

08005270 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	3b01      	subs	r3, #1
 800527c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005280:	d301      	bcc.n	8005286 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005282:	2301      	movs	r3, #1
 8005284:	e00f      	b.n	80052a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005286:	4a0a      	ldr	r2, [pc, #40]	; (80052b0 <SysTick_Config+0x40>)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	3b01      	subs	r3, #1
 800528c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800528e:	210f      	movs	r1, #15
 8005290:	f04f 30ff 	mov.w	r0, #4294967295
 8005294:	f7ff ff78 	bl	8005188 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005298:	4b05      	ldr	r3, [pc, #20]	; (80052b0 <SysTick_Config+0x40>)
 800529a:	2200      	movs	r2, #0
 800529c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800529e:	4b04      	ldr	r3, [pc, #16]	; (80052b0 <SysTick_Config+0x40>)
 80052a0:	2207      	movs	r2, #7
 80052a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3708      	adds	r7, #8
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	e000e010 	.word	0xe000e010

080052b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f7ff ff13 	bl	80050e8 <__NVIC_SetPriorityGrouping>
}
 80052c2:	bf00      	nop
 80052c4:	3708      	adds	r7, #8
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}

080052ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b086      	sub	sp, #24
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	4603      	mov	r3, r0
 80052d2:	60b9      	str	r1, [r7, #8]
 80052d4:	607a      	str	r2, [r7, #4]
 80052d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80052d8:	2300      	movs	r3, #0
 80052da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80052dc:	f7ff ff28 	bl	8005130 <__NVIC_GetPriorityGrouping>
 80052e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	68b9      	ldr	r1, [r7, #8]
 80052e6:	6978      	ldr	r0, [r7, #20]
 80052e8:	f7ff ff78 	bl	80051dc <NVIC_EncodePriority>
 80052ec:	4602      	mov	r2, r0
 80052ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052f2:	4611      	mov	r1, r2
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7ff ff47 	bl	8005188 <__NVIC_SetPriority>
}
 80052fa:	bf00      	nop
 80052fc:	3718      	adds	r7, #24
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005302:	b580      	push	{r7, lr}
 8005304:	b082      	sub	sp, #8
 8005306:	af00      	add	r7, sp, #0
 8005308:	4603      	mov	r3, r0
 800530a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800530c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005310:	4618      	mov	r0, r3
 8005312:	f7ff ff1b 	bl	800514c <__NVIC_EnableIRQ>
}
 8005316:	bf00      	nop
 8005318:	3708      	adds	r7, #8
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8005322:	f7ff ff8f 	bl	8005244 <__NVIC_SystemReset>

08005326 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005326:	b580      	push	{r7, lr}
 8005328:	b082      	sub	sp, #8
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f7ff ff9e 	bl	8005270 <SysTick_Config>
 8005334:	4603      	mov	r3, r0
}
 8005336:	4618      	mov	r0, r3
 8005338:	3708      	adds	r7, #8
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
	...

08005340 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b086      	sub	sp, #24
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005348:	2300      	movs	r3, #0
 800534a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800534c:	f7ff f956 	bl	80045fc <HAL_GetTick>
 8005350:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d101      	bne.n	800535c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e099      	b.n	8005490 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2202      	movs	r2, #2
 8005360:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f022 0201 	bic.w	r2, r2, #1
 800537a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800537c:	e00f      	b.n	800539e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800537e:	f7ff f93d 	bl	80045fc <HAL_GetTick>
 8005382:	4602      	mov	r2, r0
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	2b05      	cmp	r3, #5
 800538a:	d908      	bls.n	800539e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2220      	movs	r2, #32
 8005390:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2203      	movs	r2, #3
 8005396:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e078      	b.n	8005490 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0301 	and.w	r3, r3, #1
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1e8      	bne.n	800537e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80053b4:	697a      	ldr	r2, [r7, #20]
 80053b6:	4b38      	ldr	r3, [pc, #224]	; (8005498 <HAL_DMA_Init+0x158>)
 80053b8:	4013      	ands	r3, r2
 80053ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685a      	ldr	r2, [r3, #4]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a1b      	ldr	r3, [r3, #32]
 80053e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f4:	2b04      	cmp	r3, #4
 80053f6:	d107      	bne.n	8005408 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005400:	4313      	orrs	r3, r2
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	4313      	orrs	r3, r2
 8005406:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f023 0307 	bic.w	r3, r3, #7
 800541e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005424:	697a      	ldr	r2, [r7, #20]
 8005426:	4313      	orrs	r3, r2
 8005428:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542e:	2b04      	cmp	r3, #4
 8005430:	d117      	bne.n	8005462 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	4313      	orrs	r3, r2
 800543a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00e      	beq.n	8005462 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f000 fb01 	bl	8005a4c <DMA_CheckFifoParam>
 800544a:	4603      	mov	r3, r0
 800544c:	2b00      	cmp	r3, #0
 800544e:	d008      	beq.n	8005462 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2240      	movs	r2, #64	; 0x40
 8005454:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800545e:	2301      	movs	r3, #1
 8005460:	e016      	b.n	8005490 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	697a      	ldr	r2, [r7, #20]
 8005468:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 fab8 	bl	80059e0 <DMA_CalcBaseAndBitshift>
 8005470:	4603      	mov	r3, r0
 8005472:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005478:	223f      	movs	r2, #63	; 0x3f
 800547a:	409a      	lsls	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3718      	adds	r7, #24
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	f010803f 	.word	0xf010803f

0800549c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
 80054a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d101      	bne.n	80054c2 <HAL_DMA_Start_IT+0x26>
 80054be:	2302      	movs	r3, #2
 80054c0:	e040      	b.n	8005544 <HAL_DMA_Start_IT+0xa8>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d12f      	bne.n	8005536 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2202      	movs	r2, #2
 80054da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	68b9      	ldr	r1, [r7, #8]
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f000 fa4a 	bl	8005984 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054f4:	223f      	movs	r2, #63	; 0x3f
 80054f6:	409a      	lsls	r2, r3
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f042 0216 	orr.w	r2, r2, #22
 800550a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	2b00      	cmp	r3, #0
 8005512:	d007      	beq.n	8005524 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f042 0208 	orr.w	r2, r2, #8
 8005522:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 0201 	orr.w	r2, r2, #1
 8005532:	601a      	str	r2, [r3, #0]
 8005534:	e005      	b.n	8005542 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800553e:	2302      	movs	r3, #2
 8005540:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005542:	7dfb      	ldrb	r3, [r7, #23]
}
 8005544:	4618      	mov	r0, r3
 8005546:	3718      	adds	r7, #24
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005558:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800555a:	f7ff f84f 	bl	80045fc <HAL_GetTick>
 800555e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005566:	b2db      	uxtb	r3, r3
 8005568:	2b02      	cmp	r3, #2
 800556a:	d008      	beq.n	800557e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2280      	movs	r2, #128	; 0x80
 8005570:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e052      	b.n	8005624 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f022 0216 	bic.w	r2, r2, #22
 800558c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	695a      	ldr	r2, [r3, #20]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800559c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d103      	bne.n	80055ae <HAL_DMA_Abort+0x62>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d007      	beq.n	80055be <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f022 0208 	bic.w	r2, r2, #8
 80055bc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f022 0201 	bic.w	r2, r2, #1
 80055cc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80055ce:	e013      	b.n	80055f8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80055d0:	f7ff f814 	bl	80045fc <HAL_GetTick>
 80055d4:	4602      	mov	r2, r0
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	2b05      	cmp	r3, #5
 80055dc:	d90c      	bls.n	80055f8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2220      	movs	r2, #32
 80055e2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2203      	movs	r2, #3
 80055e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80055f4:	2303      	movs	r3, #3
 80055f6:	e015      	b.n	8005624 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1e4      	bne.n	80055d0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800560a:	223f      	movs	r2, #63	; 0x3f
 800560c:	409a      	lsls	r2, r3
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b02      	cmp	r3, #2
 800563e:	d004      	beq.n	800564a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2280      	movs	r2, #128	; 0x80
 8005644:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e00c      	b.n	8005664 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2205      	movs	r2, #5
 800564e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f022 0201 	bic.w	r2, r2, #1
 8005660:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b086      	sub	sp, #24
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005678:	2300      	movs	r3, #0
 800567a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800567c:	4b92      	ldr	r3, [pc, #584]	; (80058c8 <HAL_DMA_IRQHandler+0x258>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a92      	ldr	r2, [pc, #584]	; (80058cc <HAL_DMA_IRQHandler+0x25c>)
 8005682:	fba2 2303 	umull	r2, r3, r2, r3
 8005686:	0a9b      	lsrs	r3, r3, #10
 8005688:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800568e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800569a:	2208      	movs	r2, #8
 800569c:	409a      	lsls	r2, r3
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	4013      	ands	r3, r2
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d01a      	beq.n	80056dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 0304 	and.w	r3, r3, #4
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d013      	beq.n	80056dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f022 0204 	bic.w	r2, r2, #4
 80056c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056c8:	2208      	movs	r2, #8
 80056ca:	409a      	lsls	r2, r3
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056d4:	f043 0201 	orr.w	r2, r3, #1
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056e0:	2201      	movs	r2, #1
 80056e2:	409a      	lsls	r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	4013      	ands	r3, r2
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d012      	beq.n	8005712 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00b      	beq.n	8005712 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056fe:	2201      	movs	r2, #1
 8005700:	409a      	lsls	r2, r3
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800570a:	f043 0202 	orr.w	r2, r3, #2
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005716:	2204      	movs	r2, #4
 8005718:	409a      	lsls	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	4013      	ands	r3, r2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d012      	beq.n	8005748 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0302 	and.w	r3, r3, #2
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00b      	beq.n	8005748 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005734:	2204      	movs	r2, #4
 8005736:	409a      	lsls	r2, r3
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005740:	f043 0204 	orr.w	r2, r3, #4
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800574c:	2210      	movs	r2, #16
 800574e:	409a      	lsls	r2, r3
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4013      	ands	r3, r2
 8005754:	2b00      	cmp	r3, #0
 8005756:	d043      	beq.n	80057e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0308 	and.w	r3, r3, #8
 8005762:	2b00      	cmp	r3, #0
 8005764:	d03c      	beq.n	80057e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800576a:	2210      	movs	r2, #16
 800576c:	409a      	lsls	r2, r3
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d018      	beq.n	80057b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d108      	bne.n	80057a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005792:	2b00      	cmp	r3, #0
 8005794:	d024      	beq.n	80057e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	4798      	blx	r3
 800579e:	e01f      	b.n	80057e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d01b      	beq.n	80057e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	4798      	blx	r3
 80057b0:	e016      	b.n	80057e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d107      	bne.n	80057d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f022 0208 	bic.w	r2, r2, #8
 80057ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d003      	beq.n	80057e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057e4:	2220      	movs	r2, #32
 80057e6:	409a      	lsls	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	4013      	ands	r3, r2
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f000 808e 	beq.w	800590e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 0310 	and.w	r3, r3, #16
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	f000 8086 	beq.w	800590e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005806:	2220      	movs	r2, #32
 8005808:	409a      	lsls	r2, r3
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b05      	cmp	r3, #5
 8005818:	d136      	bne.n	8005888 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 0216 	bic.w	r2, r2, #22
 8005828:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	695a      	ldr	r2, [r3, #20]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005838:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583e:	2b00      	cmp	r3, #0
 8005840:	d103      	bne.n	800584a <HAL_DMA_IRQHandler+0x1da>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005846:	2b00      	cmp	r3, #0
 8005848:	d007      	beq.n	800585a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f022 0208 	bic.w	r2, r2, #8
 8005858:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800585e:	223f      	movs	r2, #63	; 0x3f
 8005860:	409a      	lsls	r2, r3
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2201      	movs	r2, #1
 800586a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800587a:	2b00      	cmp	r3, #0
 800587c:	d07d      	beq.n	800597a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	4798      	blx	r3
        }
        return;
 8005886:	e078      	b.n	800597a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d01c      	beq.n	80058d0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d108      	bne.n	80058b6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d030      	beq.n	800590e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	4798      	blx	r3
 80058b4:	e02b      	b.n	800590e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d027      	beq.n	800590e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	4798      	blx	r3
 80058c6:	e022      	b.n	800590e <HAL_DMA_IRQHandler+0x29e>
 80058c8:	20000048 	.word	0x20000048
 80058cc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d10f      	bne.n	80058fe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f022 0210 	bic.w	r2, r2, #16
 80058ec:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2201      	movs	r2, #1
 80058f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005912:	2b00      	cmp	r3, #0
 8005914:	d032      	beq.n	800597c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	2b00      	cmp	r3, #0
 8005920:	d022      	beq.n	8005968 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2205      	movs	r2, #5
 8005926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f022 0201 	bic.w	r2, r2, #1
 8005938:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	3301      	adds	r3, #1
 800593e:	60bb      	str	r3, [r7, #8]
 8005940:	697a      	ldr	r2, [r7, #20]
 8005942:	429a      	cmp	r2, r3
 8005944:	d307      	bcc.n	8005956 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0301 	and.w	r3, r3, #1
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1f2      	bne.n	800593a <HAL_DMA_IRQHandler+0x2ca>
 8005954:	e000      	b.n	8005958 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005956:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800596c:	2b00      	cmp	r3, #0
 800596e:	d005      	beq.n	800597c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	4798      	blx	r3
 8005978:	e000      	b.n	800597c <HAL_DMA_IRQHandler+0x30c>
        return;
 800597a:	bf00      	nop
    }
  }
}
 800597c:	3718      	adds	r7, #24
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop

08005984 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005984:	b480      	push	{r7}
 8005986:	b085      	sub	sp, #20
 8005988:	af00      	add	r7, sp, #0
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	60b9      	str	r1, [r7, #8]
 800598e:	607a      	str	r2, [r7, #4]
 8005990:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80059a0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	683a      	ldr	r2, [r7, #0]
 80059a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	2b40      	cmp	r3, #64	; 0x40
 80059b0:	d108      	bne.n	80059c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68ba      	ldr	r2, [r7, #8]
 80059c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80059c2:	e007      	b.n	80059d4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	60da      	str	r2, [r3, #12]
}
 80059d4:	bf00      	nop
 80059d6:	3714      	adds	r7, #20
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b085      	sub	sp, #20
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	3b10      	subs	r3, #16
 80059f0:	4a14      	ldr	r2, [pc, #80]	; (8005a44 <DMA_CalcBaseAndBitshift+0x64>)
 80059f2:	fba2 2303 	umull	r2, r3, r2, r3
 80059f6:	091b      	lsrs	r3, r3, #4
 80059f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80059fa:	4a13      	ldr	r2, [pc, #76]	; (8005a48 <DMA_CalcBaseAndBitshift+0x68>)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	4413      	add	r3, r2
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	461a      	mov	r2, r3
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2b03      	cmp	r3, #3
 8005a0c:	d909      	bls.n	8005a22 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005a16:	f023 0303 	bic.w	r3, r3, #3
 8005a1a:	1d1a      	adds	r2, r3, #4
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	659a      	str	r2, [r3, #88]	; 0x58
 8005a20:	e007      	b.n	8005a32 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005a2a:	f023 0303 	bic.w	r3, r3, #3
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3714      	adds	r7, #20
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	aaaaaaab 	.word	0xaaaaaaab
 8005a48:	0800e648 	.word	0x0800e648

08005a4c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a54:	2300      	movs	r3, #0
 8005a56:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	699b      	ldr	r3, [r3, #24]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d11f      	bne.n	8005aa6 <DMA_CheckFifoParam+0x5a>
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	2b03      	cmp	r3, #3
 8005a6a:	d856      	bhi.n	8005b1a <DMA_CheckFifoParam+0xce>
 8005a6c:	a201      	add	r2, pc, #4	; (adr r2, 8005a74 <DMA_CheckFifoParam+0x28>)
 8005a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a72:	bf00      	nop
 8005a74:	08005a85 	.word	0x08005a85
 8005a78:	08005a97 	.word	0x08005a97
 8005a7c:	08005a85 	.word	0x08005a85
 8005a80:	08005b1b 	.word	0x08005b1b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d046      	beq.n	8005b1e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a94:	e043      	b.n	8005b1e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a9a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005a9e:	d140      	bne.n	8005b22 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005aa4:	e03d      	b.n	8005b22 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aae:	d121      	bne.n	8005af4 <DMA_CheckFifoParam+0xa8>
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	2b03      	cmp	r3, #3
 8005ab4:	d837      	bhi.n	8005b26 <DMA_CheckFifoParam+0xda>
 8005ab6:	a201      	add	r2, pc, #4	; (adr r2, 8005abc <DMA_CheckFifoParam+0x70>)
 8005ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005abc:	08005acd 	.word	0x08005acd
 8005ac0:	08005ad3 	.word	0x08005ad3
 8005ac4:	08005acd 	.word	0x08005acd
 8005ac8:	08005ae5 	.word	0x08005ae5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	73fb      	strb	r3, [r7, #15]
      break;
 8005ad0:	e030      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d025      	beq.n	8005b2a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ae2:	e022      	b.n	8005b2a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005aec:	d11f      	bne.n	8005b2e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005af2:	e01c      	b.n	8005b2e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d903      	bls.n	8005b02 <DMA_CheckFifoParam+0xb6>
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	2b03      	cmp	r3, #3
 8005afe:	d003      	beq.n	8005b08 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005b00:	e018      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	73fb      	strb	r3, [r7, #15]
      break;
 8005b06:	e015      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00e      	beq.n	8005b32 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	73fb      	strb	r3, [r7, #15]
      break;
 8005b18:	e00b      	b.n	8005b32 <DMA_CheckFifoParam+0xe6>
      break;
 8005b1a:	bf00      	nop
 8005b1c:	e00a      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;
 8005b1e:	bf00      	nop
 8005b20:	e008      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;
 8005b22:	bf00      	nop
 8005b24:	e006      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;
 8005b26:	bf00      	nop
 8005b28:	e004      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;
 8005b2a:	bf00      	nop
 8005b2c:	e002      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;   
 8005b2e:	bf00      	nop
 8005b30:	e000      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;
 8005b32:	bf00      	nop
    }
  } 
  
  return status; 
 8005b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3714      	adds	r7, #20
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop

08005b44 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005b56:	4b23      	ldr	r3, [pc, #140]	; (8005be4 <HAL_FLASH_Program+0xa0>)
 8005b58:	7e1b      	ldrb	r3, [r3, #24]
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d101      	bne.n	8005b62 <HAL_FLASH_Program+0x1e>
 8005b5e:	2302      	movs	r3, #2
 8005b60:	e03b      	b.n	8005bda <HAL_FLASH_Program+0x96>
 8005b62:	4b20      	ldr	r3, [pc, #128]	; (8005be4 <HAL_FLASH_Program+0xa0>)
 8005b64:	2201      	movs	r2, #1
 8005b66:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005b68:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005b6c:	f000 f87c 	bl	8005c68 <FLASH_WaitForLastOperation>
 8005b70:	4603      	mov	r3, r0
 8005b72:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8005b74:	7dfb      	ldrb	r3, [r7, #23]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d12b      	bne.n	8005bd2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d105      	bne.n	8005b8c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005b80:	783b      	ldrb	r3, [r7, #0]
 8005b82:	4619      	mov	r1, r3
 8005b84:	68b8      	ldr	r0, [r7, #8]
 8005b86:	f000 f927 	bl	8005dd8 <FLASH_Program_Byte>
 8005b8a:	e016      	b.n	8005bba <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d105      	bne.n	8005b9e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005b92:	883b      	ldrh	r3, [r7, #0]
 8005b94:	4619      	mov	r1, r3
 8005b96:	68b8      	ldr	r0, [r7, #8]
 8005b98:	f000 f8fa 	bl	8005d90 <FLASH_Program_HalfWord>
 8005b9c:	e00d      	b.n	8005bba <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2b02      	cmp	r3, #2
 8005ba2:	d105      	bne.n	8005bb0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	68b8      	ldr	r0, [r7, #8]
 8005baa:	f000 f8cf 	bl	8005d4c <FLASH_Program_Word>
 8005bae:	e004      	b.n	8005bba <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005bb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bb4:	68b8      	ldr	r0, [r7, #8]
 8005bb6:	f000 f897 	bl	8005ce8 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005bba:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005bbe:	f000 f853 	bl	8005c68 <FLASH_WaitForLastOperation>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005bc6:	4b08      	ldr	r3, [pc, #32]	; (8005be8 <HAL_FLASH_Program+0xa4>)
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	4a07      	ldr	r2, [pc, #28]	; (8005be8 <HAL_FLASH_Program+0xa4>)
 8005bcc:	f023 0301 	bic.w	r3, r3, #1
 8005bd0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005bd2:	4b04      	ldr	r3, [pc, #16]	; (8005be4 <HAL_FLASH_Program+0xa0>)
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005bd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3718      	adds	r7, #24
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop
 8005be4:	200006bc 	.word	0x200006bc
 8005be8:	40023c00 	.word	0x40023c00

08005bec <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005bf6:	4b0b      	ldr	r3, [pc, #44]	; (8005c24 <HAL_FLASH_Unlock+0x38>)
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	da0b      	bge.n	8005c16 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005bfe:	4b09      	ldr	r3, [pc, #36]	; (8005c24 <HAL_FLASH_Unlock+0x38>)
 8005c00:	4a09      	ldr	r2, [pc, #36]	; (8005c28 <HAL_FLASH_Unlock+0x3c>)
 8005c02:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005c04:	4b07      	ldr	r3, [pc, #28]	; (8005c24 <HAL_FLASH_Unlock+0x38>)
 8005c06:	4a09      	ldr	r2, [pc, #36]	; (8005c2c <HAL_FLASH_Unlock+0x40>)
 8005c08:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005c0a:	4b06      	ldr	r3, [pc, #24]	; (8005c24 <HAL_FLASH_Unlock+0x38>)
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	da01      	bge.n	8005c16 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005c16:	79fb      	ldrb	r3, [r7, #7]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	40023c00 	.word	0x40023c00
 8005c28:	45670123 	.word	0x45670123
 8005c2c:	cdef89ab 	.word	0xcdef89ab

08005c30 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005c30:	b480      	push	{r7}
 8005c32:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005c34:	4b05      	ldr	r3, [pc, #20]	; (8005c4c <HAL_FLASH_Lock+0x1c>)
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	4a04      	ldr	r2, [pc, #16]	; (8005c4c <HAL_FLASH_Lock+0x1c>)
 8005c3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c3e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr
 8005c4c:	40023c00 	.word	0x40023c00

08005c50 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8005c50:	b480      	push	{r7}
 8005c52:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8005c54:	4b03      	ldr	r3, [pc, #12]	; (8005c64 <HAL_FLASH_GetError+0x14>)
 8005c56:	69db      	ldr	r3, [r3, #28]
}  
 8005c58:	4618      	mov	r0, r3
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	200006bc 	.word	0x200006bc

08005c68 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c70:	2300      	movs	r3, #0
 8005c72:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005c74:	4b1a      	ldr	r3, [pc, #104]	; (8005ce0 <FLASH_WaitForLastOperation+0x78>)
 8005c76:	2200      	movs	r2, #0
 8005c78:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005c7a:	f7fe fcbf 	bl	80045fc <HAL_GetTick>
 8005c7e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005c80:	e010      	b.n	8005ca4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c88:	d00c      	beq.n	8005ca4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d007      	beq.n	8005ca0 <FLASH_WaitForLastOperation+0x38>
 8005c90:	f7fe fcb4 	bl	80045fc <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d201      	bcs.n	8005ca4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	e019      	b.n	8005cd8 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005ca4:	4b0f      	ldr	r3, [pc, #60]	; (8005ce4 <FLASH_WaitForLastOperation+0x7c>)
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1e8      	bne.n	8005c82 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005cb0:	4b0c      	ldr	r3, [pc, #48]	; (8005ce4 <FLASH_WaitForLastOperation+0x7c>)
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	f003 0301 	and.w	r3, r3, #1
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d002      	beq.n	8005cc2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005cbc:	4b09      	ldr	r3, [pc, #36]	; (8005ce4 <FLASH_WaitForLastOperation+0x7c>)
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005cc2:	4b08      	ldr	r3, [pc, #32]	; (8005ce4 <FLASH_WaitForLastOperation+0x7c>)
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d003      	beq.n	8005cd6 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005cce:	f000 f8a5 	bl	8005e1c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e000      	b.n	8005cd8 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
  
}  
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	200006bc 	.word	0x200006bc
 8005ce4:	40023c00 	.word	0x40023c00

08005ce8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005cf4:	4b14      	ldr	r3, [pc, #80]	; (8005d48 <FLASH_Program_DoubleWord+0x60>)
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	4a13      	ldr	r2, [pc, #76]	; (8005d48 <FLASH_Program_DoubleWord+0x60>)
 8005cfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cfe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005d00:	4b11      	ldr	r3, [pc, #68]	; (8005d48 <FLASH_Program_DoubleWord+0x60>)
 8005d02:	691b      	ldr	r3, [r3, #16]
 8005d04:	4a10      	ldr	r2, [pc, #64]	; (8005d48 <FLASH_Program_DoubleWord+0x60>)
 8005d06:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005d0a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005d0c:	4b0e      	ldr	r3, [pc, #56]	; (8005d48 <FLASH_Program_DoubleWord+0x60>)
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	4a0d      	ldr	r2, [pc, #52]	; (8005d48 <FLASH_Program_DoubleWord+0x60>)
 8005d12:	f043 0301 	orr.w	r3, r3, #1
 8005d16:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005d1e:	f3bf 8f6f 	isb	sy
}
 8005d22:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8005d24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d28:	f04f 0200 	mov.w	r2, #0
 8005d2c:	f04f 0300 	mov.w	r3, #0
 8005d30:	000a      	movs	r2, r1
 8005d32:	2300      	movs	r3, #0
 8005d34:	68f9      	ldr	r1, [r7, #12]
 8005d36:	3104      	adds	r1, #4
 8005d38:	4613      	mov	r3, r2
 8005d3a:	600b      	str	r3, [r1, #0]
}
 8005d3c:	bf00      	nop
 8005d3e:	3714      	adds	r7, #20
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr
 8005d48:	40023c00 	.word	0x40023c00

08005d4c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005d56:	4b0d      	ldr	r3, [pc, #52]	; (8005d8c <FLASH_Program_Word+0x40>)
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	4a0c      	ldr	r2, [pc, #48]	; (8005d8c <FLASH_Program_Word+0x40>)
 8005d5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d60:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005d62:	4b0a      	ldr	r3, [pc, #40]	; (8005d8c <FLASH_Program_Word+0x40>)
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	4a09      	ldr	r2, [pc, #36]	; (8005d8c <FLASH_Program_Word+0x40>)
 8005d68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005d6c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005d6e:	4b07      	ldr	r3, [pc, #28]	; (8005d8c <FLASH_Program_Word+0x40>)
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	4a06      	ldr	r2, [pc, #24]	; (8005d8c <FLASH_Program_Word+0x40>)
 8005d74:	f043 0301 	orr.w	r3, r3, #1
 8005d78:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	683a      	ldr	r2, [r7, #0]
 8005d7e:	601a      	str	r2, [r3, #0]
}
 8005d80:	bf00      	nop
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr
 8005d8c:	40023c00 	.word	0x40023c00

08005d90 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	460b      	mov	r3, r1
 8005d9a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005d9c:	4b0d      	ldr	r3, [pc, #52]	; (8005dd4 <FLASH_Program_HalfWord+0x44>)
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	4a0c      	ldr	r2, [pc, #48]	; (8005dd4 <FLASH_Program_HalfWord+0x44>)
 8005da2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005da6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005da8:	4b0a      	ldr	r3, [pc, #40]	; (8005dd4 <FLASH_Program_HalfWord+0x44>)
 8005daa:	691b      	ldr	r3, [r3, #16]
 8005dac:	4a09      	ldr	r2, [pc, #36]	; (8005dd4 <FLASH_Program_HalfWord+0x44>)
 8005dae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005db2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005db4:	4b07      	ldr	r3, [pc, #28]	; (8005dd4 <FLASH_Program_HalfWord+0x44>)
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	4a06      	ldr	r2, [pc, #24]	; (8005dd4 <FLASH_Program_HalfWord+0x44>)
 8005dba:	f043 0301 	orr.w	r3, r3, #1
 8005dbe:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	887a      	ldrh	r2, [r7, #2]
 8005dc4:	801a      	strh	r2, [r3, #0]
}
 8005dc6:	bf00      	nop
 8005dc8:	370c      	adds	r7, #12
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	40023c00 	.word	0x40023c00

08005dd8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	460b      	mov	r3, r1
 8005de2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005de4:	4b0c      	ldr	r3, [pc, #48]	; (8005e18 <FLASH_Program_Byte+0x40>)
 8005de6:	691b      	ldr	r3, [r3, #16]
 8005de8:	4a0b      	ldr	r2, [pc, #44]	; (8005e18 <FLASH_Program_Byte+0x40>)
 8005dea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005df0:	4b09      	ldr	r3, [pc, #36]	; (8005e18 <FLASH_Program_Byte+0x40>)
 8005df2:	4a09      	ldr	r2, [pc, #36]	; (8005e18 <FLASH_Program_Byte+0x40>)
 8005df4:	691b      	ldr	r3, [r3, #16]
 8005df6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005df8:	4b07      	ldr	r3, [pc, #28]	; (8005e18 <FLASH_Program_Byte+0x40>)
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	4a06      	ldr	r2, [pc, #24]	; (8005e18 <FLASH_Program_Byte+0x40>)
 8005dfe:	f043 0301 	orr.w	r3, r3, #1
 8005e02:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	78fa      	ldrb	r2, [r7, #3]
 8005e08:	701a      	strb	r2, [r3, #0]
}
 8005e0a:	bf00      	nop
 8005e0c:	370c      	adds	r7, #12
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	40023c00 	.word	0x40023c00

08005e1c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005e1c:	b480      	push	{r7}
 8005e1e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005e20:	4b2f      	ldr	r3, [pc, #188]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	f003 0310 	and.w	r3, r3, #16
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d008      	beq.n	8005e3e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005e2c:	4b2d      	ldr	r3, [pc, #180]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005e2e:	69db      	ldr	r3, [r3, #28]
 8005e30:	f043 0310 	orr.w	r3, r3, #16
 8005e34:	4a2b      	ldr	r2, [pc, #172]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005e36:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005e38:	4b29      	ldr	r3, [pc, #164]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005e3a:	2210      	movs	r2, #16
 8005e3c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005e3e:	4b28      	ldr	r3, [pc, #160]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	f003 0320 	and.w	r3, r3, #32
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d008      	beq.n	8005e5c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005e4a:	4b26      	ldr	r3, [pc, #152]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005e4c:	69db      	ldr	r3, [r3, #28]
 8005e4e:	f043 0308 	orr.w	r3, r3, #8
 8005e52:	4a24      	ldr	r2, [pc, #144]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005e54:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005e56:	4b22      	ldr	r3, [pc, #136]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005e58:	2220      	movs	r2, #32
 8005e5a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005e5c:	4b20      	ldr	r3, [pc, #128]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d008      	beq.n	8005e7a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005e68:	4b1e      	ldr	r3, [pc, #120]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005e6a:	69db      	ldr	r3, [r3, #28]
 8005e6c:	f043 0304 	orr.w	r3, r3, #4
 8005e70:	4a1c      	ldr	r2, [pc, #112]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005e72:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005e74:	4b1a      	ldr	r3, [pc, #104]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005e76:	2240      	movs	r2, #64	; 0x40
 8005e78:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005e7a:	4b19      	ldr	r3, [pc, #100]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d008      	beq.n	8005e98 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005e86:	4b17      	ldr	r3, [pc, #92]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005e88:	69db      	ldr	r3, [r3, #28]
 8005e8a:	f043 0302 	orr.w	r3, r3, #2
 8005e8e:	4a15      	ldr	r2, [pc, #84]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005e90:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005e92:	4b13      	ldr	r3, [pc, #76]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005e94:	2280      	movs	r2, #128	; 0x80
 8005e96:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8005e98:	4b11      	ldr	r3, [pc, #68]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d009      	beq.n	8005eb8 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8005ea4:	4b0f      	ldr	r3, [pc, #60]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005ea6:	69db      	ldr	r3, [r3, #28]
 8005ea8:	f043 0301 	orr.w	r3, r3, #1
 8005eac:	4a0d      	ldr	r2, [pc, #52]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005eae:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8005eb0:	4b0b      	ldr	r3, [pc, #44]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005eb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005eb6:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005eb8:	4b09      	ldr	r3, [pc, #36]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	f003 0302 	and.w	r3, r3, #2
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d008      	beq.n	8005ed6 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8005ec4:	4b07      	ldr	r3, [pc, #28]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005ec6:	69db      	ldr	r3, [r3, #28]
 8005ec8:	f043 0320 	orr.w	r3, r3, #32
 8005ecc:	4a05      	ldr	r2, [pc, #20]	; (8005ee4 <FLASH_SetErrorCode+0xc8>)
 8005ece:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005ed0:	4b03      	ldr	r3, [pc, #12]	; (8005ee0 <FLASH_SetErrorCode+0xc4>)
 8005ed2:	2202      	movs	r2, #2
 8005ed4:	60da      	str	r2, [r3, #12]
  }
}
 8005ed6:	bf00      	nop
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr
 8005ee0:	40023c00 	.word	0x40023c00
 8005ee4:	200006bc 	.word	0x200006bc

08005ee8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005efa:	4b31      	ldr	r3, [pc, #196]	; (8005fc0 <HAL_FLASHEx_Erase+0xd8>)
 8005efc:	7e1b      	ldrb	r3, [r3, #24]
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d101      	bne.n	8005f06 <HAL_FLASHEx_Erase+0x1e>
 8005f02:	2302      	movs	r3, #2
 8005f04:	e058      	b.n	8005fb8 <HAL_FLASHEx_Erase+0xd0>
 8005f06:	4b2e      	ldr	r3, [pc, #184]	; (8005fc0 <HAL_FLASHEx_Erase+0xd8>)
 8005f08:	2201      	movs	r2, #1
 8005f0a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005f0c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005f10:	f7ff feaa 	bl	8005c68 <FLASH_WaitForLastOperation>
 8005f14:	4603      	mov	r3, r0
 8005f16:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d148      	bne.n	8005fb0 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	f04f 32ff 	mov.w	r2, #4294967295
 8005f24:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d115      	bne.n	8005f5a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	b2da      	uxtb	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	4619      	mov	r1, r3
 8005f3a:	4610      	mov	r0, r2
 8005f3c:	f000 f844 	bl	8005fc8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005f40:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005f44:	f7ff fe90 	bl	8005c68 <FLASH_WaitForLastOperation>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8005f4c:	4b1d      	ldr	r3, [pc, #116]	; (8005fc4 <HAL_FLASHEx_Erase+0xdc>)
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	4a1c      	ldr	r2, [pc, #112]	; (8005fc4 <HAL_FLASHEx_Erase+0xdc>)
 8005f52:	f023 0304 	bic.w	r3, r3, #4
 8005f56:	6113      	str	r3, [r2, #16]
 8005f58:	e028      	b.n	8005fac <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	60bb      	str	r3, [r7, #8]
 8005f60:	e01c      	b.n	8005f9c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	4619      	mov	r1, r3
 8005f6a:	68b8      	ldr	r0, [r7, #8]
 8005f6c:	f000 f850 	bl	8006010 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005f70:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005f74:	f7ff fe78 	bl	8005c68 <FLASH_WaitForLastOperation>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8005f7c:	4b11      	ldr	r3, [pc, #68]	; (8005fc4 <HAL_FLASHEx_Erase+0xdc>)
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	4a10      	ldr	r2, [pc, #64]	; (8005fc4 <HAL_FLASHEx_Erase+0xdc>)
 8005f82:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8005f86:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8005f88:	7bfb      	ldrb	r3, [r7, #15]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d003      	beq.n	8005f96 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	68ba      	ldr	r2, [r7, #8]
 8005f92:	601a      	str	r2, [r3, #0]
          break;
 8005f94:	e00a      	b.n	8005fac <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	3301      	adds	r3, #1
 8005f9a:	60bb      	str	r3, [r7, #8]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	68da      	ldr	r2, [r3, #12]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	4413      	add	r3, r2
 8005fa6:	68ba      	ldr	r2, [r7, #8]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d3da      	bcc.n	8005f62 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005fac:	f000 f878 	bl	80060a0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005fb0:	4b03      	ldr	r3, [pc, #12]	; (8005fc0 <HAL_FLASHEx_Erase+0xd8>)
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	761a      	strb	r2, [r3, #24]

  return status;
 8005fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3710      	adds	r7, #16
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	200006bc 	.word	0x200006bc
 8005fc4:	40023c00 	.word	0x40023c00

08005fc8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	4603      	mov	r3, r0
 8005fd0:	6039      	str	r1, [r7, #0]
 8005fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005fd4:	4b0d      	ldr	r3, [pc, #52]	; (800600c <FLASH_MassErase+0x44>)
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	4a0c      	ldr	r2, [pc, #48]	; (800600c <FLASH_MassErase+0x44>)
 8005fda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fde:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8005fe0:	4b0a      	ldr	r3, [pc, #40]	; (800600c <FLASH_MassErase+0x44>)
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	4a09      	ldr	r2, [pc, #36]	; (800600c <FLASH_MassErase+0x44>)
 8005fe6:	f043 0304 	orr.w	r3, r3, #4
 8005fea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8005fec:	4b07      	ldr	r3, [pc, #28]	; (800600c <FLASH_MassErase+0x44>)
 8005fee:	691a      	ldr	r2, [r3, #16]
 8005ff0:	79fb      	ldrb	r3, [r7, #7]
 8005ff2:	021b      	lsls	r3, r3, #8
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	4a05      	ldr	r2, [pc, #20]	; (800600c <FLASH_MassErase+0x44>)
 8005ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ffc:	6113      	str	r3, [r2, #16]
}
 8005ffe:	bf00      	nop
 8006000:	370c      	adds	r7, #12
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	40023c00 	.word	0x40023c00

08006010 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006010:	b480      	push	{r7}
 8006012:	b085      	sub	sp, #20
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	460b      	mov	r3, r1
 800601a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800601c:	2300      	movs	r3, #0
 800601e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006020:	78fb      	ldrb	r3, [r7, #3]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d102      	bne.n	800602c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8006026:	2300      	movs	r3, #0
 8006028:	60fb      	str	r3, [r7, #12]
 800602a:	e010      	b.n	800604e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800602c:	78fb      	ldrb	r3, [r7, #3]
 800602e:	2b01      	cmp	r3, #1
 8006030:	d103      	bne.n	800603a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8006032:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006036:	60fb      	str	r3, [r7, #12]
 8006038:	e009      	b.n	800604e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800603a:	78fb      	ldrb	r3, [r7, #3]
 800603c:	2b02      	cmp	r3, #2
 800603e:	d103      	bne.n	8006048 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8006040:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006044:	60fb      	str	r3, [r7, #12]
 8006046:	e002      	b.n	800604e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8006048:	f44f 7340 	mov.w	r3, #768	; 0x300
 800604c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800604e:	4b13      	ldr	r3, [pc, #76]	; (800609c <FLASH_Erase_Sector+0x8c>)
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	4a12      	ldr	r2, [pc, #72]	; (800609c <FLASH_Erase_Sector+0x8c>)
 8006054:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006058:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800605a:	4b10      	ldr	r3, [pc, #64]	; (800609c <FLASH_Erase_Sector+0x8c>)
 800605c:	691a      	ldr	r2, [r3, #16]
 800605e:	490f      	ldr	r1, [pc, #60]	; (800609c <FLASH_Erase_Sector+0x8c>)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	4313      	orrs	r3, r2
 8006064:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8006066:	4b0d      	ldr	r3, [pc, #52]	; (800609c <FLASH_Erase_Sector+0x8c>)
 8006068:	691b      	ldr	r3, [r3, #16]
 800606a:	4a0c      	ldr	r2, [pc, #48]	; (800609c <FLASH_Erase_Sector+0x8c>)
 800606c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006070:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8006072:	4b0a      	ldr	r3, [pc, #40]	; (800609c <FLASH_Erase_Sector+0x8c>)
 8006074:	691a      	ldr	r2, [r3, #16]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	00db      	lsls	r3, r3, #3
 800607a:	4313      	orrs	r3, r2
 800607c:	4a07      	ldr	r2, [pc, #28]	; (800609c <FLASH_Erase_Sector+0x8c>)
 800607e:	f043 0302 	orr.w	r3, r3, #2
 8006082:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8006084:	4b05      	ldr	r3, [pc, #20]	; (800609c <FLASH_Erase_Sector+0x8c>)
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	4a04      	ldr	r2, [pc, #16]	; (800609c <FLASH_Erase_Sector+0x8c>)
 800608a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800608e:	6113      	str	r3, [r2, #16]
}
 8006090:	bf00      	nop
 8006092:	3714      	adds	r7, #20
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr
 800609c:	40023c00 	.word	0x40023c00

080060a0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80060a0:	b480      	push	{r7}
 80060a2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80060a4:	4b20      	ldr	r3, [pc, #128]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d017      	beq.n	80060e0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80060b0:	4b1d      	ldr	r3, [pc, #116]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a1c      	ldr	r2, [pc, #112]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060b6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060ba:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80060bc:	4b1a      	ldr	r3, [pc, #104]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a19      	ldr	r2, [pc, #100]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80060c6:	6013      	str	r3, [r2, #0]
 80060c8:	4b17      	ldr	r3, [pc, #92]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a16      	ldr	r2, [pc, #88]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80060d2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80060d4:	4b14      	ldr	r3, [pc, #80]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a13      	ldr	r2, [pc, #76]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80060de:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80060e0:	4b11      	ldr	r3, [pc, #68]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d017      	beq.n	800611c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80060ec:	4b0e      	ldr	r3, [pc, #56]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a0d      	ldr	r2, [pc, #52]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80060f6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80060f8:	4b0b      	ldr	r3, [pc, #44]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a0a      	ldr	r2, [pc, #40]	; (8006128 <FLASH_FlushCaches+0x88>)
 80060fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006102:	6013      	str	r3, [r2, #0]
 8006104:	4b08      	ldr	r3, [pc, #32]	; (8006128 <FLASH_FlushCaches+0x88>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a07      	ldr	r2, [pc, #28]	; (8006128 <FLASH_FlushCaches+0x88>)
 800610a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800610e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006110:	4b05      	ldr	r3, [pc, #20]	; (8006128 <FLASH_FlushCaches+0x88>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a04      	ldr	r2, [pc, #16]	; (8006128 <FLASH_FlushCaches+0x88>)
 8006116:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800611a:	6013      	str	r3, [r2, #0]
  }
}
 800611c:	bf00      	nop
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr
 8006126:	bf00      	nop
 8006128:	40023c00 	.word	0x40023c00

0800612c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800612c:	b480      	push	{r7}
 800612e:	b089      	sub	sp, #36	; 0x24
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006136:	2300      	movs	r3, #0
 8006138:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800613a:	2300      	movs	r3, #0
 800613c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800613e:	2300      	movs	r3, #0
 8006140:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006142:	2300      	movs	r3, #0
 8006144:	61fb      	str	r3, [r7, #28]
 8006146:	e159      	b.n	80063fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006148:	2201      	movs	r2, #1
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	fa02 f303 	lsl.w	r3, r2, r3
 8006150:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	697a      	ldr	r2, [r7, #20]
 8006158:	4013      	ands	r3, r2
 800615a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	429a      	cmp	r2, r3
 8006162:	f040 8148 	bne.w	80063f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	f003 0303 	and.w	r3, r3, #3
 800616e:	2b01      	cmp	r3, #1
 8006170:	d005      	beq.n	800617e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800617a:	2b02      	cmp	r3, #2
 800617c:	d130      	bne.n	80061e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	005b      	lsls	r3, r3, #1
 8006188:	2203      	movs	r2, #3
 800618a:	fa02 f303 	lsl.w	r3, r2, r3
 800618e:	43db      	mvns	r3, r3
 8006190:	69ba      	ldr	r2, [r7, #24]
 8006192:	4013      	ands	r3, r2
 8006194:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	68da      	ldr	r2, [r3, #12]
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	005b      	lsls	r3, r3, #1
 800619e:	fa02 f303 	lsl.w	r3, r2, r3
 80061a2:	69ba      	ldr	r2, [r7, #24]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	69ba      	ldr	r2, [r7, #24]
 80061ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80061b4:	2201      	movs	r2, #1
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	fa02 f303 	lsl.w	r3, r2, r3
 80061bc:	43db      	mvns	r3, r3
 80061be:	69ba      	ldr	r2, [r7, #24]
 80061c0:	4013      	ands	r3, r2
 80061c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	091b      	lsrs	r3, r3, #4
 80061ca:	f003 0201 	and.w	r2, r3, #1
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	fa02 f303 	lsl.w	r3, r2, r3
 80061d4:	69ba      	ldr	r2, [r7, #24]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	69ba      	ldr	r2, [r7, #24]
 80061de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f003 0303 	and.w	r3, r3, #3
 80061e8:	2b03      	cmp	r3, #3
 80061ea:	d017      	beq.n	800621c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	2203      	movs	r2, #3
 80061f8:	fa02 f303 	lsl.w	r3, r2, r3
 80061fc:	43db      	mvns	r3, r3
 80061fe:	69ba      	ldr	r2, [r7, #24]
 8006200:	4013      	ands	r3, r2
 8006202:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	689a      	ldr	r2, [r3, #8]
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	005b      	lsls	r3, r3, #1
 800620c:	fa02 f303 	lsl.w	r3, r2, r3
 8006210:	69ba      	ldr	r2, [r7, #24]
 8006212:	4313      	orrs	r3, r2
 8006214:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	69ba      	ldr	r2, [r7, #24]
 800621a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	f003 0303 	and.w	r3, r3, #3
 8006224:	2b02      	cmp	r3, #2
 8006226:	d123      	bne.n	8006270 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	08da      	lsrs	r2, r3, #3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	3208      	adds	r2, #8
 8006230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006234:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006236:	69fb      	ldr	r3, [r7, #28]
 8006238:	f003 0307 	and.w	r3, r3, #7
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	220f      	movs	r2, #15
 8006240:	fa02 f303 	lsl.w	r3, r2, r3
 8006244:	43db      	mvns	r3, r3
 8006246:	69ba      	ldr	r2, [r7, #24]
 8006248:	4013      	ands	r3, r2
 800624a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	691a      	ldr	r2, [r3, #16]
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	f003 0307 	and.w	r3, r3, #7
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	fa02 f303 	lsl.w	r3, r2, r3
 800625c:	69ba      	ldr	r2, [r7, #24]
 800625e:	4313      	orrs	r3, r2
 8006260:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	08da      	lsrs	r2, r3, #3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	3208      	adds	r2, #8
 800626a:	69b9      	ldr	r1, [r7, #24]
 800626c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	005b      	lsls	r3, r3, #1
 800627a:	2203      	movs	r2, #3
 800627c:	fa02 f303 	lsl.w	r3, r2, r3
 8006280:	43db      	mvns	r3, r3
 8006282:	69ba      	ldr	r2, [r7, #24]
 8006284:	4013      	ands	r3, r2
 8006286:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	f003 0203 	and.w	r2, r3, #3
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	005b      	lsls	r3, r3, #1
 8006294:	fa02 f303 	lsl.w	r3, r2, r3
 8006298:	69ba      	ldr	r2, [r7, #24]
 800629a:	4313      	orrs	r3, r2
 800629c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	69ba      	ldr	r2, [r7, #24]
 80062a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f000 80a2 	beq.w	80063f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062b2:	2300      	movs	r3, #0
 80062b4:	60fb      	str	r3, [r7, #12]
 80062b6:	4b57      	ldr	r3, [pc, #348]	; (8006414 <HAL_GPIO_Init+0x2e8>)
 80062b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062ba:	4a56      	ldr	r2, [pc, #344]	; (8006414 <HAL_GPIO_Init+0x2e8>)
 80062bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80062c0:	6453      	str	r3, [r2, #68]	; 0x44
 80062c2:	4b54      	ldr	r3, [pc, #336]	; (8006414 <HAL_GPIO_Init+0x2e8>)
 80062c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062ca:	60fb      	str	r3, [r7, #12]
 80062cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80062ce:	4a52      	ldr	r2, [pc, #328]	; (8006418 <HAL_GPIO_Init+0x2ec>)
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	089b      	lsrs	r3, r3, #2
 80062d4:	3302      	adds	r3, #2
 80062d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	f003 0303 	and.w	r3, r3, #3
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	220f      	movs	r2, #15
 80062e6:	fa02 f303 	lsl.w	r3, r2, r3
 80062ea:	43db      	mvns	r3, r3
 80062ec:	69ba      	ldr	r2, [r7, #24]
 80062ee:	4013      	ands	r3, r2
 80062f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a49      	ldr	r2, [pc, #292]	; (800641c <HAL_GPIO_Init+0x2f0>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d019      	beq.n	800632e <HAL_GPIO_Init+0x202>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a48      	ldr	r2, [pc, #288]	; (8006420 <HAL_GPIO_Init+0x2f4>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d013      	beq.n	800632a <HAL_GPIO_Init+0x1fe>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a47      	ldr	r2, [pc, #284]	; (8006424 <HAL_GPIO_Init+0x2f8>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d00d      	beq.n	8006326 <HAL_GPIO_Init+0x1fa>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4a46      	ldr	r2, [pc, #280]	; (8006428 <HAL_GPIO_Init+0x2fc>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d007      	beq.n	8006322 <HAL_GPIO_Init+0x1f6>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a45      	ldr	r2, [pc, #276]	; (800642c <HAL_GPIO_Init+0x300>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d101      	bne.n	800631e <HAL_GPIO_Init+0x1f2>
 800631a:	2304      	movs	r3, #4
 800631c:	e008      	b.n	8006330 <HAL_GPIO_Init+0x204>
 800631e:	2307      	movs	r3, #7
 8006320:	e006      	b.n	8006330 <HAL_GPIO_Init+0x204>
 8006322:	2303      	movs	r3, #3
 8006324:	e004      	b.n	8006330 <HAL_GPIO_Init+0x204>
 8006326:	2302      	movs	r3, #2
 8006328:	e002      	b.n	8006330 <HAL_GPIO_Init+0x204>
 800632a:	2301      	movs	r3, #1
 800632c:	e000      	b.n	8006330 <HAL_GPIO_Init+0x204>
 800632e:	2300      	movs	r3, #0
 8006330:	69fa      	ldr	r2, [r7, #28]
 8006332:	f002 0203 	and.w	r2, r2, #3
 8006336:	0092      	lsls	r2, r2, #2
 8006338:	4093      	lsls	r3, r2
 800633a:	69ba      	ldr	r2, [r7, #24]
 800633c:	4313      	orrs	r3, r2
 800633e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006340:	4935      	ldr	r1, [pc, #212]	; (8006418 <HAL_GPIO_Init+0x2ec>)
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	089b      	lsrs	r3, r3, #2
 8006346:	3302      	adds	r3, #2
 8006348:	69ba      	ldr	r2, [r7, #24]
 800634a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800634e:	4b38      	ldr	r3, [pc, #224]	; (8006430 <HAL_GPIO_Init+0x304>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	43db      	mvns	r3, r3
 8006358:	69ba      	ldr	r2, [r7, #24]
 800635a:	4013      	ands	r3, r2
 800635c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d003      	beq.n	8006372 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800636a:	69ba      	ldr	r2, [r7, #24]
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	4313      	orrs	r3, r2
 8006370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006372:	4a2f      	ldr	r2, [pc, #188]	; (8006430 <HAL_GPIO_Init+0x304>)
 8006374:	69bb      	ldr	r3, [r7, #24]
 8006376:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006378:	4b2d      	ldr	r3, [pc, #180]	; (8006430 <HAL_GPIO_Init+0x304>)
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	43db      	mvns	r3, r3
 8006382:	69ba      	ldr	r2, [r7, #24]
 8006384:	4013      	ands	r3, r2
 8006386:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d003      	beq.n	800639c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006394:	69ba      	ldr	r2, [r7, #24]
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	4313      	orrs	r3, r2
 800639a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800639c:	4a24      	ldr	r2, [pc, #144]	; (8006430 <HAL_GPIO_Init+0x304>)
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80063a2:	4b23      	ldr	r3, [pc, #140]	; (8006430 <HAL_GPIO_Init+0x304>)
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	43db      	mvns	r3, r3
 80063ac:	69ba      	ldr	r2, [r7, #24]
 80063ae:	4013      	ands	r3, r2
 80063b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d003      	beq.n	80063c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80063be:	69ba      	ldr	r2, [r7, #24]
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80063c6:	4a1a      	ldr	r2, [pc, #104]	; (8006430 <HAL_GPIO_Init+0x304>)
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80063cc:	4b18      	ldr	r3, [pc, #96]	; (8006430 <HAL_GPIO_Init+0x304>)
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	43db      	mvns	r3, r3
 80063d6:	69ba      	ldr	r2, [r7, #24]
 80063d8:	4013      	ands	r3, r2
 80063da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d003      	beq.n	80063f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80063e8:	69ba      	ldr	r2, [r7, #24]
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80063f0:	4a0f      	ldr	r2, [pc, #60]	; (8006430 <HAL_GPIO_Init+0x304>)
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	3301      	adds	r3, #1
 80063fa:	61fb      	str	r3, [r7, #28]
 80063fc:	69fb      	ldr	r3, [r7, #28]
 80063fe:	2b0f      	cmp	r3, #15
 8006400:	f67f aea2 	bls.w	8006148 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006404:	bf00      	nop
 8006406:	bf00      	nop
 8006408:	3724      	adds	r7, #36	; 0x24
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr
 8006412:	bf00      	nop
 8006414:	40023800 	.word	0x40023800
 8006418:	40013800 	.word	0x40013800
 800641c:	40020000 	.word	0x40020000
 8006420:	40020400 	.word	0x40020400
 8006424:	40020800 	.word	0x40020800
 8006428:	40020c00 	.word	0x40020c00
 800642c:	40021000 	.word	0x40021000
 8006430:	40013c00 	.word	0x40013c00

08006434 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006434:	b480      	push	{r7}
 8006436:	b085      	sub	sp, #20
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	460b      	mov	r3, r1
 800643e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	691a      	ldr	r2, [r3, #16]
 8006444:	887b      	ldrh	r3, [r7, #2]
 8006446:	4013      	ands	r3, r2
 8006448:	2b00      	cmp	r3, #0
 800644a:	d002      	beq.n	8006452 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800644c:	2301      	movs	r3, #1
 800644e:	73fb      	strb	r3, [r7, #15]
 8006450:	e001      	b.n	8006456 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006452:	2300      	movs	r3, #0
 8006454:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006456:	7bfb      	ldrb	r3, [r7, #15]
}
 8006458:	4618      	mov	r0, r3
 800645a:	3714      	adds	r7, #20
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	460b      	mov	r3, r1
 800646e:	807b      	strh	r3, [r7, #2]
 8006470:	4613      	mov	r3, r2
 8006472:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006474:	787b      	ldrb	r3, [r7, #1]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d003      	beq.n	8006482 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800647a:	887a      	ldrh	r2, [r7, #2]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006480:	e003      	b.n	800648a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006482:	887b      	ldrh	r3, [r7, #2]
 8006484:	041a      	lsls	r2, r3, #16
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	619a      	str	r2, [r3, #24]
}
 800648a:	bf00      	nop
 800648c:	370c      	adds	r7, #12
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
	...

08006498 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
 800649e:	4603      	mov	r3, r0
 80064a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80064a2:	4b08      	ldr	r3, [pc, #32]	; (80064c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80064a4:	695a      	ldr	r2, [r3, #20]
 80064a6:	88fb      	ldrh	r3, [r7, #6]
 80064a8:	4013      	ands	r3, r2
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d006      	beq.n	80064bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80064ae:	4a05      	ldr	r2, [pc, #20]	; (80064c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80064b0:	88fb      	ldrh	r3, [r7, #6]
 80064b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80064b4:	88fb      	ldrh	r3, [r7, #6]
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7fd fb16 	bl	8003ae8 <HAL_GPIO_EXTI_Callback>
  }
}
 80064bc:	bf00      	nop
 80064be:	3708      	adds	r7, #8
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	40013c00 	.word	0x40013c00

080064c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b084      	sub	sp, #16
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d101      	bne.n	80064da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e12b      	b.n	8006732 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d106      	bne.n	80064f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f7fd fc46 	bl	8003d80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2224      	movs	r2, #36	; 0x24
 80064f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f022 0201 	bic.w	r2, r2, #1
 800650a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800651a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800652a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800652c:	f001 f864 	bl	80075f8 <HAL_RCC_GetPCLK1Freq>
 8006530:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	4a81      	ldr	r2, [pc, #516]	; (800673c <HAL_I2C_Init+0x274>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d807      	bhi.n	800654c <HAL_I2C_Init+0x84>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	4a80      	ldr	r2, [pc, #512]	; (8006740 <HAL_I2C_Init+0x278>)
 8006540:	4293      	cmp	r3, r2
 8006542:	bf94      	ite	ls
 8006544:	2301      	movls	r3, #1
 8006546:	2300      	movhi	r3, #0
 8006548:	b2db      	uxtb	r3, r3
 800654a:	e006      	b.n	800655a <HAL_I2C_Init+0x92>
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	4a7d      	ldr	r2, [pc, #500]	; (8006744 <HAL_I2C_Init+0x27c>)
 8006550:	4293      	cmp	r3, r2
 8006552:	bf94      	ite	ls
 8006554:	2301      	movls	r3, #1
 8006556:	2300      	movhi	r3, #0
 8006558:	b2db      	uxtb	r3, r3
 800655a:	2b00      	cmp	r3, #0
 800655c:	d001      	beq.n	8006562 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e0e7      	b.n	8006732 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	4a78      	ldr	r2, [pc, #480]	; (8006748 <HAL_I2C_Init+0x280>)
 8006566:	fba2 2303 	umull	r2, r3, r2, r3
 800656a:	0c9b      	lsrs	r3, r3, #18
 800656c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	430a      	orrs	r2, r1
 8006580:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	6a1b      	ldr	r3, [r3, #32]
 8006588:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	4a6a      	ldr	r2, [pc, #424]	; (800673c <HAL_I2C_Init+0x274>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d802      	bhi.n	800659c <HAL_I2C_Init+0xd4>
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	3301      	adds	r3, #1
 800659a:	e009      	b.n	80065b0 <HAL_I2C_Init+0xe8>
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80065a2:	fb02 f303 	mul.w	r3, r2, r3
 80065a6:	4a69      	ldr	r2, [pc, #420]	; (800674c <HAL_I2C_Init+0x284>)
 80065a8:	fba2 2303 	umull	r2, r3, r2, r3
 80065ac:	099b      	lsrs	r3, r3, #6
 80065ae:	3301      	adds	r3, #1
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	6812      	ldr	r2, [r2, #0]
 80065b4:	430b      	orrs	r3, r1
 80065b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	69db      	ldr	r3, [r3, #28]
 80065be:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80065c2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	495c      	ldr	r1, [pc, #368]	; (800673c <HAL_I2C_Init+0x274>)
 80065cc:	428b      	cmp	r3, r1
 80065ce:	d819      	bhi.n	8006604 <HAL_I2C_Init+0x13c>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	1e59      	subs	r1, r3, #1
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	005b      	lsls	r3, r3, #1
 80065da:	fbb1 f3f3 	udiv	r3, r1, r3
 80065de:	1c59      	adds	r1, r3, #1
 80065e0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80065e4:	400b      	ands	r3, r1
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00a      	beq.n	8006600 <HAL_I2C_Init+0x138>
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	1e59      	subs	r1, r3, #1
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	005b      	lsls	r3, r3, #1
 80065f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80065f8:	3301      	adds	r3, #1
 80065fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065fe:	e051      	b.n	80066a4 <HAL_I2C_Init+0x1dc>
 8006600:	2304      	movs	r3, #4
 8006602:	e04f      	b.n	80066a4 <HAL_I2C_Init+0x1dc>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d111      	bne.n	8006630 <HAL_I2C_Init+0x168>
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	1e58      	subs	r0, r3, #1
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6859      	ldr	r1, [r3, #4]
 8006614:	460b      	mov	r3, r1
 8006616:	005b      	lsls	r3, r3, #1
 8006618:	440b      	add	r3, r1
 800661a:	fbb0 f3f3 	udiv	r3, r0, r3
 800661e:	3301      	adds	r3, #1
 8006620:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006624:	2b00      	cmp	r3, #0
 8006626:	bf0c      	ite	eq
 8006628:	2301      	moveq	r3, #1
 800662a:	2300      	movne	r3, #0
 800662c:	b2db      	uxtb	r3, r3
 800662e:	e012      	b.n	8006656 <HAL_I2C_Init+0x18e>
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	1e58      	subs	r0, r3, #1
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6859      	ldr	r1, [r3, #4]
 8006638:	460b      	mov	r3, r1
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	440b      	add	r3, r1
 800663e:	0099      	lsls	r1, r3, #2
 8006640:	440b      	add	r3, r1
 8006642:	fbb0 f3f3 	udiv	r3, r0, r3
 8006646:	3301      	adds	r3, #1
 8006648:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800664c:	2b00      	cmp	r3, #0
 800664e:	bf0c      	ite	eq
 8006650:	2301      	moveq	r3, #1
 8006652:	2300      	movne	r3, #0
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d001      	beq.n	800665e <HAL_I2C_Init+0x196>
 800665a:	2301      	movs	r3, #1
 800665c:	e022      	b.n	80066a4 <HAL_I2C_Init+0x1dc>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d10e      	bne.n	8006684 <HAL_I2C_Init+0x1bc>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	1e58      	subs	r0, r3, #1
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6859      	ldr	r1, [r3, #4]
 800666e:	460b      	mov	r3, r1
 8006670:	005b      	lsls	r3, r3, #1
 8006672:	440b      	add	r3, r1
 8006674:	fbb0 f3f3 	udiv	r3, r0, r3
 8006678:	3301      	adds	r3, #1
 800667a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800667e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006682:	e00f      	b.n	80066a4 <HAL_I2C_Init+0x1dc>
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	1e58      	subs	r0, r3, #1
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6859      	ldr	r1, [r3, #4]
 800668c:	460b      	mov	r3, r1
 800668e:	009b      	lsls	r3, r3, #2
 8006690:	440b      	add	r3, r1
 8006692:	0099      	lsls	r1, r3, #2
 8006694:	440b      	add	r3, r1
 8006696:	fbb0 f3f3 	udiv	r3, r0, r3
 800669a:	3301      	adds	r3, #1
 800669c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066a0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066a4:	6879      	ldr	r1, [r7, #4]
 80066a6:	6809      	ldr	r1, [r1, #0]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	69da      	ldr	r2, [r3, #28]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	431a      	orrs	r2, r3
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	430a      	orrs	r2, r1
 80066c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80066d2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	6911      	ldr	r1, [r2, #16]
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	68d2      	ldr	r2, [r2, #12]
 80066de:	4311      	orrs	r1, r2
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	6812      	ldr	r2, [r2, #0]
 80066e4:	430b      	orrs	r3, r1
 80066e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	695a      	ldr	r2, [r3, #20]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	431a      	orrs	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	430a      	orrs	r2, r1
 8006702:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f042 0201 	orr.w	r2, r2, #1
 8006712:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2220      	movs	r2, #32
 800671e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006730:	2300      	movs	r3, #0
}
 8006732:	4618      	mov	r0, r3
 8006734:	3710      	adds	r7, #16
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	000186a0 	.word	0x000186a0
 8006740:	001e847f 	.word	0x001e847f
 8006744:	003d08ff 	.word	0x003d08ff
 8006748:	431bde83 	.word	0x431bde83
 800674c:	10624dd3 	.word	0x10624dd3

08006750 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b088      	sub	sp, #32
 8006754:	af02      	add	r7, sp, #8
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	607a      	str	r2, [r7, #4]
 800675a:	461a      	mov	r2, r3
 800675c:	460b      	mov	r3, r1
 800675e:	817b      	strh	r3, [r7, #10]
 8006760:	4613      	mov	r3, r2
 8006762:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006764:	f7fd ff4a 	bl	80045fc <HAL_GetTick>
 8006768:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b20      	cmp	r3, #32
 8006774:	f040 80e0 	bne.w	8006938 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	9300      	str	r3, [sp, #0]
 800677c:	2319      	movs	r3, #25
 800677e:	2201      	movs	r2, #1
 8006780:	4970      	ldr	r1, [pc, #448]	; (8006944 <HAL_I2C_Master_Transmit+0x1f4>)
 8006782:	68f8      	ldr	r0, [r7, #12]
 8006784:	f000 f964 	bl	8006a50 <I2C_WaitOnFlagUntilTimeout>
 8006788:	4603      	mov	r3, r0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d001      	beq.n	8006792 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800678e:	2302      	movs	r3, #2
 8006790:	e0d3      	b.n	800693a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006798:	2b01      	cmp	r3, #1
 800679a:	d101      	bne.n	80067a0 <HAL_I2C_Master_Transmit+0x50>
 800679c:	2302      	movs	r3, #2
 800679e:	e0cc      	b.n	800693a <HAL_I2C_Master_Transmit+0x1ea>
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0301 	and.w	r3, r3, #1
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d007      	beq.n	80067c6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f042 0201 	orr.w	r2, r2, #1
 80067c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2221      	movs	r2, #33	; 0x21
 80067da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2210      	movs	r2, #16
 80067e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2200      	movs	r2, #0
 80067ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	893a      	ldrh	r2, [r7, #8]
 80067f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067fc:	b29a      	uxth	r2, r3
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	4a50      	ldr	r2, [pc, #320]	; (8006948 <HAL_I2C_Master_Transmit+0x1f8>)
 8006806:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006808:	8979      	ldrh	r1, [r7, #10]
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	6a3a      	ldr	r2, [r7, #32]
 800680e:	68f8      	ldr	r0, [r7, #12]
 8006810:	f000 f89c 	bl	800694c <I2C_MasterRequestWrite>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d001      	beq.n	800681e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	e08d      	b.n	800693a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800681e:	2300      	movs	r3, #0
 8006820:	613b      	str	r3, [r7, #16]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	695b      	ldr	r3, [r3, #20]
 8006828:	613b      	str	r3, [r7, #16]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	613b      	str	r3, [r7, #16]
 8006832:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006834:	e066      	b.n	8006904 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006836:	697a      	ldr	r2, [r7, #20]
 8006838:	6a39      	ldr	r1, [r7, #32]
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f000 f9de 	bl	8006bfc <I2C_WaitOnTXEFlagUntilTimeout>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d00d      	beq.n	8006862 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684a:	2b04      	cmp	r3, #4
 800684c:	d107      	bne.n	800685e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800685c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e06b      	b.n	800693a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006866:	781a      	ldrb	r2, [r3, #0]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006872:	1c5a      	adds	r2, r3, #1
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800687c:	b29b      	uxth	r3, r3
 800687e:	3b01      	subs	r3, #1
 8006880:	b29a      	uxth	r2, r3
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800688a:	3b01      	subs	r3, #1
 800688c:	b29a      	uxth	r2, r3
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	695b      	ldr	r3, [r3, #20]
 8006898:	f003 0304 	and.w	r3, r3, #4
 800689c:	2b04      	cmp	r3, #4
 800689e:	d11b      	bne.n	80068d8 <HAL_I2C_Master_Transmit+0x188>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d017      	beq.n	80068d8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ac:	781a      	ldrb	r2, [r3, #0]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b8:	1c5a      	adds	r2, r3, #1
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	3b01      	subs	r3, #1
 80068c6:	b29a      	uxth	r2, r3
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068d0:	3b01      	subs	r3, #1
 80068d2:	b29a      	uxth	r2, r3
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068d8:	697a      	ldr	r2, [r7, #20]
 80068da:	6a39      	ldr	r1, [r7, #32]
 80068dc:	68f8      	ldr	r0, [r7, #12]
 80068de:	f000 f9ce 	bl	8006c7e <I2C_WaitOnBTFFlagUntilTimeout>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d00d      	beq.n	8006904 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ec:	2b04      	cmp	r3, #4
 80068ee:	d107      	bne.n	8006900 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681a      	ldr	r2, [r3, #0]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068fe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e01a      	b.n	800693a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006908:	2b00      	cmp	r3, #0
 800690a:	d194      	bne.n	8006836 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800691a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2220      	movs	r2, #32
 8006920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2200      	movs	r2, #0
 8006930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006934:	2300      	movs	r3, #0
 8006936:	e000      	b.n	800693a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006938:	2302      	movs	r3, #2
  }
}
 800693a:	4618      	mov	r0, r3
 800693c:	3718      	adds	r7, #24
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	00100002 	.word	0x00100002
 8006948:	ffff0000 	.word	0xffff0000

0800694c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b088      	sub	sp, #32
 8006950:	af02      	add	r7, sp, #8
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	607a      	str	r2, [r7, #4]
 8006956:	603b      	str	r3, [r7, #0]
 8006958:	460b      	mov	r3, r1
 800695a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006960:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	2b08      	cmp	r3, #8
 8006966:	d006      	beq.n	8006976 <I2C_MasterRequestWrite+0x2a>
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	2b01      	cmp	r3, #1
 800696c:	d003      	beq.n	8006976 <I2C_MasterRequestWrite+0x2a>
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006974:	d108      	bne.n	8006988 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006984:	601a      	str	r2, [r3, #0]
 8006986:	e00b      	b.n	80069a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800698c:	2b12      	cmp	r3, #18
 800698e:	d107      	bne.n	80069a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800699e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	9300      	str	r3, [sp, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80069ac:	68f8      	ldr	r0, [r7, #12]
 80069ae:	f000 f84f 	bl	8006a50 <I2C_WaitOnFlagUntilTimeout>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00d      	beq.n	80069d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069c6:	d103      	bne.n	80069d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80069d0:	2303      	movs	r3, #3
 80069d2:	e035      	b.n	8006a40 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	691b      	ldr	r3, [r3, #16]
 80069d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069dc:	d108      	bne.n	80069f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80069de:	897b      	ldrh	r3, [r7, #10]
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	461a      	mov	r2, r3
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80069ec:	611a      	str	r2, [r3, #16]
 80069ee:	e01b      	b.n	8006a28 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80069f0:	897b      	ldrh	r3, [r7, #10]
 80069f2:	11db      	asrs	r3, r3, #7
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	f003 0306 	and.w	r3, r3, #6
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	f063 030f 	orn	r3, r3, #15
 8006a00:	b2da      	uxtb	r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	490e      	ldr	r1, [pc, #56]	; (8006a48 <I2C_MasterRequestWrite+0xfc>)
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f000 f875 	bl	8006afe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a14:	4603      	mov	r3, r0
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d001      	beq.n	8006a1e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e010      	b.n	8006a40 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006a1e:	897b      	ldrh	r3, [r7, #10]
 8006a20:	b2da      	uxtb	r2, r3
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	4907      	ldr	r1, [pc, #28]	; (8006a4c <I2C_MasterRequestWrite+0x100>)
 8006a2e:	68f8      	ldr	r0, [r7, #12]
 8006a30:	f000 f865 	bl	8006afe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d001      	beq.n	8006a3e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e000      	b.n	8006a40 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006a3e:	2300      	movs	r3, #0
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3718      	adds	r7, #24
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	00010008 	.word	0x00010008
 8006a4c:	00010002 	.word	0x00010002

08006a50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	60b9      	str	r1, [r7, #8]
 8006a5a:	603b      	str	r3, [r7, #0]
 8006a5c:	4613      	mov	r3, r2
 8006a5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a60:	e025      	b.n	8006aae <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a68:	d021      	beq.n	8006aae <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a6a:	f7fd fdc7 	bl	80045fc <HAL_GetTick>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	69bb      	ldr	r3, [r7, #24]
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	683a      	ldr	r2, [r7, #0]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d302      	bcc.n	8006a80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d116      	bne.n	8006aae <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2220      	movs	r2, #32
 8006a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a9a:	f043 0220 	orr.w	r2, r3, #32
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	e023      	b.n	8006af6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	0c1b      	lsrs	r3, r3, #16
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d10d      	bne.n	8006ad4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	695b      	ldr	r3, [r3, #20]
 8006abe:	43da      	mvns	r2, r3
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	4013      	ands	r3, r2
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	bf0c      	ite	eq
 8006aca:	2301      	moveq	r3, #1
 8006acc:	2300      	movne	r3, #0
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	e00c      	b.n	8006aee <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	699b      	ldr	r3, [r3, #24]
 8006ada:	43da      	mvns	r2, r3
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	4013      	ands	r3, r2
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	bf0c      	ite	eq
 8006ae6:	2301      	moveq	r3, #1
 8006ae8:	2300      	movne	r3, #0
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	461a      	mov	r2, r3
 8006aee:	79fb      	ldrb	r3, [r7, #7]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d0b6      	beq.n	8006a62 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3710      	adds	r7, #16
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}

08006afe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b084      	sub	sp, #16
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	60f8      	str	r0, [r7, #12]
 8006b06:	60b9      	str	r1, [r7, #8]
 8006b08:	607a      	str	r2, [r7, #4]
 8006b0a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b0c:	e051      	b.n	8006bb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	695b      	ldr	r3, [r3, #20]
 8006b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b1c:	d123      	bne.n	8006b66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b2c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006b36:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2220      	movs	r2, #32
 8006b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b52:	f043 0204 	orr.w	r2, r3, #4
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	e046      	b.n	8006bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b6c:	d021      	beq.n	8006bb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b6e:	f7fd fd45 	bl	80045fc <HAL_GetTick>
 8006b72:	4602      	mov	r2, r0
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	1ad3      	subs	r3, r2, r3
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d302      	bcc.n	8006b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d116      	bne.n	8006bb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2200      	movs	r2, #0
 8006b88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9e:	f043 0220 	orr.w	r2, r3, #32
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e020      	b.n	8006bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	0c1b      	lsrs	r3, r3, #16
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d10c      	bne.n	8006bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	695b      	ldr	r3, [r3, #20]
 8006bc2:	43da      	mvns	r2, r3
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	4013      	ands	r3, r2
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	bf14      	ite	ne
 8006bce:	2301      	movne	r3, #1
 8006bd0:	2300      	moveq	r3, #0
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	e00b      	b.n	8006bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	43da      	mvns	r2, r3
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	4013      	ands	r3, r2
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	bf14      	ite	ne
 8006be8:	2301      	movne	r3, #1
 8006bea:	2300      	moveq	r3, #0
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d18d      	bne.n	8006b0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3710      	adds	r7, #16
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c08:	e02d      	b.n	8006c66 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c0a:	68f8      	ldr	r0, [r7, #12]
 8006c0c:	f000 f878 	bl	8006d00 <I2C_IsAcknowledgeFailed>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d001      	beq.n	8006c1a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e02d      	b.n	8006c76 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c20:	d021      	beq.n	8006c66 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c22:	f7fd fceb 	bl	80045fc <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d302      	bcc.n	8006c38 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d116      	bne.n	8006c66 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2220      	movs	r2, #32
 8006c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c52:	f043 0220 	orr.w	r2, r3, #32
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	e007      	b.n	8006c76 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	695b      	ldr	r3, [r3, #20]
 8006c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c70:	2b80      	cmp	r3, #128	; 0x80
 8006c72:	d1ca      	bne.n	8006c0a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c74:	2300      	movs	r3, #0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3710      	adds	r7, #16
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}

08006c7e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c7e:	b580      	push	{r7, lr}
 8006c80:	b084      	sub	sp, #16
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	60f8      	str	r0, [r7, #12]
 8006c86:	60b9      	str	r1, [r7, #8]
 8006c88:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006c8a:	e02d      	b.n	8006ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c8c:	68f8      	ldr	r0, [r7, #12]
 8006c8e:	f000 f837 	bl	8006d00 <I2C_IsAcknowledgeFailed>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d001      	beq.n	8006c9c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e02d      	b.n	8006cf8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca2:	d021      	beq.n	8006ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ca4:	f7fd fcaa 	bl	80045fc <HAL_GetTick>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	68ba      	ldr	r2, [r7, #8]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d302      	bcc.n	8006cba <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d116      	bne.n	8006ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2220      	movs	r2, #32
 8006cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd4:	f043 0220 	orr.w	r2, r3, #32
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e007      	b.n	8006cf8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	695b      	ldr	r3, [r3, #20]
 8006cee:	f003 0304 	and.w	r3, r3, #4
 8006cf2:	2b04      	cmp	r3, #4
 8006cf4:	d1ca      	bne.n	8006c8c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3710      	adds	r7, #16
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d16:	d11b      	bne.n	8006d50 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d20:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2220      	movs	r2, #32
 8006d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d3c:	f043 0204 	orr.w	r2, r3, #4
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e000      	b.n	8006d52 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006d50:	2300      	movs	r3, #0
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	370c      	adds	r7, #12
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr
	...

08006d60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b086      	sub	sp, #24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d101      	bne.n	8006d72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e264      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0301 	and.w	r3, r3, #1
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d075      	beq.n	8006e6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d7e:	4ba3      	ldr	r3, [pc, #652]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f003 030c 	and.w	r3, r3, #12
 8006d86:	2b04      	cmp	r3, #4
 8006d88:	d00c      	beq.n	8006da4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d8a:	4ba0      	ldr	r3, [pc, #640]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d92:	2b08      	cmp	r3, #8
 8006d94:	d112      	bne.n	8006dbc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d96:	4b9d      	ldr	r3, [pc, #628]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006da2:	d10b      	bne.n	8006dbc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006da4:	4b99      	ldr	r3, [pc, #612]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d05b      	beq.n	8006e68 <HAL_RCC_OscConfig+0x108>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d157      	bne.n	8006e68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	e23f      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dc4:	d106      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x74>
 8006dc6:	4b91      	ldr	r3, [pc, #580]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a90      	ldr	r2, [pc, #576]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dd0:	6013      	str	r3, [r2, #0]
 8006dd2:	e01d      	b.n	8006e10 <HAL_RCC_OscConfig+0xb0>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ddc:	d10c      	bne.n	8006df8 <HAL_RCC_OscConfig+0x98>
 8006dde:	4b8b      	ldr	r3, [pc, #556]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a8a      	ldr	r2, [pc, #552]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006de4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006de8:	6013      	str	r3, [r2, #0]
 8006dea:	4b88      	ldr	r3, [pc, #544]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a87      	ldr	r2, [pc, #540]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006df0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006df4:	6013      	str	r3, [r2, #0]
 8006df6:	e00b      	b.n	8006e10 <HAL_RCC_OscConfig+0xb0>
 8006df8:	4b84      	ldr	r3, [pc, #528]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a83      	ldr	r2, [pc, #524]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006dfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e02:	6013      	str	r3, [r2, #0]
 8006e04:	4b81      	ldr	r3, [pc, #516]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a80      	ldr	r2, [pc, #512]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006e0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d013      	beq.n	8006e40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e18:	f7fd fbf0 	bl	80045fc <HAL_GetTick>
 8006e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e1e:	e008      	b.n	8006e32 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e20:	f7fd fbec 	bl	80045fc <HAL_GetTick>
 8006e24:	4602      	mov	r2, r0
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	1ad3      	subs	r3, r2, r3
 8006e2a:	2b64      	cmp	r3, #100	; 0x64
 8006e2c:	d901      	bls.n	8006e32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e2e:	2303      	movs	r3, #3
 8006e30:	e204      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e32:	4b76      	ldr	r3, [pc, #472]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d0f0      	beq.n	8006e20 <HAL_RCC_OscConfig+0xc0>
 8006e3e:	e014      	b.n	8006e6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e40:	f7fd fbdc 	bl	80045fc <HAL_GetTick>
 8006e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e46:	e008      	b.n	8006e5a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e48:	f7fd fbd8 	bl	80045fc <HAL_GetTick>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	2b64      	cmp	r3, #100	; 0x64
 8006e54:	d901      	bls.n	8006e5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e1f0      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e5a:	4b6c      	ldr	r3, [pc, #432]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1f0      	bne.n	8006e48 <HAL_RCC_OscConfig+0xe8>
 8006e66:	e000      	b.n	8006e6a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0302 	and.w	r3, r3, #2
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d063      	beq.n	8006f3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e76:	4b65      	ldr	r3, [pc, #404]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	f003 030c 	and.w	r3, r3, #12
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00b      	beq.n	8006e9a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e82:	4b62      	ldr	r3, [pc, #392]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e8a:	2b08      	cmp	r3, #8
 8006e8c:	d11c      	bne.n	8006ec8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e8e:	4b5f      	ldr	r3, [pc, #380]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d116      	bne.n	8006ec8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e9a:	4b5c      	ldr	r3, [pc, #368]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 0302 	and.w	r3, r3, #2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d005      	beq.n	8006eb2 <HAL_RCC_OscConfig+0x152>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d001      	beq.n	8006eb2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e1c4      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eb2:	4b56      	ldr	r3, [pc, #344]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	00db      	lsls	r3, r3, #3
 8006ec0:	4952      	ldr	r1, [pc, #328]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ec6:	e03a      	b.n	8006f3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d020      	beq.n	8006f12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ed0:	4b4f      	ldr	r3, [pc, #316]	; (8007010 <HAL_RCC_OscConfig+0x2b0>)
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ed6:	f7fd fb91 	bl	80045fc <HAL_GetTick>
 8006eda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006edc:	e008      	b.n	8006ef0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ede:	f7fd fb8d 	bl	80045fc <HAL_GetTick>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	1ad3      	subs	r3, r2, r3
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d901      	bls.n	8006ef0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006eec:	2303      	movs	r3, #3
 8006eee:	e1a5      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ef0:	4b46      	ldr	r3, [pc, #280]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f003 0302 	and.w	r3, r3, #2
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d0f0      	beq.n	8006ede <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006efc:	4b43      	ldr	r3, [pc, #268]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	00db      	lsls	r3, r3, #3
 8006f0a:	4940      	ldr	r1, [pc, #256]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	600b      	str	r3, [r1, #0]
 8006f10:	e015      	b.n	8006f3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f12:	4b3f      	ldr	r3, [pc, #252]	; (8007010 <HAL_RCC_OscConfig+0x2b0>)
 8006f14:	2200      	movs	r2, #0
 8006f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f18:	f7fd fb70 	bl	80045fc <HAL_GetTick>
 8006f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f1e:	e008      	b.n	8006f32 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006f20:	f7fd fb6c 	bl	80045fc <HAL_GetTick>
 8006f24:	4602      	mov	r2, r0
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	1ad3      	subs	r3, r2, r3
 8006f2a:	2b02      	cmp	r3, #2
 8006f2c:	d901      	bls.n	8006f32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e184      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f32:	4b36      	ldr	r3, [pc, #216]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f003 0302 	and.w	r3, r3, #2
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1f0      	bne.n	8006f20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f003 0308 	and.w	r3, r3, #8
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d030      	beq.n	8006fac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	695b      	ldr	r3, [r3, #20]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d016      	beq.n	8006f80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f52:	4b30      	ldr	r3, [pc, #192]	; (8007014 <HAL_RCC_OscConfig+0x2b4>)
 8006f54:	2201      	movs	r2, #1
 8006f56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f58:	f7fd fb50 	bl	80045fc <HAL_GetTick>
 8006f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f5e:	e008      	b.n	8006f72 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f60:	f7fd fb4c 	bl	80045fc <HAL_GetTick>
 8006f64:	4602      	mov	r2, r0
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	1ad3      	subs	r3, r2, r3
 8006f6a:	2b02      	cmp	r3, #2
 8006f6c:	d901      	bls.n	8006f72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	e164      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f72:	4b26      	ldr	r3, [pc, #152]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006f74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f76:	f003 0302 	and.w	r3, r3, #2
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d0f0      	beq.n	8006f60 <HAL_RCC_OscConfig+0x200>
 8006f7e:	e015      	b.n	8006fac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f80:	4b24      	ldr	r3, [pc, #144]	; (8007014 <HAL_RCC_OscConfig+0x2b4>)
 8006f82:	2200      	movs	r2, #0
 8006f84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f86:	f7fd fb39 	bl	80045fc <HAL_GetTick>
 8006f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f8c:	e008      	b.n	8006fa0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f8e:	f7fd fb35 	bl	80045fc <HAL_GetTick>
 8006f92:	4602      	mov	r2, r0
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	1ad3      	subs	r3, r2, r3
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	d901      	bls.n	8006fa0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	e14d      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006fa0:	4b1a      	ldr	r3, [pc, #104]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006fa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fa4:	f003 0302 	and.w	r3, r3, #2
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d1f0      	bne.n	8006f8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0304 	and.w	r3, r3, #4
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f000 80a0 	beq.w	80070fa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fbe:	4b13      	ldr	r3, [pc, #76]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d10f      	bne.n	8006fea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fca:	2300      	movs	r3, #0
 8006fcc:	60bb      	str	r3, [r7, #8]
 8006fce:	4b0f      	ldr	r3, [pc, #60]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd2:	4a0e      	ldr	r2, [pc, #56]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8006fda:	4b0c      	ldr	r3, [pc, #48]	; (800700c <HAL_RCC_OscConfig+0x2ac>)
 8006fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fe2:	60bb      	str	r3, [r7, #8]
 8006fe4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fea:	4b0b      	ldr	r3, [pc, #44]	; (8007018 <HAL_RCC_OscConfig+0x2b8>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d121      	bne.n	800703a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ff6:	4b08      	ldr	r3, [pc, #32]	; (8007018 <HAL_RCC_OscConfig+0x2b8>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a07      	ldr	r2, [pc, #28]	; (8007018 <HAL_RCC_OscConfig+0x2b8>)
 8006ffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007000:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007002:	f7fd fafb 	bl	80045fc <HAL_GetTick>
 8007006:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007008:	e011      	b.n	800702e <HAL_RCC_OscConfig+0x2ce>
 800700a:	bf00      	nop
 800700c:	40023800 	.word	0x40023800
 8007010:	42470000 	.word	0x42470000
 8007014:	42470e80 	.word	0x42470e80
 8007018:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800701c:	f7fd faee 	bl	80045fc <HAL_GetTick>
 8007020:	4602      	mov	r2, r0
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	1ad3      	subs	r3, r2, r3
 8007026:	2b02      	cmp	r3, #2
 8007028:	d901      	bls.n	800702e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800702a:	2303      	movs	r3, #3
 800702c:	e106      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800702e:	4b85      	ldr	r3, [pc, #532]	; (8007244 <HAL_RCC_OscConfig+0x4e4>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007036:	2b00      	cmp	r3, #0
 8007038:	d0f0      	beq.n	800701c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	2b01      	cmp	r3, #1
 8007040:	d106      	bne.n	8007050 <HAL_RCC_OscConfig+0x2f0>
 8007042:	4b81      	ldr	r3, [pc, #516]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 8007044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007046:	4a80      	ldr	r2, [pc, #512]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 8007048:	f043 0301 	orr.w	r3, r3, #1
 800704c:	6713      	str	r3, [r2, #112]	; 0x70
 800704e:	e01c      	b.n	800708a <HAL_RCC_OscConfig+0x32a>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	689b      	ldr	r3, [r3, #8]
 8007054:	2b05      	cmp	r3, #5
 8007056:	d10c      	bne.n	8007072 <HAL_RCC_OscConfig+0x312>
 8007058:	4b7b      	ldr	r3, [pc, #492]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 800705a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800705c:	4a7a      	ldr	r2, [pc, #488]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 800705e:	f043 0304 	orr.w	r3, r3, #4
 8007062:	6713      	str	r3, [r2, #112]	; 0x70
 8007064:	4b78      	ldr	r3, [pc, #480]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 8007066:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007068:	4a77      	ldr	r2, [pc, #476]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 800706a:	f043 0301 	orr.w	r3, r3, #1
 800706e:	6713      	str	r3, [r2, #112]	; 0x70
 8007070:	e00b      	b.n	800708a <HAL_RCC_OscConfig+0x32a>
 8007072:	4b75      	ldr	r3, [pc, #468]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 8007074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007076:	4a74      	ldr	r2, [pc, #464]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 8007078:	f023 0301 	bic.w	r3, r3, #1
 800707c:	6713      	str	r3, [r2, #112]	; 0x70
 800707e:	4b72      	ldr	r3, [pc, #456]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 8007080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007082:	4a71      	ldr	r2, [pc, #452]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 8007084:	f023 0304 	bic.w	r3, r3, #4
 8007088:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d015      	beq.n	80070be <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007092:	f7fd fab3 	bl	80045fc <HAL_GetTick>
 8007096:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007098:	e00a      	b.n	80070b0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800709a:	f7fd faaf 	bl	80045fc <HAL_GetTick>
 800709e:	4602      	mov	r2, r0
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	1ad3      	subs	r3, r2, r3
 80070a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d901      	bls.n	80070b0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80070ac:	2303      	movs	r3, #3
 80070ae:	e0c5      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070b0:	4b65      	ldr	r3, [pc, #404]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 80070b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070b4:	f003 0302 	and.w	r3, r3, #2
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d0ee      	beq.n	800709a <HAL_RCC_OscConfig+0x33a>
 80070bc:	e014      	b.n	80070e8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070be:	f7fd fa9d 	bl	80045fc <HAL_GetTick>
 80070c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070c4:	e00a      	b.n	80070dc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070c6:	f7fd fa99 	bl	80045fc <HAL_GetTick>
 80070ca:	4602      	mov	r2, r0
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	1ad3      	subs	r3, r2, r3
 80070d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d901      	bls.n	80070dc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80070d8:	2303      	movs	r3, #3
 80070da:	e0af      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070dc:	4b5a      	ldr	r3, [pc, #360]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 80070de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070e0:	f003 0302 	and.w	r3, r3, #2
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d1ee      	bne.n	80070c6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80070e8:	7dfb      	ldrb	r3, [r7, #23]
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d105      	bne.n	80070fa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070ee:	4b56      	ldr	r3, [pc, #344]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 80070f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f2:	4a55      	ldr	r2, [pc, #340]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 80070f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070f8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	f000 809b 	beq.w	800723a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007104:	4b50      	ldr	r3, [pc, #320]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	f003 030c 	and.w	r3, r3, #12
 800710c:	2b08      	cmp	r3, #8
 800710e:	d05c      	beq.n	80071ca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	699b      	ldr	r3, [r3, #24]
 8007114:	2b02      	cmp	r3, #2
 8007116:	d141      	bne.n	800719c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007118:	4b4c      	ldr	r3, [pc, #304]	; (800724c <HAL_RCC_OscConfig+0x4ec>)
 800711a:	2200      	movs	r2, #0
 800711c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800711e:	f7fd fa6d 	bl	80045fc <HAL_GetTick>
 8007122:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007124:	e008      	b.n	8007138 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007126:	f7fd fa69 	bl	80045fc <HAL_GetTick>
 800712a:	4602      	mov	r2, r0
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	1ad3      	subs	r3, r2, r3
 8007130:	2b02      	cmp	r3, #2
 8007132:	d901      	bls.n	8007138 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007134:	2303      	movs	r3, #3
 8007136:	e081      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007138:	4b43      	ldr	r3, [pc, #268]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d1f0      	bne.n	8007126 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	69da      	ldr	r2, [r3, #28]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6a1b      	ldr	r3, [r3, #32]
 800714c:	431a      	orrs	r2, r3
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007152:	019b      	lsls	r3, r3, #6
 8007154:	431a      	orrs	r2, r3
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800715a:	085b      	lsrs	r3, r3, #1
 800715c:	3b01      	subs	r3, #1
 800715e:	041b      	lsls	r3, r3, #16
 8007160:	431a      	orrs	r2, r3
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007166:	061b      	lsls	r3, r3, #24
 8007168:	4937      	ldr	r1, [pc, #220]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 800716a:	4313      	orrs	r3, r2
 800716c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800716e:	4b37      	ldr	r3, [pc, #220]	; (800724c <HAL_RCC_OscConfig+0x4ec>)
 8007170:	2201      	movs	r2, #1
 8007172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007174:	f7fd fa42 	bl	80045fc <HAL_GetTick>
 8007178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800717a:	e008      	b.n	800718e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800717c:	f7fd fa3e 	bl	80045fc <HAL_GetTick>
 8007180:	4602      	mov	r2, r0
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	1ad3      	subs	r3, r2, r3
 8007186:	2b02      	cmp	r3, #2
 8007188:	d901      	bls.n	800718e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800718a:	2303      	movs	r3, #3
 800718c:	e056      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800718e:	4b2e      	ldr	r3, [pc, #184]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007196:	2b00      	cmp	r3, #0
 8007198:	d0f0      	beq.n	800717c <HAL_RCC_OscConfig+0x41c>
 800719a:	e04e      	b.n	800723a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800719c:	4b2b      	ldr	r3, [pc, #172]	; (800724c <HAL_RCC_OscConfig+0x4ec>)
 800719e:	2200      	movs	r2, #0
 80071a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071a2:	f7fd fa2b 	bl	80045fc <HAL_GetTick>
 80071a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071a8:	e008      	b.n	80071bc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80071aa:	f7fd fa27 	bl	80045fc <HAL_GetTick>
 80071ae:	4602      	mov	r2, r0
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	1ad3      	subs	r3, r2, r3
 80071b4:	2b02      	cmp	r3, #2
 80071b6:	d901      	bls.n	80071bc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80071b8:	2303      	movs	r3, #3
 80071ba:	e03f      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071bc:	4b22      	ldr	r3, [pc, #136]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d1f0      	bne.n	80071aa <HAL_RCC_OscConfig+0x44a>
 80071c8:	e037      	b.n	800723a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	699b      	ldr	r3, [r3, #24]
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d101      	bne.n	80071d6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	e032      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80071d6:	4b1c      	ldr	r3, [pc, #112]	; (8007248 <HAL_RCC_OscConfig+0x4e8>)
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	699b      	ldr	r3, [r3, #24]
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d028      	beq.n	8007236 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d121      	bne.n	8007236 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d11a      	bne.n	8007236 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007206:	4013      	ands	r3, r2
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800720c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800720e:	4293      	cmp	r3, r2
 8007210:	d111      	bne.n	8007236 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800721c:	085b      	lsrs	r3, r3, #1
 800721e:	3b01      	subs	r3, #1
 8007220:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007222:	429a      	cmp	r2, r3
 8007224:	d107      	bne.n	8007236 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007230:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007232:	429a      	cmp	r2, r3
 8007234:	d001      	beq.n	800723a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e000      	b.n	800723c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800723a:	2300      	movs	r3, #0
}
 800723c:	4618      	mov	r0, r3
 800723e:	3718      	adds	r7, #24
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}
 8007244:	40007000 	.word	0x40007000
 8007248:	40023800 	.word	0x40023800
 800724c:	42470060 	.word	0x42470060

08007250 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d101      	bne.n	8007264 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	e0cc      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007264:	4b68      	ldr	r3, [pc, #416]	; (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 0307 	and.w	r3, r3, #7
 800726c:	683a      	ldr	r2, [r7, #0]
 800726e:	429a      	cmp	r2, r3
 8007270:	d90c      	bls.n	800728c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007272:	4b65      	ldr	r3, [pc, #404]	; (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 8007274:	683a      	ldr	r2, [r7, #0]
 8007276:	b2d2      	uxtb	r2, r2
 8007278:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800727a:	4b63      	ldr	r3, [pc, #396]	; (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 0307 	and.w	r3, r3, #7
 8007282:	683a      	ldr	r2, [r7, #0]
 8007284:	429a      	cmp	r2, r3
 8007286:	d001      	beq.n	800728c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	e0b8      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f003 0302 	and.w	r3, r3, #2
 8007294:	2b00      	cmp	r3, #0
 8007296:	d020      	beq.n	80072da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 0304 	and.w	r3, r3, #4
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d005      	beq.n	80072b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072a4:	4b59      	ldr	r3, [pc, #356]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	4a58      	ldr	r2, [pc, #352]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80072ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f003 0308 	and.w	r3, r3, #8
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d005      	beq.n	80072c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80072bc:	4b53      	ldr	r3, [pc, #332]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	4a52      	ldr	r2, [pc, #328]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80072c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80072c8:	4b50      	ldr	r3, [pc, #320]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	494d      	ldr	r1, [pc, #308]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072d6:	4313      	orrs	r3, r2
 80072d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0301 	and.w	r3, r3, #1
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d044      	beq.n	8007370 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d107      	bne.n	80072fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072ee:	4b47      	ldr	r3, [pc, #284]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d119      	bne.n	800732e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e07f      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	2b02      	cmp	r3, #2
 8007304:	d003      	beq.n	800730e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800730a:	2b03      	cmp	r3, #3
 800730c:	d107      	bne.n	800731e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800730e:	4b3f      	ldr	r3, [pc, #252]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d109      	bne.n	800732e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e06f      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800731e:	4b3b      	ldr	r3, [pc, #236]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 0302 	and.w	r3, r3, #2
 8007326:	2b00      	cmp	r3, #0
 8007328:	d101      	bne.n	800732e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e067      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800732e:	4b37      	ldr	r3, [pc, #220]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f023 0203 	bic.w	r2, r3, #3
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	4934      	ldr	r1, [pc, #208]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 800733c:	4313      	orrs	r3, r2
 800733e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007340:	f7fd f95c 	bl	80045fc <HAL_GetTick>
 8007344:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007346:	e00a      	b.n	800735e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007348:	f7fd f958 	bl	80045fc <HAL_GetTick>
 800734c:	4602      	mov	r2, r0
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	1ad3      	subs	r3, r2, r3
 8007352:	f241 3288 	movw	r2, #5000	; 0x1388
 8007356:	4293      	cmp	r3, r2
 8007358:	d901      	bls.n	800735e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e04f      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800735e:	4b2b      	ldr	r3, [pc, #172]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	f003 020c 	and.w	r2, r3, #12
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	429a      	cmp	r2, r3
 800736e:	d1eb      	bne.n	8007348 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007370:	4b25      	ldr	r3, [pc, #148]	; (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 0307 	and.w	r3, r3, #7
 8007378:	683a      	ldr	r2, [r7, #0]
 800737a:	429a      	cmp	r2, r3
 800737c:	d20c      	bcs.n	8007398 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800737e:	4b22      	ldr	r3, [pc, #136]	; (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 8007380:	683a      	ldr	r2, [r7, #0]
 8007382:	b2d2      	uxtb	r2, r2
 8007384:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007386:	4b20      	ldr	r3, [pc, #128]	; (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f003 0307 	and.w	r3, r3, #7
 800738e:	683a      	ldr	r2, [r7, #0]
 8007390:	429a      	cmp	r2, r3
 8007392:	d001      	beq.n	8007398 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007394:	2301      	movs	r3, #1
 8007396:	e032      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f003 0304 	and.w	r3, r3, #4
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d008      	beq.n	80073b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073a4:	4b19      	ldr	r3, [pc, #100]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	68db      	ldr	r3, [r3, #12]
 80073b0:	4916      	ldr	r1, [pc, #88]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80073b2:	4313      	orrs	r3, r2
 80073b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0308 	and.w	r3, r3, #8
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d009      	beq.n	80073d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80073c2:	4b12      	ldr	r3, [pc, #72]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	691b      	ldr	r3, [r3, #16]
 80073ce:	00db      	lsls	r3, r3, #3
 80073d0:	490e      	ldr	r1, [pc, #56]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80073d2:	4313      	orrs	r3, r2
 80073d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80073d6:	f000 f821 	bl	800741c <HAL_RCC_GetSysClockFreq>
 80073da:	4602      	mov	r2, r0
 80073dc:	4b0b      	ldr	r3, [pc, #44]	; (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	091b      	lsrs	r3, r3, #4
 80073e2:	f003 030f 	and.w	r3, r3, #15
 80073e6:	490a      	ldr	r1, [pc, #40]	; (8007410 <HAL_RCC_ClockConfig+0x1c0>)
 80073e8:	5ccb      	ldrb	r3, [r1, r3]
 80073ea:	fa22 f303 	lsr.w	r3, r2, r3
 80073ee:	4a09      	ldr	r2, [pc, #36]	; (8007414 <HAL_RCC_ClockConfig+0x1c4>)
 80073f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80073f2:	4b09      	ldr	r3, [pc, #36]	; (8007418 <HAL_RCC_ClockConfig+0x1c8>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7fd f8bc 	bl	8004574 <HAL_InitTick>

  return HAL_OK;
 80073fc:	2300      	movs	r3, #0
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3710      	adds	r7, #16
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}
 8007406:	bf00      	nop
 8007408:	40023c00 	.word	0x40023c00
 800740c:	40023800 	.word	0x40023800
 8007410:	0800e630 	.word	0x0800e630
 8007414:	20000048 	.word	0x20000048
 8007418:	2000004c 	.word	0x2000004c

0800741c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800741c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007420:	b084      	sub	sp, #16
 8007422:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007424:	2300      	movs	r3, #0
 8007426:	607b      	str	r3, [r7, #4]
 8007428:	2300      	movs	r3, #0
 800742a:	60fb      	str	r3, [r7, #12]
 800742c:	2300      	movs	r3, #0
 800742e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007430:	2300      	movs	r3, #0
 8007432:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007434:	4b67      	ldr	r3, [pc, #412]	; (80075d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f003 030c 	and.w	r3, r3, #12
 800743c:	2b08      	cmp	r3, #8
 800743e:	d00d      	beq.n	800745c <HAL_RCC_GetSysClockFreq+0x40>
 8007440:	2b08      	cmp	r3, #8
 8007442:	f200 80bd 	bhi.w	80075c0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8007446:	2b00      	cmp	r3, #0
 8007448:	d002      	beq.n	8007450 <HAL_RCC_GetSysClockFreq+0x34>
 800744a:	2b04      	cmp	r3, #4
 800744c:	d003      	beq.n	8007456 <HAL_RCC_GetSysClockFreq+0x3a>
 800744e:	e0b7      	b.n	80075c0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007450:	4b61      	ldr	r3, [pc, #388]	; (80075d8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007452:	60bb      	str	r3, [r7, #8]
       break;
 8007454:	e0b7      	b.n	80075c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007456:	4b61      	ldr	r3, [pc, #388]	; (80075dc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8007458:	60bb      	str	r3, [r7, #8]
      break;
 800745a:	e0b4      	b.n	80075c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800745c:	4b5d      	ldr	r3, [pc, #372]	; (80075d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007464:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007466:	4b5b      	ldr	r3, [pc, #364]	; (80075d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800746e:	2b00      	cmp	r3, #0
 8007470:	d04d      	beq.n	800750e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007472:	4b58      	ldr	r3, [pc, #352]	; (80075d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	099b      	lsrs	r3, r3, #6
 8007478:	461a      	mov	r2, r3
 800747a:	f04f 0300 	mov.w	r3, #0
 800747e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007482:	f04f 0100 	mov.w	r1, #0
 8007486:	ea02 0800 	and.w	r8, r2, r0
 800748a:	ea03 0901 	and.w	r9, r3, r1
 800748e:	4640      	mov	r0, r8
 8007490:	4649      	mov	r1, r9
 8007492:	f04f 0200 	mov.w	r2, #0
 8007496:	f04f 0300 	mov.w	r3, #0
 800749a:	014b      	lsls	r3, r1, #5
 800749c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80074a0:	0142      	lsls	r2, r0, #5
 80074a2:	4610      	mov	r0, r2
 80074a4:	4619      	mov	r1, r3
 80074a6:	ebb0 0008 	subs.w	r0, r0, r8
 80074aa:	eb61 0109 	sbc.w	r1, r1, r9
 80074ae:	f04f 0200 	mov.w	r2, #0
 80074b2:	f04f 0300 	mov.w	r3, #0
 80074b6:	018b      	lsls	r3, r1, #6
 80074b8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80074bc:	0182      	lsls	r2, r0, #6
 80074be:	1a12      	subs	r2, r2, r0
 80074c0:	eb63 0301 	sbc.w	r3, r3, r1
 80074c4:	f04f 0000 	mov.w	r0, #0
 80074c8:	f04f 0100 	mov.w	r1, #0
 80074cc:	00d9      	lsls	r1, r3, #3
 80074ce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80074d2:	00d0      	lsls	r0, r2, #3
 80074d4:	4602      	mov	r2, r0
 80074d6:	460b      	mov	r3, r1
 80074d8:	eb12 0208 	adds.w	r2, r2, r8
 80074dc:	eb43 0309 	adc.w	r3, r3, r9
 80074e0:	f04f 0000 	mov.w	r0, #0
 80074e4:	f04f 0100 	mov.w	r1, #0
 80074e8:	0259      	lsls	r1, r3, #9
 80074ea:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80074ee:	0250      	lsls	r0, r2, #9
 80074f0:	4602      	mov	r2, r0
 80074f2:	460b      	mov	r3, r1
 80074f4:	4610      	mov	r0, r2
 80074f6:	4619      	mov	r1, r3
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	461a      	mov	r2, r3
 80074fc:	f04f 0300 	mov.w	r3, #0
 8007500:	f7f9 fbca 	bl	8000c98 <__aeabi_uldivmod>
 8007504:	4602      	mov	r2, r0
 8007506:	460b      	mov	r3, r1
 8007508:	4613      	mov	r3, r2
 800750a:	60fb      	str	r3, [r7, #12]
 800750c:	e04a      	b.n	80075a4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800750e:	4b31      	ldr	r3, [pc, #196]	; (80075d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	099b      	lsrs	r3, r3, #6
 8007514:	461a      	mov	r2, r3
 8007516:	f04f 0300 	mov.w	r3, #0
 800751a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800751e:	f04f 0100 	mov.w	r1, #0
 8007522:	ea02 0400 	and.w	r4, r2, r0
 8007526:	ea03 0501 	and.w	r5, r3, r1
 800752a:	4620      	mov	r0, r4
 800752c:	4629      	mov	r1, r5
 800752e:	f04f 0200 	mov.w	r2, #0
 8007532:	f04f 0300 	mov.w	r3, #0
 8007536:	014b      	lsls	r3, r1, #5
 8007538:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800753c:	0142      	lsls	r2, r0, #5
 800753e:	4610      	mov	r0, r2
 8007540:	4619      	mov	r1, r3
 8007542:	1b00      	subs	r0, r0, r4
 8007544:	eb61 0105 	sbc.w	r1, r1, r5
 8007548:	f04f 0200 	mov.w	r2, #0
 800754c:	f04f 0300 	mov.w	r3, #0
 8007550:	018b      	lsls	r3, r1, #6
 8007552:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007556:	0182      	lsls	r2, r0, #6
 8007558:	1a12      	subs	r2, r2, r0
 800755a:	eb63 0301 	sbc.w	r3, r3, r1
 800755e:	f04f 0000 	mov.w	r0, #0
 8007562:	f04f 0100 	mov.w	r1, #0
 8007566:	00d9      	lsls	r1, r3, #3
 8007568:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800756c:	00d0      	lsls	r0, r2, #3
 800756e:	4602      	mov	r2, r0
 8007570:	460b      	mov	r3, r1
 8007572:	1912      	adds	r2, r2, r4
 8007574:	eb45 0303 	adc.w	r3, r5, r3
 8007578:	f04f 0000 	mov.w	r0, #0
 800757c:	f04f 0100 	mov.w	r1, #0
 8007580:	0299      	lsls	r1, r3, #10
 8007582:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007586:	0290      	lsls	r0, r2, #10
 8007588:	4602      	mov	r2, r0
 800758a:	460b      	mov	r3, r1
 800758c:	4610      	mov	r0, r2
 800758e:	4619      	mov	r1, r3
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	461a      	mov	r2, r3
 8007594:	f04f 0300 	mov.w	r3, #0
 8007598:	f7f9 fb7e 	bl	8000c98 <__aeabi_uldivmod>
 800759c:	4602      	mov	r2, r0
 800759e:	460b      	mov	r3, r1
 80075a0:	4613      	mov	r3, r2
 80075a2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80075a4:	4b0b      	ldr	r3, [pc, #44]	; (80075d4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	0c1b      	lsrs	r3, r3, #16
 80075aa:	f003 0303 	and.w	r3, r3, #3
 80075ae:	3301      	adds	r3, #1
 80075b0:	005b      	lsls	r3, r3, #1
 80075b2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80075b4:	68fa      	ldr	r2, [r7, #12]
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075bc:	60bb      	str	r3, [r7, #8]
      break;
 80075be:	e002      	b.n	80075c6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80075c0:	4b05      	ldr	r3, [pc, #20]	; (80075d8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80075c2:	60bb      	str	r3, [r7, #8]
      break;
 80075c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80075c6:	68bb      	ldr	r3, [r7, #8]
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3710      	adds	r7, #16
 80075cc:	46bd      	mov	sp, r7
 80075ce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80075d2:	bf00      	nop
 80075d4:	40023800 	.word	0x40023800
 80075d8:	00f42400 	.word	0x00f42400
 80075dc:	007a1200 	.word	0x007a1200

080075e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075e0:	b480      	push	{r7}
 80075e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80075e4:	4b03      	ldr	r3, [pc, #12]	; (80075f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80075e6:	681b      	ldr	r3, [r3, #0]
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	46bd      	mov	sp, r7
 80075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f0:	4770      	bx	lr
 80075f2:	bf00      	nop
 80075f4:	20000048 	.word	0x20000048

080075f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80075fc:	f7ff fff0 	bl	80075e0 <HAL_RCC_GetHCLKFreq>
 8007600:	4602      	mov	r2, r0
 8007602:	4b05      	ldr	r3, [pc, #20]	; (8007618 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	0a9b      	lsrs	r3, r3, #10
 8007608:	f003 0307 	and.w	r3, r3, #7
 800760c:	4903      	ldr	r1, [pc, #12]	; (800761c <HAL_RCC_GetPCLK1Freq+0x24>)
 800760e:	5ccb      	ldrb	r3, [r1, r3]
 8007610:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007614:	4618      	mov	r0, r3
 8007616:	bd80      	pop	{r7, pc}
 8007618:	40023800 	.word	0x40023800
 800761c:	0800e640 	.word	0x0800e640

08007620 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007624:	f7ff ffdc 	bl	80075e0 <HAL_RCC_GetHCLKFreq>
 8007628:	4602      	mov	r2, r0
 800762a:	4b05      	ldr	r3, [pc, #20]	; (8007640 <HAL_RCC_GetPCLK2Freq+0x20>)
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	0b5b      	lsrs	r3, r3, #13
 8007630:	f003 0307 	and.w	r3, r3, #7
 8007634:	4903      	ldr	r1, [pc, #12]	; (8007644 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007636:	5ccb      	ldrb	r3, [r1, r3]
 8007638:	fa22 f303 	lsr.w	r3, r2, r3
}
 800763c:	4618      	mov	r0, r3
 800763e:	bd80      	pop	{r7, pc}
 8007640:	40023800 	.word	0x40023800
 8007644:	0800e640 	.word	0x0800e640

08007648 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b082      	sub	sp, #8
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d101      	bne.n	800765a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e07b      	b.n	8007752 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800765e:	2b00      	cmp	r3, #0
 8007660:	d108      	bne.n	8007674 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800766a:	d009      	beq.n	8007680 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	61da      	str	r2, [r3, #28]
 8007672:	e005      	b.n	8007680 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800768c:	b2db      	uxtb	r3, r3
 800768e:	2b00      	cmp	r3, #0
 8007690:	d106      	bne.n	80076a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f7fc fbd8 	bl	8003e50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2202      	movs	r2, #2
 80076a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80076c8:	431a      	orrs	r2, r3
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076d2:	431a      	orrs	r2, r3
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	691b      	ldr	r3, [r3, #16]
 80076d8:	f003 0302 	and.w	r3, r3, #2
 80076dc:	431a      	orrs	r2, r3
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	695b      	ldr	r3, [r3, #20]
 80076e2:	f003 0301 	and.w	r3, r3, #1
 80076e6:	431a      	orrs	r2, r3
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	699b      	ldr	r3, [r3, #24]
 80076ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80076f0:	431a      	orrs	r2, r3
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	69db      	ldr	r3, [r3, #28]
 80076f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80076fa:	431a      	orrs	r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6a1b      	ldr	r3, [r3, #32]
 8007700:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007704:	ea42 0103 	orr.w	r1, r2, r3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800770c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	430a      	orrs	r2, r1
 8007716:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	699b      	ldr	r3, [r3, #24]
 800771c:	0c1b      	lsrs	r3, r3, #16
 800771e:	f003 0104 	and.w	r1, r3, #4
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007726:	f003 0210 	and.w	r2, r3, #16
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	430a      	orrs	r2, r1
 8007730:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	69da      	ldr	r2, [r3, #28]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007740:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3708      	adds	r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}

0800775a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800775a:	b580      	push	{r7, lr}
 800775c:	b082      	sub	sp, #8
 800775e:	af00      	add	r7, sp, #0
 8007760:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d101      	bne.n	800776c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	e041      	b.n	80077f0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007772:	b2db      	uxtb	r3, r3
 8007774:	2b00      	cmp	r3, #0
 8007776:	d106      	bne.n	8007786 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f7fc fc79 	bl	8004078 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2202      	movs	r2, #2
 800778a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	3304      	adds	r3, #4
 8007796:	4619      	mov	r1, r3
 8007798:	4610      	mov	r0, r2
 800779a:	f000 fd1d 	bl	80081d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2201      	movs	r2, #1
 80077a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2201      	movs	r2, #1
 80077aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2201      	movs	r2, #1
 80077b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2201      	movs	r2, #1
 80077ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2201      	movs	r2, #1
 80077c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2201      	movs	r2, #1
 80077ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2201      	movs	r2, #1
 80077d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2201      	movs	r2, #1
 80077da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2201      	movs	r2, #1
 80077e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2201      	movs	r2, #1
 80077ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3708      	adds	r7, #8
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b085      	sub	sp, #20
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007806:	b2db      	uxtb	r3, r3
 8007808:	2b01      	cmp	r3, #1
 800780a:	d001      	beq.n	8007810 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	e044      	b.n	800789a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2202      	movs	r2, #2
 8007814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	68da      	ldr	r2, [r3, #12]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f042 0201 	orr.w	r2, r2, #1
 8007826:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a1e      	ldr	r2, [pc, #120]	; (80078a8 <HAL_TIM_Base_Start_IT+0xb0>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d018      	beq.n	8007864 <HAL_TIM_Base_Start_IT+0x6c>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800783a:	d013      	beq.n	8007864 <HAL_TIM_Base_Start_IT+0x6c>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a1a      	ldr	r2, [pc, #104]	; (80078ac <HAL_TIM_Base_Start_IT+0xb4>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d00e      	beq.n	8007864 <HAL_TIM_Base_Start_IT+0x6c>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a19      	ldr	r2, [pc, #100]	; (80078b0 <HAL_TIM_Base_Start_IT+0xb8>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d009      	beq.n	8007864 <HAL_TIM_Base_Start_IT+0x6c>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a17      	ldr	r2, [pc, #92]	; (80078b4 <HAL_TIM_Base_Start_IT+0xbc>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d004      	beq.n	8007864 <HAL_TIM_Base_Start_IT+0x6c>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a16      	ldr	r2, [pc, #88]	; (80078b8 <HAL_TIM_Base_Start_IT+0xc0>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d111      	bne.n	8007888 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	f003 0307 	and.w	r3, r3, #7
 800786e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2b06      	cmp	r3, #6
 8007874:	d010      	beq.n	8007898 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	681a      	ldr	r2, [r3, #0]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f042 0201 	orr.w	r2, r2, #1
 8007884:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007886:	e007      	b.n	8007898 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f042 0201 	orr.w	r2, r2, #1
 8007896:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007898:	2300      	movs	r3, #0
}
 800789a:	4618      	mov	r0, r3
 800789c:	3714      	adds	r7, #20
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	40010000 	.word	0x40010000
 80078ac:	40000400 	.word	0x40000400
 80078b0:	40000800 	.word	0x40000800
 80078b4:	40000c00 	.word	0x40000c00
 80078b8:	40014000 	.word	0x40014000

080078bc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80078bc:	b480      	push	{r7}
 80078be:	b083      	sub	sp, #12
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	68da      	ldr	r2, [r3, #12]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f022 0201 	bic.w	r2, r2, #1
 80078d2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	6a1a      	ldr	r2, [r3, #32]
 80078da:	f241 1311 	movw	r3, #4369	; 0x1111
 80078de:	4013      	ands	r3, r2
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d10f      	bne.n	8007904 <HAL_TIM_Base_Stop_IT+0x48>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	6a1a      	ldr	r2, [r3, #32]
 80078ea:	f240 4344 	movw	r3, #1092	; 0x444
 80078ee:	4013      	ands	r3, r2
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d107      	bne.n	8007904 <HAL_TIM_Base_Stop_IT+0x48>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f022 0201 	bic.w	r2, r2, #1
 8007902:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800790c:	2300      	movs	r3, #0
}
 800790e:	4618      	mov	r0, r3
 8007910:	370c      	adds	r7, #12
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr

0800791a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800791a:	b580      	push	{r7, lr}
 800791c:	b082      	sub	sp, #8
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	e041      	b.n	80079b0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007932:	b2db      	uxtb	r3, r3
 8007934:	2b00      	cmp	r3, #0
 8007936:	d106      	bne.n	8007946 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2200      	movs	r2, #0
 800793c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f7fc fb77 	bl	8004034 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2202      	movs	r2, #2
 800794a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	3304      	adds	r3, #4
 8007956:	4619      	mov	r1, r3
 8007958:	4610      	mov	r0, r2
 800795a:	f000 fc3d 	bl	80081d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2201      	movs	r2, #1
 800796a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2201      	movs	r2, #1
 800797a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2201      	movs	r2, #1
 8007982:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2201      	movs	r2, #1
 800798a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2201      	movs	r2, #1
 800799a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079ae:	2300      	movs	r3, #0
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3708      	adds	r7, #8
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d109      	bne.n	80079dc <HAL_TIM_PWM_Start+0x24>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	bf14      	ite	ne
 80079d4:	2301      	movne	r3, #1
 80079d6:	2300      	moveq	r3, #0
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	e022      	b.n	8007a22 <HAL_TIM_PWM_Start+0x6a>
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	2b04      	cmp	r3, #4
 80079e0:	d109      	bne.n	80079f6 <HAL_TIM_PWM_Start+0x3e>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	bf14      	ite	ne
 80079ee:	2301      	movne	r3, #1
 80079f0:	2300      	moveq	r3, #0
 80079f2:	b2db      	uxtb	r3, r3
 80079f4:	e015      	b.n	8007a22 <HAL_TIM_PWM_Start+0x6a>
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	2b08      	cmp	r3, #8
 80079fa:	d109      	bne.n	8007a10 <HAL_TIM_PWM_Start+0x58>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	bf14      	ite	ne
 8007a08:	2301      	movne	r3, #1
 8007a0a:	2300      	moveq	r3, #0
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	e008      	b.n	8007a22 <HAL_TIM_PWM_Start+0x6a>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	bf14      	ite	ne
 8007a1c:	2301      	movne	r3, #1
 8007a1e:	2300      	moveq	r3, #0
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d001      	beq.n	8007a2a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e068      	b.n	8007afc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d104      	bne.n	8007a3a <HAL_TIM_PWM_Start+0x82>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2202      	movs	r2, #2
 8007a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a38:	e013      	b.n	8007a62 <HAL_TIM_PWM_Start+0xaa>
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	2b04      	cmp	r3, #4
 8007a3e:	d104      	bne.n	8007a4a <HAL_TIM_PWM_Start+0x92>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2202      	movs	r2, #2
 8007a44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a48:	e00b      	b.n	8007a62 <HAL_TIM_PWM_Start+0xaa>
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	2b08      	cmp	r3, #8
 8007a4e:	d104      	bne.n	8007a5a <HAL_TIM_PWM_Start+0xa2>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2202      	movs	r2, #2
 8007a54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a58:	e003      	b.n	8007a62 <HAL_TIM_PWM_Start+0xaa>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2202      	movs	r2, #2
 8007a5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	2201      	movs	r2, #1
 8007a68:	6839      	ldr	r1, [r7, #0]
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f000 fe5a 	bl	8008724 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a23      	ldr	r2, [pc, #140]	; (8007b04 <HAL_TIM_PWM_Start+0x14c>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d107      	bne.n	8007a8a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007a88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4a1d      	ldr	r2, [pc, #116]	; (8007b04 <HAL_TIM_PWM_Start+0x14c>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d018      	beq.n	8007ac6 <HAL_TIM_PWM_Start+0x10e>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a9c:	d013      	beq.n	8007ac6 <HAL_TIM_PWM_Start+0x10e>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4a19      	ldr	r2, [pc, #100]	; (8007b08 <HAL_TIM_PWM_Start+0x150>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d00e      	beq.n	8007ac6 <HAL_TIM_PWM_Start+0x10e>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4a17      	ldr	r2, [pc, #92]	; (8007b0c <HAL_TIM_PWM_Start+0x154>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d009      	beq.n	8007ac6 <HAL_TIM_PWM_Start+0x10e>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4a16      	ldr	r2, [pc, #88]	; (8007b10 <HAL_TIM_PWM_Start+0x158>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d004      	beq.n	8007ac6 <HAL_TIM_PWM_Start+0x10e>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a14      	ldr	r2, [pc, #80]	; (8007b14 <HAL_TIM_PWM_Start+0x15c>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d111      	bne.n	8007aea <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	f003 0307 	and.w	r3, r3, #7
 8007ad0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2b06      	cmp	r3, #6
 8007ad6:	d010      	beq.n	8007afa <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f042 0201 	orr.w	r2, r2, #1
 8007ae6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ae8:	e007      	b.n	8007afa <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f042 0201 	orr.w	r2, r2, #1
 8007af8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	40010000 	.word	0x40010000
 8007b08:	40000400 	.word	0x40000400
 8007b0c:	40000800 	.word	0x40000800
 8007b10:	40000c00 	.word	0x40000c00
 8007b14:	40014000 	.word	0x40014000

08007b18 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b086      	sub	sp, #24
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d101      	bne.n	8007b2c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e097      	b.n	8007c5c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d106      	bne.n	8007b46 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f7fc f9cd 	bl	8003ee0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2202      	movs	r2, #2
 8007b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	687a      	ldr	r2, [r7, #4]
 8007b56:	6812      	ldr	r2, [r2, #0]
 8007b58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b5c:	f023 0307 	bic.w	r3, r3, #7
 8007b60:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	3304      	adds	r3, #4
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	4610      	mov	r0, r2
 8007b6e:	f000 fb33 	bl	80081d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	699b      	ldr	r3, [r3, #24]
 8007b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	6a1b      	ldr	r3, [r3, #32]
 8007b88:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b9a:	f023 0303 	bic.w	r3, r3, #3
 8007b9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	689a      	ldr	r2, [r3, #8]
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	699b      	ldr	r3, [r3, #24]
 8007ba8:	021b      	lsls	r3, r3, #8
 8007baa:	4313      	orrs	r3, r2
 8007bac:	693a      	ldr	r2, [r7, #16]
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007bb8:	f023 030c 	bic.w	r3, r3, #12
 8007bbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007bc4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007bc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	68da      	ldr	r2, [r3, #12]
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	69db      	ldr	r3, [r3, #28]
 8007bd2:	021b      	lsls	r3, r3, #8
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	693a      	ldr	r2, [r7, #16]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	691b      	ldr	r3, [r3, #16]
 8007be0:	011a      	lsls	r2, r3, #4
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	6a1b      	ldr	r3, [r3, #32]
 8007be6:	031b      	lsls	r3, r3, #12
 8007be8:	4313      	orrs	r3, r2
 8007bea:	693a      	ldr	r2, [r7, #16]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007bf6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007bfe:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	685a      	ldr	r2, [r3, #4]
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	695b      	ldr	r3, [r3, #20]
 8007c08:	011b      	lsls	r3, r3, #4
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	68fa      	ldr	r2, [r7, #12]
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	697a      	ldr	r2, [r7, #20]
 8007c18:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	693a      	ldr	r2, [r7, #16]
 8007c20:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2201      	movs	r2, #1
 8007c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2201      	movs	r2, #1
 8007c46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2201      	movs	r2, #1
 8007c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c5a:	2300      	movs	r3, #0
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3718      	adds	r7, #24
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	f003 0302 	and.w	r3, r3, #2
 8007c76:	2b02      	cmp	r3, #2
 8007c78:	d122      	bne.n	8007cc0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68db      	ldr	r3, [r3, #12]
 8007c80:	f003 0302 	and.w	r3, r3, #2
 8007c84:	2b02      	cmp	r3, #2
 8007c86:	d11b      	bne.n	8007cc0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f06f 0202 	mvn.w	r2, #2
 8007c90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2201      	movs	r2, #1
 8007c96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	699b      	ldr	r3, [r3, #24]
 8007c9e:	f003 0303 	and.w	r3, r3, #3
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d003      	beq.n	8007cae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 fa77 	bl	800819a <HAL_TIM_IC_CaptureCallback>
 8007cac:	e005      	b.n	8007cba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f000 fa69 	bl	8008186 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f000 fa7a 	bl	80081ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	691b      	ldr	r3, [r3, #16]
 8007cc6:	f003 0304 	and.w	r3, r3, #4
 8007cca:	2b04      	cmp	r3, #4
 8007ccc:	d122      	bne.n	8007d14 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	f003 0304 	and.w	r3, r3, #4
 8007cd8:	2b04      	cmp	r3, #4
 8007cda:	d11b      	bne.n	8007d14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f06f 0204 	mvn.w	r2, #4
 8007ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2202      	movs	r2, #2
 8007cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d003      	beq.n	8007d02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 fa4d 	bl	800819a <HAL_TIM_IC_CaptureCallback>
 8007d00:	e005      	b.n	8007d0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f000 fa3f 	bl	8008186 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	f000 fa50 	bl	80081ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	f003 0308 	and.w	r3, r3, #8
 8007d1e:	2b08      	cmp	r3, #8
 8007d20:	d122      	bne.n	8007d68 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	f003 0308 	and.w	r3, r3, #8
 8007d2c:	2b08      	cmp	r3, #8
 8007d2e:	d11b      	bne.n	8007d68 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f06f 0208 	mvn.w	r2, #8
 8007d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2204      	movs	r2, #4
 8007d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	69db      	ldr	r3, [r3, #28]
 8007d46:	f003 0303 	and.w	r3, r3, #3
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d003      	beq.n	8007d56 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f000 fa23 	bl	800819a <HAL_TIM_IC_CaptureCallback>
 8007d54:	e005      	b.n	8007d62 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f000 fa15 	bl	8008186 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 fa26 	bl	80081ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	f003 0310 	and.w	r3, r3, #16
 8007d72:	2b10      	cmp	r3, #16
 8007d74:	d122      	bne.n	8007dbc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68db      	ldr	r3, [r3, #12]
 8007d7c:	f003 0310 	and.w	r3, r3, #16
 8007d80:	2b10      	cmp	r3, #16
 8007d82:	d11b      	bne.n	8007dbc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f06f 0210 	mvn.w	r2, #16
 8007d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2208      	movs	r2, #8
 8007d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	69db      	ldr	r3, [r3, #28]
 8007d9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d003      	beq.n	8007daa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 f9f9 	bl	800819a <HAL_TIM_IC_CaptureCallback>
 8007da8:	e005      	b.n	8007db6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f000 f9eb 	bl	8008186 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f000 f9fc 	bl	80081ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2200      	movs	r2, #0
 8007dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	691b      	ldr	r3, [r3, #16]
 8007dc2:	f003 0301 	and.w	r3, r3, #1
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d10e      	bne.n	8007de8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	68db      	ldr	r3, [r3, #12]
 8007dd0:	f003 0301 	and.w	r3, r3, #1
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d107      	bne.n	8007de8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f06f 0201 	mvn.w	r2, #1
 8007de0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f7fb fea0 	bl	8003b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007df2:	2b80      	cmp	r3, #128	; 0x80
 8007df4:	d10e      	bne.n	8007e14 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	68db      	ldr	r3, [r3, #12]
 8007dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e00:	2b80      	cmp	r3, #128	; 0x80
 8007e02:	d107      	bne.n	8007e14 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 fd26 	bl	8008860 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	691b      	ldr	r3, [r3, #16]
 8007e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e1e:	2b40      	cmp	r3, #64	; 0x40
 8007e20:	d10e      	bne.n	8007e40 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e2c:	2b40      	cmp	r3, #64	; 0x40
 8007e2e:	d107      	bne.n	8007e40 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 f9c1 	bl	80081c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	f003 0320 	and.w	r3, r3, #32
 8007e4a:	2b20      	cmp	r3, #32
 8007e4c:	d10e      	bne.n	8007e6c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68db      	ldr	r3, [r3, #12]
 8007e54:	f003 0320 	and.w	r3, r3, #32
 8007e58:	2b20      	cmp	r3, #32
 8007e5a:	d107      	bne.n	8007e6c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f06f 0220 	mvn.w	r2, #32
 8007e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f000 fcf0 	bl	800884c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007e6c:	bf00      	nop
 8007e6e:	3708      	adds	r7, #8
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b086      	sub	sp, #24
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d101      	bne.n	8007e92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007e8e:	2302      	movs	r3, #2
 8007e90:	e0ae      	b.n	8007ff0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2201      	movs	r2, #1
 8007e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2b0c      	cmp	r3, #12
 8007e9e:	f200 809f 	bhi.w	8007fe0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007ea2:	a201      	add	r2, pc, #4	; (adr r2, 8007ea8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ea8:	08007edd 	.word	0x08007edd
 8007eac:	08007fe1 	.word	0x08007fe1
 8007eb0:	08007fe1 	.word	0x08007fe1
 8007eb4:	08007fe1 	.word	0x08007fe1
 8007eb8:	08007f1d 	.word	0x08007f1d
 8007ebc:	08007fe1 	.word	0x08007fe1
 8007ec0:	08007fe1 	.word	0x08007fe1
 8007ec4:	08007fe1 	.word	0x08007fe1
 8007ec8:	08007f5f 	.word	0x08007f5f
 8007ecc:	08007fe1 	.word	0x08007fe1
 8007ed0:	08007fe1 	.word	0x08007fe1
 8007ed4:	08007fe1 	.word	0x08007fe1
 8007ed8:	08007f9f 	.word	0x08007f9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	68b9      	ldr	r1, [r7, #8]
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f000 f9f8 	bl	80082d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	699a      	ldr	r2, [r3, #24]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f042 0208 	orr.w	r2, r2, #8
 8007ef6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	699a      	ldr	r2, [r3, #24]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f022 0204 	bic.w	r2, r2, #4
 8007f06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	6999      	ldr	r1, [r3, #24]
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	691a      	ldr	r2, [r3, #16]
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	430a      	orrs	r2, r1
 8007f18:	619a      	str	r2, [r3, #24]
      break;
 8007f1a:	e064      	b.n	8007fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	68b9      	ldr	r1, [r7, #8]
 8007f22:	4618      	mov	r0, r3
 8007f24:	f000 fa3e 	bl	80083a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	699a      	ldr	r2, [r3, #24]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007f36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	699a      	ldr	r2, [r3, #24]
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	6999      	ldr	r1, [r3, #24]
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	691b      	ldr	r3, [r3, #16]
 8007f52:	021a      	lsls	r2, r3, #8
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	430a      	orrs	r2, r1
 8007f5a:	619a      	str	r2, [r3, #24]
      break;
 8007f5c:	e043      	b.n	8007fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68b9      	ldr	r1, [r7, #8]
 8007f64:	4618      	mov	r0, r3
 8007f66:	f000 fa89 	bl	800847c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	69da      	ldr	r2, [r3, #28]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f042 0208 	orr.w	r2, r2, #8
 8007f78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	69da      	ldr	r2, [r3, #28]
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f022 0204 	bic.w	r2, r2, #4
 8007f88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	69d9      	ldr	r1, [r3, #28]
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	691a      	ldr	r2, [r3, #16]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	430a      	orrs	r2, r1
 8007f9a:	61da      	str	r2, [r3, #28]
      break;
 8007f9c:	e023      	b.n	8007fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	68b9      	ldr	r1, [r7, #8]
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	f000 fad3 	bl	8008550 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	69da      	ldr	r2, [r3, #28]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007fb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	69da      	ldr	r2, [r3, #28]
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007fc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	69d9      	ldr	r1, [r3, #28]
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	691b      	ldr	r3, [r3, #16]
 8007fd4:	021a      	lsls	r2, r3, #8
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	430a      	orrs	r2, r1
 8007fdc:	61da      	str	r2, [r3, #28]
      break;
 8007fde:	e002      	b.n	8007fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	75fb      	strb	r3, [r7, #23]
      break;
 8007fe4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3718      	adds	r7, #24
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008002:	2300      	movs	r3, #0
 8008004:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800800c:	2b01      	cmp	r3, #1
 800800e:	d101      	bne.n	8008014 <HAL_TIM_ConfigClockSource+0x1c>
 8008010:	2302      	movs	r3, #2
 8008012:	e0b4      	b.n	800817e <HAL_TIM_ConfigClockSource+0x186>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2201      	movs	r2, #1
 8008018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2202      	movs	r2, #2
 8008020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008032:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800803a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	68ba      	ldr	r2, [r7, #8]
 8008042:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800804c:	d03e      	beq.n	80080cc <HAL_TIM_ConfigClockSource+0xd4>
 800804e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008052:	f200 8087 	bhi.w	8008164 <HAL_TIM_ConfigClockSource+0x16c>
 8008056:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800805a:	f000 8086 	beq.w	800816a <HAL_TIM_ConfigClockSource+0x172>
 800805e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008062:	d87f      	bhi.n	8008164 <HAL_TIM_ConfigClockSource+0x16c>
 8008064:	2b70      	cmp	r3, #112	; 0x70
 8008066:	d01a      	beq.n	800809e <HAL_TIM_ConfigClockSource+0xa6>
 8008068:	2b70      	cmp	r3, #112	; 0x70
 800806a:	d87b      	bhi.n	8008164 <HAL_TIM_ConfigClockSource+0x16c>
 800806c:	2b60      	cmp	r3, #96	; 0x60
 800806e:	d050      	beq.n	8008112 <HAL_TIM_ConfigClockSource+0x11a>
 8008070:	2b60      	cmp	r3, #96	; 0x60
 8008072:	d877      	bhi.n	8008164 <HAL_TIM_ConfigClockSource+0x16c>
 8008074:	2b50      	cmp	r3, #80	; 0x50
 8008076:	d03c      	beq.n	80080f2 <HAL_TIM_ConfigClockSource+0xfa>
 8008078:	2b50      	cmp	r3, #80	; 0x50
 800807a:	d873      	bhi.n	8008164 <HAL_TIM_ConfigClockSource+0x16c>
 800807c:	2b40      	cmp	r3, #64	; 0x40
 800807e:	d058      	beq.n	8008132 <HAL_TIM_ConfigClockSource+0x13a>
 8008080:	2b40      	cmp	r3, #64	; 0x40
 8008082:	d86f      	bhi.n	8008164 <HAL_TIM_ConfigClockSource+0x16c>
 8008084:	2b30      	cmp	r3, #48	; 0x30
 8008086:	d064      	beq.n	8008152 <HAL_TIM_ConfigClockSource+0x15a>
 8008088:	2b30      	cmp	r3, #48	; 0x30
 800808a:	d86b      	bhi.n	8008164 <HAL_TIM_ConfigClockSource+0x16c>
 800808c:	2b20      	cmp	r3, #32
 800808e:	d060      	beq.n	8008152 <HAL_TIM_ConfigClockSource+0x15a>
 8008090:	2b20      	cmp	r3, #32
 8008092:	d867      	bhi.n	8008164 <HAL_TIM_ConfigClockSource+0x16c>
 8008094:	2b00      	cmp	r3, #0
 8008096:	d05c      	beq.n	8008152 <HAL_TIM_ConfigClockSource+0x15a>
 8008098:	2b10      	cmp	r3, #16
 800809a:	d05a      	beq.n	8008152 <HAL_TIM_ConfigClockSource+0x15a>
 800809c:	e062      	b.n	8008164 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6818      	ldr	r0, [r3, #0]
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	6899      	ldr	r1, [r3, #8]
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	685a      	ldr	r2, [r3, #4]
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	f000 fb19 	bl	80086e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	689b      	ldr	r3, [r3, #8]
 80080b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80080c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	68ba      	ldr	r2, [r7, #8]
 80080c8:	609a      	str	r2, [r3, #8]
      break;
 80080ca:	e04f      	b.n	800816c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6818      	ldr	r0, [r3, #0]
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	6899      	ldr	r1, [r3, #8]
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	685a      	ldr	r2, [r3, #4]
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	f000 fb02 	bl	80086e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	689a      	ldr	r2, [r3, #8]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80080ee:	609a      	str	r2, [r3, #8]
      break;
 80080f0:	e03c      	b.n	800816c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6818      	ldr	r0, [r3, #0]
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	6859      	ldr	r1, [r3, #4]
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	461a      	mov	r2, r3
 8008100:	f000 fa76 	bl	80085f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	2150      	movs	r1, #80	; 0x50
 800810a:	4618      	mov	r0, r3
 800810c:	f000 facf 	bl	80086ae <TIM_ITRx_SetConfig>
      break;
 8008110:	e02c      	b.n	800816c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6818      	ldr	r0, [r3, #0]
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	6859      	ldr	r1, [r3, #4]
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	68db      	ldr	r3, [r3, #12]
 800811e:	461a      	mov	r2, r3
 8008120:	f000 fa95 	bl	800864e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2160      	movs	r1, #96	; 0x60
 800812a:	4618      	mov	r0, r3
 800812c:	f000 fabf 	bl	80086ae <TIM_ITRx_SetConfig>
      break;
 8008130:	e01c      	b.n	800816c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6818      	ldr	r0, [r3, #0]
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	6859      	ldr	r1, [r3, #4]
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	68db      	ldr	r3, [r3, #12]
 800813e:	461a      	mov	r2, r3
 8008140:	f000 fa56 	bl	80085f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	2140      	movs	r1, #64	; 0x40
 800814a:	4618      	mov	r0, r3
 800814c:	f000 faaf 	bl	80086ae <TIM_ITRx_SetConfig>
      break;
 8008150:	e00c      	b.n	800816c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4619      	mov	r1, r3
 800815c:	4610      	mov	r0, r2
 800815e:	f000 faa6 	bl	80086ae <TIM_ITRx_SetConfig>
      break;
 8008162:	e003      	b.n	800816c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	73fb      	strb	r3, [r7, #15]
      break;
 8008168:	e000      	b.n	800816c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800816a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2201      	movs	r2, #1
 8008170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2200      	movs	r2, #0
 8008178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800817c:	7bfb      	ldrb	r3, [r7, #15]
}
 800817e:	4618      	mov	r0, r3
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008186:	b480      	push	{r7}
 8008188:	b083      	sub	sp, #12
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800818e:	bf00      	nop
 8008190:	370c      	adds	r7, #12
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr

0800819a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800819a:	b480      	push	{r7}
 800819c:	b083      	sub	sp, #12
 800819e:	af00      	add	r7, sp, #0
 80081a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80081a2:	bf00      	nop
 80081a4:	370c      	adds	r7, #12
 80081a6:	46bd      	mov	sp, r7
 80081a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ac:	4770      	bx	lr

080081ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80081ae:	b480      	push	{r7}
 80081b0:	b083      	sub	sp, #12
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80081b6:	bf00      	nop
 80081b8:	370c      	adds	r7, #12
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr

080081c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80081c2:	b480      	push	{r7}
 80081c4:	b083      	sub	sp, #12
 80081c6:	af00      	add	r7, sp, #0
 80081c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80081ca:	bf00      	nop
 80081cc:	370c      	adds	r7, #12
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
	...

080081d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80081d8:	b480      	push	{r7}
 80081da:	b085      	sub	sp, #20
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	4a34      	ldr	r2, [pc, #208]	; (80082bc <TIM_Base_SetConfig+0xe4>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d00f      	beq.n	8008210 <TIM_Base_SetConfig+0x38>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081f6:	d00b      	beq.n	8008210 <TIM_Base_SetConfig+0x38>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	4a31      	ldr	r2, [pc, #196]	; (80082c0 <TIM_Base_SetConfig+0xe8>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d007      	beq.n	8008210 <TIM_Base_SetConfig+0x38>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a30      	ldr	r2, [pc, #192]	; (80082c4 <TIM_Base_SetConfig+0xec>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d003      	beq.n	8008210 <TIM_Base_SetConfig+0x38>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	4a2f      	ldr	r2, [pc, #188]	; (80082c8 <TIM_Base_SetConfig+0xf0>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d108      	bne.n	8008222 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008216:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	685b      	ldr	r3, [r3, #4]
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	4313      	orrs	r3, r2
 8008220:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	4a25      	ldr	r2, [pc, #148]	; (80082bc <TIM_Base_SetConfig+0xe4>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d01b      	beq.n	8008262 <TIM_Base_SetConfig+0x8a>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008230:	d017      	beq.n	8008262 <TIM_Base_SetConfig+0x8a>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	4a22      	ldr	r2, [pc, #136]	; (80082c0 <TIM_Base_SetConfig+0xe8>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d013      	beq.n	8008262 <TIM_Base_SetConfig+0x8a>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	4a21      	ldr	r2, [pc, #132]	; (80082c4 <TIM_Base_SetConfig+0xec>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d00f      	beq.n	8008262 <TIM_Base_SetConfig+0x8a>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	4a20      	ldr	r2, [pc, #128]	; (80082c8 <TIM_Base_SetConfig+0xf0>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d00b      	beq.n	8008262 <TIM_Base_SetConfig+0x8a>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	4a1f      	ldr	r2, [pc, #124]	; (80082cc <TIM_Base_SetConfig+0xf4>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d007      	beq.n	8008262 <TIM_Base_SetConfig+0x8a>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a1e      	ldr	r2, [pc, #120]	; (80082d0 <TIM_Base_SetConfig+0xf8>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d003      	beq.n	8008262 <TIM_Base_SetConfig+0x8a>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	4a1d      	ldr	r2, [pc, #116]	; (80082d4 <TIM_Base_SetConfig+0xfc>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d108      	bne.n	8008274 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	68db      	ldr	r3, [r3, #12]
 800826e:	68fa      	ldr	r2, [r7, #12]
 8008270:	4313      	orrs	r3, r2
 8008272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	695b      	ldr	r3, [r3, #20]
 800827e:	4313      	orrs	r3, r2
 8008280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	68fa      	ldr	r2, [r7, #12]
 8008286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	689a      	ldr	r2, [r3, #8]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	681a      	ldr	r2, [r3, #0]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	4a08      	ldr	r2, [pc, #32]	; (80082bc <TIM_Base_SetConfig+0xe4>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d103      	bne.n	80082a8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	691a      	ldr	r2, [r3, #16]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2201      	movs	r2, #1
 80082ac:	615a      	str	r2, [r3, #20]
}
 80082ae:	bf00      	nop
 80082b0:	3714      	adds	r7, #20
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr
 80082ba:	bf00      	nop
 80082bc:	40010000 	.word	0x40010000
 80082c0:	40000400 	.word	0x40000400
 80082c4:	40000800 	.word	0x40000800
 80082c8:	40000c00 	.word	0x40000c00
 80082cc:	40014000 	.word	0x40014000
 80082d0:	40014400 	.word	0x40014400
 80082d4:	40014800 	.word	0x40014800

080082d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80082d8:	b480      	push	{r7}
 80082da:	b087      	sub	sp, #28
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
 80082e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6a1b      	ldr	r3, [r3, #32]
 80082e6:	f023 0201 	bic.w	r2, r3, #1
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6a1b      	ldr	r3, [r3, #32]
 80082f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	f023 0303 	bic.w	r3, r3, #3
 800830e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	68fa      	ldr	r2, [r7, #12]
 8008316:	4313      	orrs	r3, r2
 8008318:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	f023 0302 	bic.w	r3, r3, #2
 8008320:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	697a      	ldr	r2, [r7, #20]
 8008328:	4313      	orrs	r3, r2
 800832a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4a1c      	ldr	r2, [pc, #112]	; (80083a0 <TIM_OC1_SetConfig+0xc8>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d10c      	bne.n	800834e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	f023 0308 	bic.w	r3, r3, #8
 800833a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	68db      	ldr	r3, [r3, #12]
 8008340:	697a      	ldr	r2, [r7, #20]
 8008342:	4313      	orrs	r3, r2
 8008344:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	f023 0304 	bic.w	r3, r3, #4
 800834c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4a13      	ldr	r2, [pc, #76]	; (80083a0 <TIM_OC1_SetConfig+0xc8>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d111      	bne.n	800837a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800835c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008364:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	695b      	ldr	r3, [r3, #20]
 800836a:	693a      	ldr	r2, [r7, #16]
 800836c:	4313      	orrs	r3, r2
 800836e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	699b      	ldr	r3, [r3, #24]
 8008374:	693a      	ldr	r2, [r7, #16]
 8008376:	4313      	orrs	r3, r2
 8008378:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	693a      	ldr	r2, [r7, #16]
 800837e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	68fa      	ldr	r2, [r7, #12]
 8008384:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	685a      	ldr	r2, [r3, #4]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	697a      	ldr	r2, [r7, #20]
 8008392:	621a      	str	r2, [r3, #32]
}
 8008394:	bf00      	nop
 8008396:	371c      	adds	r7, #28
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr
 80083a0:	40010000 	.word	0x40010000

080083a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80083a4:	b480      	push	{r7}
 80083a6:	b087      	sub	sp, #28
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6a1b      	ldr	r3, [r3, #32]
 80083b2:	f023 0210 	bic.w	r2, r3, #16
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6a1b      	ldr	r3, [r3, #32]
 80083be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	699b      	ldr	r3, [r3, #24]
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	021b      	lsls	r3, r3, #8
 80083e2:	68fa      	ldr	r2, [r7, #12]
 80083e4:	4313      	orrs	r3, r2
 80083e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	f023 0320 	bic.w	r3, r3, #32
 80083ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	011b      	lsls	r3, r3, #4
 80083f6:	697a      	ldr	r2, [r7, #20]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	4a1e      	ldr	r2, [pc, #120]	; (8008478 <TIM_OC2_SetConfig+0xd4>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d10d      	bne.n	8008420 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800840a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	68db      	ldr	r3, [r3, #12]
 8008410:	011b      	lsls	r3, r3, #4
 8008412:	697a      	ldr	r2, [r7, #20]
 8008414:	4313      	orrs	r3, r2
 8008416:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800841e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4a15      	ldr	r2, [pc, #84]	; (8008478 <TIM_OC2_SetConfig+0xd4>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d113      	bne.n	8008450 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800842e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008436:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	695b      	ldr	r3, [r3, #20]
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	693a      	ldr	r2, [r7, #16]
 8008440:	4313      	orrs	r3, r2
 8008442:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	699b      	ldr	r3, [r3, #24]
 8008448:	009b      	lsls	r3, r3, #2
 800844a:	693a      	ldr	r2, [r7, #16]
 800844c:	4313      	orrs	r3, r2
 800844e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	693a      	ldr	r2, [r7, #16]
 8008454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	68fa      	ldr	r2, [r7, #12]
 800845a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	685a      	ldr	r2, [r3, #4]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	697a      	ldr	r2, [r7, #20]
 8008468:	621a      	str	r2, [r3, #32]
}
 800846a:	bf00      	nop
 800846c:	371c      	adds	r7, #28
 800846e:	46bd      	mov	sp, r7
 8008470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008474:	4770      	bx	lr
 8008476:	bf00      	nop
 8008478:	40010000 	.word	0x40010000

0800847c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800847c:	b480      	push	{r7}
 800847e:	b087      	sub	sp, #28
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a1b      	ldr	r3, [r3, #32]
 800848a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6a1b      	ldr	r3, [r3, #32]
 8008496:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	685b      	ldr	r3, [r3, #4]
 800849c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	69db      	ldr	r3, [r3, #28]
 80084a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f023 0303 	bic.w	r3, r3, #3
 80084b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	68fa      	ldr	r2, [r7, #12]
 80084ba:	4313      	orrs	r3, r2
 80084bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80084c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	021b      	lsls	r3, r3, #8
 80084cc:	697a      	ldr	r2, [r7, #20]
 80084ce:	4313      	orrs	r3, r2
 80084d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	4a1d      	ldr	r2, [pc, #116]	; (800854c <TIM_OC3_SetConfig+0xd0>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d10d      	bne.n	80084f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80084e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	68db      	ldr	r3, [r3, #12]
 80084e6:	021b      	lsls	r3, r3, #8
 80084e8:	697a      	ldr	r2, [r7, #20]
 80084ea:	4313      	orrs	r3, r2
 80084ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80084f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	4a14      	ldr	r2, [pc, #80]	; (800854c <TIM_OC3_SetConfig+0xd0>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d113      	bne.n	8008526 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008504:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800850c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	695b      	ldr	r3, [r3, #20]
 8008512:	011b      	lsls	r3, r3, #4
 8008514:	693a      	ldr	r2, [r7, #16]
 8008516:	4313      	orrs	r3, r2
 8008518:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	699b      	ldr	r3, [r3, #24]
 800851e:	011b      	lsls	r3, r3, #4
 8008520:	693a      	ldr	r2, [r7, #16]
 8008522:	4313      	orrs	r3, r2
 8008524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	693a      	ldr	r2, [r7, #16]
 800852a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	68fa      	ldr	r2, [r7, #12]
 8008530:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	685a      	ldr	r2, [r3, #4]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	697a      	ldr	r2, [r7, #20]
 800853e:	621a      	str	r2, [r3, #32]
}
 8008540:	bf00      	nop
 8008542:	371c      	adds	r7, #28
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr
 800854c:	40010000 	.word	0x40010000

08008550 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008550:	b480      	push	{r7}
 8008552:	b087      	sub	sp, #28
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6a1b      	ldr	r3, [r3, #32]
 800855e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6a1b      	ldr	r3, [r3, #32]
 800856a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	69db      	ldr	r3, [r3, #28]
 8008576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800857e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008586:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	021b      	lsls	r3, r3, #8
 800858e:	68fa      	ldr	r2, [r7, #12]
 8008590:	4313      	orrs	r3, r2
 8008592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800859a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	031b      	lsls	r3, r3, #12
 80085a2:	693a      	ldr	r2, [r7, #16]
 80085a4:	4313      	orrs	r3, r2
 80085a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	4a10      	ldr	r2, [pc, #64]	; (80085ec <TIM_OC4_SetConfig+0x9c>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d109      	bne.n	80085c4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80085b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	695b      	ldr	r3, [r3, #20]
 80085bc:	019b      	lsls	r3, r3, #6
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	4313      	orrs	r3, r2
 80085c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	697a      	ldr	r2, [r7, #20]
 80085c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	68fa      	ldr	r2, [r7, #12]
 80085ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	685a      	ldr	r2, [r3, #4]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	693a      	ldr	r2, [r7, #16]
 80085dc:	621a      	str	r2, [r3, #32]
}
 80085de:	bf00      	nop
 80085e0:	371c      	adds	r7, #28
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr
 80085ea:	bf00      	nop
 80085ec:	40010000 	.word	0x40010000

080085f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b087      	sub	sp, #28
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6a1b      	ldr	r3, [r3, #32]
 8008600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	6a1b      	ldr	r3, [r3, #32]
 8008606:	f023 0201 	bic.w	r2, r3, #1
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	699b      	ldr	r3, [r3, #24]
 8008612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800861a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	011b      	lsls	r3, r3, #4
 8008620:	693a      	ldr	r2, [r7, #16]
 8008622:	4313      	orrs	r3, r2
 8008624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	f023 030a 	bic.w	r3, r3, #10
 800862c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800862e:	697a      	ldr	r2, [r7, #20]
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	4313      	orrs	r3, r2
 8008634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	693a      	ldr	r2, [r7, #16]
 800863a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	697a      	ldr	r2, [r7, #20]
 8008640:	621a      	str	r2, [r3, #32]
}
 8008642:	bf00      	nop
 8008644:	371c      	adds	r7, #28
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr

0800864e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800864e:	b480      	push	{r7}
 8008650:	b087      	sub	sp, #28
 8008652:	af00      	add	r7, sp, #0
 8008654:	60f8      	str	r0, [r7, #12]
 8008656:	60b9      	str	r1, [r7, #8]
 8008658:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6a1b      	ldr	r3, [r3, #32]
 800865e:	f023 0210 	bic.w	r2, r3, #16
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	699b      	ldr	r3, [r3, #24]
 800866a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	6a1b      	ldr	r3, [r3, #32]
 8008670:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008678:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	031b      	lsls	r3, r3, #12
 800867e:	697a      	ldr	r2, [r7, #20]
 8008680:	4313      	orrs	r3, r2
 8008682:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800868a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	011b      	lsls	r3, r3, #4
 8008690:	693a      	ldr	r2, [r7, #16]
 8008692:	4313      	orrs	r3, r2
 8008694:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	697a      	ldr	r2, [r7, #20]
 800869a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	693a      	ldr	r2, [r7, #16]
 80086a0:	621a      	str	r2, [r3, #32]
}
 80086a2:	bf00      	nop
 80086a4:	371c      	adds	r7, #28
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr

080086ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80086ae:	b480      	push	{r7}
 80086b0:	b085      	sub	sp, #20
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
 80086b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80086c6:	683a      	ldr	r2, [r7, #0]
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	4313      	orrs	r3, r2
 80086cc:	f043 0307 	orr.w	r3, r3, #7
 80086d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	68fa      	ldr	r2, [r7, #12]
 80086d6:	609a      	str	r2, [r3, #8]
}
 80086d8:	bf00      	nop
 80086da:	3714      	adds	r7, #20
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr

080086e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b087      	sub	sp, #28
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	607a      	str	r2, [r7, #4]
 80086f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80086fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	021a      	lsls	r2, r3, #8
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	431a      	orrs	r2, r3
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	4313      	orrs	r3, r2
 800870c:	697a      	ldr	r2, [r7, #20]
 800870e:	4313      	orrs	r3, r2
 8008710:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	697a      	ldr	r2, [r7, #20]
 8008716:	609a      	str	r2, [r3, #8]
}
 8008718:	bf00      	nop
 800871a:	371c      	adds	r7, #28
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr

08008724 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008724:	b480      	push	{r7}
 8008726:	b087      	sub	sp, #28
 8008728:	af00      	add	r7, sp, #0
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	f003 031f 	and.w	r3, r3, #31
 8008736:	2201      	movs	r2, #1
 8008738:	fa02 f303 	lsl.w	r3, r2, r3
 800873c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6a1a      	ldr	r2, [r3, #32]
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	43db      	mvns	r3, r3
 8008746:	401a      	ands	r2, r3
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6a1a      	ldr	r2, [r3, #32]
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	f003 031f 	and.w	r3, r3, #31
 8008756:	6879      	ldr	r1, [r7, #4]
 8008758:	fa01 f303 	lsl.w	r3, r1, r3
 800875c:	431a      	orrs	r2, r3
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	621a      	str	r2, [r3, #32]
}
 8008762:	bf00      	nop
 8008764:	371c      	adds	r7, #28
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr
	...

08008770 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008770:	b480      	push	{r7}
 8008772:	b085      	sub	sp, #20
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008780:	2b01      	cmp	r3, #1
 8008782:	d101      	bne.n	8008788 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008784:	2302      	movs	r3, #2
 8008786:	e050      	b.n	800882a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2201      	movs	r2, #1
 800878c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2202      	movs	r2, #2
 8008794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	689b      	ldr	r3, [r3, #8]
 80087a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	68fa      	ldr	r2, [r7, #12]
 80087b6:	4313      	orrs	r3, r2
 80087b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68fa      	ldr	r2, [r7, #12]
 80087c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4a1c      	ldr	r2, [pc, #112]	; (8008838 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d018      	beq.n	80087fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087d4:	d013      	beq.n	80087fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4a18      	ldr	r2, [pc, #96]	; (800883c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d00e      	beq.n	80087fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a16      	ldr	r2, [pc, #88]	; (8008840 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d009      	beq.n	80087fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	4a15      	ldr	r2, [pc, #84]	; (8008844 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d004      	beq.n	80087fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4a13      	ldr	r2, [pc, #76]	; (8008848 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d10c      	bne.n	8008818 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008804:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	68ba      	ldr	r2, [r7, #8]
 800880c:	4313      	orrs	r3, r2
 800880e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68ba      	ldr	r2, [r7, #8]
 8008816:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2201      	movs	r2, #1
 800881c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008828:	2300      	movs	r3, #0
}
 800882a:	4618      	mov	r0, r3
 800882c:	3714      	adds	r7, #20
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr
 8008836:	bf00      	nop
 8008838:	40010000 	.word	0x40010000
 800883c:	40000400 	.word	0x40000400
 8008840:	40000800 	.word	0x40000800
 8008844:	40000c00 	.word	0x40000c00
 8008848:	40014000 	.word	0x40014000

0800884c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008854:	bf00      	nop
 8008856:	370c      	adds	r7, #12
 8008858:	46bd      	mov	sp, r7
 800885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885e:	4770      	bx	lr

08008860 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008860:	b480      	push	{r7}
 8008862:	b083      	sub	sp, #12
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008868:	bf00      	nop
 800886a:	370c      	adds	r7, #12
 800886c:	46bd      	mov	sp, r7
 800886e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008872:	4770      	bx	lr

08008874 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b082      	sub	sp, #8
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d101      	bne.n	8008886 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008882:	2301      	movs	r3, #1
 8008884:	e03f      	b.n	8008906 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800888c:	b2db      	uxtb	r3, r3
 800888e:	2b00      	cmp	r3, #0
 8008890:	d106      	bne.n	80088a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f7fb fc4e 	bl	800413c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2224      	movs	r2, #36	; 0x24
 80088a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	68da      	ldr	r2, [r3, #12]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80088b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f000 fddb 	bl	8009474 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	691a      	ldr	r2, [r3, #16]
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80088cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	695a      	ldr	r2, [r3, #20]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80088dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	68da      	ldr	r2, [r3, #12]
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80088ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2220      	movs	r2, #32
 80088f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2220      	movs	r2, #32
 8008900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008904:	2300      	movs	r3, #0
}
 8008906:	4618      	mov	r0, r3
 8008908:	3708      	adds	r7, #8
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}

0800890e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800890e:	b580      	push	{r7, lr}
 8008910:	b08a      	sub	sp, #40	; 0x28
 8008912:	af02      	add	r7, sp, #8
 8008914:	60f8      	str	r0, [r7, #12]
 8008916:	60b9      	str	r1, [r7, #8]
 8008918:	603b      	str	r3, [r7, #0]
 800891a:	4613      	mov	r3, r2
 800891c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800891e:	2300      	movs	r3, #0
 8008920:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008928:	b2db      	uxtb	r3, r3
 800892a:	2b20      	cmp	r3, #32
 800892c:	d17c      	bne.n	8008a28 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d002      	beq.n	800893a <HAL_UART_Transmit+0x2c>
 8008934:	88fb      	ldrh	r3, [r7, #6]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d101      	bne.n	800893e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800893a:	2301      	movs	r3, #1
 800893c:	e075      	b.n	8008a2a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008944:	2b01      	cmp	r3, #1
 8008946:	d101      	bne.n	800894c <HAL_UART_Transmit+0x3e>
 8008948:	2302      	movs	r3, #2
 800894a:	e06e      	b.n	8008a2a <HAL_UART_Transmit+0x11c>
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2201      	movs	r2, #1
 8008950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	2200      	movs	r2, #0
 8008958:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	2221      	movs	r2, #33	; 0x21
 800895e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008962:	f7fb fe4b 	bl	80045fc <HAL_GetTick>
 8008966:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	88fa      	ldrh	r2, [r7, #6]
 800896c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	88fa      	ldrh	r2, [r7, #6]
 8008972:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800897c:	d108      	bne.n	8008990 <HAL_UART_Transmit+0x82>
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	691b      	ldr	r3, [r3, #16]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d104      	bne.n	8008990 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008986:	2300      	movs	r3, #0
 8008988:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	61bb      	str	r3, [r7, #24]
 800898e:	e003      	b.n	8008998 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008994:	2300      	movs	r3, #0
 8008996:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2200      	movs	r2, #0
 800899c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80089a0:	e02a      	b.n	80089f8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	9300      	str	r3, [sp, #0]
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	2200      	movs	r2, #0
 80089aa:	2180      	movs	r1, #128	; 0x80
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f000 fb1f 	bl	8008ff0 <UART_WaitOnFlagUntilTimeout>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d001      	beq.n	80089bc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80089b8:	2303      	movs	r3, #3
 80089ba:	e036      	b.n	8008a2a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80089bc:	69fb      	ldr	r3, [r7, #28]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d10b      	bne.n	80089da <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80089c2:	69bb      	ldr	r3, [r7, #24]
 80089c4:	881b      	ldrh	r3, [r3, #0]
 80089c6:	461a      	mov	r2, r3
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	3302      	adds	r3, #2
 80089d6:	61bb      	str	r3, [r7, #24]
 80089d8:	e007      	b.n	80089ea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80089da:	69fb      	ldr	r3, [r7, #28]
 80089dc:	781a      	ldrb	r2, [r3, #0]
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80089e4:	69fb      	ldr	r3, [r7, #28]
 80089e6:	3301      	adds	r3, #1
 80089e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	3b01      	subs	r3, #1
 80089f2:	b29a      	uxth	r2, r3
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80089fc:	b29b      	uxth	r3, r3
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1cf      	bne.n	80089a2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	9300      	str	r3, [sp, #0]
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	2140      	movs	r1, #64	; 0x40
 8008a0c:	68f8      	ldr	r0, [r7, #12]
 8008a0e:	f000 faef 	bl	8008ff0 <UART_WaitOnFlagUntilTimeout>
 8008a12:	4603      	mov	r3, r0
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d001      	beq.n	8008a1c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008a18:	2303      	movs	r3, #3
 8008a1a:	e006      	b.n	8008a2a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2220      	movs	r2, #32
 8008a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008a24:	2300      	movs	r3, #0
 8008a26:	e000      	b.n	8008a2a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008a28:	2302      	movs	r3, #2
  }
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3720      	adds	r7, #32
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}

08008a32 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a32:	b580      	push	{r7, lr}
 8008a34:	b084      	sub	sp, #16
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	60f8      	str	r0, [r7, #12]
 8008a3a:	60b9      	str	r1, [r7, #8]
 8008a3c:	4613      	mov	r3, r2
 8008a3e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a46:	b2db      	uxtb	r3, r3
 8008a48:	2b20      	cmp	r3, #32
 8008a4a:	d11d      	bne.n	8008a88 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d002      	beq.n	8008a58 <HAL_UART_Receive_IT+0x26>
 8008a52:	88fb      	ldrh	r3, [r7, #6]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d101      	bne.n	8008a5c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008a58:	2301      	movs	r3, #1
 8008a5a:	e016      	b.n	8008a8a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d101      	bne.n	8008a6a <HAL_UART_Receive_IT+0x38>
 8008a66:	2302      	movs	r3, #2
 8008a68:	e00f      	b.n	8008a8a <HAL_UART_Receive_IT+0x58>
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	2200      	movs	r2, #0
 8008a76:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008a78:	88fb      	ldrh	r3, [r7, #6]
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	68b9      	ldr	r1, [r7, #8]
 8008a7e:	68f8      	ldr	r0, [r7, #12]
 8008a80:	f000 fb24 	bl	80090cc <UART_Start_Receive_IT>
 8008a84:	4603      	mov	r3, r0
 8008a86:	e000      	b.n	8008a8a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008a88:	2302      	movs	r3, #2
  }
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3710      	adds	r7, #16
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}
	...

08008a94 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b0ba      	sub	sp, #232	; 0xe8
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	68db      	ldr	r3, [r3, #12]
 8008aac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	695b      	ldr	r3, [r3, #20]
 8008ab6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008aba:	2300      	movs	r3, #0
 8008abc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008aca:	f003 030f 	and.w	r3, r3, #15
 8008ace:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008ad2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d10f      	bne.n	8008afa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ade:	f003 0320 	and.w	r3, r3, #32
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d009      	beq.n	8008afa <HAL_UART_IRQHandler+0x66>
 8008ae6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008aea:	f003 0320 	and.w	r3, r3, #32
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d003      	beq.n	8008afa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 fc03 	bl	80092fe <UART_Receive_IT>
      return;
 8008af8:	e256      	b.n	8008fa8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008afa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	f000 80de 	beq.w	8008cc0 <HAL_UART_IRQHandler+0x22c>
 8008b04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b08:	f003 0301 	and.w	r3, r3, #1
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d106      	bne.n	8008b1e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b14:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f000 80d1 	beq.w	8008cc0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008b1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b22:	f003 0301 	and.w	r3, r3, #1
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d00b      	beq.n	8008b42 <HAL_UART_IRQHandler+0xae>
 8008b2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d005      	beq.n	8008b42 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b3a:	f043 0201 	orr.w	r2, r3, #1
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b46:	f003 0304 	and.w	r3, r3, #4
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00b      	beq.n	8008b66 <HAL_UART_IRQHandler+0xd2>
 8008b4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b52:	f003 0301 	and.w	r3, r3, #1
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d005      	beq.n	8008b66 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b5e:	f043 0202 	orr.w	r2, r3, #2
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b6a:	f003 0302 	and.w	r3, r3, #2
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d00b      	beq.n	8008b8a <HAL_UART_IRQHandler+0xf6>
 8008b72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b76:	f003 0301 	and.w	r3, r3, #1
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d005      	beq.n	8008b8a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b82:	f043 0204 	orr.w	r2, r3, #4
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b8e:	f003 0308 	and.w	r3, r3, #8
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d011      	beq.n	8008bba <HAL_UART_IRQHandler+0x126>
 8008b96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b9a:	f003 0320 	and.w	r3, r3, #32
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d105      	bne.n	8008bae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008ba2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ba6:	f003 0301 	and.w	r3, r3, #1
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d005      	beq.n	8008bba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bb2:	f043 0208 	orr.w	r2, r3, #8
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	f000 81ed 	beq.w	8008f9e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008bc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bc8:	f003 0320 	and.w	r3, r3, #32
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d008      	beq.n	8008be2 <HAL_UART_IRQHandler+0x14e>
 8008bd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008bd4:	f003 0320 	and.w	r3, r3, #32
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d002      	beq.n	8008be2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f000 fb8e 	bl	80092fe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	695b      	ldr	r3, [r3, #20]
 8008be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bec:	2b40      	cmp	r3, #64	; 0x40
 8008bee:	bf0c      	ite	eq
 8008bf0:	2301      	moveq	r3, #1
 8008bf2:	2300      	movne	r3, #0
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bfe:	f003 0308 	and.w	r3, r3, #8
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d103      	bne.n	8008c0e <HAL_UART_IRQHandler+0x17a>
 8008c06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d04f      	beq.n	8008cae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f000 fa96 	bl	8009140 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	695b      	ldr	r3, [r3, #20]
 8008c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c1e:	2b40      	cmp	r3, #64	; 0x40
 8008c20:	d141      	bne.n	8008ca6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	3314      	adds	r3, #20
 8008c28:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008c30:	e853 3f00 	ldrex	r3, [r3]
 8008c34:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008c38:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008c3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c40:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	3314      	adds	r3, #20
 8008c4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008c4e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008c52:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008c5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008c5e:	e841 2300 	strex	r3, r2, [r1]
 8008c62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008c66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d1d9      	bne.n	8008c22 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d013      	beq.n	8008c9e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c7a:	4a7d      	ldr	r2, [pc, #500]	; (8008e70 <HAL_UART_IRQHandler+0x3dc>)
 8008c7c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c82:	4618      	mov	r0, r3
 8008c84:	f7fc fcd2 	bl	800562c <HAL_DMA_Abort_IT>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d016      	beq.n	8008cbc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008c98:	4610      	mov	r0, r2
 8008c9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c9c:	e00e      	b.n	8008cbc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 f990 	bl	8008fc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ca4:	e00a      	b.n	8008cbc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f000 f98c 	bl	8008fc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cac:	e006      	b.n	8008cbc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 f988 	bl	8008fc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008cba:	e170      	b.n	8008f9e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cbc:	bf00      	nop
    return;
 8008cbe:	e16e      	b.n	8008f9e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	f040 814a 	bne.w	8008f5e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008cce:	f003 0310 	and.w	r3, r3, #16
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	f000 8143 	beq.w	8008f5e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008cd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008cdc:	f003 0310 	and.w	r3, r3, #16
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	f000 813c 	beq.w	8008f5e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	60bb      	str	r3, [r7, #8]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	60bb      	str	r3, [r7, #8]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	60bb      	str	r3, [r7, #8]
 8008cfa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	695b      	ldr	r3, [r3, #20]
 8008d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d06:	2b40      	cmp	r3, #64	; 0x40
 8008d08:	f040 80b4 	bne.w	8008e74 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d18:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	f000 8140 	beq.w	8008fa2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008d26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	f080 8139 	bcs.w	8008fa2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008d36:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d3c:	69db      	ldr	r3, [r3, #28]
 8008d3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d42:	f000 8088 	beq.w	8008e56 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	330c      	adds	r3, #12
 8008d4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d50:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008d54:	e853 3f00 	ldrex	r3, [r3]
 8008d58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008d5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	330c      	adds	r3, #12
 8008d6e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008d72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008d76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d7a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008d7e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008d82:	e841 2300 	strex	r3, r2, [r1]
 8008d86:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008d8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d1d9      	bne.n	8008d46 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	3314      	adds	r3, #20
 8008d98:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d9c:	e853 3f00 	ldrex	r3, [r3]
 8008da0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008da2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008da4:	f023 0301 	bic.w	r3, r3, #1
 8008da8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	3314      	adds	r3, #20
 8008db2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008db6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008dba:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dbc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008dbe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008dc2:	e841 2300 	strex	r3, r2, [r1]
 8008dc6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008dc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d1e1      	bne.n	8008d92 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	3314      	adds	r3, #20
 8008dd4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008dd8:	e853 3f00 	ldrex	r3, [r3]
 8008ddc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008dde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008de0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008de4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	3314      	adds	r3, #20
 8008dee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008df2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008df4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008df8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008dfa:	e841 2300 	strex	r3, r2, [r1]
 8008dfe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008e00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d1e3      	bne.n	8008dce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2220      	movs	r2, #32
 8008e0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2200      	movs	r2, #0
 8008e12:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	330c      	adds	r3, #12
 8008e1a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e1e:	e853 3f00 	ldrex	r3, [r3]
 8008e22:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008e24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e26:	f023 0310 	bic.w	r3, r3, #16
 8008e2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	330c      	adds	r3, #12
 8008e34:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008e38:	65ba      	str	r2, [r7, #88]	; 0x58
 8008e3a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e3c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008e3e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008e40:	e841 2300 	strex	r3, r2, [r1]
 8008e44:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008e46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d1e3      	bne.n	8008e14 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e50:	4618      	mov	r0, r3
 8008e52:	f7fc fb7b 	bl	800554c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e5e:	b29b      	uxth	r3, r3
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	b29b      	uxth	r3, r3
 8008e64:	4619      	mov	r1, r3
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	f000 f8b6 	bl	8008fd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008e6c:	e099      	b.n	8008fa2 <HAL_UART_IRQHandler+0x50e>
 8008e6e:	bf00      	nop
 8008e70:	08009207 	.word	0x08009207
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e7c:	b29b      	uxth	r3, r3
 8008e7e:	1ad3      	subs	r3, r2, r3
 8008e80:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	f000 808b 	beq.w	8008fa6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008e90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f000 8086 	beq.w	8008fa6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	330c      	adds	r3, #12
 8008ea0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ea4:	e853 3f00 	ldrex	r3, [r3]
 8008ea8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008eac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008eb0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	330c      	adds	r3, #12
 8008eba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008ebe:	647a      	str	r2, [r7, #68]	; 0x44
 8008ec0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008ec4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ec6:	e841 2300 	strex	r3, r2, [r1]
 8008eca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008ecc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d1e3      	bne.n	8008e9a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	3314      	adds	r3, #20
 8008ed8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008edc:	e853 3f00 	ldrex	r3, [r3]
 8008ee0:	623b      	str	r3, [r7, #32]
   return(result);
 8008ee2:	6a3b      	ldr	r3, [r7, #32]
 8008ee4:	f023 0301 	bic.w	r3, r3, #1
 8008ee8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	3314      	adds	r3, #20
 8008ef2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008ef6:	633a      	str	r2, [r7, #48]	; 0x30
 8008ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008efc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008efe:	e841 2300 	strex	r3, r2, [r1]
 8008f02:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d1e3      	bne.n	8008ed2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2220      	movs	r2, #32
 8008f0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2200      	movs	r2, #0
 8008f16:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	330c      	adds	r3, #12
 8008f1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	e853 3f00 	ldrex	r3, [r3]
 8008f26:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	f023 0310 	bic.w	r3, r3, #16
 8008f2e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	330c      	adds	r3, #12
 8008f38:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008f3c:	61fa      	str	r2, [r7, #28]
 8008f3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f40:	69b9      	ldr	r1, [r7, #24]
 8008f42:	69fa      	ldr	r2, [r7, #28]
 8008f44:	e841 2300 	strex	r3, r2, [r1]
 8008f48:	617b      	str	r3, [r7, #20]
   return(result);
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d1e3      	bne.n	8008f18 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008f54:	4619      	mov	r1, r3
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f000 f83e 	bl	8008fd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008f5c:	e023      	b.n	8008fa6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d009      	beq.n	8008f7e <HAL_UART_IRQHandler+0x4ea>
 8008f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d003      	beq.n	8008f7e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 f959 	bl	800922e <UART_Transmit_IT>
    return;
 8008f7c:	e014      	b.n	8008fa8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008f7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d00e      	beq.n	8008fa8 <HAL_UART_IRQHandler+0x514>
 8008f8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d008      	beq.n	8008fa8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f000 f999 	bl	80092ce <UART_EndTransmit_IT>
    return;
 8008f9c:	e004      	b.n	8008fa8 <HAL_UART_IRQHandler+0x514>
    return;
 8008f9e:	bf00      	nop
 8008fa0:	e002      	b.n	8008fa8 <HAL_UART_IRQHandler+0x514>
      return;
 8008fa2:	bf00      	nop
 8008fa4:	e000      	b.n	8008fa8 <HAL_UART_IRQHandler+0x514>
      return;
 8008fa6:	bf00      	nop
  }
}
 8008fa8:	37e8      	adds	r7, #232	; 0xe8
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
 8008fae:	bf00      	nop

08008fb0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008fb8:	bf00      	nop
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008fcc:	bf00      	nop
 8008fce:	370c      	adds	r7, #12
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b083      	sub	sp, #12
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	460b      	mov	r3, r1
 8008fe2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008fe4:	bf00      	nop
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b090      	sub	sp, #64	; 0x40
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	603b      	str	r3, [r7, #0]
 8008ffc:	4613      	mov	r3, r2
 8008ffe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009000:	e050      	b.n	80090a4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009002:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009008:	d04c      	beq.n	80090a4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800900a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800900c:	2b00      	cmp	r3, #0
 800900e:	d007      	beq.n	8009020 <UART_WaitOnFlagUntilTimeout+0x30>
 8009010:	f7fb faf4 	bl	80045fc <HAL_GetTick>
 8009014:	4602      	mov	r2, r0
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	1ad3      	subs	r3, r2, r3
 800901a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800901c:	429a      	cmp	r2, r3
 800901e:	d241      	bcs.n	80090a4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	330c      	adds	r3, #12
 8009026:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800902a:	e853 3f00 	ldrex	r3, [r3]
 800902e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009032:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009036:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	330c      	adds	r3, #12
 800903e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009040:	637a      	str	r2, [r7, #52]	; 0x34
 8009042:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009044:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009046:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009048:	e841 2300 	strex	r3, r2, [r1]
 800904c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800904e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009050:	2b00      	cmp	r3, #0
 8009052:	d1e5      	bne.n	8009020 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	3314      	adds	r3, #20
 800905a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	e853 3f00 	ldrex	r3, [r3]
 8009062:	613b      	str	r3, [r7, #16]
   return(result);
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	f023 0301 	bic.w	r3, r3, #1
 800906a:	63bb      	str	r3, [r7, #56]	; 0x38
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	3314      	adds	r3, #20
 8009072:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009074:	623a      	str	r2, [r7, #32]
 8009076:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009078:	69f9      	ldr	r1, [r7, #28]
 800907a:	6a3a      	ldr	r2, [r7, #32]
 800907c:	e841 2300 	strex	r3, r2, [r1]
 8009080:	61bb      	str	r3, [r7, #24]
   return(result);
 8009082:	69bb      	ldr	r3, [r7, #24]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d1e5      	bne.n	8009054 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	2220      	movs	r2, #32
 800908c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2220      	movs	r2, #32
 8009094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2200      	movs	r2, #0
 800909c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80090a0:	2303      	movs	r3, #3
 80090a2:	e00f      	b.n	80090c4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	681a      	ldr	r2, [r3, #0]
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	4013      	ands	r3, r2
 80090ae:	68ba      	ldr	r2, [r7, #8]
 80090b0:	429a      	cmp	r2, r3
 80090b2:	bf0c      	ite	eq
 80090b4:	2301      	moveq	r3, #1
 80090b6:	2300      	movne	r3, #0
 80090b8:	b2db      	uxtb	r3, r3
 80090ba:	461a      	mov	r2, r3
 80090bc:	79fb      	ldrb	r3, [r7, #7]
 80090be:	429a      	cmp	r2, r3
 80090c0:	d09f      	beq.n	8009002 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80090c2:	2300      	movs	r3, #0
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3740      	adds	r7, #64	; 0x40
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b085      	sub	sp, #20
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	60b9      	str	r1, [r7, #8]
 80090d6:	4613      	mov	r3, r2
 80090d8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	68ba      	ldr	r2, [r7, #8]
 80090de:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	88fa      	ldrh	r2, [r7, #6]
 80090e4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	88fa      	ldrh	r2, [r7, #6]
 80090ea:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2200      	movs	r2, #0
 80090f0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2222      	movs	r2, #34	; 0x22
 80090f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2200      	movs	r2, #0
 80090fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	68da      	ldr	r2, [r3, #12]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009110:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	695a      	ldr	r2, [r3, #20]
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f042 0201 	orr.w	r2, r2, #1
 8009120:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	68da      	ldr	r2, [r3, #12]
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f042 0220 	orr.w	r2, r2, #32
 8009130:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009132:	2300      	movs	r3, #0
}
 8009134:	4618      	mov	r0, r3
 8009136:	3714      	adds	r7, #20
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr

08009140 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009140:	b480      	push	{r7}
 8009142:	b095      	sub	sp, #84	; 0x54
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	330c      	adds	r3, #12
 800914e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009152:	e853 3f00 	ldrex	r3, [r3]
 8009156:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800915a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800915e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	330c      	adds	r3, #12
 8009166:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009168:	643a      	str	r2, [r7, #64]	; 0x40
 800916a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800916c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800916e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009170:	e841 2300 	strex	r3, r2, [r1]
 8009174:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009178:	2b00      	cmp	r3, #0
 800917a:	d1e5      	bne.n	8009148 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	3314      	adds	r3, #20
 8009182:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009184:	6a3b      	ldr	r3, [r7, #32]
 8009186:	e853 3f00 	ldrex	r3, [r3]
 800918a:	61fb      	str	r3, [r7, #28]
   return(result);
 800918c:	69fb      	ldr	r3, [r7, #28]
 800918e:	f023 0301 	bic.w	r3, r3, #1
 8009192:	64bb      	str	r3, [r7, #72]	; 0x48
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	3314      	adds	r3, #20
 800919a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800919c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800919e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80091a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091a4:	e841 2300 	strex	r3, r2, [r1]
 80091a8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80091aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d1e5      	bne.n	800917c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d119      	bne.n	80091ec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	330c      	adds	r3, #12
 80091be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	e853 3f00 	ldrex	r3, [r3]
 80091c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	f023 0310 	bic.w	r3, r3, #16
 80091ce:	647b      	str	r3, [r7, #68]	; 0x44
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	330c      	adds	r3, #12
 80091d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80091d8:	61ba      	str	r2, [r7, #24]
 80091da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091dc:	6979      	ldr	r1, [r7, #20]
 80091de:	69ba      	ldr	r2, [r7, #24]
 80091e0:	e841 2300 	strex	r3, r2, [r1]
 80091e4:	613b      	str	r3, [r7, #16]
   return(result);
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d1e5      	bne.n	80091b8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2220      	movs	r2, #32
 80091f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80091fa:	bf00      	nop
 80091fc:	3754      	adds	r7, #84	; 0x54
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr

08009206 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009206:	b580      	push	{r7, lr}
 8009208:	b084      	sub	sp, #16
 800920a:	af00      	add	r7, sp, #0
 800920c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009212:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2200      	movs	r2, #0
 8009218:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2200      	movs	r2, #0
 800921e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009220:	68f8      	ldr	r0, [r7, #12]
 8009222:	f7ff fecf 	bl	8008fc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009226:	bf00      	nop
 8009228:	3710      	adds	r7, #16
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}

0800922e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800922e:	b480      	push	{r7}
 8009230:	b085      	sub	sp, #20
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800923c:	b2db      	uxtb	r3, r3
 800923e:	2b21      	cmp	r3, #33	; 0x21
 8009240:	d13e      	bne.n	80092c0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800924a:	d114      	bne.n	8009276 <UART_Transmit_IT+0x48>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	691b      	ldr	r3, [r3, #16]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d110      	bne.n	8009276 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6a1b      	ldr	r3, [r3, #32]
 8009258:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	881b      	ldrh	r3, [r3, #0]
 800925e:	461a      	mov	r2, r3
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009268:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6a1b      	ldr	r3, [r3, #32]
 800926e:	1c9a      	adds	r2, r3, #2
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	621a      	str	r2, [r3, #32]
 8009274:	e008      	b.n	8009288 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6a1b      	ldr	r3, [r3, #32]
 800927a:	1c59      	adds	r1, r3, #1
 800927c:	687a      	ldr	r2, [r7, #4]
 800927e:	6211      	str	r1, [r2, #32]
 8009280:	781a      	ldrb	r2, [r3, #0]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800928c:	b29b      	uxth	r3, r3
 800928e:	3b01      	subs	r3, #1
 8009290:	b29b      	uxth	r3, r3
 8009292:	687a      	ldr	r2, [r7, #4]
 8009294:	4619      	mov	r1, r3
 8009296:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009298:	2b00      	cmp	r3, #0
 800929a:	d10f      	bne.n	80092bc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	68da      	ldr	r2, [r3, #12]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80092aa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	68da      	ldr	r2, [r3, #12]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092ba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80092bc:	2300      	movs	r3, #0
 80092be:	e000      	b.n	80092c2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80092c0:	2302      	movs	r3, #2
  }
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3714      	adds	r7, #20
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr

080092ce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80092ce:	b580      	push	{r7, lr}
 80092d0:	b082      	sub	sp, #8
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	68da      	ldr	r2, [r3, #12]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092e4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2220      	movs	r2, #32
 80092ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f7ff fe5e 	bl	8008fb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80092f4:	2300      	movs	r3, #0
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	3708      	adds	r7, #8
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}

080092fe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80092fe:	b580      	push	{r7, lr}
 8009300:	b08c      	sub	sp, #48	; 0x30
 8009302:	af00      	add	r7, sp, #0
 8009304:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800930c:	b2db      	uxtb	r3, r3
 800930e:	2b22      	cmp	r3, #34	; 0x22
 8009310:	f040 80ab 	bne.w	800946a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800931c:	d117      	bne.n	800934e <UART_Receive_IT+0x50>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	691b      	ldr	r3, [r3, #16]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d113      	bne.n	800934e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009326:	2300      	movs	r3, #0
 8009328:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800932e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	b29b      	uxth	r3, r3
 8009338:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800933c:	b29a      	uxth	r2, r3
 800933e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009340:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009346:	1c9a      	adds	r2, r3, #2
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	629a      	str	r2, [r3, #40]	; 0x28
 800934c:	e026      	b.n	800939c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009352:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009354:	2300      	movs	r3, #0
 8009356:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009360:	d007      	beq.n	8009372 <UART_Receive_IT+0x74>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	689b      	ldr	r3, [r3, #8]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d10a      	bne.n	8009380 <UART_Receive_IT+0x82>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	691b      	ldr	r3, [r3, #16]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d106      	bne.n	8009380 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	b2da      	uxtb	r2, r3
 800937a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800937c:	701a      	strb	r2, [r3, #0]
 800937e:	e008      	b.n	8009392 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	b2db      	uxtb	r3, r3
 8009388:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800938c:	b2da      	uxtb	r2, r3
 800938e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009390:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009396:	1c5a      	adds	r2, r3, #1
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	3b01      	subs	r3, #1
 80093a4:	b29b      	uxth	r3, r3
 80093a6:	687a      	ldr	r2, [r7, #4]
 80093a8:	4619      	mov	r1, r3
 80093aa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d15a      	bne.n	8009466 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	68da      	ldr	r2, [r3, #12]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f022 0220 	bic.w	r2, r2, #32
 80093be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	68da      	ldr	r2, [r3, #12]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80093ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	695a      	ldr	r2, [r3, #20]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f022 0201 	bic.w	r2, r2, #1
 80093de:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2220      	movs	r2, #32
 80093e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d135      	bne.n	800945c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2200      	movs	r2, #0
 80093f4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	330c      	adds	r3, #12
 80093fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	e853 3f00 	ldrex	r3, [r3]
 8009404:	613b      	str	r3, [r7, #16]
   return(result);
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	f023 0310 	bic.w	r3, r3, #16
 800940c:	627b      	str	r3, [r7, #36]	; 0x24
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	330c      	adds	r3, #12
 8009414:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009416:	623a      	str	r2, [r7, #32]
 8009418:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800941a:	69f9      	ldr	r1, [r7, #28]
 800941c:	6a3a      	ldr	r2, [r7, #32]
 800941e:	e841 2300 	strex	r3, r2, [r1]
 8009422:	61bb      	str	r3, [r7, #24]
   return(result);
 8009424:	69bb      	ldr	r3, [r7, #24]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d1e5      	bne.n	80093f6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f003 0310 	and.w	r3, r3, #16
 8009434:	2b10      	cmp	r3, #16
 8009436:	d10a      	bne.n	800944e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009438:	2300      	movs	r3, #0
 800943a:	60fb      	str	r3, [r7, #12]
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	60fb      	str	r3, [r7, #12]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	60fb      	str	r3, [r7, #12]
 800944c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009452:	4619      	mov	r1, r3
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f7ff fdbf 	bl	8008fd8 <HAL_UARTEx_RxEventCallback>
 800945a:	e002      	b.n	8009462 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800945c:	6878      	ldr	r0, [r7, #4]
 800945e:	f7f9 fa47 	bl	80028f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009462:	2300      	movs	r3, #0
 8009464:	e002      	b.n	800946c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009466:	2300      	movs	r3, #0
 8009468:	e000      	b.n	800946c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800946a:	2302      	movs	r3, #2
  }
}
 800946c:	4618      	mov	r0, r3
 800946e:	3730      	adds	r7, #48	; 0x30
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009478:	b09f      	sub	sp, #124	; 0x7c
 800947a:	af00      	add	r7, sp, #0
 800947c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800947e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	691b      	ldr	r3, [r3, #16]
 8009484:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009488:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800948a:	68d9      	ldr	r1, [r3, #12]
 800948c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800948e:	681a      	ldr	r2, [r3, #0]
 8009490:	ea40 0301 	orr.w	r3, r0, r1
 8009494:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009496:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009498:	689a      	ldr	r2, [r3, #8]
 800949a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800949c:	691b      	ldr	r3, [r3, #16]
 800949e:	431a      	orrs	r2, r3
 80094a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094a2:	695b      	ldr	r3, [r3, #20]
 80094a4:	431a      	orrs	r2, r3
 80094a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094a8:	69db      	ldr	r3, [r3, #28]
 80094aa:	4313      	orrs	r3, r2
 80094ac:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80094ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	68db      	ldr	r3, [r3, #12]
 80094b4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80094b8:	f021 010c 	bic.w	r1, r1, #12
 80094bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80094c2:	430b      	orrs	r3, r1
 80094c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80094c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	695b      	ldr	r3, [r3, #20]
 80094cc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80094d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094d2:	6999      	ldr	r1, [r3, #24]
 80094d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094d6:	681a      	ldr	r2, [r3, #0]
 80094d8:	ea40 0301 	orr.w	r3, r0, r1
 80094dc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80094de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094e0:	681a      	ldr	r2, [r3, #0]
 80094e2:	4bc5      	ldr	r3, [pc, #788]	; (80097f8 <UART_SetConfig+0x384>)
 80094e4:	429a      	cmp	r2, r3
 80094e6:	d004      	beq.n	80094f2 <UART_SetConfig+0x7e>
 80094e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094ea:	681a      	ldr	r2, [r3, #0]
 80094ec:	4bc3      	ldr	r3, [pc, #780]	; (80097fc <UART_SetConfig+0x388>)
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d103      	bne.n	80094fa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80094f2:	f7fe f895 	bl	8007620 <HAL_RCC_GetPCLK2Freq>
 80094f6:	6778      	str	r0, [r7, #116]	; 0x74
 80094f8:	e002      	b.n	8009500 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80094fa:	f7fe f87d 	bl	80075f8 <HAL_RCC_GetPCLK1Freq>
 80094fe:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009500:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009502:	69db      	ldr	r3, [r3, #28]
 8009504:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009508:	f040 80b6 	bne.w	8009678 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800950c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800950e:	461c      	mov	r4, r3
 8009510:	f04f 0500 	mov.w	r5, #0
 8009514:	4622      	mov	r2, r4
 8009516:	462b      	mov	r3, r5
 8009518:	1891      	adds	r1, r2, r2
 800951a:	6439      	str	r1, [r7, #64]	; 0x40
 800951c:	415b      	adcs	r3, r3
 800951e:	647b      	str	r3, [r7, #68]	; 0x44
 8009520:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009524:	1912      	adds	r2, r2, r4
 8009526:	eb45 0303 	adc.w	r3, r5, r3
 800952a:	f04f 0000 	mov.w	r0, #0
 800952e:	f04f 0100 	mov.w	r1, #0
 8009532:	00d9      	lsls	r1, r3, #3
 8009534:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009538:	00d0      	lsls	r0, r2, #3
 800953a:	4602      	mov	r2, r0
 800953c:	460b      	mov	r3, r1
 800953e:	1911      	adds	r1, r2, r4
 8009540:	6639      	str	r1, [r7, #96]	; 0x60
 8009542:	416b      	adcs	r3, r5
 8009544:	667b      	str	r3, [r7, #100]	; 0x64
 8009546:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	461a      	mov	r2, r3
 800954c:	f04f 0300 	mov.w	r3, #0
 8009550:	1891      	adds	r1, r2, r2
 8009552:	63b9      	str	r1, [r7, #56]	; 0x38
 8009554:	415b      	adcs	r3, r3
 8009556:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009558:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800955c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009560:	f7f7 fb9a 	bl	8000c98 <__aeabi_uldivmod>
 8009564:	4602      	mov	r2, r0
 8009566:	460b      	mov	r3, r1
 8009568:	4ba5      	ldr	r3, [pc, #660]	; (8009800 <UART_SetConfig+0x38c>)
 800956a:	fba3 2302 	umull	r2, r3, r3, r2
 800956e:	095b      	lsrs	r3, r3, #5
 8009570:	011e      	lsls	r6, r3, #4
 8009572:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009574:	461c      	mov	r4, r3
 8009576:	f04f 0500 	mov.w	r5, #0
 800957a:	4622      	mov	r2, r4
 800957c:	462b      	mov	r3, r5
 800957e:	1891      	adds	r1, r2, r2
 8009580:	6339      	str	r1, [r7, #48]	; 0x30
 8009582:	415b      	adcs	r3, r3
 8009584:	637b      	str	r3, [r7, #52]	; 0x34
 8009586:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800958a:	1912      	adds	r2, r2, r4
 800958c:	eb45 0303 	adc.w	r3, r5, r3
 8009590:	f04f 0000 	mov.w	r0, #0
 8009594:	f04f 0100 	mov.w	r1, #0
 8009598:	00d9      	lsls	r1, r3, #3
 800959a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800959e:	00d0      	lsls	r0, r2, #3
 80095a0:	4602      	mov	r2, r0
 80095a2:	460b      	mov	r3, r1
 80095a4:	1911      	adds	r1, r2, r4
 80095a6:	65b9      	str	r1, [r7, #88]	; 0x58
 80095a8:	416b      	adcs	r3, r5
 80095aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80095ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	461a      	mov	r2, r3
 80095b2:	f04f 0300 	mov.w	r3, #0
 80095b6:	1891      	adds	r1, r2, r2
 80095b8:	62b9      	str	r1, [r7, #40]	; 0x28
 80095ba:	415b      	adcs	r3, r3
 80095bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80095be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80095c2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80095c6:	f7f7 fb67 	bl	8000c98 <__aeabi_uldivmod>
 80095ca:	4602      	mov	r2, r0
 80095cc:	460b      	mov	r3, r1
 80095ce:	4b8c      	ldr	r3, [pc, #560]	; (8009800 <UART_SetConfig+0x38c>)
 80095d0:	fba3 1302 	umull	r1, r3, r3, r2
 80095d4:	095b      	lsrs	r3, r3, #5
 80095d6:	2164      	movs	r1, #100	; 0x64
 80095d8:	fb01 f303 	mul.w	r3, r1, r3
 80095dc:	1ad3      	subs	r3, r2, r3
 80095de:	00db      	lsls	r3, r3, #3
 80095e0:	3332      	adds	r3, #50	; 0x32
 80095e2:	4a87      	ldr	r2, [pc, #540]	; (8009800 <UART_SetConfig+0x38c>)
 80095e4:	fba2 2303 	umull	r2, r3, r2, r3
 80095e8:	095b      	lsrs	r3, r3, #5
 80095ea:	005b      	lsls	r3, r3, #1
 80095ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80095f0:	441e      	add	r6, r3
 80095f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80095f4:	4618      	mov	r0, r3
 80095f6:	f04f 0100 	mov.w	r1, #0
 80095fa:	4602      	mov	r2, r0
 80095fc:	460b      	mov	r3, r1
 80095fe:	1894      	adds	r4, r2, r2
 8009600:	623c      	str	r4, [r7, #32]
 8009602:	415b      	adcs	r3, r3
 8009604:	627b      	str	r3, [r7, #36]	; 0x24
 8009606:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800960a:	1812      	adds	r2, r2, r0
 800960c:	eb41 0303 	adc.w	r3, r1, r3
 8009610:	f04f 0400 	mov.w	r4, #0
 8009614:	f04f 0500 	mov.w	r5, #0
 8009618:	00dd      	lsls	r5, r3, #3
 800961a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800961e:	00d4      	lsls	r4, r2, #3
 8009620:	4622      	mov	r2, r4
 8009622:	462b      	mov	r3, r5
 8009624:	1814      	adds	r4, r2, r0
 8009626:	653c      	str	r4, [r7, #80]	; 0x50
 8009628:	414b      	adcs	r3, r1
 800962a:	657b      	str	r3, [r7, #84]	; 0x54
 800962c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	461a      	mov	r2, r3
 8009632:	f04f 0300 	mov.w	r3, #0
 8009636:	1891      	adds	r1, r2, r2
 8009638:	61b9      	str	r1, [r7, #24]
 800963a:	415b      	adcs	r3, r3
 800963c:	61fb      	str	r3, [r7, #28]
 800963e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009642:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009646:	f7f7 fb27 	bl	8000c98 <__aeabi_uldivmod>
 800964a:	4602      	mov	r2, r0
 800964c:	460b      	mov	r3, r1
 800964e:	4b6c      	ldr	r3, [pc, #432]	; (8009800 <UART_SetConfig+0x38c>)
 8009650:	fba3 1302 	umull	r1, r3, r3, r2
 8009654:	095b      	lsrs	r3, r3, #5
 8009656:	2164      	movs	r1, #100	; 0x64
 8009658:	fb01 f303 	mul.w	r3, r1, r3
 800965c:	1ad3      	subs	r3, r2, r3
 800965e:	00db      	lsls	r3, r3, #3
 8009660:	3332      	adds	r3, #50	; 0x32
 8009662:	4a67      	ldr	r2, [pc, #412]	; (8009800 <UART_SetConfig+0x38c>)
 8009664:	fba2 2303 	umull	r2, r3, r2, r3
 8009668:	095b      	lsrs	r3, r3, #5
 800966a:	f003 0207 	and.w	r2, r3, #7
 800966e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4432      	add	r2, r6
 8009674:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009676:	e0b9      	b.n	80097ec <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009678:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800967a:	461c      	mov	r4, r3
 800967c:	f04f 0500 	mov.w	r5, #0
 8009680:	4622      	mov	r2, r4
 8009682:	462b      	mov	r3, r5
 8009684:	1891      	adds	r1, r2, r2
 8009686:	6139      	str	r1, [r7, #16]
 8009688:	415b      	adcs	r3, r3
 800968a:	617b      	str	r3, [r7, #20]
 800968c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009690:	1912      	adds	r2, r2, r4
 8009692:	eb45 0303 	adc.w	r3, r5, r3
 8009696:	f04f 0000 	mov.w	r0, #0
 800969a:	f04f 0100 	mov.w	r1, #0
 800969e:	00d9      	lsls	r1, r3, #3
 80096a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80096a4:	00d0      	lsls	r0, r2, #3
 80096a6:	4602      	mov	r2, r0
 80096a8:	460b      	mov	r3, r1
 80096aa:	eb12 0804 	adds.w	r8, r2, r4
 80096ae:	eb43 0905 	adc.w	r9, r3, r5
 80096b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096b4:	685b      	ldr	r3, [r3, #4]
 80096b6:	4618      	mov	r0, r3
 80096b8:	f04f 0100 	mov.w	r1, #0
 80096bc:	f04f 0200 	mov.w	r2, #0
 80096c0:	f04f 0300 	mov.w	r3, #0
 80096c4:	008b      	lsls	r3, r1, #2
 80096c6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80096ca:	0082      	lsls	r2, r0, #2
 80096cc:	4640      	mov	r0, r8
 80096ce:	4649      	mov	r1, r9
 80096d0:	f7f7 fae2 	bl	8000c98 <__aeabi_uldivmod>
 80096d4:	4602      	mov	r2, r0
 80096d6:	460b      	mov	r3, r1
 80096d8:	4b49      	ldr	r3, [pc, #292]	; (8009800 <UART_SetConfig+0x38c>)
 80096da:	fba3 2302 	umull	r2, r3, r3, r2
 80096de:	095b      	lsrs	r3, r3, #5
 80096e0:	011e      	lsls	r6, r3, #4
 80096e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80096e4:	4618      	mov	r0, r3
 80096e6:	f04f 0100 	mov.w	r1, #0
 80096ea:	4602      	mov	r2, r0
 80096ec:	460b      	mov	r3, r1
 80096ee:	1894      	adds	r4, r2, r2
 80096f0:	60bc      	str	r4, [r7, #8]
 80096f2:	415b      	adcs	r3, r3
 80096f4:	60fb      	str	r3, [r7, #12]
 80096f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80096fa:	1812      	adds	r2, r2, r0
 80096fc:	eb41 0303 	adc.w	r3, r1, r3
 8009700:	f04f 0400 	mov.w	r4, #0
 8009704:	f04f 0500 	mov.w	r5, #0
 8009708:	00dd      	lsls	r5, r3, #3
 800970a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800970e:	00d4      	lsls	r4, r2, #3
 8009710:	4622      	mov	r2, r4
 8009712:	462b      	mov	r3, r5
 8009714:	1814      	adds	r4, r2, r0
 8009716:	64bc      	str	r4, [r7, #72]	; 0x48
 8009718:	414b      	adcs	r3, r1
 800971a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800971c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800971e:	685b      	ldr	r3, [r3, #4]
 8009720:	4618      	mov	r0, r3
 8009722:	f04f 0100 	mov.w	r1, #0
 8009726:	f04f 0200 	mov.w	r2, #0
 800972a:	f04f 0300 	mov.w	r3, #0
 800972e:	008b      	lsls	r3, r1, #2
 8009730:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009734:	0082      	lsls	r2, r0, #2
 8009736:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800973a:	f7f7 faad 	bl	8000c98 <__aeabi_uldivmod>
 800973e:	4602      	mov	r2, r0
 8009740:	460b      	mov	r3, r1
 8009742:	4b2f      	ldr	r3, [pc, #188]	; (8009800 <UART_SetConfig+0x38c>)
 8009744:	fba3 1302 	umull	r1, r3, r3, r2
 8009748:	095b      	lsrs	r3, r3, #5
 800974a:	2164      	movs	r1, #100	; 0x64
 800974c:	fb01 f303 	mul.w	r3, r1, r3
 8009750:	1ad3      	subs	r3, r2, r3
 8009752:	011b      	lsls	r3, r3, #4
 8009754:	3332      	adds	r3, #50	; 0x32
 8009756:	4a2a      	ldr	r2, [pc, #168]	; (8009800 <UART_SetConfig+0x38c>)
 8009758:	fba2 2303 	umull	r2, r3, r2, r3
 800975c:	095b      	lsrs	r3, r3, #5
 800975e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009762:	441e      	add	r6, r3
 8009764:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009766:	4618      	mov	r0, r3
 8009768:	f04f 0100 	mov.w	r1, #0
 800976c:	4602      	mov	r2, r0
 800976e:	460b      	mov	r3, r1
 8009770:	1894      	adds	r4, r2, r2
 8009772:	603c      	str	r4, [r7, #0]
 8009774:	415b      	adcs	r3, r3
 8009776:	607b      	str	r3, [r7, #4]
 8009778:	e9d7 2300 	ldrd	r2, r3, [r7]
 800977c:	1812      	adds	r2, r2, r0
 800977e:	eb41 0303 	adc.w	r3, r1, r3
 8009782:	f04f 0400 	mov.w	r4, #0
 8009786:	f04f 0500 	mov.w	r5, #0
 800978a:	00dd      	lsls	r5, r3, #3
 800978c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009790:	00d4      	lsls	r4, r2, #3
 8009792:	4622      	mov	r2, r4
 8009794:	462b      	mov	r3, r5
 8009796:	eb12 0a00 	adds.w	sl, r2, r0
 800979a:	eb43 0b01 	adc.w	fp, r3, r1
 800979e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	4618      	mov	r0, r3
 80097a4:	f04f 0100 	mov.w	r1, #0
 80097a8:	f04f 0200 	mov.w	r2, #0
 80097ac:	f04f 0300 	mov.w	r3, #0
 80097b0:	008b      	lsls	r3, r1, #2
 80097b2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80097b6:	0082      	lsls	r2, r0, #2
 80097b8:	4650      	mov	r0, sl
 80097ba:	4659      	mov	r1, fp
 80097bc:	f7f7 fa6c 	bl	8000c98 <__aeabi_uldivmod>
 80097c0:	4602      	mov	r2, r0
 80097c2:	460b      	mov	r3, r1
 80097c4:	4b0e      	ldr	r3, [pc, #56]	; (8009800 <UART_SetConfig+0x38c>)
 80097c6:	fba3 1302 	umull	r1, r3, r3, r2
 80097ca:	095b      	lsrs	r3, r3, #5
 80097cc:	2164      	movs	r1, #100	; 0x64
 80097ce:	fb01 f303 	mul.w	r3, r1, r3
 80097d2:	1ad3      	subs	r3, r2, r3
 80097d4:	011b      	lsls	r3, r3, #4
 80097d6:	3332      	adds	r3, #50	; 0x32
 80097d8:	4a09      	ldr	r2, [pc, #36]	; (8009800 <UART_SetConfig+0x38c>)
 80097da:	fba2 2303 	umull	r2, r3, r2, r3
 80097de:	095b      	lsrs	r3, r3, #5
 80097e0:	f003 020f 	and.w	r2, r3, #15
 80097e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4432      	add	r2, r6
 80097ea:	609a      	str	r2, [r3, #8]
}
 80097ec:	bf00      	nop
 80097ee:	377c      	adds	r7, #124	; 0x7c
 80097f0:	46bd      	mov	sp, r7
 80097f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097f6:	bf00      	nop
 80097f8:	40011000 	.word	0x40011000
 80097fc:	40011400 	.word	0x40011400
 8009800:	51eb851f 	.word	0x51eb851f

08009804 <__errno>:
 8009804:	4b01      	ldr	r3, [pc, #4]	; (800980c <__errno+0x8>)
 8009806:	6818      	ldr	r0, [r3, #0]
 8009808:	4770      	bx	lr
 800980a:	bf00      	nop
 800980c:	20000054 	.word	0x20000054

08009810 <__libc_init_array>:
 8009810:	b570      	push	{r4, r5, r6, lr}
 8009812:	4d0d      	ldr	r5, [pc, #52]	; (8009848 <__libc_init_array+0x38>)
 8009814:	4c0d      	ldr	r4, [pc, #52]	; (800984c <__libc_init_array+0x3c>)
 8009816:	1b64      	subs	r4, r4, r5
 8009818:	10a4      	asrs	r4, r4, #2
 800981a:	2600      	movs	r6, #0
 800981c:	42a6      	cmp	r6, r4
 800981e:	d109      	bne.n	8009834 <__libc_init_array+0x24>
 8009820:	4d0b      	ldr	r5, [pc, #44]	; (8009850 <__libc_init_array+0x40>)
 8009822:	4c0c      	ldr	r4, [pc, #48]	; (8009854 <__libc_init_array+0x44>)
 8009824:	f004 fa84 	bl	800dd30 <_init>
 8009828:	1b64      	subs	r4, r4, r5
 800982a:	10a4      	asrs	r4, r4, #2
 800982c:	2600      	movs	r6, #0
 800982e:	42a6      	cmp	r6, r4
 8009830:	d105      	bne.n	800983e <__libc_init_array+0x2e>
 8009832:	bd70      	pop	{r4, r5, r6, pc}
 8009834:	f855 3b04 	ldr.w	r3, [r5], #4
 8009838:	4798      	blx	r3
 800983a:	3601      	adds	r6, #1
 800983c:	e7ee      	b.n	800981c <__libc_init_array+0xc>
 800983e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009842:	4798      	blx	r3
 8009844:	3601      	adds	r6, #1
 8009846:	e7f2      	b.n	800982e <__libc_init_array+0x1e>
 8009848:	0800eb68 	.word	0x0800eb68
 800984c:	0800eb68 	.word	0x0800eb68
 8009850:	0800eb68 	.word	0x0800eb68
 8009854:	0800eb6c 	.word	0x0800eb6c

08009858 <memcpy>:
 8009858:	440a      	add	r2, r1
 800985a:	4291      	cmp	r1, r2
 800985c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009860:	d100      	bne.n	8009864 <memcpy+0xc>
 8009862:	4770      	bx	lr
 8009864:	b510      	push	{r4, lr}
 8009866:	f811 4b01 	ldrb.w	r4, [r1], #1
 800986a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800986e:	4291      	cmp	r1, r2
 8009870:	d1f9      	bne.n	8009866 <memcpy+0xe>
 8009872:	bd10      	pop	{r4, pc}

08009874 <memset>:
 8009874:	4402      	add	r2, r0
 8009876:	4603      	mov	r3, r0
 8009878:	4293      	cmp	r3, r2
 800987a:	d100      	bne.n	800987e <memset+0xa>
 800987c:	4770      	bx	lr
 800987e:	f803 1b01 	strb.w	r1, [r3], #1
 8009882:	e7f9      	b.n	8009878 <memset+0x4>

08009884 <__cvt>:
 8009884:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009888:	ec55 4b10 	vmov	r4, r5, d0
 800988c:	2d00      	cmp	r5, #0
 800988e:	460e      	mov	r6, r1
 8009890:	4619      	mov	r1, r3
 8009892:	462b      	mov	r3, r5
 8009894:	bfbb      	ittet	lt
 8009896:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800989a:	461d      	movlt	r5, r3
 800989c:	2300      	movge	r3, #0
 800989e:	232d      	movlt	r3, #45	; 0x2d
 80098a0:	700b      	strb	r3, [r1, #0]
 80098a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098a4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80098a8:	4691      	mov	r9, r2
 80098aa:	f023 0820 	bic.w	r8, r3, #32
 80098ae:	bfbc      	itt	lt
 80098b0:	4622      	movlt	r2, r4
 80098b2:	4614      	movlt	r4, r2
 80098b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80098b8:	d005      	beq.n	80098c6 <__cvt+0x42>
 80098ba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80098be:	d100      	bne.n	80098c2 <__cvt+0x3e>
 80098c0:	3601      	adds	r6, #1
 80098c2:	2102      	movs	r1, #2
 80098c4:	e000      	b.n	80098c8 <__cvt+0x44>
 80098c6:	2103      	movs	r1, #3
 80098c8:	ab03      	add	r3, sp, #12
 80098ca:	9301      	str	r3, [sp, #4]
 80098cc:	ab02      	add	r3, sp, #8
 80098ce:	9300      	str	r3, [sp, #0]
 80098d0:	ec45 4b10 	vmov	d0, r4, r5
 80098d4:	4653      	mov	r3, sl
 80098d6:	4632      	mov	r2, r6
 80098d8:	f001 fc0a 	bl	800b0f0 <_dtoa_r>
 80098dc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80098e0:	4607      	mov	r7, r0
 80098e2:	d102      	bne.n	80098ea <__cvt+0x66>
 80098e4:	f019 0f01 	tst.w	r9, #1
 80098e8:	d022      	beq.n	8009930 <__cvt+0xac>
 80098ea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80098ee:	eb07 0906 	add.w	r9, r7, r6
 80098f2:	d110      	bne.n	8009916 <__cvt+0x92>
 80098f4:	783b      	ldrb	r3, [r7, #0]
 80098f6:	2b30      	cmp	r3, #48	; 0x30
 80098f8:	d10a      	bne.n	8009910 <__cvt+0x8c>
 80098fa:	2200      	movs	r2, #0
 80098fc:	2300      	movs	r3, #0
 80098fe:	4620      	mov	r0, r4
 8009900:	4629      	mov	r1, r5
 8009902:	f7f7 f8e9 	bl	8000ad8 <__aeabi_dcmpeq>
 8009906:	b918      	cbnz	r0, 8009910 <__cvt+0x8c>
 8009908:	f1c6 0601 	rsb	r6, r6, #1
 800990c:	f8ca 6000 	str.w	r6, [sl]
 8009910:	f8da 3000 	ldr.w	r3, [sl]
 8009914:	4499      	add	r9, r3
 8009916:	2200      	movs	r2, #0
 8009918:	2300      	movs	r3, #0
 800991a:	4620      	mov	r0, r4
 800991c:	4629      	mov	r1, r5
 800991e:	f7f7 f8db 	bl	8000ad8 <__aeabi_dcmpeq>
 8009922:	b108      	cbz	r0, 8009928 <__cvt+0xa4>
 8009924:	f8cd 900c 	str.w	r9, [sp, #12]
 8009928:	2230      	movs	r2, #48	; 0x30
 800992a:	9b03      	ldr	r3, [sp, #12]
 800992c:	454b      	cmp	r3, r9
 800992e:	d307      	bcc.n	8009940 <__cvt+0xbc>
 8009930:	9b03      	ldr	r3, [sp, #12]
 8009932:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009934:	1bdb      	subs	r3, r3, r7
 8009936:	4638      	mov	r0, r7
 8009938:	6013      	str	r3, [r2, #0]
 800993a:	b004      	add	sp, #16
 800993c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009940:	1c59      	adds	r1, r3, #1
 8009942:	9103      	str	r1, [sp, #12]
 8009944:	701a      	strb	r2, [r3, #0]
 8009946:	e7f0      	b.n	800992a <__cvt+0xa6>

08009948 <__exponent>:
 8009948:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800994a:	4603      	mov	r3, r0
 800994c:	2900      	cmp	r1, #0
 800994e:	bfb8      	it	lt
 8009950:	4249      	neglt	r1, r1
 8009952:	f803 2b02 	strb.w	r2, [r3], #2
 8009956:	bfb4      	ite	lt
 8009958:	222d      	movlt	r2, #45	; 0x2d
 800995a:	222b      	movge	r2, #43	; 0x2b
 800995c:	2909      	cmp	r1, #9
 800995e:	7042      	strb	r2, [r0, #1]
 8009960:	dd2a      	ble.n	80099b8 <__exponent+0x70>
 8009962:	f10d 0407 	add.w	r4, sp, #7
 8009966:	46a4      	mov	ip, r4
 8009968:	270a      	movs	r7, #10
 800996a:	46a6      	mov	lr, r4
 800996c:	460a      	mov	r2, r1
 800996e:	fb91 f6f7 	sdiv	r6, r1, r7
 8009972:	fb07 1516 	mls	r5, r7, r6, r1
 8009976:	3530      	adds	r5, #48	; 0x30
 8009978:	2a63      	cmp	r2, #99	; 0x63
 800997a:	f104 34ff 	add.w	r4, r4, #4294967295
 800997e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009982:	4631      	mov	r1, r6
 8009984:	dcf1      	bgt.n	800996a <__exponent+0x22>
 8009986:	3130      	adds	r1, #48	; 0x30
 8009988:	f1ae 0502 	sub.w	r5, lr, #2
 800998c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009990:	1c44      	adds	r4, r0, #1
 8009992:	4629      	mov	r1, r5
 8009994:	4561      	cmp	r1, ip
 8009996:	d30a      	bcc.n	80099ae <__exponent+0x66>
 8009998:	f10d 0209 	add.w	r2, sp, #9
 800999c:	eba2 020e 	sub.w	r2, r2, lr
 80099a0:	4565      	cmp	r5, ip
 80099a2:	bf88      	it	hi
 80099a4:	2200      	movhi	r2, #0
 80099a6:	4413      	add	r3, r2
 80099a8:	1a18      	subs	r0, r3, r0
 80099aa:	b003      	add	sp, #12
 80099ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099b2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80099b6:	e7ed      	b.n	8009994 <__exponent+0x4c>
 80099b8:	2330      	movs	r3, #48	; 0x30
 80099ba:	3130      	adds	r1, #48	; 0x30
 80099bc:	7083      	strb	r3, [r0, #2]
 80099be:	70c1      	strb	r1, [r0, #3]
 80099c0:	1d03      	adds	r3, r0, #4
 80099c2:	e7f1      	b.n	80099a8 <__exponent+0x60>

080099c4 <_printf_float>:
 80099c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099c8:	ed2d 8b02 	vpush	{d8}
 80099cc:	b08d      	sub	sp, #52	; 0x34
 80099ce:	460c      	mov	r4, r1
 80099d0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80099d4:	4616      	mov	r6, r2
 80099d6:	461f      	mov	r7, r3
 80099d8:	4605      	mov	r5, r0
 80099da:	f002 fdeb 	bl	800c5b4 <_localeconv_r>
 80099de:	f8d0 a000 	ldr.w	sl, [r0]
 80099e2:	4650      	mov	r0, sl
 80099e4:	f7f6 fbfc 	bl	80001e0 <strlen>
 80099e8:	2300      	movs	r3, #0
 80099ea:	930a      	str	r3, [sp, #40]	; 0x28
 80099ec:	6823      	ldr	r3, [r4, #0]
 80099ee:	9305      	str	r3, [sp, #20]
 80099f0:	f8d8 3000 	ldr.w	r3, [r8]
 80099f4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80099f8:	3307      	adds	r3, #7
 80099fa:	f023 0307 	bic.w	r3, r3, #7
 80099fe:	f103 0208 	add.w	r2, r3, #8
 8009a02:	f8c8 2000 	str.w	r2, [r8]
 8009a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009a0e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009a12:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009a16:	9307      	str	r3, [sp, #28]
 8009a18:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a1c:	ee08 0a10 	vmov	s16, r0
 8009a20:	4b9f      	ldr	r3, [pc, #636]	; (8009ca0 <_printf_float+0x2dc>)
 8009a22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a26:	f04f 32ff 	mov.w	r2, #4294967295
 8009a2a:	f7f7 f887 	bl	8000b3c <__aeabi_dcmpun>
 8009a2e:	bb88      	cbnz	r0, 8009a94 <_printf_float+0xd0>
 8009a30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a34:	4b9a      	ldr	r3, [pc, #616]	; (8009ca0 <_printf_float+0x2dc>)
 8009a36:	f04f 32ff 	mov.w	r2, #4294967295
 8009a3a:	f7f7 f861 	bl	8000b00 <__aeabi_dcmple>
 8009a3e:	bb48      	cbnz	r0, 8009a94 <_printf_float+0xd0>
 8009a40:	2200      	movs	r2, #0
 8009a42:	2300      	movs	r3, #0
 8009a44:	4640      	mov	r0, r8
 8009a46:	4649      	mov	r1, r9
 8009a48:	f7f7 f850 	bl	8000aec <__aeabi_dcmplt>
 8009a4c:	b110      	cbz	r0, 8009a54 <_printf_float+0x90>
 8009a4e:	232d      	movs	r3, #45	; 0x2d
 8009a50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a54:	4b93      	ldr	r3, [pc, #588]	; (8009ca4 <_printf_float+0x2e0>)
 8009a56:	4894      	ldr	r0, [pc, #592]	; (8009ca8 <_printf_float+0x2e4>)
 8009a58:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009a5c:	bf94      	ite	ls
 8009a5e:	4698      	movls	r8, r3
 8009a60:	4680      	movhi	r8, r0
 8009a62:	2303      	movs	r3, #3
 8009a64:	6123      	str	r3, [r4, #16]
 8009a66:	9b05      	ldr	r3, [sp, #20]
 8009a68:	f023 0204 	bic.w	r2, r3, #4
 8009a6c:	6022      	str	r2, [r4, #0]
 8009a6e:	f04f 0900 	mov.w	r9, #0
 8009a72:	9700      	str	r7, [sp, #0]
 8009a74:	4633      	mov	r3, r6
 8009a76:	aa0b      	add	r2, sp, #44	; 0x2c
 8009a78:	4621      	mov	r1, r4
 8009a7a:	4628      	mov	r0, r5
 8009a7c:	f000 f9d8 	bl	8009e30 <_printf_common>
 8009a80:	3001      	adds	r0, #1
 8009a82:	f040 8090 	bne.w	8009ba6 <_printf_float+0x1e2>
 8009a86:	f04f 30ff 	mov.w	r0, #4294967295
 8009a8a:	b00d      	add	sp, #52	; 0x34
 8009a8c:	ecbd 8b02 	vpop	{d8}
 8009a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a94:	4642      	mov	r2, r8
 8009a96:	464b      	mov	r3, r9
 8009a98:	4640      	mov	r0, r8
 8009a9a:	4649      	mov	r1, r9
 8009a9c:	f7f7 f84e 	bl	8000b3c <__aeabi_dcmpun>
 8009aa0:	b140      	cbz	r0, 8009ab4 <_printf_float+0xf0>
 8009aa2:	464b      	mov	r3, r9
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	bfbc      	itt	lt
 8009aa8:	232d      	movlt	r3, #45	; 0x2d
 8009aaa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009aae:	487f      	ldr	r0, [pc, #508]	; (8009cac <_printf_float+0x2e8>)
 8009ab0:	4b7f      	ldr	r3, [pc, #508]	; (8009cb0 <_printf_float+0x2ec>)
 8009ab2:	e7d1      	b.n	8009a58 <_printf_float+0x94>
 8009ab4:	6863      	ldr	r3, [r4, #4]
 8009ab6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009aba:	9206      	str	r2, [sp, #24]
 8009abc:	1c5a      	adds	r2, r3, #1
 8009abe:	d13f      	bne.n	8009b40 <_printf_float+0x17c>
 8009ac0:	2306      	movs	r3, #6
 8009ac2:	6063      	str	r3, [r4, #4]
 8009ac4:	9b05      	ldr	r3, [sp, #20]
 8009ac6:	6861      	ldr	r1, [r4, #4]
 8009ac8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009acc:	2300      	movs	r3, #0
 8009ace:	9303      	str	r3, [sp, #12]
 8009ad0:	ab0a      	add	r3, sp, #40	; 0x28
 8009ad2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009ad6:	ab09      	add	r3, sp, #36	; 0x24
 8009ad8:	ec49 8b10 	vmov	d0, r8, r9
 8009adc:	9300      	str	r3, [sp, #0]
 8009ade:	6022      	str	r2, [r4, #0]
 8009ae0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009ae4:	4628      	mov	r0, r5
 8009ae6:	f7ff fecd 	bl	8009884 <__cvt>
 8009aea:	9b06      	ldr	r3, [sp, #24]
 8009aec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009aee:	2b47      	cmp	r3, #71	; 0x47
 8009af0:	4680      	mov	r8, r0
 8009af2:	d108      	bne.n	8009b06 <_printf_float+0x142>
 8009af4:	1cc8      	adds	r0, r1, #3
 8009af6:	db02      	blt.n	8009afe <_printf_float+0x13a>
 8009af8:	6863      	ldr	r3, [r4, #4]
 8009afa:	4299      	cmp	r1, r3
 8009afc:	dd41      	ble.n	8009b82 <_printf_float+0x1be>
 8009afe:	f1ab 0b02 	sub.w	fp, fp, #2
 8009b02:	fa5f fb8b 	uxtb.w	fp, fp
 8009b06:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b0a:	d820      	bhi.n	8009b4e <_printf_float+0x18a>
 8009b0c:	3901      	subs	r1, #1
 8009b0e:	465a      	mov	r2, fp
 8009b10:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009b14:	9109      	str	r1, [sp, #36]	; 0x24
 8009b16:	f7ff ff17 	bl	8009948 <__exponent>
 8009b1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b1c:	1813      	adds	r3, r2, r0
 8009b1e:	2a01      	cmp	r2, #1
 8009b20:	4681      	mov	r9, r0
 8009b22:	6123      	str	r3, [r4, #16]
 8009b24:	dc02      	bgt.n	8009b2c <_printf_float+0x168>
 8009b26:	6822      	ldr	r2, [r4, #0]
 8009b28:	07d2      	lsls	r2, r2, #31
 8009b2a:	d501      	bpl.n	8009b30 <_printf_float+0x16c>
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	6123      	str	r3, [r4, #16]
 8009b30:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d09c      	beq.n	8009a72 <_printf_float+0xae>
 8009b38:	232d      	movs	r3, #45	; 0x2d
 8009b3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b3e:	e798      	b.n	8009a72 <_printf_float+0xae>
 8009b40:	9a06      	ldr	r2, [sp, #24]
 8009b42:	2a47      	cmp	r2, #71	; 0x47
 8009b44:	d1be      	bne.n	8009ac4 <_printf_float+0x100>
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d1bc      	bne.n	8009ac4 <_printf_float+0x100>
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	e7b9      	b.n	8009ac2 <_printf_float+0xfe>
 8009b4e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009b52:	d118      	bne.n	8009b86 <_printf_float+0x1c2>
 8009b54:	2900      	cmp	r1, #0
 8009b56:	6863      	ldr	r3, [r4, #4]
 8009b58:	dd0b      	ble.n	8009b72 <_printf_float+0x1ae>
 8009b5a:	6121      	str	r1, [r4, #16]
 8009b5c:	b913      	cbnz	r3, 8009b64 <_printf_float+0x1a0>
 8009b5e:	6822      	ldr	r2, [r4, #0]
 8009b60:	07d0      	lsls	r0, r2, #31
 8009b62:	d502      	bpl.n	8009b6a <_printf_float+0x1a6>
 8009b64:	3301      	adds	r3, #1
 8009b66:	440b      	add	r3, r1
 8009b68:	6123      	str	r3, [r4, #16]
 8009b6a:	65a1      	str	r1, [r4, #88]	; 0x58
 8009b6c:	f04f 0900 	mov.w	r9, #0
 8009b70:	e7de      	b.n	8009b30 <_printf_float+0x16c>
 8009b72:	b913      	cbnz	r3, 8009b7a <_printf_float+0x1b6>
 8009b74:	6822      	ldr	r2, [r4, #0]
 8009b76:	07d2      	lsls	r2, r2, #31
 8009b78:	d501      	bpl.n	8009b7e <_printf_float+0x1ba>
 8009b7a:	3302      	adds	r3, #2
 8009b7c:	e7f4      	b.n	8009b68 <_printf_float+0x1a4>
 8009b7e:	2301      	movs	r3, #1
 8009b80:	e7f2      	b.n	8009b68 <_printf_float+0x1a4>
 8009b82:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009b86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b88:	4299      	cmp	r1, r3
 8009b8a:	db05      	blt.n	8009b98 <_printf_float+0x1d4>
 8009b8c:	6823      	ldr	r3, [r4, #0]
 8009b8e:	6121      	str	r1, [r4, #16]
 8009b90:	07d8      	lsls	r0, r3, #31
 8009b92:	d5ea      	bpl.n	8009b6a <_printf_float+0x1a6>
 8009b94:	1c4b      	adds	r3, r1, #1
 8009b96:	e7e7      	b.n	8009b68 <_printf_float+0x1a4>
 8009b98:	2900      	cmp	r1, #0
 8009b9a:	bfd4      	ite	le
 8009b9c:	f1c1 0202 	rsble	r2, r1, #2
 8009ba0:	2201      	movgt	r2, #1
 8009ba2:	4413      	add	r3, r2
 8009ba4:	e7e0      	b.n	8009b68 <_printf_float+0x1a4>
 8009ba6:	6823      	ldr	r3, [r4, #0]
 8009ba8:	055a      	lsls	r2, r3, #21
 8009baa:	d407      	bmi.n	8009bbc <_printf_float+0x1f8>
 8009bac:	6923      	ldr	r3, [r4, #16]
 8009bae:	4642      	mov	r2, r8
 8009bb0:	4631      	mov	r1, r6
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	47b8      	blx	r7
 8009bb6:	3001      	adds	r0, #1
 8009bb8:	d12c      	bne.n	8009c14 <_printf_float+0x250>
 8009bba:	e764      	b.n	8009a86 <_printf_float+0xc2>
 8009bbc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009bc0:	f240 80e0 	bls.w	8009d84 <_printf_float+0x3c0>
 8009bc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009bc8:	2200      	movs	r2, #0
 8009bca:	2300      	movs	r3, #0
 8009bcc:	f7f6 ff84 	bl	8000ad8 <__aeabi_dcmpeq>
 8009bd0:	2800      	cmp	r0, #0
 8009bd2:	d034      	beq.n	8009c3e <_printf_float+0x27a>
 8009bd4:	4a37      	ldr	r2, [pc, #220]	; (8009cb4 <_printf_float+0x2f0>)
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	4631      	mov	r1, r6
 8009bda:	4628      	mov	r0, r5
 8009bdc:	47b8      	blx	r7
 8009bde:	3001      	adds	r0, #1
 8009be0:	f43f af51 	beq.w	8009a86 <_printf_float+0xc2>
 8009be4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009be8:	429a      	cmp	r2, r3
 8009bea:	db02      	blt.n	8009bf2 <_printf_float+0x22e>
 8009bec:	6823      	ldr	r3, [r4, #0]
 8009bee:	07d8      	lsls	r0, r3, #31
 8009bf0:	d510      	bpl.n	8009c14 <_printf_float+0x250>
 8009bf2:	ee18 3a10 	vmov	r3, s16
 8009bf6:	4652      	mov	r2, sl
 8009bf8:	4631      	mov	r1, r6
 8009bfa:	4628      	mov	r0, r5
 8009bfc:	47b8      	blx	r7
 8009bfe:	3001      	adds	r0, #1
 8009c00:	f43f af41 	beq.w	8009a86 <_printf_float+0xc2>
 8009c04:	f04f 0800 	mov.w	r8, #0
 8009c08:	f104 091a 	add.w	r9, r4, #26
 8009c0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c0e:	3b01      	subs	r3, #1
 8009c10:	4543      	cmp	r3, r8
 8009c12:	dc09      	bgt.n	8009c28 <_printf_float+0x264>
 8009c14:	6823      	ldr	r3, [r4, #0]
 8009c16:	079b      	lsls	r3, r3, #30
 8009c18:	f100 8105 	bmi.w	8009e26 <_printf_float+0x462>
 8009c1c:	68e0      	ldr	r0, [r4, #12]
 8009c1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c20:	4298      	cmp	r0, r3
 8009c22:	bfb8      	it	lt
 8009c24:	4618      	movlt	r0, r3
 8009c26:	e730      	b.n	8009a8a <_printf_float+0xc6>
 8009c28:	2301      	movs	r3, #1
 8009c2a:	464a      	mov	r2, r9
 8009c2c:	4631      	mov	r1, r6
 8009c2e:	4628      	mov	r0, r5
 8009c30:	47b8      	blx	r7
 8009c32:	3001      	adds	r0, #1
 8009c34:	f43f af27 	beq.w	8009a86 <_printf_float+0xc2>
 8009c38:	f108 0801 	add.w	r8, r8, #1
 8009c3c:	e7e6      	b.n	8009c0c <_printf_float+0x248>
 8009c3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	dc39      	bgt.n	8009cb8 <_printf_float+0x2f4>
 8009c44:	4a1b      	ldr	r2, [pc, #108]	; (8009cb4 <_printf_float+0x2f0>)
 8009c46:	2301      	movs	r3, #1
 8009c48:	4631      	mov	r1, r6
 8009c4a:	4628      	mov	r0, r5
 8009c4c:	47b8      	blx	r7
 8009c4e:	3001      	adds	r0, #1
 8009c50:	f43f af19 	beq.w	8009a86 <_printf_float+0xc2>
 8009c54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	d102      	bne.n	8009c62 <_printf_float+0x29e>
 8009c5c:	6823      	ldr	r3, [r4, #0]
 8009c5e:	07d9      	lsls	r1, r3, #31
 8009c60:	d5d8      	bpl.n	8009c14 <_printf_float+0x250>
 8009c62:	ee18 3a10 	vmov	r3, s16
 8009c66:	4652      	mov	r2, sl
 8009c68:	4631      	mov	r1, r6
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	47b8      	blx	r7
 8009c6e:	3001      	adds	r0, #1
 8009c70:	f43f af09 	beq.w	8009a86 <_printf_float+0xc2>
 8009c74:	f04f 0900 	mov.w	r9, #0
 8009c78:	f104 0a1a 	add.w	sl, r4, #26
 8009c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c7e:	425b      	negs	r3, r3
 8009c80:	454b      	cmp	r3, r9
 8009c82:	dc01      	bgt.n	8009c88 <_printf_float+0x2c4>
 8009c84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c86:	e792      	b.n	8009bae <_printf_float+0x1ea>
 8009c88:	2301      	movs	r3, #1
 8009c8a:	4652      	mov	r2, sl
 8009c8c:	4631      	mov	r1, r6
 8009c8e:	4628      	mov	r0, r5
 8009c90:	47b8      	blx	r7
 8009c92:	3001      	adds	r0, #1
 8009c94:	f43f aef7 	beq.w	8009a86 <_printf_float+0xc2>
 8009c98:	f109 0901 	add.w	r9, r9, #1
 8009c9c:	e7ee      	b.n	8009c7c <_printf_float+0x2b8>
 8009c9e:	bf00      	nop
 8009ca0:	7fefffff 	.word	0x7fefffff
 8009ca4:	0800e654 	.word	0x0800e654
 8009ca8:	0800e658 	.word	0x0800e658
 8009cac:	0800e660 	.word	0x0800e660
 8009cb0:	0800e65c 	.word	0x0800e65c
 8009cb4:	0800e664 	.word	0x0800e664
 8009cb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009cba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	bfa8      	it	ge
 8009cc0:	461a      	movge	r2, r3
 8009cc2:	2a00      	cmp	r2, #0
 8009cc4:	4691      	mov	r9, r2
 8009cc6:	dc37      	bgt.n	8009d38 <_printf_float+0x374>
 8009cc8:	f04f 0b00 	mov.w	fp, #0
 8009ccc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cd0:	f104 021a 	add.w	r2, r4, #26
 8009cd4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009cd6:	9305      	str	r3, [sp, #20]
 8009cd8:	eba3 0309 	sub.w	r3, r3, r9
 8009cdc:	455b      	cmp	r3, fp
 8009cde:	dc33      	bgt.n	8009d48 <_printf_float+0x384>
 8009ce0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ce4:	429a      	cmp	r2, r3
 8009ce6:	db3b      	blt.n	8009d60 <_printf_float+0x39c>
 8009ce8:	6823      	ldr	r3, [r4, #0]
 8009cea:	07da      	lsls	r2, r3, #31
 8009cec:	d438      	bmi.n	8009d60 <_printf_float+0x39c>
 8009cee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009cf0:	9b05      	ldr	r3, [sp, #20]
 8009cf2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009cf4:	1ad3      	subs	r3, r2, r3
 8009cf6:	eba2 0901 	sub.w	r9, r2, r1
 8009cfa:	4599      	cmp	r9, r3
 8009cfc:	bfa8      	it	ge
 8009cfe:	4699      	movge	r9, r3
 8009d00:	f1b9 0f00 	cmp.w	r9, #0
 8009d04:	dc35      	bgt.n	8009d72 <_printf_float+0x3ae>
 8009d06:	f04f 0800 	mov.w	r8, #0
 8009d0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d0e:	f104 0a1a 	add.w	sl, r4, #26
 8009d12:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d16:	1a9b      	subs	r3, r3, r2
 8009d18:	eba3 0309 	sub.w	r3, r3, r9
 8009d1c:	4543      	cmp	r3, r8
 8009d1e:	f77f af79 	ble.w	8009c14 <_printf_float+0x250>
 8009d22:	2301      	movs	r3, #1
 8009d24:	4652      	mov	r2, sl
 8009d26:	4631      	mov	r1, r6
 8009d28:	4628      	mov	r0, r5
 8009d2a:	47b8      	blx	r7
 8009d2c:	3001      	adds	r0, #1
 8009d2e:	f43f aeaa 	beq.w	8009a86 <_printf_float+0xc2>
 8009d32:	f108 0801 	add.w	r8, r8, #1
 8009d36:	e7ec      	b.n	8009d12 <_printf_float+0x34e>
 8009d38:	4613      	mov	r3, r2
 8009d3a:	4631      	mov	r1, r6
 8009d3c:	4642      	mov	r2, r8
 8009d3e:	4628      	mov	r0, r5
 8009d40:	47b8      	blx	r7
 8009d42:	3001      	adds	r0, #1
 8009d44:	d1c0      	bne.n	8009cc8 <_printf_float+0x304>
 8009d46:	e69e      	b.n	8009a86 <_printf_float+0xc2>
 8009d48:	2301      	movs	r3, #1
 8009d4a:	4631      	mov	r1, r6
 8009d4c:	4628      	mov	r0, r5
 8009d4e:	9205      	str	r2, [sp, #20]
 8009d50:	47b8      	blx	r7
 8009d52:	3001      	adds	r0, #1
 8009d54:	f43f ae97 	beq.w	8009a86 <_printf_float+0xc2>
 8009d58:	9a05      	ldr	r2, [sp, #20]
 8009d5a:	f10b 0b01 	add.w	fp, fp, #1
 8009d5e:	e7b9      	b.n	8009cd4 <_printf_float+0x310>
 8009d60:	ee18 3a10 	vmov	r3, s16
 8009d64:	4652      	mov	r2, sl
 8009d66:	4631      	mov	r1, r6
 8009d68:	4628      	mov	r0, r5
 8009d6a:	47b8      	blx	r7
 8009d6c:	3001      	adds	r0, #1
 8009d6e:	d1be      	bne.n	8009cee <_printf_float+0x32a>
 8009d70:	e689      	b.n	8009a86 <_printf_float+0xc2>
 8009d72:	9a05      	ldr	r2, [sp, #20]
 8009d74:	464b      	mov	r3, r9
 8009d76:	4442      	add	r2, r8
 8009d78:	4631      	mov	r1, r6
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	47b8      	blx	r7
 8009d7e:	3001      	adds	r0, #1
 8009d80:	d1c1      	bne.n	8009d06 <_printf_float+0x342>
 8009d82:	e680      	b.n	8009a86 <_printf_float+0xc2>
 8009d84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d86:	2a01      	cmp	r2, #1
 8009d88:	dc01      	bgt.n	8009d8e <_printf_float+0x3ca>
 8009d8a:	07db      	lsls	r3, r3, #31
 8009d8c:	d538      	bpl.n	8009e00 <_printf_float+0x43c>
 8009d8e:	2301      	movs	r3, #1
 8009d90:	4642      	mov	r2, r8
 8009d92:	4631      	mov	r1, r6
 8009d94:	4628      	mov	r0, r5
 8009d96:	47b8      	blx	r7
 8009d98:	3001      	adds	r0, #1
 8009d9a:	f43f ae74 	beq.w	8009a86 <_printf_float+0xc2>
 8009d9e:	ee18 3a10 	vmov	r3, s16
 8009da2:	4652      	mov	r2, sl
 8009da4:	4631      	mov	r1, r6
 8009da6:	4628      	mov	r0, r5
 8009da8:	47b8      	blx	r7
 8009daa:	3001      	adds	r0, #1
 8009dac:	f43f ae6b 	beq.w	8009a86 <_printf_float+0xc2>
 8009db0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009db4:	2200      	movs	r2, #0
 8009db6:	2300      	movs	r3, #0
 8009db8:	f7f6 fe8e 	bl	8000ad8 <__aeabi_dcmpeq>
 8009dbc:	b9d8      	cbnz	r0, 8009df6 <_printf_float+0x432>
 8009dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009dc0:	f108 0201 	add.w	r2, r8, #1
 8009dc4:	3b01      	subs	r3, #1
 8009dc6:	4631      	mov	r1, r6
 8009dc8:	4628      	mov	r0, r5
 8009dca:	47b8      	blx	r7
 8009dcc:	3001      	adds	r0, #1
 8009dce:	d10e      	bne.n	8009dee <_printf_float+0x42a>
 8009dd0:	e659      	b.n	8009a86 <_printf_float+0xc2>
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	4652      	mov	r2, sl
 8009dd6:	4631      	mov	r1, r6
 8009dd8:	4628      	mov	r0, r5
 8009dda:	47b8      	blx	r7
 8009ddc:	3001      	adds	r0, #1
 8009dde:	f43f ae52 	beq.w	8009a86 <_printf_float+0xc2>
 8009de2:	f108 0801 	add.w	r8, r8, #1
 8009de6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009de8:	3b01      	subs	r3, #1
 8009dea:	4543      	cmp	r3, r8
 8009dec:	dcf1      	bgt.n	8009dd2 <_printf_float+0x40e>
 8009dee:	464b      	mov	r3, r9
 8009df0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009df4:	e6dc      	b.n	8009bb0 <_printf_float+0x1ec>
 8009df6:	f04f 0800 	mov.w	r8, #0
 8009dfa:	f104 0a1a 	add.w	sl, r4, #26
 8009dfe:	e7f2      	b.n	8009de6 <_printf_float+0x422>
 8009e00:	2301      	movs	r3, #1
 8009e02:	4642      	mov	r2, r8
 8009e04:	e7df      	b.n	8009dc6 <_printf_float+0x402>
 8009e06:	2301      	movs	r3, #1
 8009e08:	464a      	mov	r2, r9
 8009e0a:	4631      	mov	r1, r6
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	47b8      	blx	r7
 8009e10:	3001      	adds	r0, #1
 8009e12:	f43f ae38 	beq.w	8009a86 <_printf_float+0xc2>
 8009e16:	f108 0801 	add.w	r8, r8, #1
 8009e1a:	68e3      	ldr	r3, [r4, #12]
 8009e1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e1e:	1a5b      	subs	r3, r3, r1
 8009e20:	4543      	cmp	r3, r8
 8009e22:	dcf0      	bgt.n	8009e06 <_printf_float+0x442>
 8009e24:	e6fa      	b.n	8009c1c <_printf_float+0x258>
 8009e26:	f04f 0800 	mov.w	r8, #0
 8009e2a:	f104 0919 	add.w	r9, r4, #25
 8009e2e:	e7f4      	b.n	8009e1a <_printf_float+0x456>

08009e30 <_printf_common>:
 8009e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e34:	4616      	mov	r6, r2
 8009e36:	4699      	mov	r9, r3
 8009e38:	688a      	ldr	r2, [r1, #8]
 8009e3a:	690b      	ldr	r3, [r1, #16]
 8009e3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e40:	4293      	cmp	r3, r2
 8009e42:	bfb8      	it	lt
 8009e44:	4613      	movlt	r3, r2
 8009e46:	6033      	str	r3, [r6, #0]
 8009e48:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e4c:	4607      	mov	r7, r0
 8009e4e:	460c      	mov	r4, r1
 8009e50:	b10a      	cbz	r2, 8009e56 <_printf_common+0x26>
 8009e52:	3301      	adds	r3, #1
 8009e54:	6033      	str	r3, [r6, #0]
 8009e56:	6823      	ldr	r3, [r4, #0]
 8009e58:	0699      	lsls	r1, r3, #26
 8009e5a:	bf42      	ittt	mi
 8009e5c:	6833      	ldrmi	r3, [r6, #0]
 8009e5e:	3302      	addmi	r3, #2
 8009e60:	6033      	strmi	r3, [r6, #0]
 8009e62:	6825      	ldr	r5, [r4, #0]
 8009e64:	f015 0506 	ands.w	r5, r5, #6
 8009e68:	d106      	bne.n	8009e78 <_printf_common+0x48>
 8009e6a:	f104 0a19 	add.w	sl, r4, #25
 8009e6e:	68e3      	ldr	r3, [r4, #12]
 8009e70:	6832      	ldr	r2, [r6, #0]
 8009e72:	1a9b      	subs	r3, r3, r2
 8009e74:	42ab      	cmp	r3, r5
 8009e76:	dc26      	bgt.n	8009ec6 <_printf_common+0x96>
 8009e78:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009e7c:	1e13      	subs	r3, r2, #0
 8009e7e:	6822      	ldr	r2, [r4, #0]
 8009e80:	bf18      	it	ne
 8009e82:	2301      	movne	r3, #1
 8009e84:	0692      	lsls	r2, r2, #26
 8009e86:	d42b      	bmi.n	8009ee0 <_printf_common+0xb0>
 8009e88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e8c:	4649      	mov	r1, r9
 8009e8e:	4638      	mov	r0, r7
 8009e90:	47c0      	blx	r8
 8009e92:	3001      	adds	r0, #1
 8009e94:	d01e      	beq.n	8009ed4 <_printf_common+0xa4>
 8009e96:	6823      	ldr	r3, [r4, #0]
 8009e98:	68e5      	ldr	r5, [r4, #12]
 8009e9a:	6832      	ldr	r2, [r6, #0]
 8009e9c:	f003 0306 	and.w	r3, r3, #6
 8009ea0:	2b04      	cmp	r3, #4
 8009ea2:	bf08      	it	eq
 8009ea4:	1aad      	subeq	r5, r5, r2
 8009ea6:	68a3      	ldr	r3, [r4, #8]
 8009ea8:	6922      	ldr	r2, [r4, #16]
 8009eaa:	bf0c      	ite	eq
 8009eac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009eb0:	2500      	movne	r5, #0
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	bfc4      	itt	gt
 8009eb6:	1a9b      	subgt	r3, r3, r2
 8009eb8:	18ed      	addgt	r5, r5, r3
 8009eba:	2600      	movs	r6, #0
 8009ebc:	341a      	adds	r4, #26
 8009ebe:	42b5      	cmp	r5, r6
 8009ec0:	d11a      	bne.n	8009ef8 <_printf_common+0xc8>
 8009ec2:	2000      	movs	r0, #0
 8009ec4:	e008      	b.n	8009ed8 <_printf_common+0xa8>
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	4652      	mov	r2, sl
 8009eca:	4649      	mov	r1, r9
 8009ecc:	4638      	mov	r0, r7
 8009ece:	47c0      	blx	r8
 8009ed0:	3001      	adds	r0, #1
 8009ed2:	d103      	bne.n	8009edc <_printf_common+0xac>
 8009ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009edc:	3501      	adds	r5, #1
 8009ede:	e7c6      	b.n	8009e6e <_printf_common+0x3e>
 8009ee0:	18e1      	adds	r1, r4, r3
 8009ee2:	1c5a      	adds	r2, r3, #1
 8009ee4:	2030      	movs	r0, #48	; 0x30
 8009ee6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009eea:	4422      	add	r2, r4
 8009eec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ef0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ef4:	3302      	adds	r3, #2
 8009ef6:	e7c7      	b.n	8009e88 <_printf_common+0x58>
 8009ef8:	2301      	movs	r3, #1
 8009efa:	4622      	mov	r2, r4
 8009efc:	4649      	mov	r1, r9
 8009efe:	4638      	mov	r0, r7
 8009f00:	47c0      	blx	r8
 8009f02:	3001      	adds	r0, #1
 8009f04:	d0e6      	beq.n	8009ed4 <_printf_common+0xa4>
 8009f06:	3601      	adds	r6, #1
 8009f08:	e7d9      	b.n	8009ebe <_printf_common+0x8e>
	...

08009f0c <_printf_i>:
 8009f0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f10:	460c      	mov	r4, r1
 8009f12:	4691      	mov	r9, r2
 8009f14:	7e27      	ldrb	r7, [r4, #24]
 8009f16:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009f18:	2f78      	cmp	r7, #120	; 0x78
 8009f1a:	4680      	mov	r8, r0
 8009f1c:	469a      	mov	sl, r3
 8009f1e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f22:	d807      	bhi.n	8009f34 <_printf_i+0x28>
 8009f24:	2f62      	cmp	r7, #98	; 0x62
 8009f26:	d80a      	bhi.n	8009f3e <_printf_i+0x32>
 8009f28:	2f00      	cmp	r7, #0
 8009f2a:	f000 80d8 	beq.w	800a0de <_printf_i+0x1d2>
 8009f2e:	2f58      	cmp	r7, #88	; 0x58
 8009f30:	f000 80a3 	beq.w	800a07a <_printf_i+0x16e>
 8009f34:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009f38:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009f3c:	e03a      	b.n	8009fb4 <_printf_i+0xa8>
 8009f3e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009f42:	2b15      	cmp	r3, #21
 8009f44:	d8f6      	bhi.n	8009f34 <_printf_i+0x28>
 8009f46:	a001      	add	r0, pc, #4	; (adr r0, 8009f4c <_printf_i+0x40>)
 8009f48:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009f4c:	08009fa5 	.word	0x08009fa5
 8009f50:	08009fb9 	.word	0x08009fb9
 8009f54:	08009f35 	.word	0x08009f35
 8009f58:	08009f35 	.word	0x08009f35
 8009f5c:	08009f35 	.word	0x08009f35
 8009f60:	08009f35 	.word	0x08009f35
 8009f64:	08009fb9 	.word	0x08009fb9
 8009f68:	08009f35 	.word	0x08009f35
 8009f6c:	08009f35 	.word	0x08009f35
 8009f70:	08009f35 	.word	0x08009f35
 8009f74:	08009f35 	.word	0x08009f35
 8009f78:	0800a0c5 	.word	0x0800a0c5
 8009f7c:	08009fe9 	.word	0x08009fe9
 8009f80:	0800a0a7 	.word	0x0800a0a7
 8009f84:	08009f35 	.word	0x08009f35
 8009f88:	08009f35 	.word	0x08009f35
 8009f8c:	0800a0e7 	.word	0x0800a0e7
 8009f90:	08009f35 	.word	0x08009f35
 8009f94:	08009fe9 	.word	0x08009fe9
 8009f98:	08009f35 	.word	0x08009f35
 8009f9c:	08009f35 	.word	0x08009f35
 8009fa0:	0800a0af 	.word	0x0800a0af
 8009fa4:	680b      	ldr	r3, [r1, #0]
 8009fa6:	1d1a      	adds	r2, r3, #4
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	600a      	str	r2, [r1, #0]
 8009fac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009fb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	e0a3      	b.n	800a100 <_printf_i+0x1f4>
 8009fb8:	6825      	ldr	r5, [r4, #0]
 8009fba:	6808      	ldr	r0, [r1, #0]
 8009fbc:	062e      	lsls	r6, r5, #24
 8009fbe:	f100 0304 	add.w	r3, r0, #4
 8009fc2:	d50a      	bpl.n	8009fda <_printf_i+0xce>
 8009fc4:	6805      	ldr	r5, [r0, #0]
 8009fc6:	600b      	str	r3, [r1, #0]
 8009fc8:	2d00      	cmp	r5, #0
 8009fca:	da03      	bge.n	8009fd4 <_printf_i+0xc8>
 8009fcc:	232d      	movs	r3, #45	; 0x2d
 8009fce:	426d      	negs	r5, r5
 8009fd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fd4:	485e      	ldr	r0, [pc, #376]	; (800a150 <_printf_i+0x244>)
 8009fd6:	230a      	movs	r3, #10
 8009fd8:	e019      	b.n	800a00e <_printf_i+0x102>
 8009fda:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009fde:	6805      	ldr	r5, [r0, #0]
 8009fe0:	600b      	str	r3, [r1, #0]
 8009fe2:	bf18      	it	ne
 8009fe4:	b22d      	sxthne	r5, r5
 8009fe6:	e7ef      	b.n	8009fc8 <_printf_i+0xbc>
 8009fe8:	680b      	ldr	r3, [r1, #0]
 8009fea:	6825      	ldr	r5, [r4, #0]
 8009fec:	1d18      	adds	r0, r3, #4
 8009fee:	6008      	str	r0, [r1, #0]
 8009ff0:	0628      	lsls	r0, r5, #24
 8009ff2:	d501      	bpl.n	8009ff8 <_printf_i+0xec>
 8009ff4:	681d      	ldr	r5, [r3, #0]
 8009ff6:	e002      	b.n	8009ffe <_printf_i+0xf2>
 8009ff8:	0669      	lsls	r1, r5, #25
 8009ffa:	d5fb      	bpl.n	8009ff4 <_printf_i+0xe8>
 8009ffc:	881d      	ldrh	r5, [r3, #0]
 8009ffe:	4854      	ldr	r0, [pc, #336]	; (800a150 <_printf_i+0x244>)
 800a000:	2f6f      	cmp	r7, #111	; 0x6f
 800a002:	bf0c      	ite	eq
 800a004:	2308      	moveq	r3, #8
 800a006:	230a      	movne	r3, #10
 800a008:	2100      	movs	r1, #0
 800a00a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a00e:	6866      	ldr	r6, [r4, #4]
 800a010:	60a6      	str	r6, [r4, #8]
 800a012:	2e00      	cmp	r6, #0
 800a014:	bfa2      	ittt	ge
 800a016:	6821      	ldrge	r1, [r4, #0]
 800a018:	f021 0104 	bicge.w	r1, r1, #4
 800a01c:	6021      	strge	r1, [r4, #0]
 800a01e:	b90d      	cbnz	r5, 800a024 <_printf_i+0x118>
 800a020:	2e00      	cmp	r6, #0
 800a022:	d04d      	beq.n	800a0c0 <_printf_i+0x1b4>
 800a024:	4616      	mov	r6, r2
 800a026:	fbb5 f1f3 	udiv	r1, r5, r3
 800a02a:	fb03 5711 	mls	r7, r3, r1, r5
 800a02e:	5dc7      	ldrb	r7, [r0, r7]
 800a030:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a034:	462f      	mov	r7, r5
 800a036:	42bb      	cmp	r3, r7
 800a038:	460d      	mov	r5, r1
 800a03a:	d9f4      	bls.n	800a026 <_printf_i+0x11a>
 800a03c:	2b08      	cmp	r3, #8
 800a03e:	d10b      	bne.n	800a058 <_printf_i+0x14c>
 800a040:	6823      	ldr	r3, [r4, #0]
 800a042:	07df      	lsls	r7, r3, #31
 800a044:	d508      	bpl.n	800a058 <_printf_i+0x14c>
 800a046:	6923      	ldr	r3, [r4, #16]
 800a048:	6861      	ldr	r1, [r4, #4]
 800a04a:	4299      	cmp	r1, r3
 800a04c:	bfde      	ittt	le
 800a04e:	2330      	movle	r3, #48	; 0x30
 800a050:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a054:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a058:	1b92      	subs	r2, r2, r6
 800a05a:	6122      	str	r2, [r4, #16]
 800a05c:	f8cd a000 	str.w	sl, [sp]
 800a060:	464b      	mov	r3, r9
 800a062:	aa03      	add	r2, sp, #12
 800a064:	4621      	mov	r1, r4
 800a066:	4640      	mov	r0, r8
 800a068:	f7ff fee2 	bl	8009e30 <_printf_common>
 800a06c:	3001      	adds	r0, #1
 800a06e:	d14c      	bne.n	800a10a <_printf_i+0x1fe>
 800a070:	f04f 30ff 	mov.w	r0, #4294967295
 800a074:	b004      	add	sp, #16
 800a076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a07a:	4835      	ldr	r0, [pc, #212]	; (800a150 <_printf_i+0x244>)
 800a07c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a080:	6823      	ldr	r3, [r4, #0]
 800a082:	680e      	ldr	r6, [r1, #0]
 800a084:	061f      	lsls	r7, r3, #24
 800a086:	f856 5b04 	ldr.w	r5, [r6], #4
 800a08a:	600e      	str	r6, [r1, #0]
 800a08c:	d514      	bpl.n	800a0b8 <_printf_i+0x1ac>
 800a08e:	07d9      	lsls	r1, r3, #31
 800a090:	bf44      	itt	mi
 800a092:	f043 0320 	orrmi.w	r3, r3, #32
 800a096:	6023      	strmi	r3, [r4, #0]
 800a098:	b91d      	cbnz	r5, 800a0a2 <_printf_i+0x196>
 800a09a:	6823      	ldr	r3, [r4, #0]
 800a09c:	f023 0320 	bic.w	r3, r3, #32
 800a0a0:	6023      	str	r3, [r4, #0]
 800a0a2:	2310      	movs	r3, #16
 800a0a4:	e7b0      	b.n	800a008 <_printf_i+0xfc>
 800a0a6:	6823      	ldr	r3, [r4, #0]
 800a0a8:	f043 0320 	orr.w	r3, r3, #32
 800a0ac:	6023      	str	r3, [r4, #0]
 800a0ae:	2378      	movs	r3, #120	; 0x78
 800a0b0:	4828      	ldr	r0, [pc, #160]	; (800a154 <_printf_i+0x248>)
 800a0b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a0b6:	e7e3      	b.n	800a080 <_printf_i+0x174>
 800a0b8:	065e      	lsls	r6, r3, #25
 800a0ba:	bf48      	it	mi
 800a0bc:	b2ad      	uxthmi	r5, r5
 800a0be:	e7e6      	b.n	800a08e <_printf_i+0x182>
 800a0c0:	4616      	mov	r6, r2
 800a0c2:	e7bb      	b.n	800a03c <_printf_i+0x130>
 800a0c4:	680b      	ldr	r3, [r1, #0]
 800a0c6:	6826      	ldr	r6, [r4, #0]
 800a0c8:	6960      	ldr	r0, [r4, #20]
 800a0ca:	1d1d      	adds	r5, r3, #4
 800a0cc:	600d      	str	r5, [r1, #0]
 800a0ce:	0635      	lsls	r5, r6, #24
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	d501      	bpl.n	800a0d8 <_printf_i+0x1cc>
 800a0d4:	6018      	str	r0, [r3, #0]
 800a0d6:	e002      	b.n	800a0de <_printf_i+0x1d2>
 800a0d8:	0671      	lsls	r1, r6, #25
 800a0da:	d5fb      	bpl.n	800a0d4 <_printf_i+0x1c8>
 800a0dc:	8018      	strh	r0, [r3, #0]
 800a0de:	2300      	movs	r3, #0
 800a0e0:	6123      	str	r3, [r4, #16]
 800a0e2:	4616      	mov	r6, r2
 800a0e4:	e7ba      	b.n	800a05c <_printf_i+0x150>
 800a0e6:	680b      	ldr	r3, [r1, #0]
 800a0e8:	1d1a      	adds	r2, r3, #4
 800a0ea:	600a      	str	r2, [r1, #0]
 800a0ec:	681e      	ldr	r6, [r3, #0]
 800a0ee:	6862      	ldr	r2, [r4, #4]
 800a0f0:	2100      	movs	r1, #0
 800a0f2:	4630      	mov	r0, r6
 800a0f4:	f7f6 f87c 	bl	80001f0 <memchr>
 800a0f8:	b108      	cbz	r0, 800a0fe <_printf_i+0x1f2>
 800a0fa:	1b80      	subs	r0, r0, r6
 800a0fc:	6060      	str	r0, [r4, #4]
 800a0fe:	6863      	ldr	r3, [r4, #4]
 800a100:	6123      	str	r3, [r4, #16]
 800a102:	2300      	movs	r3, #0
 800a104:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a108:	e7a8      	b.n	800a05c <_printf_i+0x150>
 800a10a:	6923      	ldr	r3, [r4, #16]
 800a10c:	4632      	mov	r2, r6
 800a10e:	4649      	mov	r1, r9
 800a110:	4640      	mov	r0, r8
 800a112:	47d0      	blx	sl
 800a114:	3001      	adds	r0, #1
 800a116:	d0ab      	beq.n	800a070 <_printf_i+0x164>
 800a118:	6823      	ldr	r3, [r4, #0]
 800a11a:	079b      	lsls	r3, r3, #30
 800a11c:	d413      	bmi.n	800a146 <_printf_i+0x23a>
 800a11e:	68e0      	ldr	r0, [r4, #12]
 800a120:	9b03      	ldr	r3, [sp, #12]
 800a122:	4298      	cmp	r0, r3
 800a124:	bfb8      	it	lt
 800a126:	4618      	movlt	r0, r3
 800a128:	e7a4      	b.n	800a074 <_printf_i+0x168>
 800a12a:	2301      	movs	r3, #1
 800a12c:	4632      	mov	r2, r6
 800a12e:	4649      	mov	r1, r9
 800a130:	4640      	mov	r0, r8
 800a132:	47d0      	blx	sl
 800a134:	3001      	adds	r0, #1
 800a136:	d09b      	beq.n	800a070 <_printf_i+0x164>
 800a138:	3501      	adds	r5, #1
 800a13a:	68e3      	ldr	r3, [r4, #12]
 800a13c:	9903      	ldr	r1, [sp, #12]
 800a13e:	1a5b      	subs	r3, r3, r1
 800a140:	42ab      	cmp	r3, r5
 800a142:	dcf2      	bgt.n	800a12a <_printf_i+0x21e>
 800a144:	e7eb      	b.n	800a11e <_printf_i+0x212>
 800a146:	2500      	movs	r5, #0
 800a148:	f104 0619 	add.w	r6, r4, #25
 800a14c:	e7f5      	b.n	800a13a <_printf_i+0x22e>
 800a14e:	bf00      	nop
 800a150:	0800e666 	.word	0x0800e666
 800a154:	0800e677 	.word	0x0800e677

0800a158 <siprintf>:
 800a158:	b40e      	push	{r1, r2, r3}
 800a15a:	b500      	push	{lr}
 800a15c:	b09c      	sub	sp, #112	; 0x70
 800a15e:	ab1d      	add	r3, sp, #116	; 0x74
 800a160:	9002      	str	r0, [sp, #8]
 800a162:	9006      	str	r0, [sp, #24]
 800a164:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a168:	4809      	ldr	r0, [pc, #36]	; (800a190 <siprintf+0x38>)
 800a16a:	9107      	str	r1, [sp, #28]
 800a16c:	9104      	str	r1, [sp, #16]
 800a16e:	4909      	ldr	r1, [pc, #36]	; (800a194 <siprintf+0x3c>)
 800a170:	f853 2b04 	ldr.w	r2, [r3], #4
 800a174:	9105      	str	r1, [sp, #20]
 800a176:	6800      	ldr	r0, [r0, #0]
 800a178:	9301      	str	r3, [sp, #4]
 800a17a:	a902      	add	r1, sp, #8
 800a17c:	f003 f80c 	bl	800d198 <_svfiprintf_r>
 800a180:	9b02      	ldr	r3, [sp, #8]
 800a182:	2200      	movs	r2, #0
 800a184:	701a      	strb	r2, [r3, #0]
 800a186:	b01c      	add	sp, #112	; 0x70
 800a188:	f85d eb04 	ldr.w	lr, [sp], #4
 800a18c:	b003      	add	sp, #12
 800a18e:	4770      	bx	lr
 800a190:	20000054 	.word	0x20000054
 800a194:	ffff0208 	.word	0xffff0208

0800a198 <strcat>:
 800a198:	b510      	push	{r4, lr}
 800a19a:	4602      	mov	r2, r0
 800a19c:	7814      	ldrb	r4, [r2, #0]
 800a19e:	4613      	mov	r3, r2
 800a1a0:	3201      	adds	r2, #1
 800a1a2:	2c00      	cmp	r4, #0
 800a1a4:	d1fa      	bne.n	800a19c <strcat+0x4>
 800a1a6:	3b01      	subs	r3, #1
 800a1a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1ac:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1b0:	2a00      	cmp	r2, #0
 800a1b2:	d1f9      	bne.n	800a1a8 <strcat+0x10>
 800a1b4:	bd10      	pop	{r4, pc}

0800a1b6 <strcpy>:
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1bc:	f803 2b01 	strb.w	r2, [r3], #1
 800a1c0:	2a00      	cmp	r2, #0
 800a1c2:	d1f9      	bne.n	800a1b8 <strcpy+0x2>
 800a1c4:	4770      	bx	lr

0800a1c6 <sulp>:
 800a1c6:	b570      	push	{r4, r5, r6, lr}
 800a1c8:	4604      	mov	r4, r0
 800a1ca:	460d      	mov	r5, r1
 800a1cc:	ec45 4b10 	vmov	d0, r4, r5
 800a1d0:	4616      	mov	r6, r2
 800a1d2:	f002 fd7d 	bl	800ccd0 <__ulp>
 800a1d6:	ec51 0b10 	vmov	r0, r1, d0
 800a1da:	b17e      	cbz	r6, 800a1fc <sulp+0x36>
 800a1dc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a1e0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	dd09      	ble.n	800a1fc <sulp+0x36>
 800a1e8:	051b      	lsls	r3, r3, #20
 800a1ea:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a1ee:	2400      	movs	r4, #0
 800a1f0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a1f4:	4622      	mov	r2, r4
 800a1f6:	462b      	mov	r3, r5
 800a1f8:	f7f6 fa06 	bl	8000608 <__aeabi_dmul>
 800a1fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a200 <_strtod_l>:
 800a200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a204:	b0a3      	sub	sp, #140	; 0x8c
 800a206:	461f      	mov	r7, r3
 800a208:	2300      	movs	r3, #0
 800a20a:	931e      	str	r3, [sp, #120]	; 0x78
 800a20c:	4ba4      	ldr	r3, [pc, #656]	; (800a4a0 <_strtod_l+0x2a0>)
 800a20e:	9219      	str	r2, [sp, #100]	; 0x64
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	9307      	str	r3, [sp, #28]
 800a214:	4604      	mov	r4, r0
 800a216:	4618      	mov	r0, r3
 800a218:	4688      	mov	r8, r1
 800a21a:	f7f5 ffe1 	bl	80001e0 <strlen>
 800a21e:	f04f 0a00 	mov.w	sl, #0
 800a222:	4605      	mov	r5, r0
 800a224:	f04f 0b00 	mov.w	fp, #0
 800a228:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a22c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a22e:	781a      	ldrb	r2, [r3, #0]
 800a230:	2a2b      	cmp	r2, #43	; 0x2b
 800a232:	d04c      	beq.n	800a2ce <_strtod_l+0xce>
 800a234:	d839      	bhi.n	800a2aa <_strtod_l+0xaa>
 800a236:	2a0d      	cmp	r2, #13
 800a238:	d832      	bhi.n	800a2a0 <_strtod_l+0xa0>
 800a23a:	2a08      	cmp	r2, #8
 800a23c:	d832      	bhi.n	800a2a4 <_strtod_l+0xa4>
 800a23e:	2a00      	cmp	r2, #0
 800a240:	d03c      	beq.n	800a2bc <_strtod_l+0xbc>
 800a242:	2300      	movs	r3, #0
 800a244:	930e      	str	r3, [sp, #56]	; 0x38
 800a246:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800a248:	7833      	ldrb	r3, [r6, #0]
 800a24a:	2b30      	cmp	r3, #48	; 0x30
 800a24c:	f040 80b4 	bne.w	800a3b8 <_strtod_l+0x1b8>
 800a250:	7873      	ldrb	r3, [r6, #1]
 800a252:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a256:	2b58      	cmp	r3, #88	; 0x58
 800a258:	d16c      	bne.n	800a334 <_strtod_l+0x134>
 800a25a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a25c:	9301      	str	r3, [sp, #4]
 800a25e:	ab1e      	add	r3, sp, #120	; 0x78
 800a260:	9702      	str	r7, [sp, #8]
 800a262:	9300      	str	r3, [sp, #0]
 800a264:	4a8f      	ldr	r2, [pc, #572]	; (800a4a4 <_strtod_l+0x2a4>)
 800a266:	ab1f      	add	r3, sp, #124	; 0x7c
 800a268:	a91d      	add	r1, sp, #116	; 0x74
 800a26a:	4620      	mov	r0, r4
 800a26c:	f001 fe9a 	bl	800bfa4 <__gethex>
 800a270:	f010 0707 	ands.w	r7, r0, #7
 800a274:	4605      	mov	r5, r0
 800a276:	d005      	beq.n	800a284 <_strtod_l+0x84>
 800a278:	2f06      	cmp	r7, #6
 800a27a:	d12a      	bne.n	800a2d2 <_strtod_l+0xd2>
 800a27c:	3601      	adds	r6, #1
 800a27e:	2300      	movs	r3, #0
 800a280:	961d      	str	r6, [sp, #116]	; 0x74
 800a282:	930e      	str	r3, [sp, #56]	; 0x38
 800a284:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a286:	2b00      	cmp	r3, #0
 800a288:	f040 8596 	bne.w	800adb8 <_strtod_l+0xbb8>
 800a28c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a28e:	b1db      	cbz	r3, 800a2c8 <_strtod_l+0xc8>
 800a290:	4652      	mov	r2, sl
 800a292:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a296:	ec43 2b10 	vmov	d0, r2, r3
 800a29a:	b023      	add	sp, #140	; 0x8c
 800a29c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2a0:	2a20      	cmp	r2, #32
 800a2a2:	d1ce      	bne.n	800a242 <_strtod_l+0x42>
 800a2a4:	3301      	adds	r3, #1
 800a2a6:	931d      	str	r3, [sp, #116]	; 0x74
 800a2a8:	e7c0      	b.n	800a22c <_strtod_l+0x2c>
 800a2aa:	2a2d      	cmp	r2, #45	; 0x2d
 800a2ac:	d1c9      	bne.n	800a242 <_strtod_l+0x42>
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	920e      	str	r2, [sp, #56]	; 0x38
 800a2b2:	1c5a      	adds	r2, r3, #1
 800a2b4:	921d      	str	r2, [sp, #116]	; 0x74
 800a2b6:	785b      	ldrb	r3, [r3, #1]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d1c4      	bne.n	800a246 <_strtod_l+0x46>
 800a2bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a2be:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	f040 8576 	bne.w	800adb4 <_strtod_l+0xbb4>
 800a2c8:	4652      	mov	r2, sl
 800a2ca:	465b      	mov	r3, fp
 800a2cc:	e7e3      	b.n	800a296 <_strtod_l+0x96>
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	e7ee      	b.n	800a2b0 <_strtod_l+0xb0>
 800a2d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a2d4:	b13a      	cbz	r2, 800a2e6 <_strtod_l+0xe6>
 800a2d6:	2135      	movs	r1, #53	; 0x35
 800a2d8:	a820      	add	r0, sp, #128	; 0x80
 800a2da:	f002 fe04 	bl	800cee6 <__copybits>
 800a2de:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a2e0:	4620      	mov	r0, r4
 800a2e2:	f002 f9c9 	bl	800c678 <_Bfree>
 800a2e6:	3f01      	subs	r7, #1
 800a2e8:	2f05      	cmp	r7, #5
 800a2ea:	d807      	bhi.n	800a2fc <_strtod_l+0xfc>
 800a2ec:	e8df f007 	tbb	[pc, r7]
 800a2f0:	1d180b0e 	.word	0x1d180b0e
 800a2f4:	030e      	.short	0x030e
 800a2f6:	f04f 0b00 	mov.w	fp, #0
 800a2fa:	46da      	mov	sl, fp
 800a2fc:	0728      	lsls	r0, r5, #28
 800a2fe:	d5c1      	bpl.n	800a284 <_strtod_l+0x84>
 800a300:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a304:	e7be      	b.n	800a284 <_strtod_l+0x84>
 800a306:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800a30a:	e7f7      	b.n	800a2fc <_strtod_l+0xfc>
 800a30c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800a310:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a312:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a316:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a31a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a31e:	e7ed      	b.n	800a2fc <_strtod_l+0xfc>
 800a320:	f8df b184 	ldr.w	fp, [pc, #388]	; 800a4a8 <_strtod_l+0x2a8>
 800a324:	f04f 0a00 	mov.w	sl, #0
 800a328:	e7e8      	b.n	800a2fc <_strtod_l+0xfc>
 800a32a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a32e:	f04f 3aff 	mov.w	sl, #4294967295
 800a332:	e7e3      	b.n	800a2fc <_strtod_l+0xfc>
 800a334:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a336:	1c5a      	adds	r2, r3, #1
 800a338:	921d      	str	r2, [sp, #116]	; 0x74
 800a33a:	785b      	ldrb	r3, [r3, #1]
 800a33c:	2b30      	cmp	r3, #48	; 0x30
 800a33e:	d0f9      	beq.n	800a334 <_strtod_l+0x134>
 800a340:	2b00      	cmp	r3, #0
 800a342:	d09f      	beq.n	800a284 <_strtod_l+0x84>
 800a344:	2301      	movs	r3, #1
 800a346:	f04f 0900 	mov.w	r9, #0
 800a34a:	9304      	str	r3, [sp, #16]
 800a34c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a34e:	930a      	str	r3, [sp, #40]	; 0x28
 800a350:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a354:	464f      	mov	r7, r9
 800a356:	220a      	movs	r2, #10
 800a358:	981d      	ldr	r0, [sp, #116]	; 0x74
 800a35a:	7806      	ldrb	r6, [r0, #0]
 800a35c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a360:	b2d9      	uxtb	r1, r3
 800a362:	2909      	cmp	r1, #9
 800a364:	d92a      	bls.n	800a3bc <_strtod_l+0x1bc>
 800a366:	9907      	ldr	r1, [sp, #28]
 800a368:	462a      	mov	r2, r5
 800a36a:	f003 f9d2 	bl	800d712 <strncmp>
 800a36e:	b398      	cbz	r0, 800a3d8 <_strtod_l+0x1d8>
 800a370:	2000      	movs	r0, #0
 800a372:	4633      	mov	r3, r6
 800a374:	463d      	mov	r5, r7
 800a376:	9007      	str	r0, [sp, #28]
 800a378:	4602      	mov	r2, r0
 800a37a:	2b65      	cmp	r3, #101	; 0x65
 800a37c:	d001      	beq.n	800a382 <_strtod_l+0x182>
 800a37e:	2b45      	cmp	r3, #69	; 0x45
 800a380:	d118      	bne.n	800a3b4 <_strtod_l+0x1b4>
 800a382:	b91d      	cbnz	r5, 800a38c <_strtod_l+0x18c>
 800a384:	9b04      	ldr	r3, [sp, #16]
 800a386:	4303      	orrs	r3, r0
 800a388:	d098      	beq.n	800a2bc <_strtod_l+0xbc>
 800a38a:	2500      	movs	r5, #0
 800a38c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800a390:	f108 0301 	add.w	r3, r8, #1
 800a394:	931d      	str	r3, [sp, #116]	; 0x74
 800a396:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a39a:	2b2b      	cmp	r3, #43	; 0x2b
 800a39c:	d075      	beq.n	800a48a <_strtod_l+0x28a>
 800a39e:	2b2d      	cmp	r3, #45	; 0x2d
 800a3a0:	d07b      	beq.n	800a49a <_strtod_l+0x29a>
 800a3a2:	f04f 0c00 	mov.w	ip, #0
 800a3a6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a3aa:	2909      	cmp	r1, #9
 800a3ac:	f240 8082 	bls.w	800a4b4 <_strtod_l+0x2b4>
 800a3b0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a3b4:	2600      	movs	r6, #0
 800a3b6:	e09d      	b.n	800a4f4 <_strtod_l+0x2f4>
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	e7c4      	b.n	800a346 <_strtod_l+0x146>
 800a3bc:	2f08      	cmp	r7, #8
 800a3be:	bfd8      	it	le
 800a3c0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a3c2:	f100 0001 	add.w	r0, r0, #1
 800a3c6:	bfda      	itte	le
 800a3c8:	fb02 3301 	mlale	r3, r2, r1, r3
 800a3cc:	9309      	strle	r3, [sp, #36]	; 0x24
 800a3ce:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a3d2:	3701      	adds	r7, #1
 800a3d4:	901d      	str	r0, [sp, #116]	; 0x74
 800a3d6:	e7bf      	b.n	800a358 <_strtod_l+0x158>
 800a3d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a3da:	195a      	adds	r2, r3, r5
 800a3dc:	921d      	str	r2, [sp, #116]	; 0x74
 800a3de:	5d5b      	ldrb	r3, [r3, r5]
 800a3e0:	2f00      	cmp	r7, #0
 800a3e2:	d037      	beq.n	800a454 <_strtod_l+0x254>
 800a3e4:	9007      	str	r0, [sp, #28]
 800a3e6:	463d      	mov	r5, r7
 800a3e8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a3ec:	2a09      	cmp	r2, #9
 800a3ee:	d912      	bls.n	800a416 <_strtod_l+0x216>
 800a3f0:	2201      	movs	r2, #1
 800a3f2:	e7c2      	b.n	800a37a <_strtod_l+0x17a>
 800a3f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a3f6:	1c5a      	adds	r2, r3, #1
 800a3f8:	921d      	str	r2, [sp, #116]	; 0x74
 800a3fa:	785b      	ldrb	r3, [r3, #1]
 800a3fc:	3001      	adds	r0, #1
 800a3fe:	2b30      	cmp	r3, #48	; 0x30
 800a400:	d0f8      	beq.n	800a3f4 <_strtod_l+0x1f4>
 800a402:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a406:	2a08      	cmp	r2, #8
 800a408:	f200 84db 	bhi.w	800adc2 <_strtod_l+0xbc2>
 800a40c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a40e:	9007      	str	r0, [sp, #28]
 800a410:	2000      	movs	r0, #0
 800a412:	920a      	str	r2, [sp, #40]	; 0x28
 800a414:	4605      	mov	r5, r0
 800a416:	3b30      	subs	r3, #48	; 0x30
 800a418:	f100 0201 	add.w	r2, r0, #1
 800a41c:	d014      	beq.n	800a448 <_strtod_l+0x248>
 800a41e:	9907      	ldr	r1, [sp, #28]
 800a420:	4411      	add	r1, r2
 800a422:	9107      	str	r1, [sp, #28]
 800a424:	462a      	mov	r2, r5
 800a426:	eb00 0e05 	add.w	lr, r0, r5
 800a42a:	210a      	movs	r1, #10
 800a42c:	4572      	cmp	r2, lr
 800a42e:	d113      	bne.n	800a458 <_strtod_l+0x258>
 800a430:	182a      	adds	r2, r5, r0
 800a432:	2a08      	cmp	r2, #8
 800a434:	f105 0501 	add.w	r5, r5, #1
 800a438:	4405      	add	r5, r0
 800a43a:	dc1c      	bgt.n	800a476 <_strtod_l+0x276>
 800a43c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a43e:	220a      	movs	r2, #10
 800a440:	fb02 3301 	mla	r3, r2, r1, r3
 800a444:	9309      	str	r3, [sp, #36]	; 0x24
 800a446:	2200      	movs	r2, #0
 800a448:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a44a:	1c59      	adds	r1, r3, #1
 800a44c:	911d      	str	r1, [sp, #116]	; 0x74
 800a44e:	785b      	ldrb	r3, [r3, #1]
 800a450:	4610      	mov	r0, r2
 800a452:	e7c9      	b.n	800a3e8 <_strtod_l+0x1e8>
 800a454:	4638      	mov	r0, r7
 800a456:	e7d2      	b.n	800a3fe <_strtod_l+0x1fe>
 800a458:	2a08      	cmp	r2, #8
 800a45a:	dc04      	bgt.n	800a466 <_strtod_l+0x266>
 800a45c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a45e:	434e      	muls	r6, r1
 800a460:	9609      	str	r6, [sp, #36]	; 0x24
 800a462:	3201      	adds	r2, #1
 800a464:	e7e2      	b.n	800a42c <_strtod_l+0x22c>
 800a466:	f102 0c01 	add.w	ip, r2, #1
 800a46a:	f1bc 0f10 	cmp.w	ip, #16
 800a46e:	bfd8      	it	le
 800a470:	fb01 f909 	mulle.w	r9, r1, r9
 800a474:	e7f5      	b.n	800a462 <_strtod_l+0x262>
 800a476:	2d10      	cmp	r5, #16
 800a478:	bfdc      	itt	le
 800a47a:	220a      	movle	r2, #10
 800a47c:	fb02 3909 	mlale	r9, r2, r9, r3
 800a480:	e7e1      	b.n	800a446 <_strtod_l+0x246>
 800a482:	2300      	movs	r3, #0
 800a484:	9307      	str	r3, [sp, #28]
 800a486:	2201      	movs	r2, #1
 800a488:	e77c      	b.n	800a384 <_strtod_l+0x184>
 800a48a:	f04f 0c00 	mov.w	ip, #0
 800a48e:	f108 0302 	add.w	r3, r8, #2
 800a492:	931d      	str	r3, [sp, #116]	; 0x74
 800a494:	f898 3002 	ldrb.w	r3, [r8, #2]
 800a498:	e785      	b.n	800a3a6 <_strtod_l+0x1a6>
 800a49a:	f04f 0c01 	mov.w	ip, #1
 800a49e:	e7f6      	b.n	800a48e <_strtod_l+0x28e>
 800a4a0:	0800e8d8 	.word	0x0800e8d8
 800a4a4:	0800e688 	.word	0x0800e688
 800a4a8:	7ff00000 	.word	0x7ff00000
 800a4ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a4ae:	1c59      	adds	r1, r3, #1
 800a4b0:	911d      	str	r1, [sp, #116]	; 0x74
 800a4b2:	785b      	ldrb	r3, [r3, #1]
 800a4b4:	2b30      	cmp	r3, #48	; 0x30
 800a4b6:	d0f9      	beq.n	800a4ac <_strtod_l+0x2ac>
 800a4b8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800a4bc:	2908      	cmp	r1, #8
 800a4be:	f63f af79 	bhi.w	800a3b4 <_strtod_l+0x1b4>
 800a4c2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a4c6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a4c8:	9308      	str	r3, [sp, #32]
 800a4ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a4cc:	1c59      	adds	r1, r3, #1
 800a4ce:	911d      	str	r1, [sp, #116]	; 0x74
 800a4d0:	785b      	ldrb	r3, [r3, #1]
 800a4d2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800a4d6:	2e09      	cmp	r6, #9
 800a4d8:	d937      	bls.n	800a54a <_strtod_l+0x34a>
 800a4da:	9e08      	ldr	r6, [sp, #32]
 800a4dc:	1b89      	subs	r1, r1, r6
 800a4de:	2908      	cmp	r1, #8
 800a4e0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a4e4:	dc02      	bgt.n	800a4ec <_strtod_l+0x2ec>
 800a4e6:	4576      	cmp	r6, lr
 800a4e8:	bfa8      	it	ge
 800a4ea:	4676      	movge	r6, lr
 800a4ec:	f1bc 0f00 	cmp.w	ip, #0
 800a4f0:	d000      	beq.n	800a4f4 <_strtod_l+0x2f4>
 800a4f2:	4276      	negs	r6, r6
 800a4f4:	2d00      	cmp	r5, #0
 800a4f6:	d14f      	bne.n	800a598 <_strtod_l+0x398>
 800a4f8:	9904      	ldr	r1, [sp, #16]
 800a4fa:	4301      	orrs	r1, r0
 800a4fc:	f47f aec2 	bne.w	800a284 <_strtod_l+0x84>
 800a500:	2a00      	cmp	r2, #0
 800a502:	f47f aedb 	bne.w	800a2bc <_strtod_l+0xbc>
 800a506:	2b69      	cmp	r3, #105	; 0x69
 800a508:	d027      	beq.n	800a55a <_strtod_l+0x35a>
 800a50a:	dc24      	bgt.n	800a556 <_strtod_l+0x356>
 800a50c:	2b49      	cmp	r3, #73	; 0x49
 800a50e:	d024      	beq.n	800a55a <_strtod_l+0x35a>
 800a510:	2b4e      	cmp	r3, #78	; 0x4e
 800a512:	f47f aed3 	bne.w	800a2bc <_strtod_l+0xbc>
 800a516:	499e      	ldr	r1, [pc, #632]	; (800a790 <_strtod_l+0x590>)
 800a518:	a81d      	add	r0, sp, #116	; 0x74
 800a51a:	f001 ff9b 	bl	800c454 <__match>
 800a51e:	2800      	cmp	r0, #0
 800a520:	f43f aecc 	beq.w	800a2bc <_strtod_l+0xbc>
 800a524:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	2b28      	cmp	r3, #40	; 0x28
 800a52a:	d12d      	bne.n	800a588 <_strtod_l+0x388>
 800a52c:	4999      	ldr	r1, [pc, #612]	; (800a794 <_strtod_l+0x594>)
 800a52e:	aa20      	add	r2, sp, #128	; 0x80
 800a530:	a81d      	add	r0, sp, #116	; 0x74
 800a532:	f001 ffa3 	bl	800c47c <__hexnan>
 800a536:	2805      	cmp	r0, #5
 800a538:	d126      	bne.n	800a588 <_strtod_l+0x388>
 800a53a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a53c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800a540:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a544:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a548:	e69c      	b.n	800a284 <_strtod_l+0x84>
 800a54a:	210a      	movs	r1, #10
 800a54c:	fb01 3e0e 	mla	lr, r1, lr, r3
 800a550:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a554:	e7b9      	b.n	800a4ca <_strtod_l+0x2ca>
 800a556:	2b6e      	cmp	r3, #110	; 0x6e
 800a558:	e7db      	b.n	800a512 <_strtod_l+0x312>
 800a55a:	498f      	ldr	r1, [pc, #572]	; (800a798 <_strtod_l+0x598>)
 800a55c:	a81d      	add	r0, sp, #116	; 0x74
 800a55e:	f001 ff79 	bl	800c454 <__match>
 800a562:	2800      	cmp	r0, #0
 800a564:	f43f aeaa 	beq.w	800a2bc <_strtod_l+0xbc>
 800a568:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a56a:	498c      	ldr	r1, [pc, #560]	; (800a79c <_strtod_l+0x59c>)
 800a56c:	3b01      	subs	r3, #1
 800a56e:	a81d      	add	r0, sp, #116	; 0x74
 800a570:	931d      	str	r3, [sp, #116]	; 0x74
 800a572:	f001 ff6f 	bl	800c454 <__match>
 800a576:	b910      	cbnz	r0, 800a57e <_strtod_l+0x37e>
 800a578:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a57a:	3301      	adds	r3, #1
 800a57c:	931d      	str	r3, [sp, #116]	; 0x74
 800a57e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800a7ac <_strtod_l+0x5ac>
 800a582:	f04f 0a00 	mov.w	sl, #0
 800a586:	e67d      	b.n	800a284 <_strtod_l+0x84>
 800a588:	4885      	ldr	r0, [pc, #532]	; (800a7a0 <_strtod_l+0x5a0>)
 800a58a:	f003 f861 	bl	800d650 <nan>
 800a58e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a592:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a596:	e675      	b.n	800a284 <_strtod_l+0x84>
 800a598:	9b07      	ldr	r3, [sp, #28]
 800a59a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a59c:	1af3      	subs	r3, r6, r3
 800a59e:	2f00      	cmp	r7, #0
 800a5a0:	bf08      	it	eq
 800a5a2:	462f      	moveq	r7, r5
 800a5a4:	2d10      	cmp	r5, #16
 800a5a6:	9308      	str	r3, [sp, #32]
 800a5a8:	46a8      	mov	r8, r5
 800a5aa:	bfa8      	it	ge
 800a5ac:	f04f 0810 	movge.w	r8, #16
 800a5b0:	f7f5 ffb0 	bl	8000514 <__aeabi_ui2d>
 800a5b4:	2d09      	cmp	r5, #9
 800a5b6:	4682      	mov	sl, r0
 800a5b8:	468b      	mov	fp, r1
 800a5ba:	dd13      	ble.n	800a5e4 <_strtod_l+0x3e4>
 800a5bc:	4b79      	ldr	r3, [pc, #484]	; (800a7a4 <_strtod_l+0x5a4>)
 800a5be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a5c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a5c6:	f7f6 f81f 	bl	8000608 <__aeabi_dmul>
 800a5ca:	4682      	mov	sl, r0
 800a5cc:	4648      	mov	r0, r9
 800a5ce:	468b      	mov	fp, r1
 800a5d0:	f7f5 ffa0 	bl	8000514 <__aeabi_ui2d>
 800a5d4:	4602      	mov	r2, r0
 800a5d6:	460b      	mov	r3, r1
 800a5d8:	4650      	mov	r0, sl
 800a5da:	4659      	mov	r1, fp
 800a5dc:	f7f5 fe5e 	bl	800029c <__adddf3>
 800a5e0:	4682      	mov	sl, r0
 800a5e2:	468b      	mov	fp, r1
 800a5e4:	2d0f      	cmp	r5, #15
 800a5e6:	dc38      	bgt.n	800a65a <_strtod_l+0x45a>
 800a5e8:	9b08      	ldr	r3, [sp, #32]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	f43f ae4a 	beq.w	800a284 <_strtod_l+0x84>
 800a5f0:	dd24      	ble.n	800a63c <_strtod_l+0x43c>
 800a5f2:	2b16      	cmp	r3, #22
 800a5f4:	dc0b      	bgt.n	800a60e <_strtod_l+0x40e>
 800a5f6:	4d6b      	ldr	r5, [pc, #428]	; (800a7a4 <_strtod_l+0x5a4>)
 800a5f8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800a5fc:	e9d5 0100 	ldrd	r0, r1, [r5]
 800a600:	4652      	mov	r2, sl
 800a602:	465b      	mov	r3, fp
 800a604:	f7f6 f800 	bl	8000608 <__aeabi_dmul>
 800a608:	4682      	mov	sl, r0
 800a60a:	468b      	mov	fp, r1
 800a60c:	e63a      	b.n	800a284 <_strtod_l+0x84>
 800a60e:	9a08      	ldr	r2, [sp, #32]
 800a610:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a614:	4293      	cmp	r3, r2
 800a616:	db20      	blt.n	800a65a <_strtod_l+0x45a>
 800a618:	4c62      	ldr	r4, [pc, #392]	; (800a7a4 <_strtod_l+0x5a4>)
 800a61a:	f1c5 050f 	rsb	r5, r5, #15
 800a61e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a622:	4652      	mov	r2, sl
 800a624:	465b      	mov	r3, fp
 800a626:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a62a:	f7f5 ffed 	bl	8000608 <__aeabi_dmul>
 800a62e:	9b08      	ldr	r3, [sp, #32]
 800a630:	1b5d      	subs	r5, r3, r5
 800a632:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a636:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a63a:	e7e3      	b.n	800a604 <_strtod_l+0x404>
 800a63c:	9b08      	ldr	r3, [sp, #32]
 800a63e:	3316      	adds	r3, #22
 800a640:	db0b      	blt.n	800a65a <_strtod_l+0x45a>
 800a642:	9b07      	ldr	r3, [sp, #28]
 800a644:	4a57      	ldr	r2, [pc, #348]	; (800a7a4 <_strtod_l+0x5a4>)
 800a646:	1b9e      	subs	r6, r3, r6
 800a648:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a64c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a650:	4650      	mov	r0, sl
 800a652:	4659      	mov	r1, fp
 800a654:	f7f6 f902 	bl	800085c <__aeabi_ddiv>
 800a658:	e7d6      	b.n	800a608 <_strtod_l+0x408>
 800a65a:	9b08      	ldr	r3, [sp, #32]
 800a65c:	eba5 0808 	sub.w	r8, r5, r8
 800a660:	4498      	add	r8, r3
 800a662:	f1b8 0f00 	cmp.w	r8, #0
 800a666:	dd71      	ble.n	800a74c <_strtod_l+0x54c>
 800a668:	f018 030f 	ands.w	r3, r8, #15
 800a66c:	d00a      	beq.n	800a684 <_strtod_l+0x484>
 800a66e:	494d      	ldr	r1, [pc, #308]	; (800a7a4 <_strtod_l+0x5a4>)
 800a670:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a674:	4652      	mov	r2, sl
 800a676:	465b      	mov	r3, fp
 800a678:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a67c:	f7f5 ffc4 	bl	8000608 <__aeabi_dmul>
 800a680:	4682      	mov	sl, r0
 800a682:	468b      	mov	fp, r1
 800a684:	f038 080f 	bics.w	r8, r8, #15
 800a688:	d04d      	beq.n	800a726 <_strtod_l+0x526>
 800a68a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a68e:	dd22      	ble.n	800a6d6 <_strtod_l+0x4d6>
 800a690:	2500      	movs	r5, #0
 800a692:	462e      	mov	r6, r5
 800a694:	9509      	str	r5, [sp, #36]	; 0x24
 800a696:	9507      	str	r5, [sp, #28]
 800a698:	2322      	movs	r3, #34	; 0x22
 800a69a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800a7ac <_strtod_l+0x5ac>
 800a69e:	6023      	str	r3, [r4, #0]
 800a6a0:	f04f 0a00 	mov.w	sl, #0
 800a6a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	f43f adec 	beq.w	800a284 <_strtod_l+0x84>
 800a6ac:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a6ae:	4620      	mov	r0, r4
 800a6b0:	f001 ffe2 	bl	800c678 <_Bfree>
 800a6b4:	9907      	ldr	r1, [sp, #28]
 800a6b6:	4620      	mov	r0, r4
 800a6b8:	f001 ffde 	bl	800c678 <_Bfree>
 800a6bc:	4631      	mov	r1, r6
 800a6be:	4620      	mov	r0, r4
 800a6c0:	f001 ffda 	bl	800c678 <_Bfree>
 800a6c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	f001 ffd6 	bl	800c678 <_Bfree>
 800a6cc:	4629      	mov	r1, r5
 800a6ce:	4620      	mov	r0, r4
 800a6d0:	f001 ffd2 	bl	800c678 <_Bfree>
 800a6d4:	e5d6      	b.n	800a284 <_strtod_l+0x84>
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a6dc:	4650      	mov	r0, sl
 800a6de:	4659      	mov	r1, fp
 800a6e0:	4699      	mov	r9, r3
 800a6e2:	f1b8 0f01 	cmp.w	r8, #1
 800a6e6:	dc21      	bgt.n	800a72c <_strtod_l+0x52c>
 800a6e8:	b10b      	cbz	r3, 800a6ee <_strtod_l+0x4ee>
 800a6ea:	4682      	mov	sl, r0
 800a6ec:	468b      	mov	fp, r1
 800a6ee:	4b2e      	ldr	r3, [pc, #184]	; (800a7a8 <_strtod_l+0x5a8>)
 800a6f0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a6f4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a6f8:	4652      	mov	r2, sl
 800a6fa:	465b      	mov	r3, fp
 800a6fc:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a700:	f7f5 ff82 	bl	8000608 <__aeabi_dmul>
 800a704:	4b29      	ldr	r3, [pc, #164]	; (800a7ac <_strtod_l+0x5ac>)
 800a706:	460a      	mov	r2, r1
 800a708:	400b      	ands	r3, r1
 800a70a:	4929      	ldr	r1, [pc, #164]	; (800a7b0 <_strtod_l+0x5b0>)
 800a70c:	428b      	cmp	r3, r1
 800a70e:	4682      	mov	sl, r0
 800a710:	d8be      	bhi.n	800a690 <_strtod_l+0x490>
 800a712:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a716:	428b      	cmp	r3, r1
 800a718:	bf86      	itte	hi
 800a71a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800a7b4 <_strtod_l+0x5b4>
 800a71e:	f04f 3aff 	movhi.w	sl, #4294967295
 800a722:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a726:	2300      	movs	r3, #0
 800a728:	9304      	str	r3, [sp, #16]
 800a72a:	e081      	b.n	800a830 <_strtod_l+0x630>
 800a72c:	f018 0f01 	tst.w	r8, #1
 800a730:	d007      	beq.n	800a742 <_strtod_l+0x542>
 800a732:	4b1d      	ldr	r3, [pc, #116]	; (800a7a8 <_strtod_l+0x5a8>)
 800a734:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800a738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a73c:	f7f5 ff64 	bl	8000608 <__aeabi_dmul>
 800a740:	2301      	movs	r3, #1
 800a742:	f109 0901 	add.w	r9, r9, #1
 800a746:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a74a:	e7ca      	b.n	800a6e2 <_strtod_l+0x4e2>
 800a74c:	d0eb      	beq.n	800a726 <_strtod_l+0x526>
 800a74e:	f1c8 0800 	rsb	r8, r8, #0
 800a752:	f018 020f 	ands.w	r2, r8, #15
 800a756:	d00a      	beq.n	800a76e <_strtod_l+0x56e>
 800a758:	4b12      	ldr	r3, [pc, #72]	; (800a7a4 <_strtod_l+0x5a4>)
 800a75a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a75e:	4650      	mov	r0, sl
 800a760:	4659      	mov	r1, fp
 800a762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a766:	f7f6 f879 	bl	800085c <__aeabi_ddiv>
 800a76a:	4682      	mov	sl, r0
 800a76c:	468b      	mov	fp, r1
 800a76e:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a772:	d0d8      	beq.n	800a726 <_strtod_l+0x526>
 800a774:	f1b8 0f1f 	cmp.w	r8, #31
 800a778:	dd1e      	ble.n	800a7b8 <_strtod_l+0x5b8>
 800a77a:	2500      	movs	r5, #0
 800a77c:	462e      	mov	r6, r5
 800a77e:	9509      	str	r5, [sp, #36]	; 0x24
 800a780:	9507      	str	r5, [sp, #28]
 800a782:	2322      	movs	r3, #34	; 0x22
 800a784:	f04f 0a00 	mov.w	sl, #0
 800a788:	f04f 0b00 	mov.w	fp, #0
 800a78c:	6023      	str	r3, [r4, #0]
 800a78e:	e789      	b.n	800a6a4 <_strtod_l+0x4a4>
 800a790:	0800e661 	.word	0x0800e661
 800a794:	0800e69c 	.word	0x0800e69c
 800a798:	0800e659 	.word	0x0800e659
 800a79c:	0800e78f 	.word	0x0800e78f
 800a7a0:	0800e78b 	.word	0x0800e78b
 800a7a4:	0800e978 	.word	0x0800e978
 800a7a8:	0800e950 	.word	0x0800e950
 800a7ac:	7ff00000 	.word	0x7ff00000
 800a7b0:	7ca00000 	.word	0x7ca00000
 800a7b4:	7fefffff 	.word	0x7fefffff
 800a7b8:	f018 0310 	ands.w	r3, r8, #16
 800a7bc:	bf18      	it	ne
 800a7be:	236a      	movne	r3, #106	; 0x6a
 800a7c0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800ab78 <_strtod_l+0x978>
 800a7c4:	9304      	str	r3, [sp, #16]
 800a7c6:	4650      	mov	r0, sl
 800a7c8:	4659      	mov	r1, fp
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	f018 0f01 	tst.w	r8, #1
 800a7d0:	d004      	beq.n	800a7dc <_strtod_l+0x5dc>
 800a7d2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a7d6:	f7f5 ff17 	bl	8000608 <__aeabi_dmul>
 800a7da:	2301      	movs	r3, #1
 800a7dc:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a7e0:	f109 0908 	add.w	r9, r9, #8
 800a7e4:	d1f2      	bne.n	800a7cc <_strtod_l+0x5cc>
 800a7e6:	b10b      	cbz	r3, 800a7ec <_strtod_l+0x5ec>
 800a7e8:	4682      	mov	sl, r0
 800a7ea:	468b      	mov	fp, r1
 800a7ec:	9b04      	ldr	r3, [sp, #16]
 800a7ee:	b1bb      	cbz	r3, 800a820 <_strtod_l+0x620>
 800a7f0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800a7f4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	4659      	mov	r1, fp
 800a7fc:	dd10      	ble.n	800a820 <_strtod_l+0x620>
 800a7fe:	2b1f      	cmp	r3, #31
 800a800:	f340 8128 	ble.w	800aa54 <_strtod_l+0x854>
 800a804:	2b34      	cmp	r3, #52	; 0x34
 800a806:	bfde      	ittt	le
 800a808:	3b20      	suble	r3, #32
 800a80a:	f04f 32ff 	movle.w	r2, #4294967295
 800a80e:	fa02 f303 	lslle.w	r3, r2, r3
 800a812:	f04f 0a00 	mov.w	sl, #0
 800a816:	bfcc      	ite	gt
 800a818:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a81c:	ea03 0b01 	andle.w	fp, r3, r1
 800a820:	2200      	movs	r2, #0
 800a822:	2300      	movs	r3, #0
 800a824:	4650      	mov	r0, sl
 800a826:	4659      	mov	r1, fp
 800a828:	f7f6 f956 	bl	8000ad8 <__aeabi_dcmpeq>
 800a82c:	2800      	cmp	r0, #0
 800a82e:	d1a4      	bne.n	800a77a <_strtod_l+0x57a>
 800a830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a832:	9300      	str	r3, [sp, #0]
 800a834:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a836:	462b      	mov	r3, r5
 800a838:	463a      	mov	r2, r7
 800a83a:	4620      	mov	r0, r4
 800a83c:	f001 ff88 	bl	800c750 <__s2b>
 800a840:	9009      	str	r0, [sp, #36]	; 0x24
 800a842:	2800      	cmp	r0, #0
 800a844:	f43f af24 	beq.w	800a690 <_strtod_l+0x490>
 800a848:	9b07      	ldr	r3, [sp, #28]
 800a84a:	1b9e      	subs	r6, r3, r6
 800a84c:	9b08      	ldr	r3, [sp, #32]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	bfb4      	ite	lt
 800a852:	4633      	movlt	r3, r6
 800a854:	2300      	movge	r3, #0
 800a856:	9310      	str	r3, [sp, #64]	; 0x40
 800a858:	9b08      	ldr	r3, [sp, #32]
 800a85a:	2500      	movs	r5, #0
 800a85c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a860:	9318      	str	r3, [sp, #96]	; 0x60
 800a862:	462e      	mov	r6, r5
 800a864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a866:	4620      	mov	r0, r4
 800a868:	6859      	ldr	r1, [r3, #4]
 800a86a:	f001 fec5 	bl	800c5f8 <_Balloc>
 800a86e:	9007      	str	r0, [sp, #28]
 800a870:	2800      	cmp	r0, #0
 800a872:	f43f af11 	beq.w	800a698 <_strtod_l+0x498>
 800a876:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a878:	691a      	ldr	r2, [r3, #16]
 800a87a:	3202      	adds	r2, #2
 800a87c:	f103 010c 	add.w	r1, r3, #12
 800a880:	0092      	lsls	r2, r2, #2
 800a882:	300c      	adds	r0, #12
 800a884:	f7fe ffe8 	bl	8009858 <memcpy>
 800a888:	ec4b ab10 	vmov	d0, sl, fp
 800a88c:	aa20      	add	r2, sp, #128	; 0x80
 800a88e:	a91f      	add	r1, sp, #124	; 0x7c
 800a890:	4620      	mov	r0, r4
 800a892:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800a896:	f002 fa97 	bl	800cdc8 <__d2b>
 800a89a:	901e      	str	r0, [sp, #120]	; 0x78
 800a89c:	2800      	cmp	r0, #0
 800a89e:	f43f aefb 	beq.w	800a698 <_strtod_l+0x498>
 800a8a2:	2101      	movs	r1, #1
 800a8a4:	4620      	mov	r0, r4
 800a8a6:	f001 ffed 	bl	800c884 <__i2b>
 800a8aa:	4606      	mov	r6, r0
 800a8ac:	2800      	cmp	r0, #0
 800a8ae:	f43f aef3 	beq.w	800a698 <_strtod_l+0x498>
 800a8b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a8b4:	9904      	ldr	r1, [sp, #16]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	bfab      	itete	ge
 800a8ba:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800a8bc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800a8be:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800a8c0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800a8c4:	bfac      	ite	ge
 800a8c6:	eb03 0902 	addge.w	r9, r3, r2
 800a8ca:	1ad7      	sublt	r7, r2, r3
 800a8cc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a8ce:	eba3 0801 	sub.w	r8, r3, r1
 800a8d2:	4490      	add	r8, r2
 800a8d4:	4ba3      	ldr	r3, [pc, #652]	; (800ab64 <_strtod_l+0x964>)
 800a8d6:	f108 38ff 	add.w	r8, r8, #4294967295
 800a8da:	4598      	cmp	r8, r3
 800a8dc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a8e0:	f280 80cc 	bge.w	800aa7c <_strtod_l+0x87c>
 800a8e4:	eba3 0308 	sub.w	r3, r3, r8
 800a8e8:	2b1f      	cmp	r3, #31
 800a8ea:	eba2 0203 	sub.w	r2, r2, r3
 800a8ee:	f04f 0101 	mov.w	r1, #1
 800a8f2:	f300 80b6 	bgt.w	800aa62 <_strtod_l+0x862>
 800a8f6:	fa01 f303 	lsl.w	r3, r1, r3
 800a8fa:	9311      	str	r3, [sp, #68]	; 0x44
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	930c      	str	r3, [sp, #48]	; 0x30
 800a900:	eb09 0802 	add.w	r8, r9, r2
 800a904:	9b04      	ldr	r3, [sp, #16]
 800a906:	45c1      	cmp	r9, r8
 800a908:	4417      	add	r7, r2
 800a90a:	441f      	add	r7, r3
 800a90c:	464b      	mov	r3, r9
 800a90e:	bfa8      	it	ge
 800a910:	4643      	movge	r3, r8
 800a912:	42bb      	cmp	r3, r7
 800a914:	bfa8      	it	ge
 800a916:	463b      	movge	r3, r7
 800a918:	2b00      	cmp	r3, #0
 800a91a:	bfc2      	ittt	gt
 800a91c:	eba8 0803 	subgt.w	r8, r8, r3
 800a920:	1aff      	subgt	r7, r7, r3
 800a922:	eba9 0903 	subgt.w	r9, r9, r3
 800a926:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a928:	2b00      	cmp	r3, #0
 800a92a:	dd17      	ble.n	800a95c <_strtod_l+0x75c>
 800a92c:	4631      	mov	r1, r6
 800a92e:	461a      	mov	r2, r3
 800a930:	4620      	mov	r0, r4
 800a932:	f002 f863 	bl	800c9fc <__pow5mult>
 800a936:	4606      	mov	r6, r0
 800a938:	2800      	cmp	r0, #0
 800a93a:	f43f aead 	beq.w	800a698 <_strtod_l+0x498>
 800a93e:	4601      	mov	r1, r0
 800a940:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a942:	4620      	mov	r0, r4
 800a944:	f001 ffb4 	bl	800c8b0 <__multiply>
 800a948:	900f      	str	r0, [sp, #60]	; 0x3c
 800a94a:	2800      	cmp	r0, #0
 800a94c:	f43f aea4 	beq.w	800a698 <_strtod_l+0x498>
 800a950:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a952:	4620      	mov	r0, r4
 800a954:	f001 fe90 	bl	800c678 <_Bfree>
 800a958:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a95a:	931e      	str	r3, [sp, #120]	; 0x78
 800a95c:	f1b8 0f00 	cmp.w	r8, #0
 800a960:	f300 8091 	bgt.w	800aa86 <_strtod_l+0x886>
 800a964:	9b08      	ldr	r3, [sp, #32]
 800a966:	2b00      	cmp	r3, #0
 800a968:	dd08      	ble.n	800a97c <_strtod_l+0x77c>
 800a96a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a96c:	9907      	ldr	r1, [sp, #28]
 800a96e:	4620      	mov	r0, r4
 800a970:	f002 f844 	bl	800c9fc <__pow5mult>
 800a974:	9007      	str	r0, [sp, #28]
 800a976:	2800      	cmp	r0, #0
 800a978:	f43f ae8e 	beq.w	800a698 <_strtod_l+0x498>
 800a97c:	2f00      	cmp	r7, #0
 800a97e:	dd08      	ble.n	800a992 <_strtod_l+0x792>
 800a980:	9907      	ldr	r1, [sp, #28]
 800a982:	463a      	mov	r2, r7
 800a984:	4620      	mov	r0, r4
 800a986:	f002 f893 	bl	800cab0 <__lshift>
 800a98a:	9007      	str	r0, [sp, #28]
 800a98c:	2800      	cmp	r0, #0
 800a98e:	f43f ae83 	beq.w	800a698 <_strtod_l+0x498>
 800a992:	f1b9 0f00 	cmp.w	r9, #0
 800a996:	dd08      	ble.n	800a9aa <_strtod_l+0x7aa>
 800a998:	4631      	mov	r1, r6
 800a99a:	464a      	mov	r2, r9
 800a99c:	4620      	mov	r0, r4
 800a99e:	f002 f887 	bl	800cab0 <__lshift>
 800a9a2:	4606      	mov	r6, r0
 800a9a4:	2800      	cmp	r0, #0
 800a9a6:	f43f ae77 	beq.w	800a698 <_strtod_l+0x498>
 800a9aa:	9a07      	ldr	r2, [sp, #28]
 800a9ac:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a9ae:	4620      	mov	r0, r4
 800a9b0:	f002 f906 	bl	800cbc0 <__mdiff>
 800a9b4:	4605      	mov	r5, r0
 800a9b6:	2800      	cmp	r0, #0
 800a9b8:	f43f ae6e 	beq.w	800a698 <_strtod_l+0x498>
 800a9bc:	68c3      	ldr	r3, [r0, #12]
 800a9be:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	60c3      	str	r3, [r0, #12]
 800a9c4:	4631      	mov	r1, r6
 800a9c6:	f002 f8df 	bl	800cb88 <__mcmp>
 800a9ca:	2800      	cmp	r0, #0
 800a9cc:	da65      	bge.n	800aa9a <_strtod_l+0x89a>
 800a9ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9d0:	ea53 030a 	orrs.w	r3, r3, sl
 800a9d4:	f040 8087 	bne.w	800aae6 <_strtod_l+0x8e6>
 800a9d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	f040 8082 	bne.w	800aae6 <_strtod_l+0x8e6>
 800a9e2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a9e6:	0d1b      	lsrs	r3, r3, #20
 800a9e8:	051b      	lsls	r3, r3, #20
 800a9ea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a9ee:	d97a      	bls.n	800aae6 <_strtod_l+0x8e6>
 800a9f0:	696b      	ldr	r3, [r5, #20]
 800a9f2:	b913      	cbnz	r3, 800a9fa <_strtod_l+0x7fa>
 800a9f4:	692b      	ldr	r3, [r5, #16]
 800a9f6:	2b01      	cmp	r3, #1
 800a9f8:	dd75      	ble.n	800aae6 <_strtod_l+0x8e6>
 800a9fa:	4629      	mov	r1, r5
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	4620      	mov	r0, r4
 800aa00:	f002 f856 	bl	800cab0 <__lshift>
 800aa04:	4631      	mov	r1, r6
 800aa06:	4605      	mov	r5, r0
 800aa08:	f002 f8be 	bl	800cb88 <__mcmp>
 800aa0c:	2800      	cmp	r0, #0
 800aa0e:	dd6a      	ble.n	800aae6 <_strtod_l+0x8e6>
 800aa10:	9904      	ldr	r1, [sp, #16]
 800aa12:	4a55      	ldr	r2, [pc, #340]	; (800ab68 <_strtod_l+0x968>)
 800aa14:	465b      	mov	r3, fp
 800aa16:	2900      	cmp	r1, #0
 800aa18:	f000 8085 	beq.w	800ab26 <_strtod_l+0x926>
 800aa1c:	ea02 010b 	and.w	r1, r2, fp
 800aa20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800aa24:	dc7f      	bgt.n	800ab26 <_strtod_l+0x926>
 800aa26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800aa2a:	f77f aeaa 	ble.w	800a782 <_strtod_l+0x582>
 800aa2e:	4a4f      	ldr	r2, [pc, #316]	; (800ab6c <_strtod_l+0x96c>)
 800aa30:	2300      	movs	r3, #0
 800aa32:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800aa36:	4650      	mov	r0, sl
 800aa38:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800aa3c:	4659      	mov	r1, fp
 800aa3e:	f7f5 fde3 	bl	8000608 <__aeabi_dmul>
 800aa42:	460b      	mov	r3, r1
 800aa44:	4303      	orrs	r3, r0
 800aa46:	bf08      	it	eq
 800aa48:	2322      	moveq	r3, #34	; 0x22
 800aa4a:	4682      	mov	sl, r0
 800aa4c:	468b      	mov	fp, r1
 800aa4e:	bf08      	it	eq
 800aa50:	6023      	streq	r3, [r4, #0]
 800aa52:	e62b      	b.n	800a6ac <_strtod_l+0x4ac>
 800aa54:	f04f 32ff 	mov.w	r2, #4294967295
 800aa58:	fa02 f303 	lsl.w	r3, r2, r3
 800aa5c:	ea03 0a0a 	and.w	sl, r3, sl
 800aa60:	e6de      	b.n	800a820 <_strtod_l+0x620>
 800aa62:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800aa66:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800aa6a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800aa6e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800aa72:	fa01 f308 	lsl.w	r3, r1, r8
 800aa76:	930c      	str	r3, [sp, #48]	; 0x30
 800aa78:	9111      	str	r1, [sp, #68]	; 0x44
 800aa7a:	e741      	b.n	800a900 <_strtod_l+0x700>
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	930c      	str	r3, [sp, #48]	; 0x30
 800aa80:	2301      	movs	r3, #1
 800aa82:	9311      	str	r3, [sp, #68]	; 0x44
 800aa84:	e73c      	b.n	800a900 <_strtod_l+0x700>
 800aa86:	991e      	ldr	r1, [sp, #120]	; 0x78
 800aa88:	4642      	mov	r2, r8
 800aa8a:	4620      	mov	r0, r4
 800aa8c:	f002 f810 	bl	800cab0 <__lshift>
 800aa90:	901e      	str	r0, [sp, #120]	; 0x78
 800aa92:	2800      	cmp	r0, #0
 800aa94:	f47f af66 	bne.w	800a964 <_strtod_l+0x764>
 800aa98:	e5fe      	b.n	800a698 <_strtod_l+0x498>
 800aa9a:	465f      	mov	r7, fp
 800aa9c:	d16e      	bne.n	800ab7c <_strtod_l+0x97c>
 800aa9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aaa0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aaa4:	b342      	cbz	r2, 800aaf8 <_strtod_l+0x8f8>
 800aaa6:	4a32      	ldr	r2, [pc, #200]	; (800ab70 <_strtod_l+0x970>)
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d128      	bne.n	800aafe <_strtod_l+0x8fe>
 800aaac:	9b04      	ldr	r3, [sp, #16]
 800aaae:	4650      	mov	r0, sl
 800aab0:	b1eb      	cbz	r3, 800aaee <_strtod_l+0x8ee>
 800aab2:	4a2d      	ldr	r2, [pc, #180]	; (800ab68 <_strtod_l+0x968>)
 800aab4:	403a      	ands	r2, r7
 800aab6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800aaba:	f04f 31ff 	mov.w	r1, #4294967295
 800aabe:	d819      	bhi.n	800aaf4 <_strtod_l+0x8f4>
 800aac0:	0d12      	lsrs	r2, r2, #20
 800aac2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800aac6:	fa01 f303 	lsl.w	r3, r1, r3
 800aaca:	4298      	cmp	r0, r3
 800aacc:	d117      	bne.n	800aafe <_strtod_l+0x8fe>
 800aace:	4b29      	ldr	r3, [pc, #164]	; (800ab74 <_strtod_l+0x974>)
 800aad0:	429f      	cmp	r7, r3
 800aad2:	d102      	bne.n	800aada <_strtod_l+0x8da>
 800aad4:	3001      	adds	r0, #1
 800aad6:	f43f addf 	beq.w	800a698 <_strtod_l+0x498>
 800aada:	4b23      	ldr	r3, [pc, #140]	; (800ab68 <_strtod_l+0x968>)
 800aadc:	403b      	ands	r3, r7
 800aade:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800aae2:	f04f 0a00 	mov.w	sl, #0
 800aae6:	9b04      	ldr	r3, [sp, #16]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d1a0      	bne.n	800aa2e <_strtod_l+0x82e>
 800aaec:	e5de      	b.n	800a6ac <_strtod_l+0x4ac>
 800aaee:	f04f 33ff 	mov.w	r3, #4294967295
 800aaf2:	e7ea      	b.n	800aaca <_strtod_l+0x8ca>
 800aaf4:	460b      	mov	r3, r1
 800aaf6:	e7e8      	b.n	800aaca <_strtod_l+0x8ca>
 800aaf8:	ea53 030a 	orrs.w	r3, r3, sl
 800aafc:	d088      	beq.n	800aa10 <_strtod_l+0x810>
 800aafe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab00:	b1db      	cbz	r3, 800ab3a <_strtod_l+0x93a>
 800ab02:	423b      	tst	r3, r7
 800ab04:	d0ef      	beq.n	800aae6 <_strtod_l+0x8e6>
 800ab06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab08:	9a04      	ldr	r2, [sp, #16]
 800ab0a:	4650      	mov	r0, sl
 800ab0c:	4659      	mov	r1, fp
 800ab0e:	b1c3      	cbz	r3, 800ab42 <_strtod_l+0x942>
 800ab10:	f7ff fb59 	bl	800a1c6 <sulp>
 800ab14:	4602      	mov	r2, r0
 800ab16:	460b      	mov	r3, r1
 800ab18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ab1c:	f7f5 fbbe 	bl	800029c <__adddf3>
 800ab20:	4682      	mov	sl, r0
 800ab22:	468b      	mov	fp, r1
 800ab24:	e7df      	b.n	800aae6 <_strtod_l+0x8e6>
 800ab26:	4013      	ands	r3, r2
 800ab28:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ab2c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ab30:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ab34:	f04f 3aff 	mov.w	sl, #4294967295
 800ab38:	e7d5      	b.n	800aae6 <_strtod_l+0x8e6>
 800ab3a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab3c:	ea13 0f0a 	tst.w	r3, sl
 800ab40:	e7e0      	b.n	800ab04 <_strtod_l+0x904>
 800ab42:	f7ff fb40 	bl	800a1c6 <sulp>
 800ab46:	4602      	mov	r2, r0
 800ab48:	460b      	mov	r3, r1
 800ab4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ab4e:	f7f5 fba3 	bl	8000298 <__aeabi_dsub>
 800ab52:	2200      	movs	r2, #0
 800ab54:	2300      	movs	r3, #0
 800ab56:	4682      	mov	sl, r0
 800ab58:	468b      	mov	fp, r1
 800ab5a:	f7f5 ffbd 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	d0c1      	beq.n	800aae6 <_strtod_l+0x8e6>
 800ab62:	e60e      	b.n	800a782 <_strtod_l+0x582>
 800ab64:	fffffc02 	.word	0xfffffc02
 800ab68:	7ff00000 	.word	0x7ff00000
 800ab6c:	39500000 	.word	0x39500000
 800ab70:	000fffff 	.word	0x000fffff
 800ab74:	7fefffff 	.word	0x7fefffff
 800ab78:	0800e6b0 	.word	0x0800e6b0
 800ab7c:	4631      	mov	r1, r6
 800ab7e:	4628      	mov	r0, r5
 800ab80:	f002 f97e 	bl	800ce80 <__ratio>
 800ab84:	ec59 8b10 	vmov	r8, r9, d0
 800ab88:	ee10 0a10 	vmov	r0, s0
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ab92:	4649      	mov	r1, r9
 800ab94:	f7f5 ffb4 	bl	8000b00 <__aeabi_dcmple>
 800ab98:	2800      	cmp	r0, #0
 800ab9a:	d07c      	beq.n	800ac96 <_strtod_l+0xa96>
 800ab9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d04c      	beq.n	800ac3c <_strtod_l+0xa3c>
 800aba2:	4b95      	ldr	r3, [pc, #596]	; (800adf8 <_strtod_l+0xbf8>)
 800aba4:	2200      	movs	r2, #0
 800aba6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800abaa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800adf8 <_strtod_l+0xbf8>
 800abae:	f04f 0800 	mov.w	r8, #0
 800abb2:	4b92      	ldr	r3, [pc, #584]	; (800adfc <_strtod_l+0xbfc>)
 800abb4:	403b      	ands	r3, r7
 800abb6:	9311      	str	r3, [sp, #68]	; 0x44
 800abb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800abba:	4b91      	ldr	r3, [pc, #580]	; (800ae00 <_strtod_l+0xc00>)
 800abbc:	429a      	cmp	r2, r3
 800abbe:	f040 80b2 	bne.w	800ad26 <_strtod_l+0xb26>
 800abc2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800abc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800abca:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800abce:	ec4b ab10 	vmov	d0, sl, fp
 800abd2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800abd6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800abda:	f002 f879 	bl	800ccd0 <__ulp>
 800abde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800abe2:	ec53 2b10 	vmov	r2, r3, d0
 800abe6:	f7f5 fd0f 	bl	8000608 <__aeabi_dmul>
 800abea:	4652      	mov	r2, sl
 800abec:	465b      	mov	r3, fp
 800abee:	f7f5 fb55 	bl	800029c <__adddf3>
 800abf2:	460b      	mov	r3, r1
 800abf4:	4981      	ldr	r1, [pc, #516]	; (800adfc <_strtod_l+0xbfc>)
 800abf6:	4a83      	ldr	r2, [pc, #524]	; (800ae04 <_strtod_l+0xc04>)
 800abf8:	4019      	ands	r1, r3
 800abfa:	4291      	cmp	r1, r2
 800abfc:	4682      	mov	sl, r0
 800abfe:	d95e      	bls.n	800acbe <_strtod_l+0xabe>
 800ac00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac02:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d103      	bne.n	800ac12 <_strtod_l+0xa12>
 800ac0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac0c:	3301      	adds	r3, #1
 800ac0e:	f43f ad43 	beq.w	800a698 <_strtod_l+0x498>
 800ac12:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800ae10 <_strtod_l+0xc10>
 800ac16:	f04f 3aff 	mov.w	sl, #4294967295
 800ac1a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ac1c:	4620      	mov	r0, r4
 800ac1e:	f001 fd2b 	bl	800c678 <_Bfree>
 800ac22:	9907      	ldr	r1, [sp, #28]
 800ac24:	4620      	mov	r0, r4
 800ac26:	f001 fd27 	bl	800c678 <_Bfree>
 800ac2a:	4631      	mov	r1, r6
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	f001 fd23 	bl	800c678 <_Bfree>
 800ac32:	4629      	mov	r1, r5
 800ac34:	4620      	mov	r0, r4
 800ac36:	f001 fd1f 	bl	800c678 <_Bfree>
 800ac3a:	e613      	b.n	800a864 <_strtod_l+0x664>
 800ac3c:	f1ba 0f00 	cmp.w	sl, #0
 800ac40:	d11b      	bne.n	800ac7a <_strtod_l+0xa7a>
 800ac42:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac46:	b9f3      	cbnz	r3, 800ac86 <_strtod_l+0xa86>
 800ac48:	4b6b      	ldr	r3, [pc, #428]	; (800adf8 <_strtod_l+0xbf8>)
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	4640      	mov	r0, r8
 800ac4e:	4649      	mov	r1, r9
 800ac50:	f7f5 ff4c 	bl	8000aec <__aeabi_dcmplt>
 800ac54:	b9d0      	cbnz	r0, 800ac8c <_strtod_l+0xa8c>
 800ac56:	4640      	mov	r0, r8
 800ac58:	4649      	mov	r1, r9
 800ac5a:	4b6b      	ldr	r3, [pc, #428]	; (800ae08 <_strtod_l+0xc08>)
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	f7f5 fcd3 	bl	8000608 <__aeabi_dmul>
 800ac62:	4680      	mov	r8, r0
 800ac64:	4689      	mov	r9, r1
 800ac66:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ac6a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800ac6e:	931b      	str	r3, [sp, #108]	; 0x6c
 800ac70:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800ac74:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ac78:	e79b      	b.n	800abb2 <_strtod_l+0x9b2>
 800ac7a:	f1ba 0f01 	cmp.w	sl, #1
 800ac7e:	d102      	bne.n	800ac86 <_strtod_l+0xa86>
 800ac80:	2f00      	cmp	r7, #0
 800ac82:	f43f ad7e 	beq.w	800a782 <_strtod_l+0x582>
 800ac86:	4b61      	ldr	r3, [pc, #388]	; (800ae0c <_strtod_l+0xc0c>)
 800ac88:	2200      	movs	r2, #0
 800ac8a:	e78c      	b.n	800aba6 <_strtod_l+0x9a6>
 800ac8c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ae08 <_strtod_l+0xc08>
 800ac90:	f04f 0800 	mov.w	r8, #0
 800ac94:	e7e7      	b.n	800ac66 <_strtod_l+0xa66>
 800ac96:	4b5c      	ldr	r3, [pc, #368]	; (800ae08 <_strtod_l+0xc08>)
 800ac98:	4640      	mov	r0, r8
 800ac9a:	4649      	mov	r1, r9
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	f7f5 fcb3 	bl	8000608 <__aeabi_dmul>
 800aca2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aca4:	4680      	mov	r8, r0
 800aca6:	4689      	mov	r9, r1
 800aca8:	b933      	cbnz	r3, 800acb8 <_strtod_l+0xab8>
 800acaa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800acae:	9012      	str	r0, [sp, #72]	; 0x48
 800acb0:	9313      	str	r3, [sp, #76]	; 0x4c
 800acb2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800acb6:	e7dd      	b.n	800ac74 <_strtod_l+0xa74>
 800acb8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800acbc:	e7f9      	b.n	800acb2 <_strtod_l+0xab2>
 800acbe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800acc2:	9b04      	ldr	r3, [sp, #16]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d1a8      	bne.n	800ac1a <_strtod_l+0xa1a>
 800acc8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800accc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800acce:	0d1b      	lsrs	r3, r3, #20
 800acd0:	051b      	lsls	r3, r3, #20
 800acd2:	429a      	cmp	r2, r3
 800acd4:	d1a1      	bne.n	800ac1a <_strtod_l+0xa1a>
 800acd6:	4640      	mov	r0, r8
 800acd8:	4649      	mov	r1, r9
 800acda:	f7f5 fff5 	bl	8000cc8 <__aeabi_d2lz>
 800acde:	f7f5 fc65 	bl	80005ac <__aeabi_l2d>
 800ace2:	4602      	mov	r2, r0
 800ace4:	460b      	mov	r3, r1
 800ace6:	4640      	mov	r0, r8
 800ace8:	4649      	mov	r1, r9
 800acea:	f7f5 fad5 	bl	8000298 <__aeabi_dsub>
 800acee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800acf0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800acf4:	ea43 030a 	orr.w	r3, r3, sl
 800acf8:	4313      	orrs	r3, r2
 800acfa:	4680      	mov	r8, r0
 800acfc:	4689      	mov	r9, r1
 800acfe:	d053      	beq.n	800ada8 <_strtod_l+0xba8>
 800ad00:	a335      	add	r3, pc, #212	; (adr r3, 800add8 <_strtod_l+0xbd8>)
 800ad02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad06:	f7f5 fef1 	bl	8000aec <__aeabi_dcmplt>
 800ad0a:	2800      	cmp	r0, #0
 800ad0c:	f47f acce 	bne.w	800a6ac <_strtod_l+0x4ac>
 800ad10:	a333      	add	r3, pc, #204	; (adr r3, 800ade0 <_strtod_l+0xbe0>)
 800ad12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad16:	4640      	mov	r0, r8
 800ad18:	4649      	mov	r1, r9
 800ad1a:	f7f5 ff05 	bl	8000b28 <__aeabi_dcmpgt>
 800ad1e:	2800      	cmp	r0, #0
 800ad20:	f43f af7b 	beq.w	800ac1a <_strtod_l+0xa1a>
 800ad24:	e4c2      	b.n	800a6ac <_strtod_l+0x4ac>
 800ad26:	9b04      	ldr	r3, [sp, #16]
 800ad28:	b333      	cbz	r3, 800ad78 <_strtod_l+0xb78>
 800ad2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad2c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ad30:	d822      	bhi.n	800ad78 <_strtod_l+0xb78>
 800ad32:	a32d      	add	r3, pc, #180	; (adr r3, 800ade8 <_strtod_l+0xbe8>)
 800ad34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad38:	4640      	mov	r0, r8
 800ad3a:	4649      	mov	r1, r9
 800ad3c:	f7f5 fee0 	bl	8000b00 <__aeabi_dcmple>
 800ad40:	b1a0      	cbz	r0, 800ad6c <_strtod_l+0xb6c>
 800ad42:	4649      	mov	r1, r9
 800ad44:	4640      	mov	r0, r8
 800ad46:	f7f5 ff37 	bl	8000bb8 <__aeabi_d2uiz>
 800ad4a:	2801      	cmp	r0, #1
 800ad4c:	bf38      	it	cc
 800ad4e:	2001      	movcc	r0, #1
 800ad50:	f7f5 fbe0 	bl	8000514 <__aeabi_ui2d>
 800ad54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad56:	4680      	mov	r8, r0
 800ad58:	4689      	mov	r9, r1
 800ad5a:	bb13      	cbnz	r3, 800ada2 <_strtod_l+0xba2>
 800ad5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ad60:	9014      	str	r0, [sp, #80]	; 0x50
 800ad62:	9315      	str	r3, [sp, #84]	; 0x54
 800ad64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ad68:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ad6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ad70:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ad74:	1a9b      	subs	r3, r3, r2
 800ad76:	930d      	str	r3, [sp, #52]	; 0x34
 800ad78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad7c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800ad80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ad84:	f001 ffa4 	bl	800ccd0 <__ulp>
 800ad88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad8c:	ec53 2b10 	vmov	r2, r3, d0
 800ad90:	f7f5 fc3a 	bl	8000608 <__aeabi_dmul>
 800ad94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ad98:	f7f5 fa80 	bl	800029c <__adddf3>
 800ad9c:	4682      	mov	sl, r0
 800ad9e:	468b      	mov	fp, r1
 800ada0:	e78f      	b.n	800acc2 <_strtod_l+0xac2>
 800ada2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800ada6:	e7dd      	b.n	800ad64 <_strtod_l+0xb64>
 800ada8:	a311      	add	r3, pc, #68	; (adr r3, 800adf0 <_strtod_l+0xbf0>)
 800adaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adae:	f7f5 fe9d 	bl	8000aec <__aeabi_dcmplt>
 800adb2:	e7b4      	b.n	800ad1e <_strtod_l+0xb1e>
 800adb4:	2300      	movs	r3, #0
 800adb6:	930e      	str	r3, [sp, #56]	; 0x38
 800adb8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800adba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800adbc:	6013      	str	r3, [r2, #0]
 800adbe:	f7ff ba65 	b.w	800a28c <_strtod_l+0x8c>
 800adc2:	2b65      	cmp	r3, #101	; 0x65
 800adc4:	f43f ab5d 	beq.w	800a482 <_strtod_l+0x282>
 800adc8:	2b45      	cmp	r3, #69	; 0x45
 800adca:	f43f ab5a 	beq.w	800a482 <_strtod_l+0x282>
 800adce:	2201      	movs	r2, #1
 800add0:	f7ff bb92 	b.w	800a4f8 <_strtod_l+0x2f8>
 800add4:	f3af 8000 	nop.w
 800add8:	94a03595 	.word	0x94a03595
 800addc:	3fdfffff 	.word	0x3fdfffff
 800ade0:	35afe535 	.word	0x35afe535
 800ade4:	3fe00000 	.word	0x3fe00000
 800ade8:	ffc00000 	.word	0xffc00000
 800adec:	41dfffff 	.word	0x41dfffff
 800adf0:	94a03595 	.word	0x94a03595
 800adf4:	3fcfffff 	.word	0x3fcfffff
 800adf8:	3ff00000 	.word	0x3ff00000
 800adfc:	7ff00000 	.word	0x7ff00000
 800ae00:	7fe00000 	.word	0x7fe00000
 800ae04:	7c9fffff 	.word	0x7c9fffff
 800ae08:	3fe00000 	.word	0x3fe00000
 800ae0c:	bff00000 	.word	0xbff00000
 800ae10:	7fefffff 	.word	0x7fefffff

0800ae14 <strtod>:
 800ae14:	460a      	mov	r2, r1
 800ae16:	4601      	mov	r1, r0
 800ae18:	4802      	ldr	r0, [pc, #8]	; (800ae24 <strtod+0x10>)
 800ae1a:	4b03      	ldr	r3, [pc, #12]	; (800ae28 <strtod+0x14>)
 800ae1c:	6800      	ldr	r0, [r0, #0]
 800ae1e:	f7ff b9ef 	b.w	800a200 <_strtod_l>
 800ae22:	bf00      	nop
 800ae24:	20000054 	.word	0x20000054
 800ae28:	200000bc 	.word	0x200000bc

0800ae2c <strtof>:
 800ae2c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800ae30:	4e26      	ldr	r6, [pc, #152]	; (800aecc <strtof+0xa0>)
 800ae32:	4b27      	ldr	r3, [pc, #156]	; (800aed0 <strtof+0xa4>)
 800ae34:	460a      	mov	r2, r1
 800ae36:	ed2d 8b02 	vpush	{d8}
 800ae3a:	4601      	mov	r1, r0
 800ae3c:	6830      	ldr	r0, [r6, #0]
 800ae3e:	f7ff f9df 	bl	800a200 <_strtod_l>
 800ae42:	ec55 4b10 	vmov	r4, r5, d0
 800ae46:	ee10 2a10 	vmov	r2, s0
 800ae4a:	ee10 0a10 	vmov	r0, s0
 800ae4e:	462b      	mov	r3, r5
 800ae50:	4629      	mov	r1, r5
 800ae52:	f7f5 fe73 	bl	8000b3c <__aeabi_dcmpun>
 800ae56:	b190      	cbz	r0, 800ae7e <strtof+0x52>
 800ae58:	2d00      	cmp	r5, #0
 800ae5a:	481e      	ldr	r0, [pc, #120]	; (800aed4 <strtof+0xa8>)
 800ae5c:	da09      	bge.n	800ae72 <strtof+0x46>
 800ae5e:	f002 fc0f 	bl	800d680 <nanf>
 800ae62:	eeb1 8a40 	vneg.f32	s16, s0
 800ae66:	eeb0 0a48 	vmov.f32	s0, s16
 800ae6a:	ecbd 8b02 	vpop	{d8}
 800ae6e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800ae72:	ecbd 8b02 	vpop	{d8}
 800ae76:	e8bd 4370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, lr}
 800ae7a:	f002 bc01 	b.w	800d680 <nanf>
 800ae7e:	4620      	mov	r0, r4
 800ae80:	4629      	mov	r1, r5
 800ae82:	f7f5 feb9 	bl	8000bf8 <__aeabi_d2f>
 800ae86:	ee08 0a10 	vmov	s16, r0
 800ae8a:	eddf 7a13 	vldr	s15, [pc, #76]	; 800aed8 <strtof+0xac>
 800ae8e:	eeb0 7ac8 	vabs.f32	s14, s16
 800ae92:	eeb4 7a67 	vcmp.f32	s14, s15
 800ae96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae9a:	dde4      	ble.n	800ae66 <strtof+0x3a>
 800ae9c:	f025 4900 	bic.w	r9, r5, #2147483648	; 0x80000000
 800aea0:	4b0e      	ldr	r3, [pc, #56]	; (800aedc <strtof+0xb0>)
 800aea2:	f04f 32ff 	mov.w	r2, #4294967295
 800aea6:	4620      	mov	r0, r4
 800aea8:	4649      	mov	r1, r9
 800aeaa:	f7f5 fe47 	bl	8000b3c <__aeabi_dcmpun>
 800aeae:	b940      	cbnz	r0, 800aec2 <strtof+0x96>
 800aeb0:	4b0a      	ldr	r3, [pc, #40]	; (800aedc <strtof+0xb0>)
 800aeb2:	f04f 32ff 	mov.w	r2, #4294967295
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	4649      	mov	r1, r9
 800aeba:	f7f5 fe21 	bl	8000b00 <__aeabi_dcmple>
 800aebe:	2800      	cmp	r0, #0
 800aec0:	d0d1      	beq.n	800ae66 <strtof+0x3a>
 800aec2:	6833      	ldr	r3, [r6, #0]
 800aec4:	2222      	movs	r2, #34	; 0x22
 800aec6:	601a      	str	r2, [r3, #0]
 800aec8:	e7cd      	b.n	800ae66 <strtof+0x3a>
 800aeca:	bf00      	nop
 800aecc:	20000054 	.word	0x20000054
 800aed0:	200000bc 	.word	0x200000bc
 800aed4:	0800e78b 	.word	0x0800e78b
 800aed8:	7f7fffff 	.word	0x7f7fffff
 800aedc:	7fefffff 	.word	0x7fefffff

0800aee0 <strtok>:
 800aee0:	4b16      	ldr	r3, [pc, #88]	; (800af3c <strtok+0x5c>)
 800aee2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aee4:	681e      	ldr	r6, [r3, #0]
 800aee6:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800aee8:	4605      	mov	r5, r0
 800aeea:	b9fc      	cbnz	r4, 800af2c <strtok+0x4c>
 800aeec:	2050      	movs	r0, #80	; 0x50
 800aeee:	9101      	str	r1, [sp, #4]
 800aef0:	f001 fb68 	bl	800c5c4 <malloc>
 800aef4:	9901      	ldr	r1, [sp, #4]
 800aef6:	65b0      	str	r0, [r6, #88]	; 0x58
 800aef8:	4602      	mov	r2, r0
 800aefa:	b920      	cbnz	r0, 800af06 <strtok+0x26>
 800aefc:	4b10      	ldr	r3, [pc, #64]	; (800af40 <strtok+0x60>)
 800aefe:	4811      	ldr	r0, [pc, #68]	; (800af44 <strtok+0x64>)
 800af00:	2157      	movs	r1, #87	; 0x57
 800af02:	f000 f849 	bl	800af98 <__assert_func>
 800af06:	e9c0 4400 	strd	r4, r4, [r0]
 800af0a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800af0e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800af12:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800af16:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800af1a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800af1e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800af22:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800af26:	6184      	str	r4, [r0, #24]
 800af28:	7704      	strb	r4, [r0, #28]
 800af2a:	6244      	str	r4, [r0, #36]	; 0x24
 800af2c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800af2e:	2301      	movs	r3, #1
 800af30:	4628      	mov	r0, r5
 800af32:	b002      	add	sp, #8
 800af34:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800af38:	f000 b806 	b.w	800af48 <__strtok_r>
 800af3c:	20000054 	.word	0x20000054
 800af40:	0800e6d8 	.word	0x0800e6d8
 800af44:	0800e6ef 	.word	0x0800e6ef

0800af48 <__strtok_r>:
 800af48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af4a:	b908      	cbnz	r0, 800af50 <__strtok_r+0x8>
 800af4c:	6810      	ldr	r0, [r2, #0]
 800af4e:	b188      	cbz	r0, 800af74 <__strtok_r+0x2c>
 800af50:	4604      	mov	r4, r0
 800af52:	4620      	mov	r0, r4
 800af54:	f814 5b01 	ldrb.w	r5, [r4], #1
 800af58:	460f      	mov	r7, r1
 800af5a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800af5e:	b91e      	cbnz	r6, 800af68 <__strtok_r+0x20>
 800af60:	b965      	cbnz	r5, 800af7c <__strtok_r+0x34>
 800af62:	6015      	str	r5, [r2, #0]
 800af64:	4628      	mov	r0, r5
 800af66:	e005      	b.n	800af74 <__strtok_r+0x2c>
 800af68:	42b5      	cmp	r5, r6
 800af6a:	d1f6      	bne.n	800af5a <__strtok_r+0x12>
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d1f0      	bne.n	800af52 <__strtok_r+0xa>
 800af70:	6014      	str	r4, [r2, #0]
 800af72:	7003      	strb	r3, [r0, #0]
 800af74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af76:	461c      	mov	r4, r3
 800af78:	e00c      	b.n	800af94 <__strtok_r+0x4c>
 800af7a:	b915      	cbnz	r5, 800af82 <__strtok_r+0x3a>
 800af7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800af80:	460e      	mov	r6, r1
 800af82:	f816 5b01 	ldrb.w	r5, [r6], #1
 800af86:	42ab      	cmp	r3, r5
 800af88:	d1f7      	bne.n	800af7a <__strtok_r+0x32>
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d0f3      	beq.n	800af76 <__strtok_r+0x2e>
 800af8e:	2300      	movs	r3, #0
 800af90:	f804 3c01 	strb.w	r3, [r4, #-1]
 800af94:	6014      	str	r4, [r2, #0]
 800af96:	e7ed      	b.n	800af74 <__strtok_r+0x2c>

0800af98 <__assert_func>:
 800af98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af9a:	4614      	mov	r4, r2
 800af9c:	461a      	mov	r2, r3
 800af9e:	4b09      	ldr	r3, [pc, #36]	; (800afc4 <__assert_func+0x2c>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4605      	mov	r5, r0
 800afa4:	68d8      	ldr	r0, [r3, #12]
 800afa6:	b14c      	cbz	r4, 800afbc <__assert_func+0x24>
 800afa8:	4b07      	ldr	r3, [pc, #28]	; (800afc8 <__assert_func+0x30>)
 800afaa:	9100      	str	r1, [sp, #0]
 800afac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800afb0:	4906      	ldr	r1, [pc, #24]	; (800afcc <__assert_func+0x34>)
 800afb2:	462b      	mov	r3, r5
 800afb4:	f000 ff5e 	bl	800be74 <fiprintf>
 800afb8:	f002 fc9e 	bl	800d8f8 <abort>
 800afbc:	4b04      	ldr	r3, [pc, #16]	; (800afd0 <__assert_func+0x38>)
 800afbe:	461c      	mov	r4, r3
 800afc0:	e7f3      	b.n	800afaa <__assert_func+0x12>
 800afc2:	bf00      	nop
 800afc4:	20000054 	.word	0x20000054
 800afc8:	0800e750 	.word	0x0800e750
 800afcc:	0800e75d 	.word	0x0800e75d
 800afd0:	0800e78b 	.word	0x0800e78b

0800afd4 <quorem>:
 800afd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afd8:	6903      	ldr	r3, [r0, #16]
 800afda:	690c      	ldr	r4, [r1, #16]
 800afdc:	42a3      	cmp	r3, r4
 800afde:	4607      	mov	r7, r0
 800afe0:	f2c0 8081 	blt.w	800b0e6 <quorem+0x112>
 800afe4:	3c01      	subs	r4, #1
 800afe6:	f101 0814 	add.w	r8, r1, #20
 800afea:	f100 0514 	add.w	r5, r0, #20
 800afee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aff2:	9301      	str	r3, [sp, #4]
 800aff4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aff8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800affc:	3301      	adds	r3, #1
 800affe:	429a      	cmp	r2, r3
 800b000:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b004:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b008:	fbb2 f6f3 	udiv	r6, r2, r3
 800b00c:	d331      	bcc.n	800b072 <quorem+0x9e>
 800b00e:	f04f 0e00 	mov.w	lr, #0
 800b012:	4640      	mov	r0, r8
 800b014:	46ac      	mov	ip, r5
 800b016:	46f2      	mov	sl, lr
 800b018:	f850 2b04 	ldr.w	r2, [r0], #4
 800b01c:	b293      	uxth	r3, r2
 800b01e:	fb06 e303 	mla	r3, r6, r3, lr
 800b022:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b026:	b29b      	uxth	r3, r3
 800b028:	ebaa 0303 	sub.w	r3, sl, r3
 800b02c:	0c12      	lsrs	r2, r2, #16
 800b02e:	f8dc a000 	ldr.w	sl, [ip]
 800b032:	fb06 e202 	mla	r2, r6, r2, lr
 800b036:	fa13 f38a 	uxtah	r3, r3, sl
 800b03a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b03e:	fa1f fa82 	uxth.w	sl, r2
 800b042:	f8dc 2000 	ldr.w	r2, [ip]
 800b046:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800b04a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b04e:	b29b      	uxth	r3, r3
 800b050:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b054:	4581      	cmp	r9, r0
 800b056:	f84c 3b04 	str.w	r3, [ip], #4
 800b05a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b05e:	d2db      	bcs.n	800b018 <quorem+0x44>
 800b060:	f855 300b 	ldr.w	r3, [r5, fp]
 800b064:	b92b      	cbnz	r3, 800b072 <quorem+0x9e>
 800b066:	9b01      	ldr	r3, [sp, #4]
 800b068:	3b04      	subs	r3, #4
 800b06a:	429d      	cmp	r5, r3
 800b06c:	461a      	mov	r2, r3
 800b06e:	d32e      	bcc.n	800b0ce <quorem+0xfa>
 800b070:	613c      	str	r4, [r7, #16]
 800b072:	4638      	mov	r0, r7
 800b074:	f001 fd88 	bl	800cb88 <__mcmp>
 800b078:	2800      	cmp	r0, #0
 800b07a:	db24      	blt.n	800b0c6 <quorem+0xf2>
 800b07c:	3601      	adds	r6, #1
 800b07e:	4628      	mov	r0, r5
 800b080:	f04f 0c00 	mov.w	ip, #0
 800b084:	f858 2b04 	ldr.w	r2, [r8], #4
 800b088:	f8d0 e000 	ldr.w	lr, [r0]
 800b08c:	b293      	uxth	r3, r2
 800b08e:	ebac 0303 	sub.w	r3, ip, r3
 800b092:	0c12      	lsrs	r2, r2, #16
 800b094:	fa13 f38e 	uxtah	r3, r3, lr
 800b098:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b09c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b0a6:	45c1      	cmp	r9, r8
 800b0a8:	f840 3b04 	str.w	r3, [r0], #4
 800b0ac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b0b0:	d2e8      	bcs.n	800b084 <quorem+0xb0>
 800b0b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b0b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b0ba:	b922      	cbnz	r2, 800b0c6 <quorem+0xf2>
 800b0bc:	3b04      	subs	r3, #4
 800b0be:	429d      	cmp	r5, r3
 800b0c0:	461a      	mov	r2, r3
 800b0c2:	d30a      	bcc.n	800b0da <quorem+0x106>
 800b0c4:	613c      	str	r4, [r7, #16]
 800b0c6:	4630      	mov	r0, r6
 800b0c8:	b003      	add	sp, #12
 800b0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ce:	6812      	ldr	r2, [r2, #0]
 800b0d0:	3b04      	subs	r3, #4
 800b0d2:	2a00      	cmp	r2, #0
 800b0d4:	d1cc      	bne.n	800b070 <quorem+0x9c>
 800b0d6:	3c01      	subs	r4, #1
 800b0d8:	e7c7      	b.n	800b06a <quorem+0x96>
 800b0da:	6812      	ldr	r2, [r2, #0]
 800b0dc:	3b04      	subs	r3, #4
 800b0de:	2a00      	cmp	r2, #0
 800b0e0:	d1f0      	bne.n	800b0c4 <quorem+0xf0>
 800b0e2:	3c01      	subs	r4, #1
 800b0e4:	e7eb      	b.n	800b0be <quorem+0xea>
 800b0e6:	2000      	movs	r0, #0
 800b0e8:	e7ee      	b.n	800b0c8 <quorem+0xf4>
 800b0ea:	0000      	movs	r0, r0
 800b0ec:	0000      	movs	r0, r0
	...

0800b0f0 <_dtoa_r>:
 800b0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0f4:	ed2d 8b02 	vpush	{d8}
 800b0f8:	ec57 6b10 	vmov	r6, r7, d0
 800b0fc:	b095      	sub	sp, #84	; 0x54
 800b0fe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b100:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b104:	9105      	str	r1, [sp, #20]
 800b106:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800b10a:	4604      	mov	r4, r0
 800b10c:	9209      	str	r2, [sp, #36]	; 0x24
 800b10e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b110:	b975      	cbnz	r5, 800b130 <_dtoa_r+0x40>
 800b112:	2010      	movs	r0, #16
 800b114:	f001 fa56 	bl	800c5c4 <malloc>
 800b118:	4602      	mov	r2, r0
 800b11a:	6260      	str	r0, [r4, #36]	; 0x24
 800b11c:	b920      	cbnz	r0, 800b128 <_dtoa_r+0x38>
 800b11e:	4bb2      	ldr	r3, [pc, #712]	; (800b3e8 <_dtoa_r+0x2f8>)
 800b120:	21ea      	movs	r1, #234	; 0xea
 800b122:	48b2      	ldr	r0, [pc, #712]	; (800b3ec <_dtoa_r+0x2fc>)
 800b124:	f7ff ff38 	bl	800af98 <__assert_func>
 800b128:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b12c:	6005      	str	r5, [r0, #0]
 800b12e:	60c5      	str	r5, [r0, #12]
 800b130:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b132:	6819      	ldr	r1, [r3, #0]
 800b134:	b151      	cbz	r1, 800b14c <_dtoa_r+0x5c>
 800b136:	685a      	ldr	r2, [r3, #4]
 800b138:	604a      	str	r2, [r1, #4]
 800b13a:	2301      	movs	r3, #1
 800b13c:	4093      	lsls	r3, r2
 800b13e:	608b      	str	r3, [r1, #8]
 800b140:	4620      	mov	r0, r4
 800b142:	f001 fa99 	bl	800c678 <_Bfree>
 800b146:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b148:	2200      	movs	r2, #0
 800b14a:	601a      	str	r2, [r3, #0]
 800b14c:	1e3b      	subs	r3, r7, #0
 800b14e:	bfb9      	ittee	lt
 800b150:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b154:	9303      	strlt	r3, [sp, #12]
 800b156:	2300      	movge	r3, #0
 800b158:	f8c8 3000 	strge.w	r3, [r8]
 800b15c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800b160:	4ba3      	ldr	r3, [pc, #652]	; (800b3f0 <_dtoa_r+0x300>)
 800b162:	bfbc      	itt	lt
 800b164:	2201      	movlt	r2, #1
 800b166:	f8c8 2000 	strlt.w	r2, [r8]
 800b16a:	ea33 0309 	bics.w	r3, r3, r9
 800b16e:	d11b      	bne.n	800b1a8 <_dtoa_r+0xb8>
 800b170:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b172:	f242 730f 	movw	r3, #9999	; 0x270f
 800b176:	6013      	str	r3, [r2, #0]
 800b178:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b17c:	4333      	orrs	r3, r6
 800b17e:	f000 857a 	beq.w	800bc76 <_dtoa_r+0xb86>
 800b182:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b184:	b963      	cbnz	r3, 800b1a0 <_dtoa_r+0xb0>
 800b186:	4b9b      	ldr	r3, [pc, #620]	; (800b3f4 <_dtoa_r+0x304>)
 800b188:	e024      	b.n	800b1d4 <_dtoa_r+0xe4>
 800b18a:	4b9b      	ldr	r3, [pc, #620]	; (800b3f8 <_dtoa_r+0x308>)
 800b18c:	9300      	str	r3, [sp, #0]
 800b18e:	3308      	adds	r3, #8
 800b190:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b192:	6013      	str	r3, [r2, #0]
 800b194:	9800      	ldr	r0, [sp, #0]
 800b196:	b015      	add	sp, #84	; 0x54
 800b198:	ecbd 8b02 	vpop	{d8}
 800b19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1a0:	4b94      	ldr	r3, [pc, #592]	; (800b3f4 <_dtoa_r+0x304>)
 800b1a2:	9300      	str	r3, [sp, #0]
 800b1a4:	3303      	adds	r3, #3
 800b1a6:	e7f3      	b.n	800b190 <_dtoa_r+0xa0>
 800b1a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	ec51 0b17 	vmov	r0, r1, d7
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800b1b8:	f7f5 fc8e 	bl	8000ad8 <__aeabi_dcmpeq>
 800b1bc:	4680      	mov	r8, r0
 800b1be:	b158      	cbz	r0, 800b1d8 <_dtoa_r+0xe8>
 800b1c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	6013      	str	r3, [r2, #0]
 800b1c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	f000 8551 	beq.w	800bc70 <_dtoa_r+0xb80>
 800b1ce:	488b      	ldr	r0, [pc, #556]	; (800b3fc <_dtoa_r+0x30c>)
 800b1d0:	6018      	str	r0, [r3, #0]
 800b1d2:	1e43      	subs	r3, r0, #1
 800b1d4:	9300      	str	r3, [sp, #0]
 800b1d6:	e7dd      	b.n	800b194 <_dtoa_r+0xa4>
 800b1d8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800b1dc:	aa12      	add	r2, sp, #72	; 0x48
 800b1de:	a913      	add	r1, sp, #76	; 0x4c
 800b1e0:	4620      	mov	r0, r4
 800b1e2:	f001 fdf1 	bl	800cdc8 <__d2b>
 800b1e6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b1ea:	4683      	mov	fp, r0
 800b1ec:	2d00      	cmp	r5, #0
 800b1ee:	d07c      	beq.n	800b2ea <_dtoa_r+0x1fa>
 800b1f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1f2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800b1f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1fa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800b1fe:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b202:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b206:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b20a:	4b7d      	ldr	r3, [pc, #500]	; (800b400 <_dtoa_r+0x310>)
 800b20c:	2200      	movs	r2, #0
 800b20e:	4630      	mov	r0, r6
 800b210:	4639      	mov	r1, r7
 800b212:	f7f5 f841 	bl	8000298 <__aeabi_dsub>
 800b216:	a36e      	add	r3, pc, #440	; (adr r3, 800b3d0 <_dtoa_r+0x2e0>)
 800b218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b21c:	f7f5 f9f4 	bl	8000608 <__aeabi_dmul>
 800b220:	a36d      	add	r3, pc, #436	; (adr r3, 800b3d8 <_dtoa_r+0x2e8>)
 800b222:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b226:	f7f5 f839 	bl	800029c <__adddf3>
 800b22a:	4606      	mov	r6, r0
 800b22c:	4628      	mov	r0, r5
 800b22e:	460f      	mov	r7, r1
 800b230:	f7f5 f980 	bl	8000534 <__aeabi_i2d>
 800b234:	a36a      	add	r3, pc, #424	; (adr r3, 800b3e0 <_dtoa_r+0x2f0>)
 800b236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b23a:	f7f5 f9e5 	bl	8000608 <__aeabi_dmul>
 800b23e:	4602      	mov	r2, r0
 800b240:	460b      	mov	r3, r1
 800b242:	4630      	mov	r0, r6
 800b244:	4639      	mov	r1, r7
 800b246:	f7f5 f829 	bl	800029c <__adddf3>
 800b24a:	4606      	mov	r6, r0
 800b24c:	460f      	mov	r7, r1
 800b24e:	f7f5 fc8b 	bl	8000b68 <__aeabi_d2iz>
 800b252:	2200      	movs	r2, #0
 800b254:	4682      	mov	sl, r0
 800b256:	2300      	movs	r3, #0
 800b258:	4630      	mov	r0, r6
 800b25a:	4639      	mov	r1, r7
 800b25c:	f7f5 fc46 	bl	8000aec <__aeabi_dcmplt>
 800b260:	b148      	cbz	r0, 800b276 <_dtoa_r+0x186>
 800b262:	4650      	mov	r0, sl
 800b264:	f7f5 f966 	bl	8000534 <__aeabi_i2d>
 800b268:	4632      	mov	r2, r6
 800b26a:	463b      	mov	r3, r7
 800b26c:	f7f5 fc34 	bl	8000ad8 <__aeabi_dcmpeq>
 800b270:	b908      	cbnz	r0, 800b276 <_dtoa_r+0x186>
 800b272:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b276:	f1ba 0f16 	cmp.w	sl, #22
 800b27a:	d854      	bhi.n	800b326 <_dtoa_r+0x236>
 800b27c:	4b61      	ldr	r3, [pc, #388]	; (800b404 <_dtoa_r+0x314>)
 800b27e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b286:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b28a:	f7f5 fc2f 	bl	8000aec <__aeabi_dcmplt>
 800b28e:	2800      	cmp	r0, #0
 800b290:	d04b      	beq.n	800b32a <_dtoa_r+0x23a>
 800b292:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b296:	2300      	movs	r3, #0
 800b298:	930e      	str	r3, [sp, #56]	; 0x38
 800b29a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b29c:	1b5d      	subs	r5, r3, r5
 800b29e:	1e6b      	subs	r3, r5, #1
 800b2a0:	9304      	str	r3, [sp, #16]
 800b2a2:	bf43      	ittte	mi
 800b2a4:	2300      	movmi	r3, #0
 800b2a6:	f1c5 0801 	rsbmi	r8, r5, #1
 800b2aa:	9304      	strmi	r3, [sp, #16]
 800b2ac:	f04f 0800 	movpl.w	r8, #0
 800b2b0:	f1ba 0f00 	cmp.w	sl, #0
 800b2b4:	db3b      	blt.n	800b32e <_dtoa_r+0x23e>
 800b2b6:	9b04      	ldr	r3, [sp, #16]
 800b2b8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800b2bc:	4453      	add	r3, sl
 800b2be:	9304      	str	r3, [sp, #16]
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	9306      	str	r3, [sp, #24]
 800b2c4:	9b05      	ldr	r3, [sp, #20]
 800b2c6:	2b09      	cmp	r3, #9
 800b2c8:	d869      	bhi.n	800b39e <_dtoa_r+0x2ae>
 800b2ca:	2b05      	cmp	r3, #5
 800b2cc:	bfc4      	itt	gt
 800b2ce:	3b04      	subgt	r3, #4
 800b2d0:	9305      	strgt	r3, [sp, #20]
 800b2d2:	9b05      	ldr	r3, [sp, #20]
 800b2d4:	f1a3 0302 	sub.w	r3, r3, #2
 800b2d8:	bfcc      	ite	gt
 800b2da:	2500      	movgt	r5, #0
 800b2dc:	2501      	movle	r5, #1
 800b2de:	2b03      	cmp	r3, #3
 800b2e0:	d869      	bhi.n	800b3b6 <_dtoa_r+0x2c6>
 800b2e2:	e8df f003 	tbb	[pc, r3]
 800b2e6:	4e2c      	.short	0x4e2c
 800b2e8:	5a4c      	.short	0x5a4c
 800b2ea:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800b2ee:	441d      	add	r5, r3
 800b2f0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b2f4:	2b20      	cmp	r3, #32
 800b2f6:	bfc1      	itttt	gt
 800b2f8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b2fc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b300:	fa09 f303 	lslgt.w	r3, r9, r3
 800b304:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b308:	bfda      	itte	le
 800b30a:	f1c3 0320 	rsble	r3, r3, #32
 800b30e:	fa06 f003 	lslle.w	r0, r6, r3
 800b312:	4318      	orrgt	r0, r3
 800b314:	f7f5 f8fe 	bl	8000514 <__aeabi_ui2d>
 800b318:	2301      	movs	r3, #1
 800b31a:	4606      	mov	r6, r0
 800b31c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b320:	3d01      	subs	r5, #1
 800b322:	9310      	str	r3, [sp, #64]	; 0x40
 800b324:	e771      	b.n	800b20a <_dtoa_r+0x11a>
 800b326:	2301      	movs	r3, #1
 800b328:	e7b6      	b.n	800b298 <_dtoa_r+0x1a8>
 800b32a:	900e      	str	r0, [sp, #56]	; 0x38
 800b32c:	e7b5      	b.n	800b29a <_dtoa_r+0x1aa>
 800b32e:	f1ca 0300 	rsb	r3, sl, #0
 800b332:	9306      	str	r3, [sp, #24]
 800b334:	2300      	movs	r3, #0
 800b336:	eba8 080a 	sub.w	r8, r8, sl
 800b33a:	930d      	str	r3, [sp, #52]	; 0x34
 800b33c:	e7c2      	b.n	800b2c4 <_dtoa_r+0x1d4>
 800b33e:	2300      	movs	r3, #0
 800b340:	9308      	str	r3, [sp, #32]
 800b342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b344:	2b00      	cmp	r3, #0
 800b346:	dc39      	bgt.n	800b3bc <_dtoa_r+0x2cc>
 800b348:	f04f 0901 	mov.w	r9, #1
 800b34c:	f8cd 9004 	str.w	r9, [sp, #4]
 800b350:	464b      	mov	r3, r9
 800b352:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b356:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b358:	2200      	movs	r2, #0
 800b35a:	6042      	str	r2, [r0, #4]
 800b35c:	2204      	movs	r2, #4
 800b35e:	f102 0614 	add.w	r6, r2, #20
 800b362:	429e      	cmp	r6, r3
 800b364:	6841      	ldr	r1, [r0, #4]
 800b366:	d92f      	bls.n	800b3c8 <_dtoa_r+0x2d8>
 800b368:	4620      	mov	r0, r4
 800b36a:	f001 f945 	bl	800c5f8 <_Balloc>
 800b36e:	9000      	str	r0, [sp, #0]
 800b370:	2800      	cmp	r0, #0
 800b372:	d14b      	bne.n	800b40c <_dtoa_r+0x31c>
 800b374:	4b24      	ldr	r3, [pc, #144]	; (800b408 <_dtoa_r+0x318>)
 800b376:	4602      	mov	r2, r0
 800b378:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b37c:	e6d1      	b.n	800b122 <_dtoa_r+0x32>
 800b37e:	2301      	movs	r3, #1
 800b380:	e7de      	b.n	800b340 <_dtoa_r+0x250>
 800b382:	2300      	movs	r3, #0
 800b384:	9308      	str	r3, [sp, #32]
 800b386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b388:	eb0a 0903 	add.w	r9, sl, r3
 800b38c:	f109 0301 	add.w	r3, r9, #1
 800b390:	2b01      	cmp	r3, #1
 800b392:	9301      	str	r3, [sp, #4]
 800b394:	bfb8      	it	lt
 800b396:	2301      	movlt	r3, #1
 800b398:	e7dd      	b.n	800b356 <_dtoa_r+0x266>
 800b39a:	2301      	movs	r3, #1
 800b39c:	e7f2      	b.n	800b384 <_dtoa_r+0x294>
 800b39e:	2501      	movs	r5, #1
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	9305      	str	r3, [sp, #20]
 800b3a4:	9508      	str	r5, [sp, #32]
 800b3a6:	f04f 39ff 	mov.w	r9, #4294967295
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	f8cd 9004 	str.w	r9, [sp, #4]
 800b3b0:	2312      	movs	r3, #18
 800b3b2:	9209      	str	r2, [sp, #36]	; 0x24
 800b3b4:	e7cf      	b.n	800b356 <_dtoa_r+0x266>
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	9308      	str	r3, [sp, #32]
 800b3ba:	e7f4      	b.n	800b3a6 <_dtoa_r+0x2b6>
 800b3bc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b3c0:	f8cd 9004 	str.w	r9, [sp, #4]
 800b3c4:	464b      	mov	r3, r9
 800b3c6:	e7c6      	b.n	800b356 <_dtoa_r+0x266>
 800b3c8:	3101      	adds	r1, #1
 800b3ca:	6041      	str	r1, [r0, #4]
 800b3cc:	0052      	lsls	r2, r2, #1
 800b3ce:	e7c6      	b.n	800b35e <_dtoa_r+0x26e>
 800b3d0:	636f4361 	.word	0x636f4361
 800b3d4:	3fd287a7 	.word	0x3fd287a7
 800b3d8:	8b60c8b3 	.word	0x8b60c8b3
 800b3dc:	3fc68a28 	.word	0x3fc68a28
 800b3e0:	509f79fb 	.word	0x509f79fb
 800b3e4:	3fd34413 	.word	0x3fd34413
 800b3e8:	0800e6d8 	.word	0x0800e6d8
 800b3ec:	0800e799 	.word	0x0800e799
 800b3f0:	7ff00000 	.word	0x7ff00000
 800b3f4:	0800e795 	.word	0x0800e795
 800b3f8:	0800e78c 	.word	0x0800e78c
 800b3fc:	0800e665 	.word	0x0800e665
 800b400:	3ff80000 	.word	0x3ff80000
 800b404:	0800e978 	.word	0x0800e978
 800b408:	0800e7f8 	.word	0x0800e7f8
 800b40c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b40e:	9a00      	ldr	r2, [sp, #0]
 800b410:	601a      	str	r2, [r3, #0]
 800b412:	9b01      	ldr	r3, [sp, #4]
 800b414:	2b0e      	cmp	r3, #14
 800b416:	f200 80ad 	bhi.w	800b574 <_dtoa_r+0x484>
 800b41a:	2d00      	cmp	r5, #0
 800b41c:	f000 80aa 	beq.w	800b574 <_dtoa_r+0x484>
 800b420:	f1ba 0f00 	cmp.w	sl, #0
 800b424:	dd36      	ble.n	800b494 <_dtoa_r+0x3a4>
 800b426:	4ac3      	ldr	r2, [pc, #780]	; (800b734 <_dtoa_r+0x644>)
 800b428:	f00a 030f 	and.w	r3, sl, #15
 800b42c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b430:	ed93 7b00 	vldr	d7, [r3]
 800b434:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b438:	ea4f 172a 	mov.w	r7, sl, asr #4
 800b43c:	eeb0 8a47 	vmov.f32	s16, s14
 800b440:	eef0 8a67 	vmov.f32	s17, s15
 800b444:	d016      	beq.n	800b474 <_dtoa_r+0x384>
 800b446:	4bbc      	ldr	r3, [pc, #752]	; (800b738 <_dtoa_r+0x648>)
 800b448:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b44c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b450:	f7f5 fa04 	bl	800085c <__aeabi_ddiv>
 800b454:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b458:	f007 070f 	and.w	r7, r7, #15
 800b45c:	2503      	movs	r5, #3
 800b45e:	4eb6      	ldr	r6, [pc, #728]	; (800b738 <_dtoa_r+0x648>)
 800b460:	b957      	cbnz	r7, 800b478 <_dtoa_r+0x388>
 800b462:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b466:	ec53 2b18 	vmov	r2, r3, d8
 800b46a:	f7f5 f9f7 	bl	800085c <__aeabi_ddiv>
 800b46e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b472:	e029      	b.n	800b4c8 <_dtoa_r+0x3d8>
 800b474:	2502      	movs	r5, #2
 800b476:	e7f2      	b.n	800b45e <_dtoa_r+0x36e>
 800b478:	07f9      	lsls	r1, r7, #31
 800b47a:	d508      	bpl.n	800b48e <_dtoa_r+0x39e>
 800b47c:	ec51 0b18 	vmov	r0, r1, d8
 800b480:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b484:	f7f5 f8c0 	bl	8000608 <__aeabi_dmul>
 800b488:	ec41 0b18 	vmov	d8, r0, r1
 800b48c:	3501      	adds	r5, #1
 800b48e:	107f      	asrs	r7, r7, #1
 800b490:	3608      	adds	r6, #8
 800b492:	e7e5      	b.n	800b460 <_dtoa_r+0x370>
 800b494:	f000 80a6 	beq.w	800b5e4 <_dtoa_r+0x4f4>
 800b498:	f1ca 0600 	rsb	r6, sl, #0
 800b49c:	4ba5      	ldr	r3, [pc, #660]	; (800b734 <_dtoa_r+0x644>)
 800b49e:	4fa6      	ldr	r7, [pc, #664]	; (800b738 <_dtoa_r+0x648>)
 800b4a0:	f006 020f 	and.w	r2, r6, #15
 800b4a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b4b0:	f7f5 f8aa 	bl	8000608 <__aeabi_dmul>
 800b4b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4b8:	1136      	asrs	r6, r6, #4
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	2502      	movs	r5, #2
 800b4be:	2e00      	cmp	r6, #0
 800b4c0:	f040 8085 	bne.w	800b5ce <_dtoa_r+0x4de>
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d1d2      	bne.n	800b46e <_dtoa_r+0x37e>
 800b4c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	f000 808c 	beq.w	800b5e8 <_dtoa_r+0x4f8>
 800b4d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b4d4:	4b99      	ldr	r3, [pc, #612]	; (800b73c <_dtoa_r+0x64c>)
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	4630      	mov	r0, r6
 800b4da:	4639      	mov	r1, r7
 800b4dc:	f7f5 fb06 	bl	8000aec <__aeabi_dcmplt>
 800b4e0:	2800      	cmp	r0, #0
 800b4e2:	f000 8081 	beq.w	800b5e8 <_dtoa_r+0x4f8>
 800b4e6:	9b01      	ldr	r3, [sp, #4]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d07d      	beq.n	800b5e8 <_dtoa_r+0x4f8>
 800b4ec:	f1b9 0f00 	cmp.w	r9, #0
 800b4f0:	dd3c      	ble.n	800b56c <_dtoa_r+0x47c>
 800b4f2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b4f6:	9307      	str	r3, [sp, #28]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	4b91      	ldr	r3, [pc, #580]	; (800b740 <_dtoa_r+0x650>)
 800b4fc:	4630      	mov	r0, r6
 800b4fe:	4639      	mov	r1, r7
 800b500:	f7f5 f882 	bl	8000608 <__aeabi_dmul>
 800b504:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b508:	3501      	adds	r5, #1
 800b50a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800b50e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b512:	4628      	mov	r0, r5
 800b514:	f7f5 f80e 	bl	8000534 <__aeabi_i2d>
 800b518:	4632      	mov	r2, r6
 800b51a:	463b      	mov	r3, r7
 800b51c:	f7f5 f874 	bl	8000608 <__aeabi_dmul>
 800b520:	4b88      	ldr	r3, [pc, #544]	; (800b744 <_dtoa_r+0x654>)
 800b522:	2200      	movs	r2, #0
 800b524:	f7f4 feba 	bl	800029c <__adddf3>
 800b528:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b52c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b530:	9303      	str	r3, [sp, #12]
 800b532:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b534:	2b00      	cmp	r3, #0
 800b536:	d15c      	bne.n	800b5f2 <_dtoa_r+0x502>
 800b538:	4b83      	ldr	r3, [pc, #524]	; (800b748 <_dtoa_r+0x658>)
 800b53a:	2200      	movs	r2, #0
 800b53c:	4630      	mov	r0, r6
 800b53e:	4639      	mov	r1, r7
 800b540:	f7f4 feaa 	bl	8000298 <__aeabi_dsub>
 800b544:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b548:	4606      	mov	r6, r0
 800b54a:	460f      	mov	r7, r1
 800b54c:	f7f5 faec 	bl	8000b28 <__aeabi_dcmpgt>
 800b550:	2800      	cmp	r0, #0
 800b552:	f040 8296 	bne.w	800ba82 <_dtoa_r+0x992>
 800b556:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b55a:	4630      	mov	r0, r6
 800b55c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b560:	4639      	mov	r1, r7
 800b562:	f7f5 fac3 	bl	8000aec <__aeabi_dcmplt>
 800b566:	2800      	cmp	r0, #0
 800b568:	f040 8288 	bne.w	800ba7c <_dtoa_r+0x98c>
 800b56c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b570:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b574:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b576:	2b00      	cmp	r3, #0
 800b578:	f2c0 8158 	blt.w	800b82c <_dtoa_r+0x73c>
 800b57c:	f1ba 0f0e 	cmp.w	sl, #14
 800b580:	f300 8154 	bgt.w	800b82c <_dtoa_r+0x73c>
 800b584:	4b6b      	ldr	r3, [pc, #428]	; (800b734 <_dtoa_r+0x644>)
 800b586:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b58a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b58e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b590:	2b00      	cmp	r3, #0
 800b592:	f280 80e3 	bge.w	800b75c <_dtoa_r+0x66c>
 800b596:	9b01      	ldr	r3, [sp, #4]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	f300 80df 	bgt.w	800b75c <_dtoa_r+0x66c>
 800b59e:	f040 826d 	bne.w	800ba7c <_dtoa_r+0x98c>
 800b5a2:	4b69      	ldr	r3, [pc, #420]	; (800b748 <_dtoa_r+0x658>)
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	4640      	mov	r0, r8
 800b5a8:	4649      	mov	r1, r9
 800b5aa:	f7f5 f82d 	bl	8000608 <__aeabi_dmul>
 800b5ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5b2:	f7f5 faaf 	bl	8000b14 <__aeabi_dcmpge>
 800b5b6:	9e01      	ldr	r6, [sp, #4]
 800b5b8:	4637      	mov	r7, r6
 800b5ba:	2800      	cmp	r0, #0
 800b5bc:	f040 8243 	bne.w	800ba46 <_dtoa_r+0x956>
 800b5c0:	9d00      	ldr	r5, [sp, #0]
 800b5c2:	2331      	movs	r3, #49	; 0x31
 800b5c4:	f805 3b01 	strb.w	r3, [r5], #1
 800b5c8:	f10a 0a01 	add.w	sl, sl, #1
 800b5cc:	e23f      	b.n	800ba4e <_dtoa_r+0x95e>
 800b5ce:	07f2      	lsls	r2, r6, #31
 800b5d0:	d505      	bpl.n	800b5de <_dtoa_r+0x4ee>
 800b5d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b5d6:	f7f5 f817 	bl	8000608 <__aeabi_dmul>
 800b5da:	3501      	adds	r5, #1
 800b5dc:	2301      	movs	r3, #1
 800b5de:	1076      	asrs	r6, r6, #1
 800b5e0:	3708      	adds	r7, #8
 800b5e2:	e76c      	b.n	800b4be <_dtoa_r+0x3ce>
 800b5e4:	2502      	movs	r5, #2
 800b5e6:	e76f      	b.n	800b4c8 <_dtoa_r+0x3d8>
 800b5e8:	9b01      	ldr	r3, [sp, #4]
 800b5ea:	f8cd a01c 	str.w	sl, [sp, #28]
 800b5ee:	930c      	str	r3, [sp, #48]	; 0x30
 800b5f0:	e78d      	b.n	800b50e <_dtoa_r+0x41e>
 800b5f2:	9900      	ldr	r1, [sp, #0]
 800b5f4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b5f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b5f8:	4b4e      	ldr	r3, [pc, #312]	; (800b734 <_dtoa_r+0x644>)
 800b5fa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b5fe:	4401      	add	r1, r0
 800b600:	9102      	str	r1, [sp, #8]
 800b602:	9908      	ldr	r1, [sp, #32]
 800b604:	eeb0 8a47 	vmov.f32	s16, s14
 800b608:	eef0 8a67 	vmov.f32	s17, s15
 800b60c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b610:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b614:	2900      	cmp	r1, #0
 800b616:	d045      	beq.n	800b6a4 <_dtoa_r+0x5b4>
 800b618:	494c      	ldr	r1, [pc, #304]	; (800b74c <_dtoa_r+0x65c>)
 800b61a:	2000      	movs	r0, #0
 800b61c:	f7f5 f91e 	bl	800085c <__aeabi_ddiv>
 800b620:	ec53 2b18 	vmov	r2, r3, d8
 800b624:	f7f4 fe38 	bl	8000298 <__aeabi_dsub>
 800b628:	9d00      	ldr	r5, [sp, #0]
 800b62a:	ec41 0b18 	vmov	d8, r0, r1
 800b62e:	4639      	mov	r1, r7
 800b630:	4630      	mov	r0, r6
 800b632:	f7f5 fa99 	bl	8000b68 <__aeabi_d2iz>
 800b636:	900c      	str	r0, [sp, #48]	; 0x30
 800b638:	f7f4 ff7c 	bl	8000534 <__aeabi_i2d>
 800b63c:	4602      	mov	r2, r0
 800b63e:	460b      	mov	r3, r1
 800b640:	4630      	mov	r0, r6
 800b642:	4639      	mov	r1, r7
 800b644:	f7f4 fe28 	bl	8000298 <__aeabi_dsub>
 800b648:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b64a:	3330      	adds	r3, #48	; 0x30
 800b64c:	f805 3b01 	strb.w	r3, [r5], #1
 800b650:	ec53 2b18 	vmov	r2, r3, d8
 800b654:	4606      	mov	r6, r0
 800b656:	460f      	mov	r7, r1
 800b658:	f7f5 fa48 	bl	8000aec <__aeabi_dcmplt>
 800b65c:	2800      	cmp	r0, #0
 800b65e:	d165      	bne.n	800b72c <_dtoa_r+0x63c>
 800b660:	4632      	mov	r2, r6
 800b662:	463b      	mov	r3, r7
 800b664:	4935      	ldr	r1, [pc, #212]	; (800b73c <_dtoa_r+0x64c>)
 800b666:	2000      	movs	r0, #0
 800b668:	f7f4 fe16 	bl	8000298 <__aeabi_dsub>
 800b66c:	ec53 2b18 	vmov	r2, r3, d8
 800b670:	f7f5 fa3c 	bl	8000aec <__aeabi_dcmplt>
 800b674:	2800      	cmp	r0, #0
 800b676:	f040 80b9 	bne.w	800b7ec <_dtoa_r+0x6fc>
 800b67a:	9b02      	ldr	r3, [sp, #8]
 800b67c:	429d      	cmp	r5, r3
 800b67e:	f43f af75 	beq.w	800b56c <_dtoa_r+0x47c>
 800b682:	4b2f      	ldr	r3, [pc, #188]	; (800b740 <_dtoa_r+0x650>)
 800b684:	ec51 0b18 	vmov	r0, r1, d8
 800b688:	2200      	movs	r2, #0
 800b68a:	f7f4 ffbd 	bl	8000608 <__aeabi_dmul>
 800b68e:	4b2c      	ldr	r3, [pc, #176]	; (800b740 <_dtoa_r+0x650>)
 800b690:	ec41 0b18 	vmov	d8, r0, r1
 800b694:	2200      	movs	r2, #0
 800b696:	4630      	mov	r0, r6
 800b698:	4639      	mov	r1, r7
 800b69a:	f7f4 ffb5 	bl	8000608 <__aeabi_dmul>
 800b69e:	4606      	mov	r6, r0
 800b6a0:	460f      	mov	r7, r1
 800b6a2:	e7c4      	b.n	800b62e <_dtoa_r+0x53e>
 800b6a4:	ec51 0b17 	vmov	r0, r1, d7
 800b6a8:	f7f4 ffae 	bl	8000608 <__aeabi_dmul>
 800b6ac:	9b02      	ldr	r3, [sp, #8]
 800b6ae:	9d00      	ldr	r5, [sp, #0]
 800b6b0:	930c      	str	r3, [sp, #48]	; 0x30
 800b6b2:	ec41 0b18 	vmov	d8, r0, r1
 800b6b6:	4639      	mov	r1, r7
 800b6b8:	4630      	mov	r0, r6
 800b6ba:	f7f5 fa55 	bl	8000b68 <__aeabi_d2iz>
 800b6be:	9011      	str	r0, [sp, #68]	; 0x44
 800b6c0:	f7f4 ff38 	bl	8000534 <__aeabi_i2d>
 800b6c4:	4602      	mov	r2, r0
 800b6c6:	460b      	mov	r3, r1
 800b6c8:	4630      	mov	r0, r6
 800b6ca:	4639      	mov	r1, r7
 800b6cc:	f7f4 fde4 	bl	8000298 <__aeabi_dsub>
 800b6d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b6d2:	3330      	adds	r3, #48	; 0x30
 800b6d4:	f805 3b01 	strb.w	r3, [r5], #1
 800b6d8:	9b02      	ldr	r3, [sp, #8]
 800b6da:	429d      	cmp	r5, r3
 800b6dc:	4606      	mov	r6, r0
 800b6de:	460f      	mov	r7, r1
 800b6e0:	f04f 0200 	mov.w	r2, #0
 800b6e4:	d134      	bne.n	800b750 <_dtoa_r+0x660>
 800b6e6:	4b19      	ldr	r3, [pc, #100]	; (800b74c <_dtoa_r+0x65c>)
 800b6e8:	ec51 0b18 	vmov	r0, r1, d8
 800b6ec:	f7f4 fdd6 	bl	800029c <__adddf3>
 800b6f0:	4602      	mov	r2, r0
 800b6f2:	460b      	mov	r3, r1
 800b6f4:	4630      	mov	r0, r6
 800b6f6:	4639      	mov	r1, r7
 800b6f8:	f7f5 fa16 	bl	8000b28 <__aeabi_dcmpgt>
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	d175      	bne.n	800b7ec <_dtoa_r+0x6fc>
 800b700:	ec53 2b18 	vmov	r2, r3, d8
 800b704:	4911      	ldr	r1, [pc, #68]	; (800b74c <_dtoa_r+0x65c>)
 800b706:	2000      	movs	r0, #0
 800b708:	f7f4 fdc6 	bl	8000298 <__aeabi_dsub>
 800b70c:	4602      	mov	r2, r0
 800b70e:	460b      	mov	r3, r1
 800b710:	4630      	mov	r0, r6
 800b712:	4639      	mov	r1, r7
 800b714:	f7f5 f9ea 	bl	8000aec <__aeabi_dcmplt>
 800b718:	2800      	cmp	r0, #0
 800b71a:	f43f af27 	beq.w	800b56c <_dtoa_r+0x47c>
 800b71e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b720:	1e6b      	subs	r3, r5, #1
 800b722:	930c      	str	r3, [sp, #48]	; 0x30
 800b724:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b728:	2b30      	cmp	r3, #48	; 0x30
 800b72a:	d0f8      	beq.n	800b71e <_dtoa_r+0x62e>
 800b72c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b730:	e04a      	b.n	800b7c8 <_dtoa_r+0x6d8>
 800b732:	bf00      	nop
 800b734:	0800e978 	.word	0x0800e978
 800b738:	0800e950 	.word	0x0800e950
 800b73c:	3ff00000 	.word	0x3ff00000
 800b740:	40240000 	.word	0x40240000
 800b744:	401c0000 	.word	0x401c0000
 800b748:	40140000 	.word	0x40140000
 800b74c:	3fe00000 	.word	0x3fe00000
 800b750:	4baf      	ldr	r3, [pc, #700]	; (800ba10 <_dtoa_r+0x920>)
 800b752:	f7f4 ff59 	bl	8000608 <__aeabi_dmul>
 800b756:	4606      	mov	r6, r0
 800b758:	460f      	mov	r7, r1
 800b75a:	e7ac      	b.n	800b6b6 <_dtoa_r+0x5c6>
 800b75c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b760:	9d00      	ldr	r5, [sp, #0]
 800b762:	4642      	mov	r2, r8
 800b764:	464b      	mov	r3, r9
 800b766:	4630      	mov	r0, r6
 800b768:	4639      	mov	r1, r7
 800b76a:	f7f5 f877 	bl	800085c <__aeabi_ddiv>
 800b76e:	f7f5 f9fb 	bl	8000b68 <__aeabi_d2iz>
 800b772:	9002      	str	r0, [sp, #8]
 800b774:	f7f4 fede 	bl	8000534 <__aeabi_i2d>
 800b778:	4642      	mov	r2, r8
 800b77a:	464b      	mov	r3, r9
 800b77c:	f7f4 ff44 	bl	8000608 <__aeabi_dmul>
 800b780:	4602      	mov	r2, r0
 800b782:	460b      	mov	r3, r1
 800b784:	4630      	mov	r0, r6
 800b786:	4639      	mov	r1, r7
 800b788:	f7f4 fd86 	bl	8000298 <__aeabi_dsub>
 800b78c:	9e02      	ldr	r6, [sp, #8]
 800b78e:	9f01      	ldr	r7, [sp, #4]
 800b790:	3630      	adds	r6, #48	; 0x30
 800b792:	f805 6b01 	strb.w	r6, [r5], #1
 800b796:	9e00      	ldr	r6, [sp, #0]
 800b798:	1bae      	subs	r6, r5, r6
 800b79a:	42b7      	cmp	r7, r6
 800b79c:	4602      	mov	r2, r0
 800b79e:	460b      	mov	r3, r1
 800b7a0:	d137      	bne.n	800b812 <_dtoa_r+0x722>
 800b7a2:	f7f4 fd7b 	bl	800029c <__adddf3>
 800b7a6:	4642      	mov	r2, r8
 800b7a8:	464b      	mov	r3, r9
 800b7aa:	4606      	mov	r6, r0
 800b7ac:	460f      	mov	r7, r1
 800b7ae:	f7f5 f9bb 	bl	8000b28 <__aeabi_dcmpgt>
 800b7b2:	b9c8      	cbnz	r0, 800b7e8 <_dtoa_r+0x6f8>
 800b7b4:	4642      	mov	r2, r8
 800b7b6:	464b      	mov	r3, r9
 800b7b8:	4630      	mov	r0, r6
 800b7ba:	4639      	mov	r1, r7
 800b7bc:	f7f5 f98c 	bl	8000ad8 <__aeabi_dcmpeq>
 800b7c0:	b110      	cbz	r0, 800b7c8 <_dtoa_r+0x6d8>
 800b7c2:	9b02      	ldr	r3, [sp, #8]
 800b7c4:	07d9      	lsls	r1, r3, #31
 800b7c6:	d40f      	bmi.n	800b7e8 <_dtoa_r+0x6f8>
 800b7c8:	4620      	mov	r0, r4
 800b7ca:	4659      	mov	r1, fp
 800b7cc:	f000 ff54 	bl	800c678 <_Bfree>
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	702b      	strb	r3, [r5, #0]
 800b7d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b7d6:	f10a 0001 	add.w	r0, sl, #1
 800b7da:	6018      	str	r0, [r3, #0]
 800b7dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	f43f acd8 	beq.w	800b194 <_dtoa_r+0xa4>
 800b7e4:	601d      	str	r5, [r3, #0]
 800b7e6:	e4d5      	b.n	800b194 <_dtoa_r+0xa4>
 800b7e8:	f8cd a01c 	str.w	sl, [sp, #28]
 800b7ec:	462b      	mov	r3, r5
 800b7ee:	461d      	mov	r5, r3
 800b7f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b7f4:	2a39      	cmp	r2, #57	; 0x39
 800b7f6:	d108      	bne.n	800b80a <_dtoa_r+0x71a>
 800b7f8:	9a00      	ldr	r2, [sp, #0]
 800b7fa:	429a      	cmp	r2, r3
 800b7fc:	d1f7      	bne.n	800b7ee <_dtoa_r+0x6fe>
 800b7fe:	9a07      	ldr	r2, [sp, #28]
 800b800:	9900      	ldr	r1, [sp, #0]
 800b802:	3201      	adds	r2, #1
 800b804:	9207      	str	r2, [sp, #28]
 800b806:	2230      	movs	r2, #48	; 0x30
 800b808:	700a      	strb	r2, [r1, #0]
 800b80a:	781a      	ldrb	r2, [r3, #0]
 800b80c:	3201      	adds	r2, #1
 800b80e:	701a      	strb	r2, [r3, #0]
 800b810:	e78c      	b.n	800b72c <_dtoa_r+0x63c>
 800b812:	4b7f      	ldr	r3, [pc, #508]	; (800ba10 <_dtoa_r+0x920>)
 800b814:	2200      	movs	r2, #0
 800b816:	f7f4 fef7 	bl	8000608 <__aeabi_dmul>
 800b81a:	2200      	movs	r2, #0
 800b81c:	2300      	movs	r3, #0
 800b81e:	4606      	mov	r6, r0
 800b820:	460f      	mov	r7, r1
 800b822:	f7f5 f959 	bl	8000ad8 <__aeabi_dcmpeq>
 800b826:	2800      	cmp	r0, #0
 800b828:	d09b      	beq.n	800b762 <_dtoa_r+0x672>
 800b82a:	e7cd      	b.n	800b7c8 <_dtoa_r+0x6d8>
 800b82c:	9a08      	ldr	r2, [sp, #32]
 800b82e:	2a00      	cmp	r2, #0
 800b830:	f000 80c4 	beq.w	800b9bc <_dtoa_r+0x8cc>
 800b834:	9a05      	ldr	r2, [sp, #20]
 800b836:	2a01      	cmp	r2, #1
 800b838:	f300 80a8 	bgt.w	800b98c <_dtoa_r+0x89c>
 800b83c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b83e:	2a00      	cmp	r2, #0
 800b840:	f000 80a0 	beq.w	800b984 <_dtoa_r+0x894>
 800b844:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b848:	9e06      	ldr	r6, [sp, #24]
 800b84a:	4645      	mov	r5, r8
 800b84c:	9a04      	ldr	r2, [sp, #16]
 800b84e:	2101      	movs	r1, #1
 800b850:	441a      	add	r2, r3
 800b852:	4620      	mov	r0, r4
 800b854:	4498      	add	r8, r3
 800b856:	9204      	str	r2, [sp, #16]
 800b858:	f001 f814 	bl	800c884 <__i2b>
 800b85c:	4607      	mov	r7, r0
 800b85e:	2d00      	cmp	r5, #0
 800b860:	dd0b      	ble.n	800b87a <_dtoa_r+0x78a>
 800b862:	9b04      	ldr	r3, [sp, #16]
 800b864:	2b00      	cmp	r3, #0
 800b866:	dd08      	ble.n	800b87a <_dtoa_r+0x78a>
 800b868:	42ab      	cmp	r3, r5
 800b86a:	9a04      	ldr	r2, [sp, #16]
 800b86c:	bfa8      	it	ge
 800b86e:	462b      	movge	r3, r5
 800b870:	eba8 0803 	sub.w	r8, r8, r3
 800b874:	1aed      	subs	r5, r5, r3
 800b876:	1ad3      	subs	r3, r2, r3
 800b878:	9304      	str	r3, [sp, #16]
 800b87a:	9b06      	ldr	r3, [sp, #24]
 800b87c:	b1fb      	cbz	r3, 800b8be <_dtoa_r+0x7ce>
 800b87e:	9b08      	ldr	r3, [sp, #32]
 800b880:	2b00      	cmp	r3, #0
 800b882:	f000 809f 	beq.w	800b9c4 <_dtoa_r+0x8d4>
 800b886:	2e00      	cmp	r6, #0
 800b888:	dd11      	ble.n	800b8ae <_dtoa_r+0x7be>
 800b88a:	4639      	mov	r1, r7
 800b88c:	4632      	mov	r2, r6
 800b88e:	4620      	mov	r0, r4
 800b890:	f001 f8b4 	bl	800c9fc <__pow5mult>
 800b894:	465a      	mov	r2, fp
 800b896:	4601      	mov	r1, r0
 800b898:	4607      	mov	r7, r0
 800b89a:	4620      	mov	r0, r4
 800b89c:	f001 f808 	bl	800c8b0 <__multiply>
 800b8a0:	4659      	mov	r1, fp
 800b8a2:	9007      	str	r0, [sp, #28]
 800b8a4:	4620      	mov	r0, r4
 800b8a6:	f000 fee7 	bl	800c678 <_Bfree>
 800b8aa:	9b07      	ldr	r3, [sp, #28]
 800b8ac:	469b      	mov	fp, r3
 800b8ae:	9b06      	ldr	r3, [sp, #24]
 800b8b0:	1b9a      	subs	r2, r3, r6
 800b8b2:	d004      	beq.n	800b8be <_dtoa_r+0x7ce>
 800b8b4:	4659      	mov	r1, fp
 800b8b6:	4620      	mov	r0, r4
 800b8b8:	f001 f8a0 	bl	800c9fc <__pow5mult>
 800b8bc:	4683      	mov	fp, r0
 800b8be:	2101      	movs	r1, #1
 800b8c0:	4620      	mov	r0, r4
 800b8c2:	f000 ffdf 	bl	800c884 <__i2b>
 800b8c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	4606      	mov	r6, r0
 800b8cc:	dd7c      	ble.n	800b9c8 <_dtoa_r+0x8d8>
 800b8ce:	461a      	mov	r2, r3
 800b8d0:	4601      	mov	r1, r0
 800b8d2:	4620      	mov	r0, r4
 800b8d4:	f001 f892 	bl	800c9fc <__pow5mult>
 800b8d8:	9b05      	ldr	r3, [sp, #20]
 800b8da:	2b01      	cmp	r3, #1
 800b8dc:	4606      	mov	r6, r0
 800b8de:	dd76      	ble.n	800b9ce <_dtoa_r+0x8de>
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	9306      	str	r3, [sp, #24]
 800b8e4:	6933      	ldr	r3, [r6, #16]
 800b8e6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b8ea:	6918      	ldr	r0, [r3, #16]
 800b8ec:	f000 ff7a 	bl	800c7e4 <__hi0bits>
 800b8f0:	f1c0 0020 	rsb	r0, r0, #32
 800b8f4:	9b04      	ldr	r3, [sp, #16]
 800b8f6:	4418      	add	r0, r3
 800b8f8:	f010 001f 	ands.w	r0, r0, #31
 800b8fc:	f000 8086 	beq.w	800ba0c <_dtoa_r+0x91c>
 800b900:	f1c0 0320 	rsb	r3, r0, #32
 800b904:	2b04      	cmp	r3, #4
 800b906:	dd7f      	ble.n	800ba08 <_dtoa_r+0x918>
 800b908:	f1c0 001c 	rsb	r0, r0, #28
 800b90c:	9b04      	ldr	r3, [sp, #16]
 800b90e:	4403      	add	r3, r0
 800b910:	4480      	add	r8, r0
 800b912:	4405      	add	r5, r0
 800b914:	9304      	str	r3, [sp, #16]
 800b916:	f1b8 0f00 	cmp.w	r8, #0
 800b91a:	dd05      	ble.n	800b928 <_dtoa_r+0x838>
 800b91c:	4659      	mov	r1, fp
 800b91e:	4642      	mov	r2, r8
 800b920:	4620      	mov	r0, r4
 800b922:	f001 f8c5 	bl	800cab0 <__lshift>
 800b926:	4683      	mov	fp, r0
 800b928:	9b04      	ldr	r3, [sp, #16]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	dd05      	ble.n	800b93a <_dtoa_r+0x84a>
 800b92e:	4631      	mov	r1, r6
 800b930:	461a      	mov	r2, r3
 800b932:	4620      	mov	r0, r4
 800b934:	f001 f8bc 	bl	800cab0 <__lshift>
 800b938:	4606      	mov	r6, r0
 800b93a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d069      	beq.n	800ba14 <_dtoa_r+0x924>
 800b940:	4631      	mov	r1, r6
 800b942:	4658      	mov	r0, fp
 800b944:	f001 f920 	bl	800cb88 <__mcmp>
 800b948:	2800      	cmp	r0, #0
 800b94a:	da63      	bge.n	800ba14 <_dtoa_r+0x924>
 800b94c:	2300      	movs	r3, #0
 800b94e:	4659      	mov	r1, fp
 800b950:	220a      	movs	r2, #10
 800b952:	4620      	mov	r0, r4
 800b954:	f000 feb2 	bl	800c6bc <__multadd>
 800b958:	9b08      	ldr	r3, [sp, #32]
 800b95a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b95e:	4683      	mov	fp, r0
 800b960:	2b00      	cmp	r3, #0
 800b962:	f000 818f 	beq.w	800bc84 <_dtoa_r+0xb94>
 800b966:	4639      	mov	r1, r7
 800b968:	2300      	movs	r3, #0
 800b96a:	220a      	movs	r2, #10
 800b96c:	4620      	mov	r0, r4
 800b96e:	f000 fea5 	bl	800c6bc <__multadd>
 800b972:	f1b9 0f00 	cmp.w	r9, #0
 800b976:	4607      	mov	r7, r0
 800b978:	f300 808e 	bgt.w	800ba98 <_dtoa_r+0x9a8>
 800b97c:	9b05      	ldr	r3, [sp, #20]
 800b97e:	2b02      	cmp	r3, #2
 800b980:	dc50      	bgt.n	800ba24 <_dtoa_r+0x934>
 800b982:	e089      	b.n	800ba98 <_dtoa_r+0x9a8>
 800b984:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b986:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b98a:	e75d      	b.n	800b848 <_dtoa_r+0x758>
 800b98c:	9b01      	ldr	r3, [sp, #4]
 800b98e:	1e5e      	subs	r6, r3, #1
 800b990:	9b06      	ldr	r3, [sp, #24]
 800b992:	42b3      	cmp	r3, r6
 800b994:	bfbf      	itttt	lt
 800b996:	9b06      	ldrlt	r3, [sp, #24]
 800b998:	9606      	strlt	r6, [sp, #24]
 800b99a:	1af2      	sublt	r2, r6, r3
 800b99c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800b99e:	bfb6      	itet	lt
 800b9a0:	189b      	addlt	r3, r3, r2
 800b9a2:	1b9e      	subge	r6, r3, r6
 800b9a4:	930d      	strlt	r3, [sp, #52]	; 0x34
 800b9a6:	9b01      	ldr	r3, [sp, #4]
 800b9a8:	bfb8      	it	lt
 800b9aa:	2600      	movlt	r6, #0
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	bfb5      	itete	lt
 800b9b0:	eba8 0503 	sublt.w	r5, r8, r3
 800b9b4:	9b01      	ldrge	r3, [sp, #4]
 800b9b6:	2300      	movlt	r3, #0
 800b9b8:	4645      	movge	r5, r8
 800b9ba:	e747      	b.n	800b84c <_dtoa_r+0x75c>
 800b9bc:	9e06      	ldr	r6, [sp, #24]
 800b9be:	9f08      	ldr	r7, [sp, #32]
 800b9c0:	4645      	mov	r5, r8
 800b9c2:	e74c      	b.n	800b85e <_dtoa_r+0x76e>
 800b9c4:	9a06      	ldr	r2, [sp, #24]
 800b9c6:	e775      	b.n	800b8b4 <_dtoa_r+0x7c4>
 800b9c8:	9b05      	ldr	r3, [sp, #20]
 800b9ca:	2b01      	cmp	r3, #1
 800b9cc:	dc18      	bgt.n	800ba00 <_dtoa_r+0x910>
 800b9ce:	9b02      	ldr	r3, [sp, #8]
 800b9d0:	b9b3      	cbnz	r3, 800ba00 <_dtoa_r+0x910>
 800b9d2:	9b03      	ldr	r3, [sp, #12]
 800b9d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b9d8:	b9a3      	cbnz	r3, 800ba04 <_dtoa_r+0x914>
 800b9da:	9b03      	ldr	r3, [sp, #12]
 800b9dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b9e0:	0d1b      	lsrs	r3, r3, #20
 800b9e2:	051b      	lsls	r3, r3, #20
 800b9e4:	b12b      	cbz	r3, 800b9f2 <_dtoa_r+0x902>
 800b9e6:	9b04      	ldr	r3, [sp, #16]
 800b9e8:	3301      	adds	r3, #1
 800b9ea:	9304      	str	r3, [sp, #16]
 800b9ec:	f108 0801 	add.w	r8, r8, #1
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	9306      	str	r3, [sp, #24]
 800b9f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	f47f af74 	bne.w	800b8e4 <_dtoa_r+0x7f4>
 800b9fc:	2001      	movs	r0, #1
 800b9fe:	e779      	b.n	800b8f4 <_dtoa_r+0x804>
 800ba00:	2300      	movs	r3, #0
 800ba02:	e7f6      	b.n	800b9f2 <_dtoa_r+0x902>
 800ba04:	9b02      	ldr	r3, [sp, #8]
 800ba06:	e7f4      	b.n	800b9f2 <_dtoa_r+0x902>
 800ba08:	d085      	beq.n	800b916 <_dtoa_r+0x826>
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	301c      	adds	r0, #28
 800ba0e:	e77d      	b.n	800b90c <_dtoa_r+0x81c>
 800ba10:	40240000 	.word	0x40240000
 800ba14:	9b01      	ldr	r3, [sp, #4]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	dc38      	bgt.n	800ba8c <_dtoa_r+0x99c>
 800ba1a:	9b05      	ldr	r3, [sp, #20]
 800ba1c:	2b02      	cmp	r3, #2
 800ba1e:	dd35      	ble.n	800ba8c <_dtoa_r+0x99c>
 800ba20:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ba24:	f1b9 0f00 	cmp.w	r9, #0
 800ba28:	d10d      	bne.n	800ba46 <_dtoa_r+0x956>
 800ba2a:	4631      	mov	r1, r6
 800ba2c:	464b      	mov	r3, r9
 800ba2e:	2205      	movs	r2, #5
 800ba30:	4620      	mov	r0, r4
 800ba32:	f000 fe43 	bl	800c6bc <__multadd>
 800ba36:	4601      	mov	r1, r0
 800ba38:	4606      	mov	r6, r0
 800ba3a:	4658      	mov	r0, fp
 800ba3c:	f001 f8a4 	bl	800cb88 <__mcmp>
 800ba40:	2800      	cmp	r0, #0
 800ba42:	f73f adbd 	bgt.w	800b5c0 <_dtoa_r+0x4d0>
 800ba46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba48:	9d00      	ldr	r5, [sp, #0]
 800ba4a:	ea6f 0a03 	mvn.w	sl, r3
 800ba4e:	f04f 0800 	mov.w	r8, #0
 800ba52:	4631      	mov	r1, r6
 800ba54:	4620      	mov	r0, r4
 800ba56:	f000 fe0f 	bl	800c678 <_Bfree>
 800ba5a:	2f00      	cmp	r7, #0
 800ba5c:	f43f aeb4 	beq.w	800b7c8 <_dtoa_r+0x6d8>
 800ba60:	f1b8 0f00 	cmp.w	r8, #0
 800ba64:	d005      	beq.n	800ba72 <_dtoa_r+0x982>
 800ba66:	45b8      	cmp	r8, r7
 800ba68:	d003      	beq.n	800ba72 <_dtoa_r+0x982>
 800ba6a:	4641      	mov	r1, r8
 800ba6c:	4620      	mov	r0, r4
 800ba6e:	f000 fe03 	bl	800c678 <_Bfree>
 800ba72:	4639      	mov	r1, r7
 800ba74:	4620      	mov	r0, r4
 800ba76:	f000 fdff 	bl	800c678 <_Bfree>
 800ba7a:	e6a5      	b.n	800b7c8 <_dtoa_r+0x6d8>
 800ba7c:	2600      	movs	r6, #0
 800ba7e:	4637      	mov	r7, r6
 800ba80:	e7e1      	b.n	800ba46 <_dtoa_r+0x956>
 800ba82:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ba84:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800ba88:	4637      	mov	r7, r6
 800ba8a:	e599      	b.n	800b5c0 <_dtoa_r+0x4d0>
 800ba8c:	9b08      	ldr	r3, [sp, #32]
 800ba8e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	f000 80fd 	beq.w	800bc92 <_dtoa_r+0xba2>
 800ba98:	2d00      	cmp	r5, #0
 800ba9a:	dd05      	ble.n	800baa8 <_dtoa_r+0x9b8>
 800ba9c:	4639      	mov	r1, r7
 800ba9e:	462a      	mov	r2, r5
 800baa0:	4620      	mov	r0, r4
 800baa2:	f001 f805 	bl	800cab0 <__lshift>
 800baa6:	4607      	mov	r7, r0
 800baa8:	9b06      	ldr	r3, [sp, #24]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d05c      	beq.n	800bb68 <_dtoa_r+0xa78>
 800baae:	6879      	ldr	r1, [r7, #4]
 800bab0:	4620      	mov	r0, r4
 800bab2:	f000 fda1 	bl	800c5f8 <_Balloc>
 800bab6:	4605      	mov	r5, r0
 800bab8:	b928      	cbnz	r0, 800bac6 <_dtoa_r+0x9d6>
 800baba:	4b80      	ldr	r3, [pc, #512]	; (800bcbc <_dtoa_r+0xbcc>)
 800babc:	4602      	mov	r2, r0
 800babe:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bac2:	f7ff bb2e 	b.w	800b122 <_dtoa_r+0x32>
 800bac6:	693a      	ldr	r2, [r7, #16]
 800bac8:	3202      	adds	r2, #2
 800baca:	0092      	lsls	r2, r2, #2
 800bacc:	f107 010c 	add.w	r1, r7, #12
 800bad0:	300c      	adds	r0, #12
 800bad2:	f7fd fec1 	bl	8009858 <memcpy>
 800bad6:	2201      	movs	r2, #1
 800bad8:	4629      	mov	r1, r5
 800bada:	4620      	mov	r0, r4
 800badc:	f000 ffe8 	bl	800cab0 <__lshift>
 800bae0:	9b00      	ldr	r3, [sp, #0]
 800bae2:	3301      	adds	r3, #1
 800bae4:	9301      	str	r3, [sp, #4]
 800bae6:	9b00      	ldr	r3, [sp, #0]
 800bae8:	444b      	add	r3, r9
 800baea:	9307      	str	r3, [sp, #28]
 800baec:	9b02      	ldr	r3, [sp, #8]
 800baee:	f003 0301 	and.w	r3, r3, #1
 800baf2:	46b8      	mov	r8, r7
 800baf4:	9306      	str	r3, [sp, #24]
 800baf6:	4607      	mov	r7, r0
 800baf8:	9b01      	ldr	r3, [sp, #4]
 800bafa:	4631      	mov	r1, r6
 800bafc:	3b01      	subs	r3, #1
 800bafe:	4658      	mov	r0, fp
 800bb00:	9302      	str	r3, [sp, #8]
 800bb02:	f7ff fa67 	bl	800afd4 <quorem>
 800bb06:	4603      	mov	r3, r0
 800bb08:	3330      	adds	r3, #48	; 0x30
 800bb0a:	9004      	str	r0, [sp, #16]
 800bb0c:	4641      	mov	r1, r8
 800bb0e:	4658      	mov	r0, fp
 800bb10:	9308      	str	r3, [sp, #32]
 800bb12:	f001 f839 	bl	800cb88 <__mcmp>
 800bb16:	463a      	mov	r2, r7
 800bb18:	4681      	mov	r9, r0
 800bb1a:	4631      	mov	r1, r6
 800bb1c:	4620      	mov	r0, r4
 800bb1e:	f001 f84f 	bl	800cbc0 <__mdiff>
 800bb22:	68c2      	ldr	r2, [r0, #12]
 800bb24:	9b08      	ldr	r3, [sp, #32]
 800bb26:	4605      	mov	r5, r0
 800bb28:	bb02      	cbnz	r2, 800bb6c <_dtoa_r+0xa7c>
 800bb2a:	4601      	mov	r1, r0
 800bb2c:	4658      	mov	r0, fp
 800bb2e:	f001 f82b 	bl	800cb88 <__mcmp>
 800bb32:	9b08      	ldr	r3, [sp, #32]
 800bb34:	4602      	mov	r2, r0
 800bb36:	4629      	mov	r1, r5
 800bb38:	4620      	mov	r0, r4
 800bb3a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800bb3e:	f000 fd9b 	bl	800c678 <_Bfree>
 800bb42:	9b05      	ldr	r3, [sp, #20]
 800bb44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb46:	9d01      	ldr	r5, [sp, #4]
 800bb48:	ea43 0102 	orr.w	r1, r3, r2
 800bb4c:	9b06      	ldr	r3, [sp, #24]
 800bb4e:	430b      	orrs	r3, r1
 800bb50:	9b08      	ldr	r3, [sp, #32]
 800bb52:	d10d      	bne.n	800bb70 <_dtoa_r+0xa80>
 800bb54:	2b39      	cmp	r3, #57	; 0x39
 800bb56:	d029      	beq.n	800bbac <_dtoa_r+0xabc>
 800bb58:	f1b9 0f00 	cmp.w	r9, #0
 800bb5c:	dd01      	ble.n	800bb62 <_dtoa_r+0xa72>
 800bb5e:	9b04      	ldr	r3, [sp, #16]
 800bb60:	3331      	adds	r3, #49	; 0x31
 800bb62:	9a02      	ldr	r2, [sp, #8]
 800bb64:	7013      	strb	r3, [r2, #0]
 800bb66:	e774      	b.n	800ba52 <_dtoa_r+0x962>
 800bb68:	4638      	mov	r0, r7
 800bb6a:	e7b9      	b.n	800bae0 <_dtoa_r+0x9f0>
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	e7e2      	b.n	800bb36 <_dtoa_r+0xa46>
 800bb70:	f1b9 0f00 	cmp.w	r9, #0
 800bb74:	db06      	blt.n	800bb84 <_dtoa_r+0xa94>
 800bb76:	9905      	ldr	r1, [sp, #20]
 800bb78:	ea41 0909 	orr.w	r9, r1, r9
 800bb7c:	9906      	ldr	r1, [sp, #24]
 800bb7e:	ea59 0101 	orrs.w	r1, r9, r1
 800bb82:	d120      	bne.n	800bbc6 <_dtoa_r+0xad6>
 800bb84:	2a00      	cmp	r2, #0
 800bb86:	ddec      	ble.n	800bb62 <_dtoa_r+0xa72>
 800bb88:	4659      	mov	r1, fp
 800bb8a:	2201      	movs	r2, #1
 800bb8c:	4620      	mov	r0, r4
 800bb8e:	9301      	str	r3, [sp, #4]
 800bb90:	f000 ff8e 	bl	800cab0 <__lshift>
 800bb94:	4631      	mov	r1, r6
 800bb96:	4683      	mov	fp, r0
 800bb98:	f000 fff6 	bl	800cb88 <__mcmp>
 800bb9c:	2800      	cmp	r0, #0
 800bb9e:	9b01      	ldr	r3, [sp, #4]
 800bba0:	dc02      	bgt.n	800bba8 <_dtoa_r+0xab8>
 800bba2:	d1de      	bne.n	800bb62 <_dtoa_r+0xa72>
 800bba4:	07da      	lsls	r2, r3, #31
 800bba6:	d5dc      	bpl.n	800bb62 <_dtoa_r+0xa72>
 800bba8:	2b39      	cmp	r3, #57	; 0x39
 800bbaa:	d1d8      	bne.n	800bb5e <_dtoa_r+0xa6e>
 800bbac:	9a02      	ldr	r2, [sp, #8]
 800bbae:	2339      	movs	r3, #57	; 0x39
 800bbb0:	7013      	strb	r3, [r2, #0]
 800bbb2:	462b      	mov	r3, r5
 800bbb4:	461d      	mov	r5, r3
 800bbb6:	3b01      	subs	r3, #1
 800bbb8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bbbc:	2a39      	cmp	r2, #57	; 0x39
 800bbbe:	d050      	beq.n	800bc62 <_dtoa_r+0xb72>
 800bbc0:	3201      	adds	r2, #1
 800bbc2:	701a      	strb	r2, [r3, #0]
 800bbc4:	e745      	b.n	800ba52 <_dtoa_r+0x962>
 800bbc6:	2a00      	cmp	r2, #0
 800bbc8:	dd03      	ble.n	800bbd2 <_dtoa_r+0xae2>
 800bbca:	2b39      	cmp	r3, #57	; 0x39
 800bbcc:	d0ee      	beq.n	800bbac <_dtoa_r+0xabc>
 800bbce:	3301      	adds	r3, #1
 800bbd0:	e7c7      	b.n	800bb62 <_dtoa_r+0xa72>
 800bbd2:	9a01      	ldr	r2, [sp, #4]
 800bbd4:	9907      	ldr	r1, [sp, #28]
 800bbd6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bbda:	428a      	cmp	r2, r1
 800bbdc:	d02a      	beq.n	800bc34 <_dtoa_r+0xb44>
 800bbde:	4659      	mov	r1, fp
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	220a      	movs	r2, #10
 800bbe4:	4620      	mov	r0, r4
 800bbe6:	f000 fd69 	bl	800c6bc <__multadd>
 800bbea:	45b8      	cmp	r8, r7
 800bbec:	4683      	mov	fp, r0
 800bbee:	f04f 0300 	mov.w	r3, #0
 800bbf2:	f04f 020a 	mov.w	r2, #10
 800bbf6:	4641      	mov	r1, r8
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	d107      	bne.n	800bc0c <_dtoa_r+0xb1c>
 800bbfc:	f000 fd5e 	bl	800c6bc <__multadd>
 800bc00:	4680      	mov	r8, r0
 800bc02:	4607      	mov	r7, r0
 800bc04:	9b01      	ldr	r3, [sp, #4]
 800bc06:	3301      	adds	r3, #1
 800bc08:	9301      	str	r3, [sp, #4]
 800bc0a:	e775      	b.n	800baf8 <_dtoa_r+0xa08>
 800bc0c:	f000 fd56 	bl	800c6bc <__multadd>
 800bc10:	4639      	mov	r1, r7
 800bc12:	4680      	mov	r8, r0
 800bc14:	2300      	movs	r3, #0
 800bc16:	220a      	movs	r2, #10
 800bc18:	4620      	mov	r0, r4
 800bc1a:	f000 fd4f 	bl	800c6bc <__multadd>
 800bc1e:	4607      	mov	r7, r0
 800bc20:	e7f0      	b.n	800bc04 <_dtoa_r+0xb14>
 800bc22:	f1b9 0f00 	cmp.w	r9, #0
 800bc26:	9a00      	ldr	r2, [sp, #0]
 800bc28:	bfcc      	ite	gt
 800bc2a:	464d      	movgt	r5, r9
 800bc2c:	2501      	movle	r5, #1
 800bc2e:	4415      	add	r5, r2
 800bc30:	f04f 0800 	mov.w	r8, #0
 800bc34:	4659      	mov	r1, fp
 800bc36:	2201      	movs	r2, #1
 800bc38:	4620      	mov	r0, r4
 800bc3a:	9301      	str	r3, [sp, #4]
 800bc3c:	f000 ff38 	bl	800cab0 <__lshift>
 800bc40:	4631      	mov	r1, r6
 800bc42:	4683      	mov	fp, r0
 800bc44:	f000 ffa0 	bl	800cb88 <__mcmp>
 800bc48:	2800      	cmp	r0, #0
 800bc4a:	dcb2      	bgt.n	800bbb2 <_dtoa_r+0xac2>
 800bc4c:	d102      	bne.n	800bc54 <_dtoa_r+0xb64>
 800bc4e:	9b01      	ldr	r3, [sp, #4]
 800bc50:	07db      	lsls	r3, r3, #31
 800bc52:	d4ae      	bmi.n	800bbb2 <_dtoa_r+0xac2>
 800bc54:	462b      	mov	r3, r5
 800bc56:	461d      	mov	r5, r3
 800bc58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc5c:	2a30      	cmp	r2, #48	; 0x30
 800bc5e:	d0fa      	beq.n	800bc56 <_dtoa_r+0xb66>
 800bc60:	e6f7      	b.n	800ba52 <_dtoa_r+0x962>
 800bc62:	9a00      	ldr	r2, [sp, #0]
 800bc64:	429a      	cmp	r2, r3
 800bc66:	d1a5      	bne.n	800bbb4 <_dtoa_r+0xac4>
 800bc68:	f10a 0a01 	add.w	sl, sl, #1
 800bc6c:	2331      	movs	r3, #49	; 0x31
 800bc6e:	e779      	b.n	800bb64 <_dtoa_r+0xa74>
 800bc70:	4b13      	ldr	r3, [pc, #76]	; (800bcc0 <_dtoa_r+0xbd0>)
 800bc72:	f7ff baaf 	b.w	800b1d4 <_dtoa_r+0xe4>
 800bc76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	f47f aa86 	bne.w	800b18a <_dtoa_r+0x9a>
 800bc7e:	4b11      	ldr	r3, [pc, #68]	; (800bcc4 <_dtoa_r+0xbd4>)
 800bc80:	f7ff baa8 	b.w	800b1d4 <_dtoa_r+0xe4>
 800bc84:	f1b9 0f00 	cmp.w	r9, #0
 800bc88:	dc03      	bgt.n	800bc92 <_dtoa_r+0xba2>
 800bc8a:	9b05      	ldr	r3, [sp, #20]
 800bc8c:	2b02      	cmp	r3, #2
 800bc8e:	f73f aec9 	bgt.w	800ba24 <_dtoa_r+0x934>
 800bc92:	9d00      	ldr	r5, [sp, #0]
 800bc94:	4631      	mov	r1, r6
 800bc96:	4658      	mov	r0, fp
 800bc98:	f7ff f99c 	bl	800afd4 <quorem>
 800bc9c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800bca0:	f805 3b01 	strb.w	r3, [r5], #1
 800bca4:	9a00      	ldr	r2, [sp, #0]
 800bca6:	1aaa      	subs	r2, r5, r2
 800bca8:	4591      	cmp	r9, r2
 800bcaa:	ddba      	ble.n	800bc22 <_dtoa_r+0xb32>
 800bcac:	4659      	mov	r1, fp
 800bcae:	2300      	movs	r3, #0
 800bcb0:	220a      	movs	r2, #10
 800bcb2:	4620      	mov	r0, r4
 800bcb4:	f000 fd02 	bl	800c6bc <__multadd>
 800bcb8:	4683      	mov	fp, r0
 800bcba:	e7eb      	b.n	800bc94 <_dtoa_r+0xba4>
 800bcbc:	0800e7f8 	.word	0x0800e7f8
 800bcc0:	0800e664 	.word	0x0800e664
 800bcc4:	0800e78c 	.word	0x0800e78c

0800bcc8 <std>:
 800bcc8:	2300      	movs	r3, #0
 800bcca:	b510      	push	{r4, lr}
 800bccc:	4604      	mov	r4, r0
 800bcce:	e9c0 3300 	strd	r3, r3, [r0]
 800bcd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bcd6:	6083      	str	r3, [r0, #8]
 800bcd8:	8181      	strh	r1, [r0, #12]
 800bcda:	6643      	str	r3, [r0, #100]	; 0x64
 800bcdc:	81c2      	strh	r2, [r0, #14]
 800bcde:	6183      	str	r3, [r0, #24]
 800bce0:	4619      	mov	r1, r3
 800bce2:	2208      	movs	r2, #8
 800bce4:	305c      	adds	r0, #92	; 0x5c
 800bce6:	f7fd fdc5 	bl	8009874 <memset>
 800bcea:	4b05      	ldr	r3, [pc, #20]	; (800bd00 <std+0x38>)
 800bcec:	6263      	str	r3, [r4, #36]	; 0x24
 800bcee:	4b05      	ldr	r3, [pc, #20]	; (800bd04 <std+0x3c>)
 800bcf0:	62a3      	str	r3, [r4, #40]	; 0x28
 800bcf2:	4b05      	ldr	r3, [pc, #20]	; (800bd08 <std+0x40>)
 800bcf4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bcf6:	4b05      	ldr	r3, [pc, #20]	; (800bd0c <std+0x44>)
 800bcf8:	6224      	str	r4, [r4, #32]
 800bcfa:	6323      	str	r3, [r4, #48]	; 0x30
 800bcfc:	bd10      	pop	{r4, pc}
 800bcfe:	bf00      	nop
 800bd00:	0800d68d 	.word	0x0800d68d
 800bd04:	0800d6af 	.word	0x0800d6af
 800bd08:	0800d6e7 	.word	0x0800d6e7
 800bd0c:	0800d70b 	.word	0x0800d70b

0800bd10 <_cleanup_r>:
 800bd10:	4901      	ldr	r1, [pc, #4]	; (800bd18 <_cleanup_r+0x8>)
 800bd12:	f000 b8c1 	b.w	800be98 <_fwalk_reent>
 800bd16:	bf00      	nop
 800bd18:	0800da35 	.word	0x0800da35

0800bd1c <__sfmoreglue>:
 800bd1c:	b570      	push	{r4, r5, r6, lr}
 800bd1e:	1e4a      	subs	r2, r1, #1
 800bd20:	2568      	movs	r5, #104	; 0x68
 800bd22:	4355      	muls	r5, r2
 800bd24:	460e      	mov	r6, r1
 800bd26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bd2a:	f001 f97f 	bl	800d02c <_malloc_r>
 800bd2e:	4604      	mov	r4, r0
 800bd30:	b140      	cbz	r0, 800bd44 <__sfmoreglue+0x28>
 800bd32:	2100      	movs	r1, #0
 800bd34:	e9c0 1600 	strd	r1, r6, [r0]
 800bd38:	300c      	adds	r0, #12
 800bd3a:	60a0      	str	r0, [r4, #8]
 800bd3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bd40:	f7fd fd98 	bl	8009874 <memset>
 800bd44:	4620      	mov	r0, r4
 800bd46:	bd70      	pop	{r4, r5, r6, pc}

0800bd48 <__sfp_lock_acquire>:
 800bd48:	4801      	ldr	r0, [pc, #4]	; (800bd50 <__sfp_lock_acquire+0x8>)
 800bd4a:	f000 bc38 	b.w	800c5be <__retarget_lock_acquire_recursive>
 800bd4e:	bf00      	nop
 800bd50:	200006e4 	.word	0x200006e4

0800bd54 <__sfp_lock_release>:
 800bd54:	4801      	ldr	r0, [pc, #4]	; (800bd5c <__sfp_lock_release+0x8>)
 800bd56:	f000 bc33 	b.w	800c5c0 <__retarget_lock_release_recursive>
 800bd5a:	bf00      	nop
 800bd5c:	200006e4 	.word	0x200006e4

0800bd60 <__sinit_lock_acquire>:
 800bd60:	4801      	ldr	r0, [pc, #4]	; (800bd68 <__sinit_lock_acquire+0x8>)
 800bd62:	f000 bc2c 	b.w	800c5be <__retarget_lock_acquire_recursive>
 800bd66:	bf00      	nop
 800bd68:	200006df 	.word	0x200006df

0800bd6c <__sinit_lock_release>:
 800bd6c:	4801      	ldr	r0, [pc, #4]	; (800bd74 <__sinit_lock_release+0x8>)
 800bd6e:	f000 bc27 	b.w	800c5c0 <__retarget_lock_release_recursive>
 800bd72:	bf00      	nop
 800bd74:	200006df 	.word	0x200006df

0800bd78 <__sinit>:
 800bd78:	b510      	push	{r4, lr}
 800bd7a:	4604      	mov	r4, r0
 800bd7c:	f7ff fff0 	bl	800bd60 <__sinit_lock_acquire>
 800bd80:	69a3      	ldr	r3, [r4, #24]
 800bd82:	b11b      	cbz	r3, 800bd8c <__sinit+0x14>
 800bd84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd88:	f7ff bff0 	b.w	800bd6c <__sinit_lock_release>
 800bd8c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bd90:	6523      	str	r3, [r4, #80]	; 0x50
 800bd92:	4b13      	ldr	r3, [pc, #76]	; (800bde0 <__sinit+0x68>)
 800bd94:	4a13      	ldr	r2, [pc, #76]	; (800bde4 <__sinit+0x6c>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	62a2      	str	r2, [r4, #40]	; 0x28
 800bd9a:	42a3      	cmp	r3, r4
 800bd9c:	bf04      	itt	eq
 800bd9e:	2301      	moveq	r3, #1
 800bda0:	61a3      	streq	r3, [r4, #24]
 800bda2:	4620      	mov	r0, r4
 800bda4:	f000 f820 	bl	800bde8 <__sfp>
 800bda8:	6060      	str	r0, [r4, #4]
 800bdaa:	4620      	mov	r0, r4
 800bdac:	f000 f81c 	bl	800bde8 <__sfp>
 800bdb0:	60a0      	str	r0, [r4, #8]
 800bdb2:	4620      	mov	r0, r4
 800bdb4:	f000 f818 	bl	800bde8 <__sfp>
 800bdb8:	2200      	movs	r2, #0
 800bdba:	60e0      	str	r0, [r4, #12]
 800bdbc:	2104      	movs	r1, #4
 800bdbe:	6860      	ldr	r0, [r4, #4]
 800bdc0:	f7ff ff82 	bl	800bcc8 <std>
 800bdc4:	68a0      	ldr	r0, [r4, #8]
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	2109      	movs	r1, #9
 800bdca:	f7ff ff7d 	bl	800bcc8 <std>
 800bdce:	68e0      	ldr	r0, [r4, #12]
 800bdd0:	2202      	movs	r2, #2
 800bdd2:	2112      	movs	r1, #18
 800bdd4:	f7ff ff78 	bl	800bcc8 <std>
 800bdd8:	2301      	movs	r3, #1
 800bdda:	61a3      	str	r3, [r4, #24]
 800bddc:	e7d2      	b.n	800bd84 <__sinit+0xc>
 800bdde:	bf00      	nop
 800bde0:	0800e650 	.word	0x0800e650
 800bde4:	0800bd11 	.word	0x0800bd11

0800bde8 <__sfp>:
 800bde8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdea:	4607      	mov	r7, r0
 800bdec:	f7ff ffac 	bl	800bd48 <__sfp_lock_acquire>
 800bdf0:	4b1e      	ldr	r3, [pc, #120]	; (800be6c <__sfp+0x84>)
 800bdf2:	681e      	ldr	r6, [r3, #0]
 800bdf4:	69b3      	ldr	r3, [r6, #24]
 800bdf6:	b913      	cbnz	r3, 800bdfe <__sfp+0x16>
 800bdf8:	4630      	mov	r0, r6
 800bdfa:	f7ff ffbd 	bl	800bd78 <__sinit>
 800bdfe:	3648      	adds	r6, #72	; 0x48
 800be00:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800be04:	3b01      	subs	r3, #1
 800be06:	d503      	bpl.n	800be10 <__sfp+0x28>
 800be08:	6833      	ldr	r3, [r6, #0]
 800be0a:	b30b      	cbz	r3, 800be50 <__sfp+0x68>
 800be0c:	6836      	ldr	r6, [r6, #0]
 800be0e:	e7f7      	b.n	800be00 <__sfp+0x18>
 800be10:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800be14:	b9d5      	cbnz	r5, 800be4c <__sfp+0x64>
 800be16:	4b16      	ldr	r3, [pc, #88]	; (800be70 <__sfp+0x88>)
 800be18:	60e3      	str	r3, [r4, #12]
 800be1a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800be1e:	6665      	str	r5, [r4, #100]	; 0x64
 800be20:	f000 fbcc 	bl	800c5bc <__retarget_lock_init_recursive>
 800be24:	f7ff ff96 	bl	800bd54 <__sfp_lock_release>
 800be28:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800be2c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800be30:	6025      	str	r5, [r4, #0]
 800be32:	61a5      	str	r5, [r4, #24]
 800be34:	2208      	movs	r2, #8
 800be36:	4629      	mov	r1, r5
 800be38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800be3c:	f7fd fd1a 	bl	8009874 <memset>
 800be40:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800be44:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800be48:	4620      	mov	r0, r4
 800be4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be4c:	3468      	adds	r4, #104	; 0x68
 800be4e:	e7d9      	b.n	800be04 <__sfp+0x1c>
 800be50:	2104      	movs	r1, #4
 800be52:	4638      	mov	r0, r7
 800be54:	f7ff ff62 	bl	800bd1c <__sfmoreglue>
 800be58:	4604      	mov	r4, r0
 800be5a:	6030      	str	r0, [r6, #0]
 800be5c:	2800      	cmp	r0, #0
 800be5e:	d1d5      	bne.n	800be0c <__sfp+0x24>
 800be60:	f7ff ff78 	bl	800bd54 <__sfp_lock_release>
 800be64:	230c      	movs	r3, #12
 800be66:	603b      	str	r3, [r7, #0]
 800be68:	e7ee      	b.n	800be48 <__sfp+0x60>
 800be6a:	bf00      	nop
 800be6c:	0800e650 	.word	0x0800e650
 800be70:	ffff0001 	.word	0xffff0001

0800be74 <fiprintf>:
 800be74:	b40e      	push	{r1, r2, r3}
 800be76:	b503      	push	{r0, r1, lr}
 800be78:	4601      	mov	r1, r0
 800be7a:	ab03      	add	r3, sp, #12
 800be7c:	4805      	ldr	r0, [pc, #20]	; (800be94 <fiprintf+0x20>)
 800be7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800be82:	6800      	ldr	r0, [r0, #0]
 800be84:	9301      	str	r3, [sp, #4]
 800be86:	f001 fab1 	bl	800d3ec <_vfiprintf_r>
 800be8a:	b002      	add	sp, #8
 800be8c:	f85d eb04 	ldr.w	lr, [sp], #4
 800be90:	b003      	add	sp, #12
 800be92:	4770      	bx	lr
 800be94:	20000054 	.word	0x20000054

0800be98 <_fwalk_reent>:
 800be98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be9c:	4606      	mov	r6, r0
 800be9e:	4688      	mov	r8, r1
 800bea0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bea4:	2700      	movs	r7, #0
 800bea6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800beaa:	f1b9 0901 	subs.w	r9, r9, #1
 800beae:	d505      	bpl.n	800bebc <_fwalk_reent+0x24>
 800beb0:	6824      	ldr	r4, [r4, #0]
 800beb2:	2c00      	cmp	r4, #0
 800beb4:	d1f7      	bne.n	800bea6 <_fwalk_reent+0xe>
 800beb6:	4638      	mov	r0, r7
 800beb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bebc:	89ab      	ldrh	r3, [r5, #12]
 800bebe:	2b01      	cmp	r3, #1
 800bec0:	d907      	bls.n	800bed2 <_fwalk_reent+0x3a>
 800bec2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bec6:	3301      	adds	r3, #1
 800bec8:	d003      	beq.n	800bed2 <_fwalk_reent+0x3a>
 800beca:	4629      	mov	r1, r5
 800becc:	4630      	mov	r0, r6
 800bece:	47c0      	blx	r8
 800bed0:	4307      	orrs	r7, r0
 800bed2:	3568      	adds	r5, #104	; 0x68
 800bed4:	e7e9      	b.n	800beaa <_fwalk_reent+0x12>

0800bed6 <rshift>:
 800bed6:	6903      	ldr	r3, [r0, #16]
 800bed8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bedc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bee0:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bee4:	f100 0414 	add.w	r4, r0, #20
 800bee8:	dd45      	ble.n	800bf76 <rshift+0xa0>
 800beea:	f011 011f 	ands.w	r1, r1, #31
 800beee:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bef2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bef6:	d10c      	bne.n	800bf12 <rshift+0x3c>
 800bef8:	f100 0710 	add.w	r7, r0, #16
 800befc:	4629      	mov	r1, r5
 800befe:	42b1      	cmp	r1, r6
 800bf00:	d334      	bcc.n	800bf6c <rshift+0x96>
 800bf02:	1a9b      	subs	r3, r3, r2
 800bf04:	009b      	lsls	r3, r3, #2
 800bf06:	1eea      	subs	r2, r5, #3
 800bf08:	4296      	cmp	r6, r2
 800bf0a:	bf38      	it	cc
 800bf0c:	2300      	movcc	r3, #0
 800bf0e:	4423      	add	r3, r4
 800bf10:	e015      	b.n	800bf3e <rshift+0x68>
 800bf12:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bf16:	f1c1 0820 	rsb	r8, r1, #32
 800bf1a:	40cf      	lsrs	r7, r1
 800bf1c:	f105 0e04 	add.w	lr, r5, #4
 800bf20:	46a1      	mov	r9, r4
 800bf22:	4576      	cmp	r6, lr
 800bf24:	46f4      	mov	ip, lr
 800bf26:	d815      	bhi.n	800bf54 <rshift+0x7e>
 800bf28:	1a9b      	subs	r3, r3, r2
 800bf2a:	009a      	lsls	r2, r3, #2
 800bf2c:	3a04      	subs	r2, #4
 800bf2e:	3501      	adds	r5, #1
 800bf30:	42ae      	cmp	r6, r5
 800bf32:	bf38      	it	cc
 800bf34:	2200      	movcc	r2, #0
 800bf36:	18a3      	adds	r3, r4, r2
 800bf38:	50a7      	str	r7, [r4, r2]
 800bf3a:	b107      	cbz	r7, 800bf3e <rshift+0x68>
 800bf3c:	3304      	adds	r3, #4
 800bf3e:	1b1a      	subs	r2, r3, r4
 800bf40:	42a3      	cmp	r3, r4
 800bf42:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bf46:	bf08      	it	eq
 800bf48:	2300      	moveq	r3, #0
 800bf4a:	6102      	str	r2, [r0, #16]
 800bf4c:	bf08      	it	eq
 800bf4e:	6143      	streq	r3, [r0, #20]
 800bf50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf54:	f8dc c000 	ldr.w	ip, [ip]
 800bf58:	fa0c fc08 	lsl.w	ip, ip, r8
 800bf5c:	ea4c 0707 	orr.w	r7, ip, r7
 800bf60:	f849 7b04 	str.w	r7, [r9], #4
 800bf64:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bf68:	40cf      	lsrs	r7, r1
 800bf6a:	e7da      	b.n	800bf22 <rshift+0x4c>
 800bf6c:	f851 cb04 	ldr.w	ip, [r1], #4
 800bf70:	f847 cf04 	str.w	ip, [r7, #4]!
 800bf74:	e7c3      	b.n	800befe <rshift+0x28>
 800bf76:	4623      	mov	r3, r4
 800bf78:	e7e1      	b.n	800bf3e <rshift+0x68>

0800bf7a <__hexdig_fun>:
 800bf7a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bf7e:	2b09      	cmp	r3, #9
 800bf80:	d802      	bhi.n	800bf88 <__hexdig_fun+0xe>
 800bf82:	3820      	subs	r0, #32
 800bf84:	b2c0      	uxtb	r0, r0
 800bf86:	4770      	bx	lr
 800bf88:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bf8c:	2b05      	cmp	r3, #5
 800bf8e:	d801      	bhi.n	800bf94 <__hexdig_fun+0x1a>
 800bf90:	3847      	subs	r0, #71	; 0x47
 800bf92:	e7f7      	b.n	800bf84 <__hexdig_fun+0xa>
 800bf94:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bf98:	2b05      	cmp	r3, #5
 800bf9a:	d801      	bhi.n	800bfa0 <__hexdig_fun+0x26>
 800bf9c:	3827      	subs	r0, #39	; 0x27
 800bf9e:	e7f1      	b.n	800bf84 <__hexdig_fun+0xa>
 800bfa0:	2000      	movs	r0, #0
 800bfa2:	4770      	bx	lr

0800bfa4 <__gethex>:
 800bfa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa8:	ed2d 8b02 	vpush	{d8}
 800bfac:	b089      	sub	sp, #36	; 0x24
 800bfae:	ee08 0a10 	vmov	s16, r0
 800bfb2:	9304      	str	r3, [sp, #16]
 800bfb4:	4bbc      	ldr	r3, [pc, #752]	; (800c2a8 <__gethex+0x304>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	9301      	str	r3, [sp, #4]
 800bfba:	4618      	mov	r0, r3
 800bfbc:	468b      	mov	fp, r1
 800bfbe:	4690      	mov	r8, r2
 800bfc0:	f7f4 f90e 	bl	80001e0 <strlen>
 800bfc4:	9b01      	ldr	r3, [sp, #4]
 800bfc6:	f8db 2000 	ldr.w	r2, [fp]
 800bfca:	4403      	add	r3, r0
 800bfcc:	4682      	mov	sl, r0
 800bfce:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bfd2:	9305      	str	r3, [sp, #20]
 800bfd4:	1c93      	adds	r3, r2, #2
 800bfd6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bfda:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bfde:	32fe      	adds	r2, #254	; 0xfe
 800bfe0:	18d1      	adds	r1, r2, r3
 800bfe2:	461f      	mov	r7, r3
 800bfe4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bfe8:	9100      	str	r1, [sp, #0]
 800bfea:	2830      	cmp	r0, #48	; 0x30
 800bfec:	d0f8      	beq.n	800bfe0 <__gethex+0x3c>
 800bfee:	f7ff ffc4 	bl	800bf7a <__hexdig_fun>
 800bff2:	4604      	mov	r4, r0
 800bff4:	2800      	cmp	r0, #0
 800bff6:	d13a      	bne.n	800c06e <__gethex+0xca>
 800bff8:	9901      	ldr	r1, [sp, #4]
 800bffa:	4652      	mov	r2, sl
 800bffc:	4638      	mov	r0, r7
 800bffe:	f001 fb88 	bl	800d712 <strncmp>
 800c002:	4605      	mov	r5, r0
 800c004:	2800      	cmp	r0, #0
 800c006:	d168      	bne.n	800c0da <__gethex+0x136>
 800c008:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c00c:	eb07 060a 	add.w	r6, r7, sl
 800c010:	f7ff ffb3 	bl	800bf7a <__hexdig_fun>
 800c014:	2800      	cmp	r0, #0
 800c016:	d062      	beq.n	800c0de <__gethex+0x13a>
 800c018:	4633      	mov	r3, r6
 800c01a:	7818      	ldrb	r0, [r3, #0]
 800c01c:	2830      	cmp	r0, #48	; 0x30
 800c01e:	461f      	mov	r7, r3
 800c020:	f103 0301 	add.w	r3, r3, #1
 800c024:	d0f9      	beq.n	800c01a <__gethex+0x76>
 800c026:	f7ff ffa8 	bl	800bf7a <__hexdig_fun>
 800c02a:	2301      	movs	r3, #1
 800c02c:	fab0 f480 	clz	r4, r0
 800c030:	0964      	lsrs	r4, r4, #5
 800c032:	4635      	mov	r5, r6
 800c034:	9300      	str	r3, [sp, #0]
 800c036:	463a      	mov	r2, r7
 800c038:	4616      	mov	r6, r2
 800c03a:	3201      	adds	r2, #1
 800c03c:	7830      	ldrb	r0, [r6, #0]
 800c03e:	f7ff ff9c 	bl	800bf7a <__hexdig_fun>
 800c042:	2800      	cmp	r0, #0
 800c044:	d1f8      	bne.n	800c038 <__gethex+0x94>
 800c046:	9901      	ldr	r1, [sp, #4]
 800c048:	4652      	mov	r2, sl
 800c04a:	4630      	mov	r0, r6
 800c04c:	f001 fb61 	bl	800d712 <strncmp>
 800c050:	b980      	cbnz	r0, 800c074 <__gethex+0xd0>
 800c052:	b94d      	cbnz	r5, 800c068 <__gethex+0xc4>
 800c054:	eb06 050a 	add.w	r5, r6, sl
 800c058:	462a      	mov	r2, r5
 800c05a:	4616      	mov	r6, r2
 800c05c:	3201      	adds	r2, #1
 800c05e:	7830      	ldrb	r0, [r6, #0]
 800c060:	f7ff ff8b 	bl	800bf7a <__hexdig_fun>
 800c064:	2800      	cmp	r0, #0
 800c066:	d1f8      	bne.n	800c05a <__gethex+0xb6>
 800c068:	1bad      	subs	r5, r5, r6
 800c06a:	00ad      	lsls	r5, r5, #2
 800c06c:	e004      	b.n	800c078 <__gethex+0xd4>
 800c06e:	2400      	movs	r4, #0
 800c070:	4625      	mov	r5, r4
 800c072:	e7e0      	b.n	800c036 <__gethex+0x92>
 800c074:	2d00      	cmp	r5, #0
 800c076:	d1f7      	bne.n	800c068 <__gethex+0xc4>
 800c078:	7833      	ldrb	r3, [r6, #0]
 800c07a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c07e:	2b50      	cmp	r3, #80	; 0x50
 800c080:	d13b      	bne.n	800c0fa <__gethex+0x156>
 800c082:	7873      	ldrb	r3, [r6, #1]
 800c084:	2b2b      	cmp	r3, #43	; 0x2b
 800c086:	d02c      	beq.n	800c0e2 <__gethex+0x13e>
 800c088:	2b2d      	cmp	r3, #45	; 0x2d
 800c08a:	d02e      	beq.n	800c0ea <__gethex+0x146>
 800c08c:	1c71      	adds	r1, r6, #1
 800c08e:	f04f 0900 	mov.w	r9, #0
 800c092:	7808      	ldrb	r0, [r1, #0]
 800c094:	f7ff ff71 	bl	800bf7a <__hexdig_fun>
 800c098:	1e43      	subs	r3, r0, #1
 800c09a:	b2db      	uxtb	r3, r3
 800c09c:	2b18      	cmp	r3, #24
 800c09e:	d82c      	bhi.n	800c0fa <__gethex+0x156>
 800c0a0:	f1a0 0210 	sub.w	r2, r0, #16
 800c0a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c0a8:	f7ff ff67 	bl	800bf7a <__hexdig_fun>
 800c0ac:	1e43      	subs	r3, r0, #1
 800c0ae:	b2db      	uxtb	r3, r3
 800c0b0:	2b18      	cmp	r3, #24
 800c0b2:	d91d      	bls.n	800c0f0 <__gethex+0x14c>
 800c0b4:	f1b9 0f00 	cmp.w	r9, #0
 800c0b8:	d000      	beq.n	800c0bc <__gethex+0x118>
 800c0ba:	4252      	negs	r2, r2
 800c0bc:	4415      	add	r5, r2
 800c0be:	f8cb 1000 	str.w	r1, [fp]
 800c0c2:	b1e4      	cbz	r4, 800c0fe <__gethex+0x15a>
 800c0c4:	9b00      	ldr	r3, [sp, #0]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	bf14      	ite	ne
 800c0ca:	2700      	movne	r7, #0
 800c0cc:	2706      	moveq	r7, #6
 800c0ce:	4638      	mov	r0, r7
 800c0d0:	b009      	add	sp, #36	; 0x24
 800c0d2:	ecbd 8b02 	vpop	{d8}
 800c0d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0da:	463e      	mov	r6, r7
 800c0dc:	4625      	mov	r5, r4
 800c0de:	2401      	movs	r4, #1
 800c0e0:	e7ca      	b.n	800c078 <__gethex+0xd4>
 800c0e2:	f04f 0900 	mov.w	r9, #0
 800c0e6:	1cb1      	adds	r1, r6, #2
 800c0e8:	e7d3      	b.n	800c092 <__gethex+0xee>
 800c0ea:	f04f 0901 	mov.w	r9, #1
 800c0ee:	e7fa      	b.n	800c0e6 <__gethex+0x142>
 800c0f0:	230a      	movs	r3, #10
 800c0f2:	fb03 0202 	mla	r2, r3, r2, r0
 800c0f6:	3a10      	subs	r2, #16
 800c0f8:	e7d4      	b.n	800c0a4 <__gethex+0x100>
 800c0fa:	4631      	mov	r1, r6
 800c0fc:	e7df      	b.n	800c0be <__gethex+0x11a>
 800c0fe:	1bf3      	subs	r3, r6, r7
 800c100:	3b01      	subs	r3, #1
 800c102:	4621      	mov	r1, r4
 800c104:	2b07      	cmp	r3, #7
 800c106:	dc0b      	bgt.n	800c120 <__gethex+0x17c>
 800c108:	ee18 0a10 	vmov	r0, s16
 800c10c:	f000 fa74 	bl	800c5f8 <_Balloc>
 800c110:	4604      	mov	r4, r0
 800c112:	b940      	cbnz	r0, 800c126 <__gethex+0x182>
 800c114:	4b65      	ldr	r3, [pc, #404]	; (800c2ac <__gethex+0x308>)
 800c116:	4602      	mov	r2, r0
 800c118:	21de      	movs	r1, #222	; 0xde
 800c11a:	4865      	ldr	r0, [pc, #404]	; (800c2b0 <__gethex+0x30c>)
 800c11c:	f7fe ff3c 	bl	800af98 <__assert_func>
 800c120:	3101      	adds	r1, #1
 800c122:	105b      	asrs	r3, r3, #1
 800c124:	e7ee      	b.n	800c104 <__gethex+0x160>
 800c126:	f100 0914 	add.w	r9, r0, #20
 800c12a:	f04f 0b00 	mov.w	fp, #0
 800c12e:	f1ca 0301 	rsb	r3, sl, #1
 800c132:	f8cd 9008 	str.w	r9, [sp, #8]
 800c136:	f8cd b000 	str.w	fp, [sp]
 800c13a:	9306      	str	r3, [sp, #24]
 800c13c:	42b7      	cmp	r7, r6
 800c13e:	d340      	bcc.n	800c1c2 <__gethex+0x21e>
 800c140:	9802      	ldr	r0, [sp, #8]
 800c142:	9b00      	ldr	r3, [sp, #0]
 800c144:	f840 3b04 	str.w	r3, [r0], #4
 800c148:	eba0 0009 	sub.w	r0, r0, r9
 800c14c:	1080      	asrs	r0, r0, #2
 800c14e:	0146      	lsls	r6, r0, #5
 800c150:	6120      	str	r0, [r4, #16]
 800c152:	4618      	mov	r0, r3
 800c154:	f000 fb46 	bl	800c7e4 <__hi0bits>
 800c158:	1a30      	subs	r0, r6, r0
 800c15a:	f8d8 6000 	ldr.w	r6, [r8]
 800c15e:	42b0      	cmp	r0, r6
 800c160:	dd63      	ble.n	800c22a <__gethex+0x286>
 800c162:	1b87      	subs	r7, r0, r6
 800c164:	4639      	mov	r1, r7
 800c166:	4620      	mov	r0, r4
 800c168:	f000 fee0 	bl	800cf2c <__any_on>
 800c16c:	4682      	mov	sl, r0
 800c16e:	b1a8      	cbz	r0, 800c19c <__gethex+0x1f8>
 800c170:	1e7b      	subs	r3, r7, #1
 800c172:	1159      	asrs	r1, r3, #5
 800c174:	f003 021f 	and.w	r2, r3, #31
 800c178:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c17c:	f04f 0a01 	mov.w	sl, #1
 800c180:	fa0a f202 	lsl.w	r2, sl, r2
 800c184:	420a      	tst	r2, r1
 800c186:	d009      	beq.n	800c19c <__gethex+0x1f8>
 800c188:	4553      	cmp	r3, sl
 800c18a:	dd05      	ble.n	800c198 <__gethex+0x1f4>
 800c18c:	1eb9      	subs	r1, r7, #2
 800c18e:	4620      	mov	r0, r4
 800c190:	f000 fecc 	bl	800cf2c <__any_on>
 800c194:	2800      	cmp	r0, #0
 800c196:	d145      	bne.n	800c224 <__gethex+0x280>
 800c198:	f04f 0a02 	mov.w	sl, #2
 800c19c:	4639      	mov	r1, r7
 800c19e:	4620      	mov	r0, r4
 800c1a0:	f7ff fe99 	bl	800bed6 <rshift>
 800c1a4:	443d      	add	r5, r7
 800c1a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c1aa:	42ab      	cmp	r3, r5
 800c1ac:	da4c      	bge.n	800c248 <__gethex+0x2a4>
 800c1ae:	ee18 0a10 	vmov	r0, s16
 800c1b2:	4621      	mov	r1, r4
 800c1b4:	f000 fa60 	bl	800c678 <_Bfree>
 800c1b8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	6013      	str	r3, [r2, #0]
 800c1be:	27a3      	movs	r7, #163	; 0xa3
 800c1c0:	e785      	b.n	800c0ce <__gethex+0x12a>
 800c1c2:	1e73      	subs	r3, r6, #1
 800c1c4:	9a05      	ldr	r2, [sp, #20]
 800c1c6:	9303      	str	r3, [sp, #12]
 800c1c8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c1cc:	4293      	cmp	r3, r2
 800c1ce:	d019      	beq.n	800c204 <__gethex+0x260>
 800c1d0:	f1bb 0f20 	cmp.w	fp, #32
 800c1d4:	d107      	bne.n	800c1e6 <__gethex+0x242>
 800c1d6:	9b02      	ldr	r3, [sp, #8]
 800c1d8:	9a00      	ldr	r2, [sp, #0]
 800c1da:	f843 2b04 	str.w	r2, [r3], #4
 800c1de:	9302      	str	r3, [sp, #8]
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	9300      	str	r3, [sp, #0]
 800c1e4:	469b      	mov	fp, r3
 800c1e6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c1ea:	f7ff fec6 	bl	800bf7a <__hexdig_fun>
 800c1ee:	9b00      	ldr	r3, [sp, #0]
 800c1f0:	f000 000f 	and.w	r0, r0, #15
 800c1f4:	fa00 f00b 	lsl.w	r0, r0, fp
 800c1f8:	4303      	orrs	r3, r0
 800c1fa:	9300      	str	r3, [sp, #0]
 800c1fc:	f10b 0b04 	add.w	fp, fp, #4
 800c200:	9b03      	ldr	r3, [sp, #12]
 800c202:	e00d      	b.n	800c220 <__gethex+0x27c>
 800c204:	9b03      	ldr	r3, [sp, #12]
 800c206:	9a06      	ldr	r2, [sp, #24]
 800c208:	4413      	add	r3, r2
 800c20a:	42bb      	cmp	r3, r7
 800c20c:	d3e0      	bcc.n	800c1d0 <__gethex+0x22c>
 800c20e:	4618      	mov	r0, r3
 800c210:	9901      	ldr	r1, [sp, #4]
 800c212:	9307      	str	r3, [sp, #28]
 800c214:	4652      	mov	r2, sl
 800c216:	f001 fa7c 	bl	800d712 <strncmp>
 800c21a:	9b07      	ldr	r3, [sp, #28]
 800c21c:	2800      	cmp	r0, #0
 800c21e:	d1d7      	bne.n	800c1d0 <__gethex+0x22c>
 800c220:	461e      	mov	r6, r3
 800c222:	e78b      	b.n	800c13c <__gethex+0x198>
 800c224:	f04f 0a03 	mov.w	sl, #3
 800c228:	e7b8      	b.n	800c19c <__gethex+0x1f8>
 800c22a:	da0a      	bge.n	800c242 <__gethex+0x29e>
 800c22c:	1a37      	subs	r7, r6, r0
 800c22e:	4621      	mov	r1, r4
 800c230:	ee18 0a10 	vmov	r0, s16
 800c234:	463a      	mov	r2, r7
 800c236:	f000 fc3b 	bl	800cab0 <__lshift>
 800c23a:	1bed      	subs	r5, r5, r7
 800c23c:	4604      	mov	r4, r0
 800c23e:	f100 0914 	add.w	r9, r0, #20
 800c242:	f04f 0a00 	mov.w	sl, #0
 800c246:	e7ae      	b.n	800c1a6 <__gethex+0x202>
 800c248:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c24c:	42a8      	cmp	r0, r5
 800c24e:	dd72      	ble.n	800c336 <__gethex+0x392>
 800c250:	1b45      	subs	r5, r0, r5
 800c252:	42ae      	cmp	r6, r5
 800c254:	dc36      	bgt.n	800c2c4 <__gethex+0x320>
 800c256:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c25a:	2b02      	cmp	r3, #2
 800c25c:	d02a      	beq.n	800c2b4 <__gethex+0x310>
 800c25e:	2b03      	cmp	r3, #3
 800c260:	d02c      	beq.n	800c2bc <__gethex+0x318>
 800c262:	2b01      	cmp	r3, #1
 800c264:	d115      	bne.n	800c292 <__gethex+0x2ee>
 800c266:	42ae      	cmp	r6, r5
 800c268:	d113      	bne.n	800c292 <__gethex+0x2ee>
 800c26a:	2e01      	cmp	r6, #1
 800c26c:	d10b      	bne.n	800c286 <__gethex+0x2e2>
 800c26e:	9a04      	ldr	r2, [sp, #16]
 800c270:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c274:	6013      	str	r3, [r2, #0]
 800c276:	2301      	movs	r3, #1
 800c278:	6123      	str	r3, [r4, #16]
 800c27a:	f8c9 3000 	str.w	r3, [r9]
 800c27e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c280:	2762      	movs	r7, #98	; 0x62
 800c282:	601c      	str	r4, [r3, #0]
 800c284:	e723      	b.n	800c0ce <__gethex+0x12a>
 800c286:	1e71      	subs	r1, r6, #1
 800c288:	4620      	mov	r0, r4
 800c28a:	f000 fe4f 	bl	800cf2c <__any_on>
 800c28e:	2800      	cmp	r0, #0
 800c290:	d1ed      	bne.n	800c26e <__gethex+0x2ca>
 800c292:	ee18 0a10 	vmov	r0, s16
 800c296:	4621      	mov	r1, r4
 800c298:	f000 f9ee 	bl	800c678 <_Bfree>
 800c29c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c29e:	2300      	movs	r3, #0
 800c2a0:	6013      	str	r3, [r2, #0]
 800c2a2:	2750      	movs	r7, #80	; 0x50
 800c2a4:	e713      	b.n	800c0ce <__gethex+0x12a>
 800c2a6:	bf00      	nop
 800c2a8:	0800e8d8 	.word	0x0800e8d8
 800c2ac:	0800e7f8 	.word	0x0800e7f8
 800c2b0:	0800e86c 	.word	0x0800e86c
 800c2b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d1eb      	bne.n	800c292 <__gethex+0x2ee>
 800c2ba:	e7d8      	b.n	800c26e <__gethex+0x2ca>
 800c2bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d1d5      	bne.n	800c26e <__gethex+0x2ca>
 800c2c2:	e7e6      	b.n	800c292 <__gethex+0x2ee>
 800c2c4:	1e6f      	subs	r7, r5, #1
 800c2c6:	f1ba 0f00 	cmp.w	sl, #0
 800c2ca:	d131      	bne.n	800c330 <__gethex+0x38c>
 800c2cc:	b127      	cbz	r7, 800c2d8 <__gethex+0x334>
 800c2ce:	4639      	mov	r1, r7
 800c2d0:	4620      	mov	r0, r4
 800c2d2:	f000 fe2b 	bl	800cf2c <__any_on>
 800c2d6:	4682      	mov	sl, r0
 800c2d8:	117b      	asrs	r3, r7, #5
 800c2da:	2101      	movs	r1, #1
 800c2dc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c2e0:	f007 071f 	and.w	r7, r7, #31
 800c2e4:	fa01 f707 	lsl.w	r7, r1, r7
 800c2e8:	421f      	tst	r7, r3
 800c2ea:	4629      	mov	r1, r5
 800c2ec:	4620      	mov	r0, r4
 800c2ee:	bf18      	it	ne
 800c2f0:	f04a 0a02 	orrne.w	sl, sl, #2
 800c2f4:	1b76      	subs	r6, r6, r5
 800c2f6:	f7ff fdee 	bl	800bed6 <rshift>
 800c2fa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c2fe:	2702      	movs	r7, #2
 800c300:	f1ba 0f00 	cmp.w	sl, #0
 800c304:	d048      	beq.n	800c398 <__gethex+0x3f4>
 800c306:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c30a:	2b02      	cmp	r3, #2
 800c30c:	d015      	beq.n	800c33a <__gethex+0x396>
 800c30e:	2b03      	cmp	r3, #3
 800c310:	d017      	beq.n	800c342 <__gethex+0x39e>
 800c312:	2b01      	cmp	r3, #1
 800c314:	d109      	bne.n	800c32a <__gethex+0x386>
 800c316:	f01a 0f02 	tst.w	sl, #2
 800c31a:	d006      	beq.n	800c32a <__gethex+0x386>
 800c31c:	f8d9 0000 	ldr.w	r0, [r9]
 800c320:	ea4a 0a00 	orr.w	sl, sl, r0
 800c324:	f01a 0f01 	tst.w	sl, #1
 800c328:	d10e      	bne.n	800c348 <__gethex+0x3a4>
 800c32a:	f047 0710 	orr.w	r7, r7, #16
 800c32e:	e033      	b.n	800c398 <__gethex+0x3f4>
 800c330:	f04f 0a01 	mov.w	sl, #1
 800c334:	e7d0      	b.n	800c2d8 <__gethex+0x334>
 800c336:	2701      	movs	r7, #1
 800c338:	e7e2      	b.n	800c300 <__gethex+0x35c>
 800c33a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c33c:	f1c3 0301 	rsb	r3, r3, #1
 800c340:	9315      	str	r3, [sp, #84]	; 0x54
 800c342:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c344:	2b00      	cmp	r3, #0
 800c346:	d0f0      	beq.n	800c32a <__gethex+0x386>
 800c348:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c34c:	f104 0314 	add.w	r3, r4, #20
 800c350:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c354:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c358:	f04f 0c00 	mov.w	ip, #0
 800c35c:	4618      	mov	r0, r3
 800c35e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c362:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c366:	d01c      	beq.n	800c3a2 <__gethex+0x3fe>
 800c368:	3201      	adds	r2, #1
 800c36a:	6002      	str	r2, [r0, #0]
 800c36c:	2f02      	cmp	r7, #2
 800c36e:	f104 0314 	add.w	r3, r4, #20
 800c372:	d13f      	bne.n	800c3f4 <__gethex+0x450>
 800c374:	f8d8 2000 	ldr.w	r2, [r8]
 800c378:	3a01      	subs	r2, #1
 800c37a:	42b2      	cmp	r2, r6
 800c37c:	d10a      	bne.n	800c394 <__gethex+0x3f0>
 800c37e:	1171      	asrs	r1, r6, #5
 800c380:	2201      	movs	r2, #1
 800c382:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c386:	f006 061f 	and.w	r6, r6, #31
 800c38a:	fa02 f606 	lsl.w	r6, r2, r6
 800c38e:	421e      	tst	r6, r3
 800c390:	bf18      	it	ne
 800c392:	4617      	movne	r7, r2
 800c394:	f047 0720 	orr.w	r7, r7, #32
 800c398:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c39a:	601c      	str	r4, [r3, #0]
 800c39c:	9b04      	ldr	r3, [sp, #16]
 800c39e:	601d      	str	r5, [r3, #0]
 800c3a0:	e695      	b.n	800c0ce <__gethex+0x12a>
 800c3a2:	4299      	cmp	r1, r3
 800c3a4:	f843 cc04 	str.w	ip, [r3, #-4]
 800c3a8:	d8d8      	bhi.n	800c35c <__gethex+0x3b8>
 800c3aa:	68a3      	ldr	r3, [r4, #8]
 800c3ac:	459b      	cmp	fp, r3
 800c3ae:	db19      	blt.n	800c3e4 <__gethex+0x440>
 800c3b0:	6861      	ldr	r1, [r4, #4]
 800c3b2:	ee18 0a10 	vmov	r0, s16
 800c3b6:	3101      	adds	r1, #1
 800c3b8:	f000 f91e 	bl	800c5f8 <_Balloc>
 800c3bc:	4681      	mov	r9, r0
 800c3be:	b918      	cbnz	r0, 800c3c8 <__gethex+0x424>
 800c3c0:	4b1a      	ldr	r3, [pc, #104]	; (800c42c <__gethex+0x488>)
 800c3c2:	4602      	mov	r2, r0
 800c3c4:	2184      	movs	r1, #132	; 0x84
 800c3c6:	e6a8      	b.n	800c11a <__gethex+0x176>
 800c3c8:	6922      	ldr	r2, [r4, #16]
 800c3ca:	3202      	adds	r2, #2
 800c3cc:	f104 010c 	add.w	r1, r4, #12
 800c3d0:	0092      	lsls	r2, r2, #2
 800c3d2:	300c      	adds	r0, #12
 800c3d4:	f7fd fa40 	bl	8009858 <memcpy>
 800c3d8:	4621      	mov	r1, r4
 800c3da:	ee18 0a10 	vmov	r0, s16
 800c3de:	f000 f94b 	bl	800c678 <_Bfree>
 800c3e2:	464c      	mov	r4, r9
 800c3e4:	6923      	ldr	r3, [r4, #16]
 800c3e6:	1c5a      	adds	r2, r3, #1
 800c3e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c3ec:	6122      	str	r2, [r4, #16]
 800c3ee:	2201      	movs	r2, #1
 800c3f0:	615a      	str	r2, [r3, #20]
 800c3f2:	e7bb      	b.n	800c36c <__gethex+0x3c8>
 800c3f4:	6922      	ldr	r2, [r4, #16]
 800c3f6:	455a      	cmp	r2, fp
 800c3f8:	dd0b      	ble.n	800c412 <__gethex+0x46e>
 800c3fa:	2101      	movs	r1, #1
 800c3fc:	4620      	mov	r0, r4
 800c3fe:	f7ff fd6a 	bl	800bed6 <rshift>
 800c402:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c406:	3501      	adds	r5, #1
 800c408:	42ab      	cmp	r3, r5
 800c40a:	f6ff aed0 	blt.w	800c1ae <__gethex+0x20a>
 800c40e:	2701      	movs	r7, #1
 800c410:	e7c0      	b.n	800c394 <__gethex+0x3f0>
 800c412:	f016 061f 	ands.w	r6, r6, #31
 800c416:	d0fa      	beq.n	800c40e <__gethex+0x46a>
 800c418:	449a      	add	sl, r3
 800c41a:	f1c6 0620 	rsb	r6, r6, #32
 800c41e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800c422:	f000 f9df 	bl	800c7e4 <__hi0bits>
 800c426:	42b0      	cmp	r0, r6
 800c428:	dbe7      	blt.n	800c3fa <__gethex+0x456>
 800c42a:	e7f0      	b.n	800c40e <__gethex+0x46a>
 800c42c:	0800e7f8 	.word	0x0800e7f8

0800c430 <L_shift>:
 800c430:	f1c2 0208 	rsb	r2, r2, #8
 800c434:	0092      	lsls	r2, r2, #2
 800c436:	b570      	push	{r4, r5, r6, lr}
 800c438:	f1c2 0620 	rsb	r6, r2, #32
 800c43c:	6843      	ldr	r3, [r0, #4]
 800c43e:	6804      	ldr	r4, [r0, #0]
 800c440:	fa03 f506 	lsl.w	r5, r3, r6
 800c444:	432c      	orrs	r4, r5
 800c446:	40d3      	lsrs	r3, r2
 800c448:	6004      	str	r4, [r0, #0]
 800c44a:	f840 3f04 	str.w	r3, [r0, #4]!
 800c44e:	4288      	cmp	r0, r1
 800c450:	d3f4      	bcc.n	800c43c <L_shift+0xc>
 800c452:	bd70      	pop	{r4, r5, r6, pc}

0800c454 <__match>:
 800c454:	b530      	push	{r4, r5, lr}
 800c456:	6803      	ldr	r3, [r0, #0]
 800c458:	3301      	adds	r3, #1
 800c45a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c45e:	b914      	cbnz	r4, 800c466 <__match+0x12>
 800c460:	6003      	str	r3, [r0, #0]
 800c462:	2001      	movs	r0, #1
 800c464:	bd30      	pop	{r4, r5, pc}
 800c466:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c46a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c46e:	2d19      	cmp	r5, #25
 800c470:	bf98      	it	ls
 800c472:	3220      	addls	r2, #32
 800c474:	42a2      	cmp	r2, r4
 800c476:	d0f0      	beq.n	800c45a <__match+0x6>
 800c478:	2000      	movs	r0, #0
 800c47a:	e7f3      	b.n	800c464 <__match+0x10>

0800c47c <__hexnan>:
 800c47c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c480:	680b      	ldr	r3, [r1, #0]
 800c482:	6801      	ldr	r1, [r0, #0]
 800c484:	115e      	asrs	r6, r3, #5
 800c486:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c48a:	f013 031f 	ands.w	r3, r3, #31
 800c48e:	b087      	sub	sp, #28
 800c490:	bf18      	it	ne
 800c492:	3604      	addne	r6, #4
 800c494:	2500      	movs	r5, #0
 800c496:	1f37      	subs	r7, r6, #4
 800c498:	4682      	mov	sl, r0
 800c49a:	4690      	mov	r8, r2
 800c49c:	9301      	str	r3, [sp, #4]
 800c49e:	f846 5c04 	str.w	r5, [r6, #-4]
 800c4a2:	46b9      	mov	r9, r7
 800c4a4:	463c      	mov	r4, r7
 800c4a6:	9502      	str	r5, [sp, #8]
 800c4a8:	46ab      	mov	fp, r5
 800c4aa:	784a      	ldrb	r2, [r1, #1]
 800c4ac:	1c4b      	adds	r3, r1, #1
 800c4ae:	9303      	str	r3, [sp, #12]
 800c4b0:	b342      	cbz	r2, 800c504 <__hexnan+0x88>
 800c4b2:	4610      	mov	r0, r2
 800c4b4:	9105      	str	r1, [sp, #20]
 800c4b6:	9204      	str	r2, [sp, #16]
 800c4b8:	f7ff fd5f 	bl	800bf7a <__hexdig_fun>
 800c4bc:	2800      	cmp	r0, #0
 800c4be:	d14f      	bne.n	800c560 <__hexnan+0xe4>
 800c4c0:	9a04      	ldr	r2, [sp, #16]
 800c4c2:	9905      	ldr	r1, [sp, #20]
 800c4c4:	2a20      	cmp	r2, #32
 800c4c6:	d818      	bhi.n	800c4fa <__hexnan+0x7e>
 800c4c8:	9b02      	ldr	r3, [sp, #8]
 800c4ca:	459b      	cmp	fp, r3
 800c4cc:	dd13      	ble.n	800c4f6 <__hexnan+0x7a>
 800c4ce:	454c      	cmp	r4, r9
 800c4d0:	d206      	bcs.n	800c4e0 <__hexnan+0x64>
 800c4d2:	2d07      	cmp	r5, #7
 800c4d4:	dc04      	bgt.n	800c4e0 <__hexnan+0x64>
 800c4d6:	462a      	mov	r2, r5
 800c4d8:	4649      	mov	r1, r9
 800c4da:	4620      	mov	r0, r4
 800c4dc:	f7ff ffa8 	bl	800c430 <L_shift>
 800c4e0:	4544      	cmp	r4, r8
 800c4e2:	d950      	bls.n	800c586 <__hexnan+0x10a>
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	f1a4 0904 	sub.w	r9, r4, #4
 800c4ea:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4ee:	f8cd b008 	str.w	fp, [sp, #8]
 800c4f2:	464c      	mov	r4, r9
 800c4f4:	461d      	mov	r5, r3
 800c4f6:	9903      	ldr	r1, [sp, #12]
 800c4f8:	e7d7      	b.n	800c4aa <__hexnan+0x2e>
 800c4fa:	2a29      	cmp	r2, #41	; 0x29
 800c4fc:	d156      	bne.n	800c5ac <__hexnan+0x130>
 800c4fe:	3102      	adds	r1, #2
 800c500:	f8ca 1000 	str.w	r1, [sl]
 800c504:	f1bb 0f00 	cmp.w	fp, #0
 800c508:	d050      	beq.n	800c5ac <__hexnan+0x130>
 800c50a:	454c      	cmp	r4, r9
 800c50c:	d206      	bcs.n	800c51c <__hexnan+0xa0>
 800c50e:	2d07      	cmp	r5, #7
 800c510:	dc04      	bgt.n	800c51c <__hexnan+0xa0>
 800c512:	462a      	mov	r2, r5
 800c514:	4649      	mov	r1, r9
 800c516:	4620      	mov	r0, r4
 800c518:	f7ff ff8a 	bl	800c430 <L_shift>
 800c51c:	4544      	cmp	r4, r8
 800c51e:	d934      	bls.n	800c58a <__hexnan+0x10e>
 800c520:	f1a8 0204 	sub.w	r2, r8, #4
 800c524:	4623      	mov	r3, r4
 800c526:	f853 1b04 	ldr.w	r1, [r3], #4
 800c52a:	f842 1f04 	str.w	r1, [r2, #4]!
 800c52e:	429f      	cmp	r7, r3
 800c530:	d2f9      	bcs.n	800c526 <__hexnan+0xaa>
 800c532:	1b3b      	subs	r3, r7, r4
 800c534:	f023 0303 	bic.w	r3, r3, #3
 800c538:	3304      	adds	r3, #4
 800c53a:	3401      	adds	r4, #1
 800c53c:	3e03      	subs	r6, #3
 800c53e:	42b4      	cmp	r4, r6
 800c540:	bf88      	it	hi
 800c542:	2304      	movhi	r3, #4
 800c544:	4443      	add	r3, r8
 800c546:	2200      	movs	r2, #0
 800c548:	f843 2b04 	str.w	r2, [r3], #4
 800c54c:	429f      	cmp	r7, r3
 800c54e:	d2fb      	bcs.n	800c548 <__hexnan+0xcc>
 800c550:	683b      	ldr	r3, [r7, #0]
 800c552:	b91b      	cbnz	r3, 800c55c <__hexnan+0xe0>
 800c554:	4547      	cmp	r7, r8
 800c556:	d127      	bne.n	800c5a8 <__hexnan+0x12c>
 800c558:	2301      	movs	r3, #1
 800c55a:	603b      	str	r3, [r7, #0]
 800c55c:	2005      	movs	r0, #5
 800c55e:	e026      	b.n	800c5ae <__hexnan+0x132>
 800c560:	3501      	adds	r5, #1
 800c562:	2d08      	cmp	r5, #8
 800c564:	f10b 0b01 	add.w	fp, fp, #1
 800c568:	dd06      	ble.n	800c578 <__hexnan+0xfc>
 800c56a:	4544      	cmp	r4, r8
 800c56c:	d9c3      	bls.n	800c4f6 <__hexnan+0x7a>
 800c56e:	2300      	movs	r3, #0
 800c570:	f844 3c04 	str.w	r3, [r4, #-4]
 800c574:	2501      	movs	r5, #1
 800c576:	3c04      	subs	r4, #4
 800c578:	6822      	ldr	r2, [r4, #0]
 800c57a:	f000 000f 	and.w	r0, r0, #15
 800c57e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c582:	6022      	str	r2, [r4, #0]
 800c584:	e7b7      	b.n	800c4f6 <__hexnan+0x7a>
 800c586:	2508      	movs	r5, #8
 800c588:	e7b5      	b.n	800c4f6 <__hexnan+0x7a>
 800c58a:	9b01      	ldr	r3, [sp, #4]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d0df      	beq.n	800c550 <__hexnan+0xd4>
 800c590:	f04f 32ff 	mov.w	r2, #4294967295
 800c594:	f1c3 0320 	rsb	r3, r3, #32
 800c598:	fa22 f303 	lsr.w	r3, r2, r3
 800c59c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c5a0:	401a      	ands	r2, r3
 800c5a2:	f846 2c04 	str.w	r2, [r6, #-4]
 800c5a6:	e7d3      	b.n	800c550 <__hexnan+0xd4>
 800c5a8:	3f04      	subs	r7, #4
 800c5aa:	e7d1      	b.n	800c550 <__hexnan+0xd4>
 800c5ac:	2004      	movs	r0, #4
 800c5ae:	b007      	add	sp, #28
 800c5b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c5b4 <_localeconv_r>:
 800c5b4:	4800      	ldr	r0, [pc, #0]	; (800c5b8 <_localeconv_r+0x4>)
 800c5b6:	4770      	bx	lr
 800c5b8:	200001ac 	.word	0x200001ac

0800c5bc <__retarget_lock_init_recursive>:
 800c5bc:	4770      	bx	lr

0800c5be <__retarget_lock_acquire_recursive>:
 800c5be:	4770      	bx	lr

0800c5c0 <__retarget_lock_release_recursive>:
 800c5c0:	4770      	bx	lr
	...

0800c5c4 <malloc>:
 800c5c4:	4b02      	ldr	r3, [pc, #8]	; (800c5d0 <malloc+0xc>)
 800c5c6:	4601      	mov	r1, r0
 800c5c8:	6818      	ldr	r0, [r3, #0]
 800c5ca:	f000 bd2f 	b.w	800d02c <_malloc_r>
 800c5ce:	bf00      	nop
 800c5d0:	20000054 	.word	0x20000054

0800c5d4 <__ascii_mbtowc>:
 800c5d4:	b082      	sub	sp, #8
 800c5d6:	b901      	cbnz	r1, 800c5da <__ascii_mbtowc+0x6>
 800c5d8:	a901      	add	r1, sp, #4
 800c5da:	b142      	cbz	r2, 800c5ee <__ascii_mbtowc+0x1a>
 800c5dc:	b14b      	cbz	r3, 800c5f2 <__ascii_mbtowc+0x1e>
 800c5de:	7813      	ldrb	r3, [r2, #0]
 800c5e0:	600b      	str	r3, [r1, #0]
 800c5e2:	7812      	ldrb	r2, [r2, #0]
 800c5e4:	1e10      	subs	r0, r2, #0
 800c5e6:	bf18      	it	ne
 800c5e8:	2001      	movne	r0, #1
 800c5ea:	b002      	add	sp, #8
 800c5ec:	4770      	bx	lr
 800c5ee:	4610      	mov	r0, r2
 800c5f0:	e7fb      	b.n	800c5ea <__ascii_mbtowc+0x16>
 800c5f2:	f06f 0001 	mvn.w	r0, #1
 800c5f6:	e7f8      	b.n	800c5ea <__ascii_mbtowc+0x16>

0800c5f8 <_Balloc>:
 800c5f8:	b570      	push	{r4, r5, r6, lr}
 800c5fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c5fc:	4604      	mov	r4, r0
 800c5fe:	460d      	mov	r5, r1
 800c600:	b976      	cbnz	r6, 800c620 <_Balloc+0x28>
 800c602:	2010      	movs	r0, #16
 800c604:	f7ff ffde 	bl	800c5c4 <malloc>
 800c608:	4602      	mov	r2, r0
 800c60a:	6260      	str	r0, [r4, #36]	; 0x24
 800c60c:	b920      	cbnz	r0, 800c618 <_Balloc+0x20>
 800c60e:	4b18      	ldr	r3, [pc, #96]	; (800c670 <_Balloc+0x78>)
 800c610:	4818      	ldr	r0, [pc, #96]	; (800c674 <_Balloc+0x7c>)
 800c612:	2166      	movs	r1, #102	; 0x66
 800c614:	f7fe fcc0 	bl	800af98 <__assert_func>
 800c618:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c61c:	6006      	str	r6, [r0, #0]
 800c61e:	60c6      	str	r6, [r0, #12]
 800c620:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c622:	68f3      	ldr	r3, [r6, #12]
 800c624:	b183      	cbz	r3, 800c648 <_Balloc+0x50>
 800c626:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c628:	68db      	ldr	r3, [r3, #12]
 800c62a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c62e:	b9b8      	cbnz	r0, 800c660 <_Balloc+0x68>
 800c630:	2101      	movs	r1, #1
 800c632:	fa01 f605 	lsl.w	r6, r1, r5
 800c636:	1d72      	adds	r2, r6, #5
 800c638:	0092      	lsls	r2, r2, #2
 800c63a:	4620      	mov	r0, r4
 800c63c:	f000 fc97 	bl	800cf6e <_calloc_r>
 800c640:	b160      	cbz	r0, 800c65c <_Balloc+0x64>
 800c642:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c646:	e00e      	b.n	800c666 <_Balloc+0x6e>
 800c648:	2221      	movs	r2, #33	; 0x21
 800c64a:	2104      	movs	r1, #4
 800c64c:	4620      	mov	r0, r4
 800c64e:	f000 fc8e 	bl	800cf6e <_calloc_r>
 800c652:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c654:	60f0      	str	r0, [r6, #12]
 800c656:	68db      	ldr	r3, [r3, #12]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d1e4      	bne.n	800c626 <_Balloc+0x2e>
 800c65c:	2000      	movs	r0, #0
 800c65e:	bd70      	pop	{r4, r5, r6, pc}
 800c660:	6802      	ldr	r2, [r0, #0]
 800c662:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c666:	2300      	movs	r3, #0
 800c668:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c66c:	e7f7      	b.n	800c65e <_Balloc+0x66>
 800c66e:	bf00      	nop
 800c670:	0800e6d8 	.word	0x0800e6d8
 800c674:	0800e8ec 	.word	0x0800e8ec

0800c678 <_Bfree>:
 800c678:	b570      	push	{r4, r5, r6, lr}
 800c67a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c67c:	4605      	mov	r5, r0
 800c67e:	460c      	mov	r4, r1
 800c680:	b976      	cbnz	r6, 800c6a0 <_Bfree+0x28>
 800c682:	2010      	movs	r0, #16
 800c684:	f7ff ff9e 	bl	800c5c4 <malloc>
 800c688:	4602      	mov	r2, r0
 800c68a:	6268      	str	r0, [r5, #36]	; 0x24
 800c68c:	b920      	cbnz	r0, 800c698 <_Bfree+0x20>
 800c68e:	4b09      	ldr	r3, [pc, #36]	; (800c6b4 <_Bfree+0x3c>)
 800c690:	4809      	ldr	r0, [pc, #36]	; (800c6b8 <_Bfree+0x40>)
 800c692:	218a      	movs	r1, #138	; 0x8a
 800c694:	f7fe fc80 	bl	800af98 <__assert_func>
 800c698:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c69c:	6006      	str	r6, [r0, #0]
 800c69e:	60c6      	str	r6, [r0, #12]
 800c6a0:	b13c      	cbz	r4, 800c6b2 <_Bfree+0x3a>
 800c6a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c6a4:	6862      	ldr	r2, [r4, #4]
 800c6a6:	68db      	ldr	r3, [r3, #12]
 800c6a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c6ac:	6021      	str	r1, [r4, #0]
 800c6ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c6b2:	bd70      	pop	{r4, r5, r6, pc}
 800c6b4:	0800e6d8 	.word	0x0800e6d8
 800c6b8:	0800e8ec 	.word	0x0800e8ec

0800c6bc <__multadd>:
 800c6bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6c0:	690e      	ldr	r6, [r1, #16]
 800c6c2:	4607      	mov	r7, r0
 800c6c4:	4698      	mov	r8, r3
 800c6c6:	460c      	mov	r4, r1
 800c6c8:	f101 0014 	add.w	r0, r1, #20
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	6805      	ldr	r5, [r0, #0]
 800c6d0:	b2a9      	uxth	r1, r5
 800c6d2:	fb02 8101 	mla	r1, r2, r1, r8
 800c6d6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c6da:	0c2d      	lsrs	r5, r5, #16
 800c6dc:	fb02 c505 	mla	r5, r2, r5, ip
 800c6e0:	b289      	uxth	r1, r1
 800c6e2:	3301      	adds	r3, #1
 800c6e4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c6e8:	429e      	cmp	r6, r3
 800c6ea:	f840 1b04 	str.w	r1, [r0], #4
 800c6ee:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c6f2:	dcec      	bgt.n	800c6ce <__multadd+0x12>
 800c6f4:	f1b8 0f00 	cmp.w	r8, #0
 800c6f8:	d022      	beq.n	800c740 <__multadd+0x84>
 800c6fa:	68a3      	ldr	r3, [r4, #8]
 800c6fc:	42b3      	cmp	r3, r6
 800c6fe:	dc19      	bgt.n	800c734 <__multadd+0x78>
 800c700:	6861      	ldr	r1, [r4, #4]
 800c702:	4638      	mov	r0, r7
 800c704:	3101      	adds	r1, #1
 800c706:	f7ff ff77 	bl	800c5f8 <_Balloc>
 800c70a:	4605      	mov	r5, r0
 800c70c:	b928      	cbnz	r0, 800c71a <__multadd+0x5e>
 800c70e:	4602      	mov	r2, r0
 800c710:	4b0d      	ldr	r3, [pc, #52]	; (800c748 <__multadd+0x8c>)
 800c712:	480e      	ldr	r0, [pc, #56]	; (800c74c <__multadd+0x90>)
 800c714:	21b5      	movs	r1, #181	; 0xb5
 800c716:	f7fe fc3f 	bl	800af98 <__assert_func>
 800c71a:	6922      	ldr	r2, [r4, #16]
 800c71c:	3202      	adds	r2, #2
 800c71e:	f104 010c 	add.w	r1, r4, #12
 800c722:	0092      	lsls	r2, r2, #2
 800c724:	300c      	adds	r0, #12
 800c726:	f7fd f897 	bl	8009858 <memcpy>
 800c72a:	4621      	mov	r1, r4
 800c72c:	4638      	mov	r0, r7
 800c72e:	f7ff ffa3 	bl	800c678 <_Bfree>
 800c732:	462c      	mov	r4, r5
 800c734:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c738:	3601      	adds	r6, #1
 800c73a:	f8c3 8014 	str.w	r8, [r3, #20]
 800c73e:	6126      	str	r6, [r4, #16]
 800c740:	4620      	mov	r0, r4
 800c742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c746:	bf00      	nop
 800c748:	0800e7f8 	.word	0x0800e7f8
 800c74c:	0800e8ec 	.word	0x0800e8ec

0800c750 <__s2b>:
 800c750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c754:	460c      	mov	r4, r1
 800c756:	4615      	mov	r5, r2
 800c758:	461f      	mov	r7, r3
 800c75a:	2209      	movs	r2, #9
 800c75c:	3308      	adds	r3, #8
 800c75e:	4606      	mov	r6, r0
 800c760:	fb93 f3f2 	sdiv	r3, r3, r2
 800c764:	2100      	movs	r1, #0
 800c766:	2201      	movs	r2, #1
 800c768:	429a      	cmp	r2, r3
 800c76a:	db09      	blt.n	800c780 <__s2b+0x30>
 800c76c:	4630      	mov	r0, r6
 800c76e:	f7ff ff43 	bl	800c5f8 <_Balloc>
 800c772:	b940      	cbnz	r0, 800c786 <__s2b+0x36>
 800c774:	4602      	mov	r2, r0
 800c776:	4b19      	ldr	r3, [pc, #100]	; (800c7dc <__s2b+0x8c>)
 800c778:	4819      	ldr	r0, [pc, #100]	; (800c7e0 <__s2b+0x90>)
 800c77a:	21ce      	movs	r1, #206	; 0xce
 800c77c:	f7fe fc0c 	bl	800af98 <__assert_func>
 800c780:	0052      	lsls	r2, r2, #1
 800c782:	3101      	adds	r1, #1
 800c784:	e7f0      	b.n	800c768 <__s2b+0x18>
 800c786:	9b08      	ldr	r3, [sp, #32]
 800c788:	6143      	str	r3, [r0, #20]
 800c78a:	2d09      	cmp	r5, #9
 800c78c:	f04f 0301 	mov.w	r3, #1
 800c790:	6103      	str	r3, [r0, #16]
 800c792:	dd16      	ble.n	800c7c2 <__s2b+0x72>
 800c794:	f104 0909 	add.w	r9, r4, #9
 800c798:	46c8      	mov	r8, r9
 800c79a:	442c      	add	r4, r5
 800c79c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c7a0:	4601      	mov	r1, r0
 800c7a2:	3b30      	subs	r3, #48	; 0x30
 800c7a4:	220a      	movs	r2, #10
 800c7a6:	4630      	mov	r0, r6
 800c7a8:	f7ff ff88 	bl	800c6bc <__multadd>
 800c7ac:	45a0      	cmp	r8, r4
 800c7ae:	d1f5      	bne.n	800c79c <__s2b+0x4c>
 800c7b0:	f1a5 0408 	sub.w	r4, r5, #8
 800c7b4:	444c      	add	r4, r9
 800c7b6:	1b2d      	subs	r5, r5, r4
 800c7b8:	1963      	adds	r3, r4, r5
 800c7ba:	42bb      	cmp	r3, r7
 800c7bc:	db04      	blt.n	800c7c8 <__s2b+0x78>
 800c7be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7c2:	340a      	adds	r4, #10
 800c7c4:	2509      	movs	r5, #9
 800c7c6:	e7f6      	b.n	800c7b6 <__s2b+0x66>
 800c7c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c7cc:	4601      	mov	r1, r0
 800c7ce:	3b30      	subs	r3, #48	; 0x30
 800c7d0:	220a      	movs	r2, #10
 800c7d2:	4630      	mov	r0, r6
 800c7d4:	f7ff ff72 	bl	800c6bc <__multadd>
 800c7d8:	e7ee      	b.n	800c7b8 <__s2b+0x68>
 800c7da:	bf00      	nop
 800c7dc:	0800e7f8 	.word	0x0800e7f8
 800c7e0:	0800e8ec 	.word	0x0800e8ec

0800c7e4 <__hi0bits>:
 800c7e4:	0c03      	lsrs	r3, r0, #16
 800c7e6:	041b      	lsls	r3, r3, #16
 800c7e8:	b9d3      	cbnz	r3, 800c820 <__hi0bits+0x3c>
 800c7ea:	0400      	lsls	r0, r0, #16
 800c7ec:	2310      	movs	r3, #16
 800c7ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c7f2:	bf04      	itt	eq
 800c7f4:	0200      	lsleq	r0, r0, #8
 800c7f6:	3308      	addeq	r3, #8
 800c7f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c7fc:	bf04      	itt	eq
 800c7fe:	0100      	lsleq	r0, r0, #4
 800c800:	3304      	addeq	r3, #4
 800c802:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c806:	bf04      	itt	eq
 800c808:	0080      	lsleq	r0, r0, #2
 800c80a:	3302      	addeq	r3, #2
 800c80c:	2800      	cmp	r0, #0
 800c80e:	db05      	blt.n	800c81c <__hi0bits+0x38>
 800c810:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c814:	f103 0301 	add.w	r3, r3, #1
 800c818:	bf08      	it	eq
 800c81a:	2320      	moveq	r3, #32
 800c81c:	4618      	mov	r0, r3
 800c81e:	4770      	bx	lr
 800c820:	2300      	movs	r3, #0
 800c822:	e7e4      	b.n	800c7ee <__hi0bits+0xa>

0800c824 <__lo0bits>:
 800c824:	6803      	ldr	r3, [r0, #0]
 800c826:	f013 0207 	ands.w	r2, r3, #7
 800c82a:	4601      	mov	r1, r0
 800c82c:	d00b      	beq.n	800c846 <__lo0bits+0x22>
 800c82e:	07da      	lsls	r2, r3, #31
 800c830:	d424      	bmi.n	800c87c <__lo0bits+0x58>
 800c832:	0798      	lsls	r0, r3, #30
 800c834:	bf49      	itett	mi
 800c836:	085b      	lsrmi	r3, r3, #1
 800c838:	089b      	lsrpl	r3, r3, #2
 800c83a:	2001      	movmi	r0, #1
 800c83c:	600b      	strmi	r3, [r1, #0]
 800c83e:	bf5c      	itt	pl
 800c840:	600b      	strpl	r3, [r1, #0]
 800c842:	2002      	movpl	r0, #2
 800c844:	4770      	bx	lr
 800c846:	b298      	uxth	r0, r3
 800c848:	b9b0      	cbnz	r0, 800c878 <__lo0bits+0x54>
 800c84a:	0c1b      	lsrs	r3, r3, #16
 800c84c:	2010      	movs	r0, #16
 800c84e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c852:	bf04      	itt	eq
 800c854:	0a1b      	lsreq	r3, r3, #8
 800c856:	3008      	addeq	r0, #8
 800c858:	071a      	lsls	r2, r3, #28
 800c85a:	bf04      	itt	eq
 800c85c:	091b      	lsreq	r3, r3, #4
 800c85e:	3004      	addeq	r0, #4
 800c860:	079a      	lsls	r2, r3, #30
 800c862:	bf04      	itt	eq
 800c864:	089b      	lsreq	r3, r3, #2
 800c866:	3002      	addeq	r0, #2
 800c868:	07da      	lsls	r2, r3, #31
 800c86a:	d403      	bmi.n	800c874 <__lo0bits+0x50>
 800c86c:	085b      	lsrs	r3, r3, #1
 800c86e:	f100 0001 	add.w	r0, r0, #1
 800c872:	d005      	beq.n	800c880 <__lo0bits+0x5c>
 800c874:	600b      	str	r3, [r1, #0]
 800c876:	4770      	bx	lr
 800c878:	4610      	mov	r0, r2
 800c87a:	e7e8      	b.n	800c84e <__lo0bits+0x2a>
 800c87c:	2000      	movs	r0, #0
 800c87e:	4770      	bx	lr
 800c880:	2020      	movs	r0, #32
 800c882:	4770      	bx	lr

0800c884 <__i2b>:
 800c884:	b510      	push	{r4, lr}
 800c886:	460c      	mov	r4, r1
 800c888:	2101      	movs	r1, #1
 800c88a:	f7ff feb5 	bl	800c5f8 <_Balloc>
 800c88e:	4602      	mov	r2, r0
 800c890:	b928      	cbnz	r0, 800c89e <__i2b+0x1a>
 800c892:	4b05      	ldr	r3, [pc, #20]	; (800c8a8 <__i2b+0x24>)
 800c894:	4805      	ldr	r0, [pc, #20]	; (800c8ac <__i2b+0x28>)
 800c896:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c89a:	f7fe fb7d 	bl	800af98 <__assert_func>
 800c89e:	2301      	movs	r3, #1
 800c8a0:	6144      	str	r4, [r0, #20]
 800c8a2:	6103      	str	r3, [r0, #16]
 800c8a4:	bd10      	pop	{r4, pc}
 800c8a6:	bf00      	nop
 800c8a8:	0800e7f8 	.word	0x0800e7f8
 800c8ac:	0800e8ec 	.word	0x0800e8ec

0800c8b0 <__multiply>:
 800c8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8b4:	4614      	mov	r4, r2
 800c8b6:	690a      	ldr	r2, [r1, #16]
 800c8b8:	6923      	ldr	r3, [r4, #16]
 800c8ba:	429a      	cmp	r2, r3
 800c8bc:	bfb8      	it	lt
 800c8be:	460b      	movlt	r3, r1
 800c8c0:	460d      	mov	r5, r1
 800c8c2:	bfbc      	itt	lt
 800c8c4:	4625      	movlt	r5, r4
 800c8c6:	461c      	movlt	r4, r3
 800c8c8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c8cc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c8d0:	68ab      	ldr	r3, [r5, #8]
 800c8d2:	6869      	ldr	r1, [r5, #4]
 800c8d4:	eb0a 0709 	add.w	r7, sl, r9
 800c8d8:	42bb      	cmp	r3, r7
 800c8da:	b085      	sub	sp, #20
 800c8dc:	bfb8      	it	lt
 800c8de:	3101      	addlt	r1, #1
 800c8e0:	f7ff fe8a 	bl	800c5f8 <_Balloc>
 800c8e4:	b930      	cbnz	r0, 800c8f4 <__multiply+0x44>
 800c8e6:	4602      	mov	r2, r0
 800c8e8:	4b42      	ldr	r3, [pc, #264]	; (800c9f4 <__multiply+0x144>)
 800c8ea:	4843      	ldr	r0, [pc, #268]	; (800c9f8 <__multiply+0x148>)
 800c8ec:	f240 115d 	movw	r1, #349	; 0x15d
 800c8f0:	f7fe fb52 	bl	800af98 <__assert_func>
 800c8f4:	f100 0614 	add.w	r6, r0, #20
 800c8f8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c8fc:	4633      	mov	r3, r6
 800c8fe:	2200      	movs	r2, #0
 800c900:	4543      	cmp	r3, r8
 800c902:	d31e      	bcc.n	800c942 <__multiply+0x92>
 800c904:	f105 0c14 	add.w	ip, r5, #20
 800c908:	f104 0314 	add.w	r3, r4, #20
 800c90c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c910:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c914:	9202      	str	r2, [sp, #8]
 800c916:	ebac 0205 	sub.w	r2, ip, r5
 800c91a:	3a15      	subs	r2, #21
 800c91c:	f022 0203 	bic.w	r2, r2, #3
 800c920:	3204      	adds	r2, #4
 800c922:	f105 0115 	add.w	r1, r5, #21
 800c926:	458c      	cmp	ip, r1
 800c928:	bf38      	it	cc
 800c92a:	2204      	movcc	r2, #4
 800c92c:	9201      	str	r2, [sp, #4]
 800c92e:	9a02      	ldr	r2, [sp, #8]
 800c930:	9303      	str	r3, [sp, #12]
 800c932:	429a      	cmp	r2, r3
 800c934:	d808      	bhi.n	800c948 <__multiply+0x98>
 800c936:	2f00      	cmp	r7, #0
 800c938:	dc55      	bgt.n	800c9e6 <__multiply+0x136>
 800c93a:	6107      	str	r7, [r0, #16]
 800c93c:	b005      	add	sp, #20
 800c93e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c942:	f843 2b04 	str.w	r2, [r3], #4
 800c946:	e7db      	b.n	800c900 <__multiply+0x50>
 800c948:	f8b3 a000 	ldrh.w	sl, [r3]
 800c94c:	f1ba 0f00 	cmp.w	sl, #0
 800c950:	d020      	beq.n	800c994 <__multiply+0xe4>
 800c952:	f105 0e14 	add.w	lr, r5, #20
 800c956:	46b1      	mov	r9, r6
 800c958:	2200      	movs	r2, #0
 800c95a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c95e:	f8d9 b000 	ldr.w	fp, [r9]
 800c962:	b2a1      	uxth	r1, r4
 800c964:	fa1f fb8b 	uxth.w	fp, fp
 800c968:	fb0a b101 	mla	r1, sl, r1, fp
 800c96c:	4411      	add	r1, r2
 800c96e:	f8d9 2000 	ldr.w	r2, [r9]
 800c972:	0c24      	lsrs	r4, r4, #16
 800c974:	0c12      	lsrs	r2, r2, #16
 800c976:	fb0a 2404 	mla	r4, sl, r4, r2
 800c97a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c97e:	b289      	uxth	r1, r1
 800c980:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c984:	45f4      	cmp	ip, lr
 800c986:	f849 1b04 	str.w	r1, [r9], #4
 800c98a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c98e:	d8e4      	bhi.n	800c95a <__multiply+0xaa>
 800c990:	9901      	ldr	r1, [sp, #4]
 800c992:	5072      	str	r2, [r6, r1]
 800c994:	9a03      	ldr	r2, [sp, #12]
 800c996:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c99a:	3304      	adds	r3, #4
 800c99c:	f1b9 0f00 	cmp.w	r9, #0
 800c9a0:	d01f      	beq.n	800c9e2 <__multiply+0x132>
 800c9a2:	6834      	ldr	r4, [r6, #0]
 800c9a4:	f105 0114 	add.w	r1, r5, #20
 800c9a8:	46b6      	mov	lr, r6
 800c9aa:	f04f 0a00 	mov.w	sl, #0
 800c9ae:	880a      	ldrh	r2, [r1, #0]
 800c9b0:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c9b4:	fb09 b202 	mla	r2, r9, r2, fp
 800c9b8:	4492      	add	sl, r2
 800c9ba:	b2a4      	uxth	r4, r4
 800c9bc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c9c0:	f84e 4b04 	str.w	r4, [lr], #4
 800c9c4:	f851 4b04 	ldr.w	r4, [r1], #4
 800c9c8:	f8be 2000 	ldrh.w	r2, [lr]
 800c9cc:	0c24      	lsrs	r4, r4, #16
 800c9ce:	fb09 2404 	mla	r4, r9, r4, r2
 800c9d2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c9d6:	458c      	cmp	ip, r1
 800c9d8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c9dc:	d8e7      	bhi.n	800c9ae <__multiply+0xfe>
 800c9de:	9a01      	ldr	r2, [sp, #4]
 800c9e0:	50b4      	str	r4, [r6, r2]
 800c9e2:	3604      	adds	r6, #4
 800c9e4:	e7a3      	b.n	800c92e <__multiply+0x7e>
 800c9e6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d1a5      	bne.n	800c93a <__multiply+0x8a>
 800c9ee:	3f01      	subs	r7, #1
 800c9f0:	e7a1      	b.n	800c936 <__multiply+0x86>
 800c9f2:	bf00      	nop
 800c9f4:	0800e7f8 	.word	0x0800e7f8
 800c9f8:	0800e8ec 	.word	0x0800e8ec

0800c9fc <__pow5mult>:
 800c9fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca00:	4615      	mov	r5, r2
 800ca02:	f012 0203 	ands.w	r2, r2, #3
 800ca06:	4606      	mov	r6, r0
 800ca08:	460f      	mov	r7, r1
 800ca0a:	d007      	beq.n	800ca1c <__pow5mult+0x20>
 800ca0c:	4c25      	ldr	r4, [pc, #148]	; (800caa4 <__pow5mult+0xa8>)
 800ca0e:	3a01      	subs	r2, #1
 800ca10:	2300      	movs	r3, #0
 800ca12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ca16:	f7ff fe51 	bl	800c6bc <__multadd>
 800ca1a:	4607      	mov	r7, r0
 800ca1c:	10ad      	asrs	r5, r5, #2
 800ca1e:	d03d      	beq.n	800ca9c <__pow5mult+0xa0>
 800ca20:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ca22:	b97c      	cbnz	r4, 800ca44 <__pow5mult+0x48>
 800ca24:	2010      	movs	r0, #16
 800ca26:	f7ff fdcd 	bl	800c5c4 <malloc>
 800ca2a:	4602      	mov	r2, r0
 800ca2c:	6270      	str	r0, [r6, #36]	; 0x24
 800ca2e:	b928      	cbnz	r0, 800ca3c <__pow5mult+0x40>
 800ca30:	4b1d      	ldr	r3, [pc, #116]	; (800caa8 <__pow5mult+0xac>)
 800ca32:	481e      	ldr	r0, [pc, #120]	; (800caac <__pow5mult+0xb0>)
 800ca34:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ca38:	f7fe faae 	bl	800af98 <__assert_func>
 800ca3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca40:	6004      	str	r4, [r0, #0]
 800ca42:	60c4      	str	r4, [r0, #12]
 800ca44:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ca48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ca4c:	b94c      	cbnz	r4, 800ca62 <__pow5mult+0x66>
 800ca4e:	f240 2171 	movw	r1, #625	; 0x271
 800ca52:	4630      	mov	r0, r6
 800ca54:	f7ff ff16 	bl	800c884 <__i2b>
 800ca58:	2300      	movs	r3, #0
 800ca5a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca5e:	4604      	mov	r4, r0
 800ca60:	6003      	str	r3, [r0, #0]
 800ca62:	f04f 0900 	mov.w	r9, #0
 800ca66:	07eb      	lsls	r3, r5, #31
 800ca68:	d50a      	bpl.n	800ca80 <__pow5mult+0x84>
 800ca6a:	4639      	mov	r1, r7
 800ca6c:	4622      	mov	r2, r4
 800ca6e:	4630      	mov	r0, r6
 800ca70:	f7ff ff1e 	bl	800c8b0 <__multiply>
 800ca74:	4639      	mov	r1, r7
 800ca76:	4680      	mov	r8, r0
 800ca78:	4630      	mov	r0, r6
 800ca7a:	f7ff fdfd 	bl	800c678 <_Bfree>
 800ca7e:	4647      	mov	r7, r8
 800ca80:	106d      	asrs	r5, r5, #1
 800ca82:	d00b      	beq.n	800ca9c <__pow5mult+0xa0>
 800ca84:	6820      	ldr	r0, [r4, #0]
 800ca86:	b938      	cbnz	r0, 800ca98 <__pow5mult+0x9c>
 800ca88:	4622      	mov	r2, r4
 800ca8a:	4621      	mov	r1, r4
 800ca8c:	4630      	mov	r0, r6
 800ca8e:	f7ff ff0f 	bl	800c8b0 <__multiply>
 800ca92:	6020      	str	r0, [r4, #0]
 800ca94:	f8c0 9000 	str.w	r9, [r0]
 800ca98:	4604      	mov	r4, r0
 800ca9a:	e7e4      	b.n	800ca66 <__pow5mult+0x6a>
 800ca9c:	4638      	mov	r0, r7
 800ca9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800caa2:	bf00      	nop
 800caa4:	0800ea40 	.word	0x0800ea40
 800caa8:	0800e6d8 	.word	0x0800e6d8
 800caac:	0800e8ec 	.word	0x0800e8ec

0800cab0 <__lshift>:
 800cab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cab4:	460c      	mov	r4, r1
 800cab6:	6849      	ldr	r1, [r1, #4]
 800cab8:	6923      	ldr	r3, [r4, #16]
 800caba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cabe:	68a3      	ldr	r3, [r4, #8]
 800cac0:	4607      	mov	r7, r0
 800cac2:	4691      	mov	r9, r2
 800cac4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cac8:	f108 0601 	add.w	r6, r8, #1
 800cacc:	42b3      	cmp	r3, r6
 800cace:	db0b      	blt.n	800cae8 <__lshift+0x38>
 800cad0:	4638      	mov	r0, r7
 800cad2:	f7ff fd91 	bl	800c5f8 <_Balloc>
 800cad6:	4605      	mov	r5, r0
 800cad8:	b948      	cbnz	r0, 800caee <__lshift+0x3e>
 800cada:	4602      	mov	r2, r0
 800cadc:	4b28      	ldr	r3, [pc, #160]	; (800cb80 <__lshift+0xd0>)
 800cade:	4829      	ldr	r0, [pc, #164]	; (800cb84 <__lshift+0xd4>)
 800cae0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cae4:	f7fe fa58 	bl	800af98 <__assert_func>
 800cae8:	3101      	adds	r1, #1
 800caea:	005b      	lsls	r3, r3, #1
 800caec:	e7ee      	b.n	800cacc <__lshift+0x1c>
 800caee:	2300      	movs	r3, #0
 800caf0:	f100 0114 	add.w	r1, r0, #20
 800caf4:	f100 0210 	add.w	r2, r0, #16
 800caf8:	4618      	mov	r0, r3
 800cafa:	4553      	cmp	r3, sl
 800cafc:	db33      	blt.n	800cb66 <__lshift+0xb6>
 800cafe:	6920      	ldr	r0, [r4, #16]
 800cb00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cb04:	f104 0314 	add.w	r3, r4, #20
 800cb08:	f019 091f 	ands.w	r9, r9, #31
 800cb0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cb10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cb14:	d02b      	beq.n	800cb6e <__lshift+0xbe>
 800cb16:	f1c9 0e20 	rsb	lr, r9, #32
 800cb1a:	468a      	mov	sl, r1
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	6818      	ldr	r0, [r3, #0]
 800cb20:	fa00 f009 	lsl.w	r0, r0, r9
 800cb24:	4302      	orrs	r2, r0
 800cb26:	f84a 2b04 	str.w	r2, [sl], #4
 800cb2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb2e:	459c      	cmp	ip, r3
 800cb30:	fa22 f20e 	lsr.w	r2, r2, lr
 800cb34:	d8f3      	bhi.n	800cb1e <__lshift+0x6e>
 800cb36:	ebac 0304 	sub.w	r3, ip, r4
 800cb3a:	3b15      	subs	r3, #21
 800cb3c:	f023 0303 	bic.w	r3, r3, #3
 800cb40:	3304      	adds	r3, #4
 800cb42:	f104 0015 	add.w	r0, r4, #21
 800cb46:	4584      	cmp	ip, r0
 800cb48:	bf38      	it	cc
 800cb4a:	2304      	movcc	r3, #4
 800cb4c:	50ca      	str	r2, [r1, r3]
 800cb4e:	b10a      	cbz	r2, 800cb54 <__lshift+0xa4>
 800cb50:	f108 0602 	add.w	r6, r8, #2
 800cb54:	3e01      	subs	r6, #1
 800cb56:	4638      	mov	r0, r7
 800cb58:	612e      	str	r6, [r5, #16]
 800cb5a:	4621      	mov	r1, r4
 800cb5c:	f7ff fd8c 	bl	800c678 <_Bfree>
 800cb60:	4628      	mov	r0, r5
 800cb62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb66:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	e7c5      	b.n	800cafa <__lshift+0x4a>
 800cb6e:	3904      	subs	r1, #4
 800cb70:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb74:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb78:	459c      	cmp	ip, r3
 800cb7a:	d8f9      	bhi.n	800cb70 <__lshift+0xc0>
 800cb7c:	e7ea      	b.n	800cb54 <__lshift+0xa4>
 800cb7e:	bf00      	nop
 800cb80:	0800e7f8 	.word	0x0800e7f8
 800cb84:	0800e8ec 	.word	0x0800e8ec

0800cb88 <__mcmp>:
 800cb88:	b530      	push	{r4, r5, lr}
 800cb8a:	6902      	ldr	r2, [r0, #16]
 800cb8c:	690c      	ldr	r4, [r1, #16]
 800cb8e:	1b12      	subs	r2, r2, r4
 800cb90:	d10e      	bne.n	800cbb0 <__mcmp+0x28>
 800cb92:	f100 0314 	add.w	r3, r0, #20
 800cb96:	3114      	adds	r1, #20
 800cb98:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cb9c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cba0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cba4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cba8:	42a5      	cmp	r5, r4
 800cbaa:	d003      	beq.n	800cbb4 <__mcmp+0x2c>
 800cbac:	d305      	bcc.n	800cbba <__mcmp+0x32>
 800cbae:	2201      	movs	r2, #1
 800cbb0:	4610      	mov	r0, r2
 800cbb2:	bd30      	pop	{r4, r5, pc}
 800cbb4:	4283      	cmp	r3, r0
 800cbb6:	d3f3      	bcc.n	800cba0 <__mcmp+0x18>
 800cbb8:	e7fa      	b.n	800cbb0 <__mcmp+0x28>
 800cbba:	f04f 32ff 	mov.w	r2, #4294967295
 800cbbe:	e7f7      	b.n	800cbb0 <__mcmp+0x28>

0800cbc0 <__mdiff>:
 800cbc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbc4:	460c      	mov	r4, r1
 800cbc6:	4606      	mov	r6, r0
 800cbc8:	4611      	mov	r1, r2
 800cbca:	4620      	mov	r0, r4
 800cbcc:	4617      	mov	r7, r2
 800cbce:	f7ff ffdb 	bl	800cb88 <__mcmp>
 800cbd2:	1e05      	subs	r5, r0, #0
 800cbd4:	d110      	bne.n	800cbf8 <__mdiff+0x38>
 800cbd6:	4629      	mov	r1, r5
 800cbd8:	4630      	mov	r0, r6
 800cbda:	f7ff fd0d 	bl	800c5f8 <_Balloc>
 800cbde:	b930      	cbnz	r0, 800cbee <__mdiff+0x2e>
 800cbe0:	4b39      	ldr	r3, [pc, #228]	; (800ccc8 <__mdiff+0x108>)
 800cbe2:	4602      	mov	r2, r0
 800cbe4:	f240 2132 	movw	r1, #562	; 0x232
 800cbe8:	4838      	ldr	r0, [pc, #224]	; (800cccc <__mdiff+0x10c>)
 800cbea:	f7fe f9d5 	bl	800af98 <__assert_func>
 800cbee:	2301      	movs	r3, #1
 800cbf0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cbf4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbf8:	bfa4      	itt	ge
 800cbfa:	463b      	movge	r3, r7
 800cbfc:	4627      	movge	r7, r4
 800cbfe:	4630      	mov	r0, r6
 800cc00:	6879      	ldr	r1, [r7, #4]
 800cc02:	bfa6      	itte	ge
 800cc04:	461c      	movge	r4, r3
 800cc06:	2500      	movge	r5, #0
 800cc08:	2501      	movlt	r5, #1
 800cc0a:	f7ff fcf5 	bl	800c5f8 <_Balloc>
 800cc0e:	b920      	cbnz	r0, 800cc1a <__mdiff+0x5a>
 800cc10:	4b2d      	ldr	r3, [pc, #180]	; (800ccc8 <__mdiff+0x108>)
 800cc12:	4602      	mov	r2, r0
 800cc14:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cc18:	e7e6      	b.n	800cbe8 <__mdiff+0x28>
 800cc1a:	693e      	ldr	r6, [r7, #16]
 800cc1c:	60c5      	str	r5, [r0, #12]
 800cc1e:	6925      	ldr	r5, [r4, #16]
 800cc20:	f107 0114 	add.w	r1, r7, #20
 800cc24:	f104 0914 	add.w	r9, r4, #20
 800cc28:	f100 0e14 	add.w	lr, r0, #20
 800cc2c:	f107 0210 	add.w	r2, r7, #16
 800cc30:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800cc34:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800cc38:	46f2      	mov	sl, lr
 800cc3a:	2700      	movs	r7, #0
 800cc3c:	f859 3b04 	ldr.w	r3, [r9], #4
 800cc40:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cc44:	fa1f f883 	uxth.w	r8, r3
 800cc48:	fa17 f78b 	uxtah	r7, r7, fp
 800cc4c:	0c1b      	lsrs	r3, r3, #16
 800cc4e:	eba7 0808 	sub.w	r8, r7, r8
 800cc52:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cc56:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cc5a:	fa1f f888 	uxth.w	r8, r8
 800cc5e:	141f      	asrs	r7, r3, #16
 800cc60:	454d      	cmp	r5, r9
 800cc62:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cc66:	f84a 3b04 	str.w	r3, [sl], #4
 800cc6a:	d8e7      	bhi.n	800cc3c <__mdiff+0x7c>
 800cc6c:	1b2b      	subs	r3, r5, r4
 800cc6e:	3b15      	subs	r3, #21
 800cc70:	f023 0303 	bic.w	r3, r3, #3
 800cc74:	3304      	adds	r3, #4
 800cc76:	3415      	adds	r4, #21
 800cc78:	42a5      	cmp	r5, r4
 800cc7a:	bf38      	it	cc
 800cc7c:	2304      	movcc	r3, #4
 800cc7e:	4419      	add	r1, r3
 800cc80:	4473      	add	r3, lr
 800cc82:	469e      	mov	lr, r3
 800cc84:	460d      	mov	r5, r1
 800cc86:	4565      	cmp	r5, ip
 800cc88:	d30e      	bcc.n	800cca8 <__mdiff+0xe8>
 800cc8a:	f10c 0203 	add.w	r2, ip, #3
 800cc8e:	1a52      	subs	r2, r2, r1
 800cc90:	f022 0203 	bic.w	r2, r2, #3
 800cc94:	3903      	subs	r1, #3
 800cc96:	458c      	cmp	ip, r1
 800cc98:	bf38      	it	cc
 800cc9a:	2200      	movcc	r2, #0
 800cc9c:	441a      	add	r2, r3
 800cc9e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cca2:	b17b      	cbz	r3, 800ccc4 <__mdiff+0x104>
 800cca4:	6106      	str	r6, [r0, #16]
 800cca6:	e7a5      	b.n	800cbf4 <__mdiff+0x34>
 800cca8:	f855 8b04 	ldr.w	r8, [r5], #4
 800ccac:	fa17 f488 	uxtah	r4, r7, r8
 800ccb0:	1422      	asrs	r2, r4, #16
 800ccb2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800ccb6:	b2a4      	uxth	r4, r4
 800ccb8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ccbc:	f84e 4b04 	str.w	r4, [lr], #4
 800ccc0:	1417      	asrs	r7, r2, #16
 800ccc2:	e7e0      	b.n	800cc86 <__mdiff+0xc6>
 800ccc4:	3e01      	subs	r6, #1
 800ccc6:	e7ea      	b.n	800cc9e <__mdiff+0xde>
 800ccc8:	0800e7f8 	.word	0x0800e7f8
 800cccc:	0800e8ec 	.word	0x0800e8ec

0800ccd0 <__ulp>:
 800ccd0:	b082      	sub	sp, #8
 800ccd2:	ed8d 0b00 	vstr	d0, [sp]
 800ccd6:	9b01      	ldr	r3, [sp, #4]
 800ccd8:	4912      	ldr	r1, [pc, #72]	; (800cd24 <__ulp+0x54>)
 800ccda:	4019      	ands	r1, r3
 800ccdc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800cce0:	2900      	cmp	r1, #0
 800cce2:	dd05      	ble.n	800ccf0 <__ulp+0x20>
 800cce4:	2200      	movs	r2, #0
 800cce6:	460b      	mov	r3, r1
 800cce8:	ec43 2b10 	vmov	d0, r2, r3
 800ccec:	b002      	add	sp, #8
 800ccee:	4770      	bx	lr
 800ccf0:	4249      	negs	r1, r1
 800ccf2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ccf6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800ccfa:	f04f 0200 	mov.w	r2, #0
 800ccfe:	f04f 0300 	mov.w	r3, #0
 800cd02:	da04      	bge.n	800cd0e <__ulp+0x3e>
 800cd04:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800cd08:	fa41 f300 	asr.w	r3, r1, r0
 800cd0c:	e7ec      	b.n	800cce8 <__ulp+0x18>
 800cd0e:	f1a0 0114 	sub.w	r1, r0, #20
 800cd12:	291e      	cmp	r1, #30
 800cd14:	bfda      	itte	le
 800cd16:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800cd1a:	fa20 f101 	lsrle.w	r1, r0, r1
 800cd1e:	2101      	movgt	r1, #1
 800cd20:	460a      	mov	r2, r1
 800cd22:	e7e1      	b.n	800cce8 <__ulp+0x18>
 800cd24:	7ff00000 	.word	0x7ff00000

0800cd28 <__b2d>:
 800cd28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd2a:	6905      	ldr	r5, [r0, #16]
 800cd2c:	f100 0714 	add.w	r7, r0, #20
 800cd30:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800cd34:	1f2e      	subs	r6, r5, #4
 800cd36:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800cd3a:	4620      	mov	r0, r4
 800cd3c:	f7ff fd52 	bl	800c7e4 <__hi0bits>
 800cd40:	f1c0 0320 	rsb	r3, r0, #32
 800cd44:	280a      	cmp	r0, #10
 800cd46:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800cdc4 <__b2d+0x9c>
 800cd4a:	600b      	str	r3, [r1, #0]
 800cd4c:	dc14      	bgt.n	800cd78 <__b2d+0x50>
 800cd4e:	f1c0 0e0b 	rsb	lr, r0, #11
 800cd52:	fa24 f10e 	lsr.w	r1, r4, lr
 800cd56:	42b7      	cmp	r7, r6
 800cd58:	ea41 030c 	orr.w	r3, r1, ip
 800cd5c:	bf34      	ite	cc
 800cd5e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd62:	2100      	movcs	r1, #0
 800cd64:	3015      	adds	r0, #21
 800cd66:	fa04 f000 	lsl.w	r0, r4, r0
 800cd6a:	fa21 f10e 	lsr.w	r1, r1, lr
 800cd6e:	ea40 0201 	orr.w	r2, r0, r1
 800cd72:	ec43 2b10 	vmov	d0, r2, r3
 800cd76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd78:	42b7      	cmp	r7, r6
 800cd7a:	bf3a      	itte	cc
 800cd7c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd80:	f1a5 0608 	subcc.w	r6, r5, #8
 800cd84:	2100      	movcs	r1, #0
 800cd86:	380b      	subs	r0, #11
 800cd88:	d017      	beq.n	800cdba <__b2d+0x92>
 800cd8a:	f1c0 0c20 	rsb	ip, r0, #32
 800cd8e:	fa04 f500 	lsl.w	r5, r4, r0
 800cd92:	42be      	cmp	r6, r7
 800cd94:	fa21 f40c 	lsr.w	r4, r1, ip
 800cd98:	ea45 0504 	orr.w	r5, r5, r4
 800cd9c:	bf8c      	ite	hi
 800cd9e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800cda2:	2400      	movls	r4, #0
 800cda4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800cda8:	fa01 f000 	lsl.w	r0, r1, r0
 800cdac:	fa24 f40c 	lsr.w	r4, r4, ip
 800cdb0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cdb4:	ea40 0204 	orr.w	r2, r0, r4
 800cdb8:	e7db      	b.n	800cd72 <__b2d+0x4a>
 800cdba:	ea44 030c 	orr.w	r3, r4, ip
 800cdbe:	460a      	mov	r2, r1
 800cdc0:	e7d7      	b.n	800cd72 <__b2d+0x4a>
 800cdc2:	bf00      	nop
 800cdc4:	3ff00000 	.word	0x3ff00000

0800cdc8 <__d2b>:
 800cdc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cdcc:	4689      	mov	r9, r1
 800cdce:	2101      	movs	r1, #1
 800cdd0:	ec57 6b10 	vmov	r6, r7, d0
 800cdd4:	4690      	mov	r8, r2
 800cdd6:	f7ff fc0f 	bl	800c5f8 <_Balloc>
 800cdda:	4604      	mov	r4, r0
 800cddc:	b930      	cbnz	r0, 800cdec <__d2b+0x24>
 800cdde:	4602      	mov	r2, r0
 800cde0:	4b25      	ldr	r3, [pc, #148]	; (800ce78 <__d2b+0xb0>)
 800cde2:	4826      	ldr	r0, [pc, #152]	; (800ce7c <__d2b+0xb4>)
 800cde4:	f240 310a 	movw	r1, #778	; 0x30a
 800cde8:	f7fe f8d6 	bl	800af98 <__assert_func>
 800cdec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800cdf0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cdf4:	bb35      	cbnz	r5, 800ce44 <__d2b+0x7c>
 800cdf6:	2e00      	cmp	r6, #0
 800cdf8:	9301      	str	r3, [sp, #4]
 800cdfa:	d028      	beq.n	800ce4e <__d2b+0x86>
 800cdfc:	4668      	mov	r0, sp
 800cdfe:	9600      	str	r6, [sp, #0]
 800ce00:	f7ff fd10 	bl	800c824 <__lo0bits>
 800ce04:	9900      	ldr	r1, [sp, #0]
 800ce06:	b300      	cbz	r0, 800ce4a <__d2b+0x82>
 800ce08:	9a01      	ldr	r2, [sp, #4]
 800ce0a:	f1c0 0320 	rsb	r3, r0, #32
 800ce0e:	fa02 f303 	lsl.w	r3, r2, r3
 800ce12:	430b      	orrs	r3, r1
 800ce14:	40c2      	lsrs	r2, r0
 800ce16:	6163      	str	r3, [r4, #20]
 800ce18:	9201      	str	r2, [sp, #4]
 800ce1a:	9b01      	ldr	r3, [sp, #4]
 800ce1c:	61a3      	str	r3, [r4, #24]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	bf14      	ite	ne
 800ce22:	2202      	movne	r2, #2
 800ce24:	2201      	moveq	r2, #1
 800ce26:	6122      	str	r2, [r4, #16]
 800ce28:	b1d5      	cbz	r5, 800ce60 <__d2b+0x98>
 800ce2a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ce2e:	4405      	add	r5, r0
 800ce30:	f8c9 5000 	str.w	r5, [r9]
 800ce34:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ce38:	f8c8 0000 	str.w	r0, [r8]
 800ce3c:	4620      	mov	r0, r4
 800ce3e:	b003      	add	sp, #12
 800ce40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce48:	e7d5      	b.n	800cdf6 <__d2b+0x2e>
 800ce4a:	6161      	str	r1, [r4, #20]
 800ce4c:	e7e5      	b.n	800ce1a <__d2b+0x52>
 800ce4e:	a801      	add	r0, sp, #4
 800ce50:	f7ff fce8 	bl	800c824 <__lo0bits>
 800ce54:	9b01      	ldr	r3, [sp, #4]
 800ce56:	6163      	str	r3, [r4, #20]
 800ce58:	2201      	movs	r2, #1
 800ce5a:	6122      	str	r2, [r4, #16]
 800ce5c:	3020      	adds	r0, #32
 800ce5e:	e7e3      	b.n	800ce28 <__d2b+0x60>
 800ce60:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce64:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ce68:	f8c9 0000 	str.w	r0, [r9]
 800ce6c:	6918      	ldr	r0, [r3, #16]
 800ce6e:	f7ff fcb9 	bl	800c7e4 <__hi0bits>
 800ce72:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce76:	e7df      	b.n	800ce38 <__d2b+0x70>
 800ce78:	0800e7f8 	.word	0x0800e7f8
 800ce7c:	0800e8ec 	.word	0x0800e8ec

0800ce80 <__ratio>:
 800ce80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce84:	4688      	mov	r8, r1
 800ce86:	4669      	mov	r1, sp
 800ce88:	4681      	mov	r9, r0
 800ce8a:	f7ff ff4d 	bl	800cd28 <__b2d>
 800ce8e:	a901      	add	r1, sp, #4
 800ce90:	4640      	mov	r0, r8
 800ce92:	ec55 4b10 	vmov	r4, r5, d0
 800ce96:	f7ff ff47 	bl	800cd28 <__b2d>
 800ce9a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ce9e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800cea2:	eba3 0c02 	sub.w	ip, r3, r2
 800cea6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ceaa:	1a9b      	subs	r3, r3, r2
 800ceac:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ceb0:	ec51 0b10 	vmov	r0, r1, d0
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	bfd6      	itet	le
 800ceb8:	460a      	movle	r2, r1
 800ceba:	462a      	movgt	r2, r5
 800cebc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cec0:	468b      	mov	fp, r1
 800cec2:	462f      	mov	r7, r5
 800cec4:	bfd4      	ite	le
 800cec6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ceca:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cece:	4620      	mov	r0, r4
 800ced0:	ee10 2a10 	vmov	r2, s0
 800ced4:	465b      	mov	r3, fp
 800ced6:	4639      	mov	r1, r7
 800ced8:	f7f3 fcc0 	bl	800085c <__aeabi_ddiv>
 800cedc:	ec41 0b10 	vmov	d0, r0, r1
 800cee0:	b003      	add	sp, #12
 800cee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cee6 <__copybits>:
 800cee6:	3901      	subs	r1, #1
 800cee8:	b570      	push	{r4, r5, r6, lr}
 800ceea:	1149      	asrs	r1, r1, #5
 800ceec:	6914      	ldr	r4, [r2, #16]
 800ceee:	3101      	adds	r1, #1
 800cef0:	f102 0314 	add.w	r3, r2, #20
 800cef4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cef8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cefc:	1f05      	subs	r5, r0, #4
 800cefe:	42a3      	cmp	r3, r4
 800cf00:	d30c      	bcc.n	800cf1c <__copybits+0x36>
 800cf02:	1aa3      	subs	r3, r4, r2
 800cf04:	3b11      	subs	r3, #17
 800cf06:	f023 0303 	bic.w	r3, r3, #3
 800cf0a:	3211      	adds	r2, #17
 800cf0c:	42a2      	cmp	r2, r4
 800cf0e:	bf88      	it	hi
 800cf10:	2300      	movhi	r3, #0
 800cf12:	4418      	add	r0, r3
 800cf14:	2300      	movs	r3, #0
 800cf16:	4288      	cmp	r0, r1
 800cf18:	d305      	bcc.n	800cf26 <__copybits+0x40>
 800cf1a:	bd70      	pop	{r4, r5, r6, pc}
 800cf1c:	f853 6b04 	ldr.w	r6, [r3], #4
 800cf20:	f845 6f04 	str.w	r6, [r5, #4]!
 800cf24:	e7eb      	b.n	800cefe <__copybits+0x18>
 800cf26:	f840 3b04 	str.w	r3, [r0], #4
 800cf2a:	e7f4      	b.n	800cf16 <__copybits+0x30>

0800cf2c <__any_on>:
 800cf2c:	f100 0214 	add.w	r2, r0, #20
 800cf30:	6900      	ldr	r0, [r0, #16]
 800cf32:	114b      	asrs	r3, r1, #5
 800cf34:	4298      	cmp	r0, r3
 800cf36:	b510      	push	{r4, lr}
 800cf38:	db11      	blt.n	800cf5e <__any_on+0x32>
 800cf3a:	dd0a      	ble.n	800cf52 <__any_on+0x26>
 800cf3c:	f011 011f 	ands.w	r1, r1, #31
 800cf40:	d007      	beq.n	800cf52 <__any_on+0x26>
 800cf42:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cf46:	fa24 f001 	lsr.w	r0, r4, r1
 800cf4a:	fa00 f101 	lsl.w	r1, r0, r1
 800cf4e:	428c      	cmp	r4, r1
 800cf50:	d10b      	bne.n	800cf6a <__any_on+0x3e>
 800cf52:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cf56:	4293      	cmp	r3, r2
 800cf58:	d803      	bhi.n	800cf62 <__any_on+0x36>
 800cf5a:	2000      	movs	r0, #0
 800cf5c:	bd10      	pop	{r4, pc}
 800cf5e:	4603      	mov	r3, r0
 800cf60:	e7f7      	b.n	800cf52 <__any_on+0x26>
 800cf62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cf66:	2900      	cmp	r1, #0
 800cf68:	d0f5      	beq.n	800cf56 <__any_on+0x2a>
 800cf6a:	2001      	movs	r0, #1
 800cf6c:	e7f6      	b.n	800cf5c <__any_on+0x30>

0800cf6e <_calloc_r>:
 800cf6e:	b513      	push	{r0, r1, r4, lr}
 800cf70:	434a      	muls	r2, r1
 800cf72:	4611      	mov	r1, r2
 800cf74:	9201      	str	r2, [sp, #4]
 800cf76:	f000 f859 	bl	800d02c <_malloc_r>
 800cf7a:	4604      	mov	r4, r0
 800cf7c:	b118      	cbz	r0, 800cf86 <_calloc_r+0x18>
 800cf7e:	9a01      	ldr	r2, [sp, #4]
 800cf80:	2100      	movs	r1, #0
 800cf82:	f7fc fc77 	bl	8009874 <memset>
 800cf86:	4620      	mov	r0, r4
 800cf88:	b002      	add	sp, #8
 800cf8a:	bd10      	pop	{r4, pc}

0800cf8c <_free_r>:
 800cf8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf8e:	2900      	cmp	r1, #0
 800cf90:	d048      	beq.n	800d024 <_free_r+0x98>
 800cf92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf96:	9001      	str	r0, [sp, #4]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	f1a1 0404 	sub.w	r4, r1, #4
 800cf9e:	bfb8      	it	lt
 800cfa0:	18e4      	addlt	r4, r4, r3
 800cfa2:	f000 fe13 	bl	800dbcc <__malloc_lock>
 800cfa6:	4a20      	ldr	r2, [pc, #128]	; (800d028 <_free_r+0x9c>)
 800cfa8:	9801      	ldr	r0, [sp, #4]
 800cfaa:	6813      	ldr	r3, [r2, #0]
 800cfac:	4615      	mov	r5, r2
 800cfae:	b933      	cbnz	r3, 800cfbe <_free_r+0x32>
 800cfb0:	6063      	str	r3, [r4, #4]
 800cfb2:	6014      	str	r4, [r2, #0]
 800cfb4:	b003      	add	sp, #12
 800cfb6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cfba:	f000 be0d 	b.w	800dbd8 <__malloc_unlock>
 800cfbe:	42a3      	cmp	r3, r4
 800cfc0:	d90b      	bls.n	800cfda <_free_r+0x4e>
 800cfc2:	6821      	ldr	r1, [r4, #0]
 800cfc4:	1862      	adds	r2, r4, r1
 800cfc6:	4293      	cmp	r3, r2
 800cfc8:	bf04      	itt	eq
 800cfca:	681a      	ldreq	r2, [r3, #0]
 800cfcc:	685b      	ldreq	r3, [r3, #4]
 800cfce:	6063      	str	r3, [r4, #4]
 800cfd0:	bf04      	itt	eq
 800cfd2:	1852      	addeq	r2, r2, r1
 800cfd4:	6022      	streq	r2, [r4, #0]
 800cfd6:	602c      	str	r4, [r5, #0]
 800cfd8:	e7ec      	b.n	800cfb4 <_free_r+0x28>
 800cfda:	461a      	mov	r2, r3
 800cfdc:	685b      	ldr	r3, [r3, #4]
 800cfde:	b10b      	cbz	r3, 800cfe4 <_free_r+0x58>
 800cfe0:	42a3      	cmp	r3, r4
 800cfe2:	d9fa      	bls.n	800cfda <_free_r+0x4e>
 800cfe4:	6811      	ldr	r1, [r2, #0]
 800cfe6:	1855      	adds	r5, r2, r1
 800cfe8:	42a5      	cmp	r5, r4
 800cfea:	d10b      	bne.n	800d004 <_free_r+0x78>
 800cfec:	6824      	ldr	r4, [r4, #0]
 800cfee:	4421      	add	r1, r4
 800cff0:	1854      	adds	r4, r2, r1
 800cff2:	42a3      	cmp	r3, r4
 800cff4:	6011      	str	r1, [r2, #0]
 800cff6:	d1dd      	bne.n	800cfb4 <_free_r+0x28>
 800cff8:	681c      	ldr	r4, [r3, #0]
 800cffa:	685b      	ldr	r3, [r3, #4]
 800cffc:	6053      	str	r3, [r2, #4]
 800cffe:	4421      	add	r1, r4
 800d000:	6011      	str	r1, [r2, #0]
 800d002:	e7d7      	b.n	800cfb4 <_free_r+0x28>
 800d004:	d902      	bls.n	800d00c <_free_r+0x80>
 800d006:	230c      	movs	r3, #12
 800d008:	6003      	str	r3, [r0, #0]
 800d00a:	e7d3      	b.n	800cfb4 <_free_r+0x28>
 800d00c:	6825      	ldr	r5, [r4, #0]
 800d00e:	1961      	adds	r1, r4, r5
 800d010:	428b      	cmp	r3, r1
 800d012:	bf04      	itt	eq
 800d014:	6819      	ldreq	r1, [r3, #0]
 800d016:	685b      	ldreq	r3, [r3, #4]
 800d018:	6063      	str	r3, [r4, #4]
 800d01a:	bf04      	itt	eq
 800d01c:	1949      	addeq	r1, r1, r5
 800d01e:	6021      	streq	r1, [r4, #0]
 800d020:	6054      	str	r4, [r2, #4]
 800d022:	e7c7      	b.n	800cfb4 <_free_r+0x28>
 800d024:	b003      	add	sp, #12
 800d026:	bd30      	pop	{r4, r5, pc}
 800d028:	20000274 	.word	0x20000274

0800d02c <_malloc_r>:
 800d02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d02e:	1ccd      	adds	r5, r1, #3
 800d030:	f025 0503 	bic.w	r5, r5, #3
 800d034:	3508      	adds	r5, #8
 800d036:	2d0c      	cmp	r5, #12
 800d038:	bf38      	it	cc
 800d03a:	250c      	movcc	r5, #12
 800d03c:	2d00      	cmp	r5, #0
 800d03e:	4606      	mov	r6, r0
 800d040:	db01      	blt.n	800d046 <_malloc_r+0x1a>
 800d042:	42a9      	cmp	r1, r5
 800d044:	d903      	bls.n	800d04e <_malloc_r+0x22>
 800d046:	230c      	movs	r3, #12
 800d048:	6033      	str	r3, [r6, #0]
 800d04a:	2000      	movs	r0, #0
 800d04c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d04e:	f000 fdbd 	bl	800dbcc <__malloc_lock>
 800d052:	4921      	ldr	r1, [pc, #132]	; (800d0d8 <_malloc_r+0xac>)
 800d054:	680a      	ldr	r2, [r1, #0]
 800d056:	4614      	mov	r4, r2
 800d058:	b99c      	cbnz	r4, 800d082 <_malloc_r+0x56>
 800d05a:	4f20      	ldr	r7, [pc, #128]	; (800d0dc <_malloc_r+0xb0>)
 800d05c:	683b      	ldr	r3, [r7, #0]
 800d05e:	b923      	cbnz	r3, 800d06a <_malloc_r+0x3e>
 800d060:	4621      	mov	r1, r4
 800d062:	4630      	mov	r0, r6
 800d064:	f000 fafc 	bl	800d660 <_sbrk_r>
 800d068:	6038      	str	r0, [r7, #0]
 800d06a:	4629      	mov	r1, r5
 800d06c:	4630      	mov	r0, r6
 800d06e:	f000 faf7 	bl	800d660 <_sbrk_r>
 800d072:	1c43      	adds	r3, r0, #1
 800d074:	d123      	bne.n	800d0be <_malloc_r+0x92>
 800d076:	230c      	movs	r3, #12
 800d078:	6033      	str	r3, [r6, #0]
 800d07a:	4630      	mov	r0, r6
 800d07c:	f000 fdac 	bl	800dbd8 <__malloc_unlock>
 800d080:	e7e3      	b.n	800d04a <_malloc_r+0x1e>
 800d082:	6823      	ldr	r3, [r4, #0]
 800d084:	1b5b      	subs	r3, r3, r5
 800d086:	d417      	bmi.n	800d0b8 <_malloc_r+0x8c>
 800d088:	2b0b      	cmp	r3, #11
 800d08a:	d903      	bls.n	800d094 <_malloc_r+0x68>
 800d08c:	6023      	str	r3, [r4, #0]
 800d08e:	441c      	add	r4, r3
 800d090:	6025      	str	r5, [r4, #0]
 800d092:	e004      	b.n	800d09e <_malloc_r+0x72>
 800d094:	6863      	ldr	r3, [r4, #4]
 800d096:	42a2      	cmp	r2, r4
 800d098:	bf0c      	ite	eq
 800d09a:	600b      	streq	r3, [r1, #0]
 800d09c:	6053      	strne	r3, [r2, #4]
 800d09e:	4630      	mov	r0, r6
 800d0a0:	f000 fd9a 	bl	800dbd8 <__malloc_unlock>
 800d0a4:	f104 000b 	add.w	r0, r4, #11
 800d0a8:	1d23      	adds	r3, r4, #4
 800d0aa:	f020 0007 	bic.w	r0, r0, #7
 800d0ae:	1ac2      	subs	r2, r0, r3
 800d0b0:	d0cc      	beq.n	800d04c <_malloc_r+0x20>
 800d0b2:	1a1b      	subs	r3, r3, r0
 800d0b4:	50a3      	str	r3, [r4, r2]
 800d0b6:	e7c9      	b.n	800d04c <_malloc_r+0x20>
 800d0b8:	4622      	mov	r2, r4
 800d0ba:	6864      	ldr	r4, [r4, #4]
 800d0bc:	e7cc      	b.n	800d058 <_malloc_r+0x2c>
 800d0be:	1cc4      	adds	r4, r0, #3
 800d0c0:	f024 0403 	bic.w	r4, r4, #3
 800d0c4:	42a0      	cmp	r0, r4
 800d0c6:	d0e3      	beq.n	800d090 <_malloc_r+0x64>
 800d0c8:	1a21      	subs	r1, r4, r0
 800d0ca:	4630      	mov	r0, r6
 800d0cc:	f000 fac8 	bl	800d660 <_sbrk_r>
 800d0d0:	3001      	adds	r0, #1
 800d0d2:	d1dd      	bne.n	800d090 <_malloc_r+0x64>
 800d0d4:	e7cf      	b.n	800d076 <_malloc_r+0x4a>
 800d0d6:	bf00      	nop
 800d0d8:	20000274 	.word	0x20000274
 800d0dc:	20000278 	.word	0x20000278

0800d0e0 <__ssputs_r>:
 800d0e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0e4:	688e      	ldr	r6, [r1, #8]
 800d0e6:	429e      	cmp	r6, r3
 800d0e8:	4682      	mov	sl, r0
 800d0ea:	460c      	mov	r4, r1
 800d0ec:	4690      	mov	r8, r2
 800d0ee:	461f      	mov	r7, r3
 800d0f0:	d838      	bhi.n	800d164 <__ssputs_r+0x84>
 800d0f2:	898a      	ldrh	r2, [r1, #12]
 800d0f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d0f8:	d032      	beq.n	800d160 <__ssputs_r+0x80>
 800d0fa:	6825      	ldr	r5, [r4, #0]
 800d0fc:	6909      	ldr	r1, [r1, #16]
 800d0fe:	eba5 0901 	sub.w	r9, r5, r1
 800d102:	6965      	ldr	r5, [r4, #20]
 800d104:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d108:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d10c:	3301      	adds	r3, #1
 800d10e:	444b      	add	r3, r9
 800d110:	106d      	asrs	r5, r5, #1
 800d112:	429d      	cmp	r5, r3
 800d114:	bf38      	it	cc
 800d116:	461d      	movcc	r5, r3
 800d118:	0553      	lsls	r3, r2, #21
 800d11a:	d531      	bpl.n	800d180 <__ssputs_r+0xa0>
 800d11c:	4629      	mov	r1, r5
 800d11e:	f7ff ff85 	bl	800d02c <_malloc_r>
 800d122:	4606      	mov	r6, r0
 800d124:	b950      	cbnz	r0, 800d13c <__ssputs_r+0x5c>
 800d126:	230c      	movs	r3, #12
 800d128:	f8ca 3000 	str.w	r3, [sl]
 800d12c:	89a3      	ldrh	r3, [r4, #12]
 800d12e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d132:	81a3      	strh	r3, [r4, #12]
 800d134:	f04f 30ff 	mov.w	r0, #4294967295
 800d138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d13c:	6921      	ldr	r1, [r4, #16]
 800d13e:	464a      	mov	r2, r9
 800d140:	f7fc fb8a 	bl	8009858 <memcpy>
 800d144:	89a3      	ldrh	r3, [r4, #12]
 800d146:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d14a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d14e:	81a3      	strh	r3, [r4, #12]
 800d150:	6126      	str	r6, [r4, #16]
 800d152:	6165      	str	r5, [r4, #20]
 800d154:	444e      	add	r6, r9
 800d156:	eba5 0509 	sub.w	r5, r5, r9
 800d15a:	6026      	str	r6, [r4, #0]
 800d15c:	60a5      	str	r5, [r4, #8]
 800d15e:	463e      	mov	r6, r7
 800d160:	42be      	cmp	r6, r7
 800d162:	d900      	bls.n	800d166 <__ssputs_r+0x86>
 800d164:	463e      	mov	r6, r7
 800d166:	4632      	mov	r2, r6
 800d168:	6820      	ldr	r0, [r4, #0]
 800d16a:	4641      	mov	r1, r8
 800d16c:	f000 fd14 	bl	800db98 <memmove>
 800d170:	68a3      	ldr	r3, [r4, #8]
 800d172:	6822      	ldr	r2, [r4, #0]
 800d174:	1b9b      	subs	r3, r3, r6
 800d176:	4432      	add	r2, r6
 800d178:	60a3      	str	r3, [r4, #8]
 800d17a:	6022      	str	r2, [r4, #0]
 800d17c:	2000      	movs	r0, #0
 800d17e:	e7db      	b.n	800d138 <__ssputs_r+0x58>
 800d180:	462a      	mov	r2, r5
 800d182:	f000 fd2f 	bl	800dbe4 <_realloc_r>
 800d186:	4606      	mov	r6, r0
 800d188:	2800      	cmp	r0, #0
 800d18a:	d1e1      	bne.n	800d150 <__ssputs_r+0x70>
 800d18c:	6921      	ldr	r1, [r4, #16]
 800d18e:	4650      	mov	r0, sl
 800d190:	f7ff fefc 	bl	800cf8c <_free_r>
 800d194:	e7c7      	b.n	800d126 <__ssputs_r+0x46>
	...

0800d198 <_svfiprintf_r>:
 800d198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d19c:	4698      	mov	r8, r3
 800d19e:	898b      	ldrh	r3, [r1, #12]
 800d1a0:	061b      	lsls	r3, r3, #24
 800d1a2:	b09d      	sub	sp, #116	; 0x74
 800d1a4:	4607      	mov	r7, r0
 800d1a6:	460d      	mov	r5, r1
 800d1a8:	4614      	mov	r4, r2
 800d1aa:	d50e      	bpl.n	800d1ca <_svfiprintf_r+0x32>
 800d1ac:	690b      	ldr	r3, [r1, #16]
 800d1ae:	b963      	cbnz	r3, 800d1ca <_svfiprintf_r+0x32>
 800d1b0:	2140      	movs	r1, #64	; 0x40
 800d1b2:	f7ff ff3b 	bl	800d02c <_malloc_r>
 800d1b6:	6028      	str	r0, [r5, #0]
 800d1b8:	6128      	str	r0, [r5, #16]
 800d1ba:	b920      	cbnz	r0, 800d1c6 <_svfiprintf_r+0x2e>
 800d1bc:	230c      	movs	r3, #12
 800d1be:	603b      	str	r3, [r7, #0]
 800d1c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d1c4:	e0d1      	b.n	800d36a <_svfiprintf_r+0x1d2>
 800d1c6:	2340      	movs	r3, #64	; 0x40
 800d1c8:	616b      	str	r3, [r5, #20]
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	9309      	str	r3, [sp, #36]	; 0x24
 800d1ce:	2320      	movs	r3, #32
 800d1d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d1d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1d8:	2330      	movs	r3, #48	; 0x30
 800d1da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d384 <_svfiprintf_r+0x1ec>
 800d1de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d1e2:	f04f 0901 	mov.w	r9, #1
 800d1e6:	4623      	mov	r3, r4
 800d1e8:	469a      	mov	sl, r3
 800d1ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1ee:	b10a      	cbz	r2, 800d1f4 <_svfiprintf_r+0x5c>
 800d1f0:	2a25      	cmp	r2, #37	; 0x25
 800d1f2:	d1f9      	bne.n	800d1e8 <_svfiprintf_r+0x50>
 800d1f4:	ebba 0b04 	subs.w	fp, sl, r4
 800d1f8:	d00b      	beq.n	800d212 <_svfiprintf_r+0x7a>
 800d1fa:	465b      	mov	r3, fp
 800d1fc:	4622      	mov	r2, r4
 800d1fe:	4629      	mov	r1, r5
 800d200:	4638      	mov	r0, r7
 800d202:	f7ff ff6d 	bl	800d0e0 <__ssputs_r>
 800d206:	3001      	adds	r0, #1
 800d208:	f000 80aa 	beq.w	800d360 <_svfiprintf_r+0x1c8>
 800d20c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d20e:	445a      	add	r2, fp
 800d210:	9209      	str	r2, [sp, #36]	; 0x24
 800d212:	f89a 3000 	ldrb.w	r3, [sl]
 800d216:	2b00      	cmp	r3, #0
 800d218:	f000 80a2 	beq.w	800d360 <_svfiprintf_r+0x1c8>
 800d21c:	2300      	movs	r3, #0
 800d21e:	f04f 32ff 	mov.w	r2, #4294967295
 800d222:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d226:	f10a 0a01 	add.w	sl, sl, #1
 800d22a:	9304      	str	r3, [sp, #16]
 800d22c:	9307      	str	r3, [sp, #28]
 800d22e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d232:	931a      	str	r3, [sp, #104]	; 0x68
 800d234:	4654      	mov	r4, sl
 800d236:	2205      	movs	r2, #5
 800d238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d23c:	4851      	ldr	r0, [pc, #324]	; (800d384 <_svfiprintf_r+0x1ec>)
 800d23e:	f7f2 ffd7 	bl	80001f0 <memchr>
 800d242:	9a04      	ldr	r2, [sp, #16]
 800d244:	b9d8      	cbnz	r0, 800d27e <_svfiprintf_r+0xe6>
 800d246:	06d0      	lsls	r0, r2, #27
 800d248:	bf44      	itt	mi
 800d24a:	2320      	movmi	r3, #32
 800d24c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d250:	0711      	lsls	r1, r2, #28
 800d252:	bf44      	itt	mi
 800d254:	232b      	movmi	r3, #43	; 0x2b
 800d256:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d25a:	f89a 3000 	ldrb.w	r3, [sl]
 800d25e:	2b2a      	cmp	r3, #42	; 0x2a
 800d260:	d015      	beq.n	800d28e <_svfiprintf_r+0xf6>
 800d262:	9a07      	ldr	r2, [sp, #28]
 800d264:	4654      	mov	r4, sl
 800d266:	2000      	movs	r0, #0
 800d268:	f04f 0c0a 	mov.w	ip, #10
 800d26c:	4621      	mov	r1, r4
 800d26e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d272:	3b30      	subs	r3, #48	; 0x30
 800d274:	2b09      	cmp	r3, #9
 800d276:	d94e      	bls.n	800d316 <_svfiprintf_r+0x17e>
 800d278:	b1b0      	cbz	r0, 800d2a8 <_svfiprintf_r+0x110>
 800d27a:	9207      	str	r2, [sp, #28]
 800d27c:	e014      	b.n	800d2a8 <_svfiprintf_r+0x110>
 800d27e:	eba0 0308 	sub.w	r3, r0, r8
 800d282:	fa09 f303 	lsl.w	r3, r9, r3
 800d286:	4313      	orrs	r3, r2
 800d288:	9304      	str	r3, [sp, #16]
 800d28a:	46a2      	mov	sl, r4
 800d28c:	e7d2      	b.n	800d234 <_svfiprintf_r+0x9c>
 800d28e:	9b03      	ldr	r3, [sp, #12]
 800d290:	1d19      	adds	r1, r3, #4
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	9103      	str	r1, [sp, #12]
 800d296:	2b00      	cmp	r3, #0
 800d298:	bfbb      	ittet	lt
 800d29a:	425b      	neglt	r3, r3
 800d29c:	f042 0202 	orrlt.w	r2, r2, #2
 800d2a0:	9307      	strge	r3, [sp, #28]
 800d2a2:	9307      	strlt	r3, [sp, #28]
 800d2a4:	bfb8      	it	lt
 800d2a6:	9204      	strlt	r2, [sp, #16]
 800d2a8:	7823      	ldrb	r3, [r4, #0]
 800d2aa:	2b2e      	cmp	r3, #46	; 0x2e
 800d2ac:	d10c      	bne.n	800d2c8 <_svfiprintf_r+0x130>
 800d2ae:	7863      	ldrb	r3, [r4, #1]
 800d2b0:	2b2a      	cmp	r3, #42	; 0x2a
 800d2b2:	d135      	bne.n	800d320 <_svfiprintf_r+0x188>
 800d2b4:	9b03      	ldr	r3, [sp, #12]
 800d2b6:	1d1a      	adds	r2, r3, #4
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	9203      	str	r2, [sp, #12]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	bfb8      	it	lt
 800d2c0:	f04f 33ff 	movlt.w	r3, #4294967295
 800d2c4:	3402      	adds	r4, #2
 800d2c6:	9305      	str	r3, [sp, #20]
 800d2c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d394 <_svfiprintf_r+0x1fc>
 800d2cc:	7821      	ldrb	r1, [r4, #0]
 800d2ce:	2203      	movs	r2, #3
 800d2d0:	4650      	mov	r0, sl
 800d2d2:	f7f2 ff8d 	bl	80001f0 <memchr>
 800d2d6:	b140      	cbz	r0, 800d2ea <_svfiprintf_r+0x152>
 800d2d8:	2340      	movs	r3, #64	; 0x40
 800d2da:	eba0 000a 	sub.w	r0, r0, sl
 800d2de:	fa03 f000 	lsl.w	r0, r3, r0
 800d2e2:	9b04      	ldr	r3, [sp, #16]
 800d2e4:	4303      	orrs	r3, r0
 800d2e6:	3401      	adds	r4, #1
 800d2e8:	9304      	str	r3, [sp, #16]
 800d2ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2ee:	4826      	ldr	r0, [pc, #152]	; (800d388 <_svfiprintf_r+0x1f0>)
 800d2f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d2f4:	2206      	movs	r2, #6
 800d2f6:	f7f2 ff7b 	bl	80001f0 <memchr>
 800d2fa:	2800      	cmp	r0, #0
 800d2fc:	d038      	beq.n	800d370 <_svfiprintf_r+0x1d8>
 800d2fe:	4b23      	ldr	r3, [pc, #140]	; (800d38c <_svfiprintf_r+0x1f4>)
 800d300:	bb1b      	cbnz	r3, 800d34a <_svfiprintf_r+0x1b2>
 800d302:	9b03      	ldr	r3, [sp, #12]
 800d304:	3307      	adds	r3, #7
 800d306:	f023 0307 	bic.w	r3, r3, #7
 800d30a:	3308      	adds	r3, #8
 800d30c:	9303      	str	r3, [sp, #12]
 800d30e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d310:	4433      	add	r3, r6
 800d312:	9309      	str	r3, [sp, #36]	; 0x24
 800d314:	e767      	b.n	800d1e6 <_svfiprintf_r+0x4e>
 800d316:	fb0c 3202 	mla	r2, ip, r2, r3
 800d31a:	460c      	mov	r4, r1
 800d31c:	2001      	movs	r0, #1
 800d31e:	e7a5      	b.n	800d26c <_svfiprintf_r+0xd4>
 800d320:	2300      	movs	r3, #0
 800d322:	3401      	adds	r4, #1
 800d324:	9305      	str	r3, [sp, #20]
 800d326:	4619      	mov	r1, r3
 800d328:	f04f 0c0a 	mov.w	ip, #10
 800d32c:	4620      	mov	r0, r4
 800d32e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d332:	3a30      	subs	r2, #48	; 0x30
 800d334:	2a09      	cmp	r2, #9
 800d336:	d903      	bls.n	800d340 <_svfiprintf_r+0x1a8>
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d0c5      	beq.n	800d2c8 <_svfiprintf_r+0x130>
 800d33c:	9105      	str	r1, [sp, #20]
 800d33e:	e7c3      	b.n	800d2c8 <_svfiprintf_r+0x130>
 800d340:	fb0c 2101 	mla	r1, ip, r1, r2
 800d344:	4604      	mov	r4, r0
 800d346:	2301      	movs	r3, #1
 800d348:	e7f0      	b.n	800d32c <_svfiprintf_r+0x194>
 800d34a:	ab03      	add	r3, sp, #12
 800d34c:	9300      	str	r3, [sp, #0]
 800d34e:	462a      	mov	r2, r5
 800d350:	4b0f      	ldr	r3, [pc, #60]	; (800d390 <_svfiprintf_r+0x1f8>)
 800d352:	a904      	add	r1, sp, #16
 800d354:	4638      	mov	r0, r7
 800d356:	f7fc fb35 	bl	80099c4 <_printf_float>
 800d35a:	1c42      	adds	r2, r0, #1
 800d35c:	4606      	mov	r6, r0
 800d35e:	d1d6      	bne.n	800d30e <_svfiprintf_r+0x176>
 800d360:	89ab      	ldrh	r3, [r5, #12]
 800d362:	065b      	lsls	r3, r3, #25
 800d364:	f53f af2c 	bmi.w	800d1c0 <_svfiprintf_r+0x28>
 800d368:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d36a:	b01d      	add	sp, #116	; 0x74
 800d36c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d370:	ab03      	add	r3, sp, #12
 800d372:	9300      	str	r3, [sp, #0]
 800d374:	462a      	mov	r2, r5
 800d376:	4b06      	ldr	r3, [pc, #24]	; (800d390 <_svfiprintf_r+0x1f8>)
 800d378:	a904      	add	r1, sp, #16
 800d37a:	4638      	mov	r0, r7
 800d37c:	f7fc fdc6 	bl	8009f0c <_printf_i>
 800d380:	e7eb      	b.n	800d35a <_svfiprintf_r+0x1c2>
 800d382:	bf00      	nop
 800d384:	0800ea4c 	.word	0x0800ea4c
 800d388:	0800ea56 	.word	0x0800ea56
 800d38c:	080099c5 	.word	0x080099c5
 800d390:	0800d0e1 	.word	0x0800d0e1
 800d394:	0800ea52 	.word	0x0800ea52

0800d398 <__sfputc_r>:
 800d398:	6893      	ldr	r3, [r2, #8]
 800d39a:	3b01      	subs	r3, #1
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	b410      	push	{r4}
 800d3a0:	6093      	str	r3, [r2, #8]
 800d3a2:	da08      	bge.n	800d3b6 <__sfputc_r+0x1e>
 800d3a4:	6994      	ldr	r4, [r2, #24]
 800d3a6:	42a3      	cmp	r3, r4
 800d3a8:	db01      	blt.n	800d3ae <__sfputc_r+0x16>
 800d3aa:	290a      	cmp	r1, #10
 800d3ac:	d103      	bne.n	800d3b6 <__sfputc_r+0x1e>
 800d3ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d3b2:	f000 b9c1 	b.w	800d738 <__swbuf_r>
 800d3b6:	6813      	ldr	r3, [r2, #0]
 800d3b8:	1c58      	adds	r0, r3, #1
 800d3ba:	6010      	str	r0, [r2, #0]
 800d3bc:	7019      	strb	r1, [r3, #0]
 800d3be:	4608      	mov	r0, r1
 800d3c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d3c4:	4770      	bx	lr

0800d3c6 <__sfputs_r>:
 800d3c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3c8:	4606      	mov	r6, r0
 800d3ca:	460f      	mov	r7, r1
 800d3cc:	4614      	mov	r4, r2
 800d3ce:	18d5      	adds	r5, r2, r3
 800d3d0:	42ac      	cmp	r4, r5
 800d3d2:	d101      	bne.n	800d3d8 <__sfputs_r+0x12>
 800d3d4:	2000      	movs	r0, #0
 800d3d6:	e007      	b.n	800d3e8 <__sfputs_r+0x22>
 800d3d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3dc:	463a      	mov	r2, r7
 800d3de:	4630      	mov	r0, r6
 800d3e0:	f7ff ffda 	bl	800d398 <__sfputc_r>
 800d3e4:	1c43      	adds	r3, r0, #1
 800d3e6:	d1f3      	bne.n	800d3d0 <__sfputs_r+0xa>
 800d3e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d3ec <_vfiprintf_r>:
 800d3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3f0:	460d      	mov	r5, r1
 800d3f2:	b09d      	sub	sp, #116	; 0x74
 800d3f4:	4614      	mov	r4, r2
 800d3f6:	4698      	mov	r8, r3
 800d3f8:	4606      	mov	r6, r0
 800d3fa:	b118      	cbz	r0, 800d404 <_vfiprintf_r+0x18>
 800d3fc:	6983      	ldr	r3, [r0, #24]
 800d3fe:	b90b      	cbnz	r3, 800d404 <_vfiprintf_r+0x18>
 800d400:	f7fe fcba 	bl	800bd78 <__sinit>
 800d404:	4b89      	ldr	r3, [pc, #548]	; (800d62c <_vfiprintf_r+0x240>)
 800d406:	429d      	cmp	r5, r3
 800d408:	d11b      	bne.n	800d442 <_vfiprintf_r+0x56>
 800d40a:	6875      	ldr	r5, [r6, #4]
 800d40c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d40e:	07d9      	lsls	r1, r3, #31
 800d410:	d405      	bmi.n	800d41e <_vfiprintf_r+0x32>
 800d412:	89ab      	ldrh	r3, [r5, #12]
 800d414:	059a      	lsls	r2, r3, #22
 800d416:	d402      	bmi.n	800d41e <_vfiprintf_r+0x32>
 800d418:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d41a:	f7ff f8d0 	bl	800c5be <__retarget_lock_acquire_recursive>
 800d41e:	89ab      	ldrh	r3, [r5, #12]
 800d420:	071b      	lsls	r3, r3, #28
 800d422:	d501      	bpl.n	800d428 <_vfiprintf_r+0x3c>
 800d424:	692b      	ldr	r3, [r5, #16]
 800d426:	b9eb      	cbnz	r3, 800d464 <_vfiprintf_r+0x78>
 800d428:	4629      	mov	r1, r5
 800d42a:	4630      	mov	r0, r6
 800d42c:	f000 f9f6 	bl	800d81c <__swsetup_r>
 800d430:	b1c0      	cbz	r0, 800d464 <_vfiprintf_r+0x78>
 800d432:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d434:	07dc      	lsls	r4, r3, #31
 800d436:	d50e      	bpl.n	800d456 <_vfiprintf_r+0x6a>
 800d438:	f04f 30ff 	mov.w	r0, #4294967295
 800d43c:	b01d      	add	sp, #116	; 0x74
 800d43e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d442:	4b7b      	ldr	r3, [pc, #492]	; (800d630 <_vfiprintf_r+0x244>)
 800d444:	429d      	cmp	r5, r3
 800d446:	d101      	bne.n	800d44c <_vfiprintf_r+0x60>
 800d448:	68b5      	ldr	r5, [r6, #8]
 800d44a:	e7df      	b.n	800d40c <_vfiprintf_r+0x20>
 800d44c:	4b79      	ldr	r3, [pc, #484]	; (800d634 <_vfiprintf_r+0x248>)
 800d44e:	429d      	cmp	r5, r3
 800d450:	bf08      	it	eq
 800d452:	68f5      	ldreq	r5, [r6, #12]
 800d454:	e7da      	b.n	800d40c <_vfiprintf_r+0x20>
 800d456:	89ab      	ldrh	r3, [r5, #12]
 800d458:	0598      	lsls	r0, r3, #22
 800d45a:	d4ed      	bmi.n	800d438 <_vfiprintf_r+0x4c>
 800d45c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d45e:	f7ff f8af 	bl	800c5c0 <__retarget_lock_release_recursive>
 800d462:	e7e9      	b.n	800d438 <_vfiprintf_r+0x4c>
 800d464:	2300      	movs	r3, #0
 800d466:	9309      	str	r3, [sp, #36]	; 0x24
 800d468:	2320      	movs	r3, #32
 800d46a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d46e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d472:	2330      	movs	r3, #48	; 0x30
 800d474:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d638 <_vfiprintf_r+0x24c>
 800d478:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d47c:	f04f 0901 	mov.w	r9, #1
 800d480:	4623      	mov	r3, r4
 800d482:	469a      	mov	sl, r3
 800d484:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d488:	b10a      	cbz	r2, 800d48e <_vfiprintf_r+0xa2>
 800d48a:	2a25      	cmp	r2, #37	; 0x25
 800d48c:	d1f9      	bne.n	800d482 <_vfiprintf_r+0x96>
 800d48e:	ebba 0b04 	subs.w	fp, sl, r4
 800d492:	d00b      	beq.n	800d4ac <_vfiprintf_r+0xc0>
 800d494:	465b      	mov	r3, fp
 800d496:	4622      	mov	r2, r4
 800d498:	4629      	mov	r1, r5
 800d49a:	4630      	mov	r0, r6
 800d49c:	f7ff ff93 	bl	800d3c6 <__sfputs_r>
 800d4a0:	3001      	adds	r0, #1
 800d4a2:	f000 80aa 	beq.w	800d5fa <_vfiprintf_r+0x20e>
 800d4a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4a8:	445a      	add	r2, fp
 800d4aa:	9209      	str	r2, [sp, #36]	; 0x24
 800d4ac:	f89a 3000 	ldrb.w	r3, [sl]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	f000 80a2 	beq.w	800d5fa <_vfiprintf_r+0x20e>
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	f04f 32ff 	mov.w	r2, #4294967295
 800d4bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d4c0:	f10a 0a01 	add.w	sl, sl, #1
 800d4c4:	9304      	str	r3, [sp, #16]
 800d4c6:	9307      	str	r3, [sp, #28]
 800d4c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d4cc:	931a      	str	r3, [sp, #104]	; 0x68
 800d4ce:	4654      	mov	r4, sl
 800d4d0:	2205      	movs	r2, #5
 800d4d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4d6:	4858      	ldr	r0, [pc, #352]	; (800d638 <_vfiprintf_r+0x24c>)
 800d4d8:	f7f2 fe8a 	bl	80001f0 <memchr>
 800d4dc:	9a04      	ldr	r2, [sp, #16]
 800d4de:	b9d8      	cbnz	r0, 800d518 <_vfiprintf_r+0x12c>
 800d4e0:	06d1      	lsls	r1, r2, #27
 800d4e2:	bf44      	itt	mi
 800d4e4:	2320      	movmi	r3, #32
 800d4e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d4ea:	0713      	lsls	r3, r2, #28
 800d4ec:	bf44      	itt	mi
 800d4ee:	232b      	movmi	r3, #43	; 0x2b
 800d4f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d4f4:	f89a 3000 	ldrb.w	r3, [sl]
 800d4f8:	2b2a      	cmp	r3, #42	; 0x2a
 800d4fa:	d015      	beq.n	800d528 <_vfiprintf_r+0x13c>
 800d4fc:	9a07      	ldr	r2, [sp, #28]
 800d4fe:	4654      	mov	r4, sl
 800d500:	2000      	movs	r0, #0
 800d502:	f04f 0c0a 	mov.w	ip, #10
 800d506:	4621      	mov	r1, r4
 800d508:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d50c:	3b30      	subs	r3, #48	; 0x30
 800d50e:	2b09      	cmp	r3, #9
 800d510:	d94e      	bls.n	800d5b0 <_vfiprintf_r+0x1c4>
 800d512:	b1b0      	cbz	r0, 800d542 <_vfiprintf_r+0x156>
 800d514:	9207      	str	r2, [sp, #28]
 800d516:	e014      	b.n	800d542 <_vfiprintf_r+0x156>
 800d518:	eba0 0308 	sub.w	r3, r0, r8
 800d51c:	fa09 f303 	lsl.w	r3, r9, r3
 800d520:	4313      	orrs	r3, r2
 800d522:	9304      	str	r3, [sp, #16]
 800d524:	46a2      	mov	sl, r4
 800d526:	e7d2      	b.n	800d4ce <_vfiprintf_r+0xe2>
 800d528:	9b03      	ldr	r3, [sp, #12]
 800d52a:	1d19      	adds	r1, r3, #4
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	9103      	str	r1, [sp, #12]
 800d530:	2b00      	cmp	r3, #0
 800d532:	bfbb      	ittet	lt
 800d534:	425b      	neglt	r3, r3
 800d536:	f042 0202 	orrlt.w	r2, r2, #2
 800d53a:	9307      	strge	r3, [sp, #28]
 800d53c:	9307      	strlt	r3, [sp, #28]
 800d53e:	bfb8      	it	lt
 800d540:	9204      	strlt	r2, [sp, #16]
 800d542:	7823      	ldrb	r3, [r4, #0]
 800d544:	2b2e      	cmp	r3, #46	; 0x2e
 800d546:	d10c      	bne.n	800d562 <_vfiprintf_r+0x176>
 800d548:	7863      	ldrb	r3, [r4, #1]
 800d54a:	2b2a      	cmp	r3, #42	; 0x2a
 800d54c:	d135      	bne.n	800d5ba <_vfiprintf_r+0x1ce>
 800d54e:	9b03      	ldr	r3, [sp, #12]
 800d550:	1d1a      	adds	r2, r3, #4
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	9203      	str	r2, [sp, #12]
 800d556:	2b00      	cmp	r3, #0
 800d558:	bfb8      	it	lt
 800d55a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d55e:	3402      	adds	r4, #2
 800d560:	9305      	str	r3, [sp, #20]
 800d562:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d648 <_vfiprintf_r+0x25c>
 800d566:	7821      	ldrb	r1, [r4, #0]
 800d568:	2203      	movs	r2, #3
 800d56a:	4650      	mov	r0, sl
 800d56c:	f7f2 fe40 	bl	80001f0 <memchr>
 800d570:	b140      	cbz	r0, 800d584 <_vfiprintf_r+0x198>
 800d572:	2340      	movs	r3, #64	; 0x40
 800d574:	eba0 000a 	sub.w	r0, r0, sl
 800d578:	fa03 f000 	lsl.w	r0, r3, r0
 800d57c:	9b04      	ldr	r3, [sp, #16]
 800d57e:	4303      	orrs	r3, r0
 800d580:	3401      	adds	r4, #1
 800d582:	9304      	str	r3, [sp, #16]
 800d584:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d588:	482c      	ldr	r0, [pc, #176]	; (800d63c <_vfiprintf_r+0x250>)
 800d58a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d58e:	2206      	movs	r2, #6
 800d590:	f7f2 fe2e 	bl	80001f0 <memchr>
 800d594:	2800      	cmp	r0, #0
 800d596:	d03f      	beq.n	800d618 <_vfiprintf_r+0x22c>
 800d598:	4b29      	ldr	r3, [pc, #164]	; (800d640 <_vfiprintf_r+0x254>)
 800d59a:	bb1b      	cbnz	r3, 800d5e4 <_vfiprintf_r+0x1f8>
 800d59c:	9b03      	ldr	r3, [sp, #12]
 800d59e:	3307      	adds	r3, #7
 800d5a0:	f023 0307 	bic.w	r3, r3, #7
 800d5a4:	3308      	adds	r3, #8
 800d5a6:	9303      	str	r3, [sp, #12]
 800d5a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5aa:	443b      	add	r3, r7
 800d5ac:	9309      	str	r3, [sp, #36]	; 0x24
 800d5ae:	e767      	b.n	800d480 <_vfiprintf_r+0x94>
 800d5b0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d5b4:	460c      	mov	r4, r1
 800d5b6:	2001      	movs	r0, #1
 800d5b8:	e7a5      	b.n	800d506 <_vfiprintf_r+0x11a>
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	3401      	adds	r4, #1
 800d5be:	9305      	str	r3, [sp, #20]
 800d5c0:	4619      	mov	r1, r3
 800d5c2:	f04f 0c0a 	mov.w	ip, #10
 800d5c6:	4620      	mov	r0, r4
 800d5c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d5cc:	3a30      	subs	r2, #48	; 0x30
 800d5ce:	2a09      	cmp	r2, #9
 800d5d0:	d903      	bls.n	800d5da <_vfiprintf_r+0x1ee>
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d0c5      	beq.n	800d562 <_vfiprintf_r+0x176>
 800d5d6:	9105      	str	r1, [sp, #20]
 800d5d8:	e7c3      	b.n	800d562 <_vfiprintf_r+0x176>
 800d5da:	fb0c 2101 	mla	r1, ip, r1, r2
 800d5de:	4604      	mov	r4, r0
 800d5e0:	2301      	movs	r3, #1
 800d5e2:	e7f0      	b.n	800d5c6 <_vfiprintf_r+0x1da>
 800d5e4:	ab03      	add	r3, sp, #12
 800d5e6:	9300      	str	r3, [sp, #0]
 800d5e8:	462a      	mov	r2, r5
 800d5ea:	4b16      	ldr	r3, [pc, #88]	; (800d644 <_vfiprintf_r+0x258>)
 800d5ec:	a904      	add	r1, sp, #16
 800d5ee:	4630      	mov	r0, r6
 800d5f0:	f7fc f9e8 	bl	80099c4 <_printf_float>
 800d5f4:	4607      	mov	r7, r0
 800d5f6:	1c78      	adds	r0, r7, #1
 800d5f8:	d1d6      	bne.n	800d5a8 <_vfiprintf_r+0x1bc>
 800d5fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d5fc:	07d9      	lsls	r1, r3, #31
 800d5fe:	d405      	bmi.n	800d60c <_vfiprintf_r+0x220>
 800d600:	89ab      	ldrh	r3, [r5, #12]
 800d602:	059a      	lsls	r2, r3, #22
 800d604:	d402      	bmi.n	800d60c <_vfiprintf_r+0x220>
 800d606:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d608:	f7fe ffda 	bl	800c5c0 <__retarget_lock_release_recursive>
 800d60c:	89ab      	ldrh	r3, [r5, #12]
 800d60e:	065b      	lsls	r3, r3, #25
 800d610:	f53f af12 	bmi.w	800d438 <_vfiprintf_r+0x4c>
 800d614:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d616:	e711      	b.n	800d43c <_vfiprintf_r+0x50>
 800d618:	ab03      	add	r3, sp, #12
 800d61a:	9300      	str	r3, [sp, #0]
 800d61c:	462a      	mov	r2, r5
 800d61e:	4b09      	ldr	r3, [pc, #36]	; (800d644 <_vfiprintf_r+0x258>)
 800d620:	a904      	add	r1, sp, #16
 800d622:	4630      	mov	r0, r6
 800d624:	f7fc fc72 	bl	8009f0c <_printf_i>
 800d628:	e7e4      	b.n	800d5f4 <_vfiprintf_r+0x208>
 800d62a:	bf00      	nop
 800d62c:	0800e82c 	.word	0x0800e82c
 800d630:	0800e84c 	.word	0x0800e84c
 800d634:	0800e80c 	.word	0x0800e80c
 800d638:	0800ea4c 	.word	0x0800ea4c
 800d63c:	0800ea56 	.word	0x0800ea56
 800d640:	080099c5 	.word	0x080099c5
 800d644:	0800d3c7 	.word	0x0800d3c7
 800d648:	0800ea52 	.word	0x0800ea52
 800d64c:	00000000 	.word	0x00000000

0800d650 <nan>:
 800d650:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d658 <nan+0x8>
 800d654:	4770      	bx	lr
 800d656:	bf00      	nop
 800d658:	00000000 	.word	0x00000000
 800d65c:	7ff80000 	.word	0x7ff80000

0800d660 <_sbrk_r>:
 800d660:	b538      	push	{r3, r4, r5, lr}
 800d662:	4d06      	ldr	r5, [pc, #24]	; (800d67c <_sbrk_r+0x1c>)
 800d664:	2300      	movs	r3, #0
 800d666:	4604      	mov	r4, r0
 800d668:	4608      	mov	r0, r1
 800d66a:	602b      	str	r3, [r5, #0]
 800d66c:	f7f6 feea 	bl	8004444 <_sbrk>
 800d670:	1c43      	adds	r3, r0, #1
 800d672:	d102      	bne.n	800d67a <_sbrk_r+0x1a>
 800d674:	682b      	ldr	r3, [r5, #0]
 800d676:	b103      	cbz	r3, 800d67a <_sbrk_r+0x1a>
 800d678:	6023      	str	r3, [r4, #0]
 800d67a:	bd38      	pop	{r3, r4, r5, pc}
 800d67c:	200006e8 	.word	0x200006e8

0800d680 <nanf>:
 800d680:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d688 <nanf+0x8>
 800d684:	4770      	bx	lr
 800d686:	bf00      	nop
 800d688:	7fc00000 	.word	0x7fc00000

0800d68c <__sread>:
 800d68c:	b510      	push	{r4, lr}
 800d68e:	460c      	mov	r4, r1
 800d690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d694:	f000 facc 	bl	800dc30 <_read_r>
 800d698:	2800      	cmp	r0, #0
 800d69a:	bfab      	itete	ge
 800d69c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d69e:	89a3      	ldrhlt	r3, [r4, #12]
 800d6a0:	181b      	addge	r3, r3, r0
 800d6a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d6a6:	bfac      	ite	ge
 800d6a8:	6563      	strge	r3, [r4, #84]	; 0x54
 800d6aa:	81a3      	strhlt	r3, [r4, #12]
 800d6ac:	bd10      	pop	{r4, pc}

0800d6ae <__swrite>:
 800d6ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6b2:	461f      	mov	r7, r3
 800d6b4:	898b      	ldrh	r3, [r1, #12]
 800d6b6:	05db      	lsls	r3, r3, #23
 800d6b8:	4605      	mov	r5, r0
 800d6ba:	460c      	mov	r4, r1
 800d6bc:	4616      	mov	r6, r2
 800d6be:	d505      	bpl.n	800d6cc <__swrite+0x1e>
 800d6c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6c4:	2302      	movs	r3, #2
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	f000 f9f0 	bl	800daac <_lseek_r>
 800d6cc:	89a3      	ldrh	r3, [r4, #12]
 800d6ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d6d6:	81a3      	strh	r3, [r4, #12]
 800d6d8:	4632      	mov	r2, r6
 800d6da:	463b      	mov	r3, r7
 800d6dc:	4628      	mov	r0, r5
 800d6de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d6e2:	f000 b889 	b.w	800d7f8 <_write_r>

0800d6e6 <__sseek>:
 800d6e6:	b510      	push	{r4, lr}
 800d6e8:	460c      	mov	r4, r1
 800d6ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6ee:	f000 f9dd 	bl	800daac <_lseek_r>
 800d6f2:	1c43      	adds	r3, r0, #1
 800d6f4:	89a3      	ldrh	r3, [r4, #12]
 800d6f6:	bf15      	itete	ne
 800d6f8:	6560      	strne	r0, [r4, #84]	; 0x54
 800d6fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d6fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d702:	81a3      	strheq	r3, [r4, #12]
 800d704:	bf18      	it	ne
 800d706:	81a3      	strhne	r3, [r4, #12]
 800d708:	bd10      	pop	{r4, pc}

0800d70a <__sclose>:
 800d70a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d70e:	f000 b8fb 	b.w	800d908 <_close_r>

0800d712 <strncmp>:
 800d712:	b510      	push	{r4, lr}
 800d714:	b16a      	cbz	r2, 800d732 <strncmp+0x20>
 800d716:	3901      	subs	r1, #1
 800d718:	1884      	adds	r4, r0, r2
 800d71a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d71e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d722:	4293      	cmp	r3, r2
 800d724:	d103      	bne.n	800d72e <strncmp+0x1c>
 800d726:	42a0      	cmp	r0, r4
 800d728:	d001      	beq.n	800d72e <strncmp+0x1c>
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d1f5      	bne.n	800d71a <strncmp+0x8>
 800d72e:	1a98      	subs	r0, r3, r2
 800d730:	bd10      	pop	{r4, pc}
 800d732:	4610      	mov	r0, r2
 800d734:	e7fc      	b.n	800d730 <strncmp+0x1e>
	...

0800d738 <__swbuf_r>:
 800d738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d73a:	460e      	mov	r6, r1
 800d73c:	4614      	mov	r4, r2
 800d73e:	4605      	mov	r5, r0
 800d740:	b118      	cbz	r0, 800d74a <__swbuf_r+0x12>
 800d742:	6983      	ldr	r3, [r0, #24]
 800d744:	b90b      	cbnz	r3, 800d74a <__swbuf_r+0x12>
 800d746:	f7fe fb17 	bl	800bd78 <__sinit>
 800d74a:	4b21      	ldr	r3, [pc, #132]	; (800d7d0 <__swbuf_r+0x98>)
 800d74c:	429c      	cmp	r4, r3
 800d74e:	d12b      	bne.n	800d7a8 <__swbuf_r+0x70>
 800d750:	686c      	ldr	r4, [r5, #4]
 800d752:	69a3      	ldr	r3, [r4, #24]
 800d754:	60a3      	str	r3, [r4, #8]
 800d756:	89a3      	ldrh	r3, [r4, #12]
 800d758:	071a      	lsls	r2, r3, #28
 800d75a:	d52f      	bpl.n	800d7bc <__swbuf_r+0x84>
 800d75c:	6923      	ldr	r3, [r4, #16]
 800d75e:	b36b      	cbz	r3, 800d7bc <__swbuf_r+0x84>
 800d760:	6923      	ldr	r3, [r4, #16]
 800d762:	6820      	ldr	r0, [r4, #0]
 800d764:	1ac0      	subs	r0, r0, r3
 800d766:	6963      	ldr	r3, [r4, #20]
 800d768:	b2f6      	uxtb	r6, r6
 800d76a:	4283      	cmp	r3, r0
 800d76c:	4637      	mov	r7, r6
 800d76e:	dc04      	bgt.n	800d77a <__swbuf_r+0x42>
 800d770:	4621      	mov	r1, r4
 800d772:	4628      	mov	r0, r5
 800d774:	f000 f95e 	bl	800da34 <_fflush_r>
 800d778:	bb30      	cbnz	r0, 800d7c8 <__swbuf_r+0x90>
 800d77a:	68a3      	ldr	r3, [r4, #8]
 800d77c:	3b01      	subs	r3, #1
 800d77e:	60a3      	str	r3, [r4, #8]
 800d780:	6823      	ldr	r3, [r4, #0]
 800d782:	1c5a      	adds	r2, r3, #1
 800d784:	6022      	str	r2, [r4, #0]
 800d786:	701e      	strb	r6, [r3, #0]
 800d788:	6963      	ldr	r3, [r4, #20]
 800d78a:	3001      	adds	r0, #1
 800d78c:	4283      	cmp	r3, r0
 800d78e:	d004      	beq.n	800d79a <__swbuf_r+0x62>
 800d790:	89a3      	ldrh	r3, [r4, #12]
 800d792:	07db      	lsls	r3, r3, #31
 800d794:	d506      	bpl.n	800d7a4 <__swbuf_r+0x6c>
 800d796:	2e0a      	cmp	r6, #10
 800d798:	d104      	bne.n	800d7a4 <__swbuf_r+0x6c>
 800d79a:	4621      	mov	r1, r4
 800d79c:	4628      	mov	r0, r5
 800d79e:	f000 f949 	bl	800da34 <_fflush_r>
 800d7a2:	b988      	cbnz	r0, 800d7c8 <__swbuf_r+0x90>
 800d7a4:	4638      	mov	r0, r7
 800d7a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7a8:	4b0a      	ldr	r3, [pc, #40]	; (800d7d4 <__swbuf_r+0x9c>)
 800d7aa:	429c      	cmp	r4, r3
 800d7ac:	d101      	bne.n	800d7b2 <__swbuf_r+0x7a>
 800d7ae:	68ac      	ldr	r4, [r5, #8]
 800d7b0:	e7cf      	b.n	800d752 <__swbuf_r+0x1a>
 800d7b2:	4b09      	ldr	r3, [pc, #36]	; (800d7d8 <__swbuf_r+0xa0>)
 800d7b4:	429c      	cmp	r4, r3
 800d7b6:	bf08      	it	eq
 800d7b8:	68ec      	ldreq	r4, [r5, #12]
 800d7ba:	e7ca      	b.n	800d752 <__swbuf_r+0x1a>
 800d7bc:	4621      	mov	r1, r4
 800d7be:	4628      	mov	r0, r5
 800d7c0:	f000 f82c 	bl	800d81c <__swsetup_r>
 800d7c4:	2800      	cmp	r0, #0
 800d7c6:	d0cb      	beq.n	800d760 <__swbuf_r+0x28>
 800d7c8:	f04f 37ff 	mov.w	r7, #4294967295
 800d7cc:	e7ea      	b.n	800d7a4 <__swbuf_r+0x6c>
 800d7ce:	bf00      	nop
 800d7d0:	0800e82c 	.word	0x0800e82c
 800d7d4:	0800e84c 	.word	0x0800e84c
 800d7d8:	0800e80c 	.word	0x0800e80c

0800d7dc <__ascii_wctomb>:
 800d7dc:	b149      	cbz	r1, 800d7f2 <__ascii_wctomb+0x16>
 800d7de:	2aff      	cmp	r2, #255	; 0xff
 800d7e0:	bf85      	ittet	hi
 800d7e2:	238a      	movhi	r3, #138	; 0x8a
 800d7e4:	6003      	strhi	r3, [r0, #0]
 800d7e6:	700a      	strbls	r2, [r1, #0]
 800d7e8:	f04f 30ff 	movhi.w	r0, #4294967295
 800d7ec:	bf98      	it	ls
 800d7ee:	2001      	movls	r0, #1
 800d7f0:	4770      	bx	lr
 800d7f2:	4608      	mov	r0, r1
 800d7f4:	4770      	bx	lr
	...

0800d7f8 <_write_r>:
 800d7f8:	b538      	push	{r3, r4, r5, lr}
 800d7fa:	4d07      	ldr	r5, [pc, #28]	; (800d818 <_write_r+0x20>)
 800d7fc:	4604      	mov	r4, r0
 800d7fe:	4608      	mov	r0, r1
 800d800:	4611      	mov	r1, r2
 800d802:	2200      	movs	r2, #0
 800d804:	602a      	str	r2, [r5, #0]
 800d806:	461a      	mov	r2, r3
 800d808:	f7f6 fdcb 	bl	80043a2 <_write>
 800d80c:	1c43      	adds	r3, r0, #1
 800d80e:	d102      	bne.n	800d816 <_write_r+0x1e>
 800d810:	682b      	ldr	r3, [r5, #0]
 800d812:	b103      	cbz	r3, 800d816 <_write_r+0x1e>
 800d814:	6023      	str	r3, [r4, #0]
 800d816:	bd38      	pop	{r3, r4, r5, pc}
 800d818:	200006e8 	.word	0x200006e8

0800d81c <__swsetup_r>:
 800d81c:	4b32      	ldr	r3, [pc, #200]	; (800d8e8 <__swsetup_r+0xcc>)
 800d81e:	b570      	push	{r4, r5, r6, lr}
 800d820:	681d      	ldr	r5, [r3, #0]
 800d822:	4606      	mov	r6, r0
 800d824:	460c      	mov	r4, r1
 800d826:	b125      	cbz	r5, 800d832 <__swsetup_r+0x16>
 800d828:	69ab      	ldr	r3, [r5, #24]
 800d82a:	b913      	cbnz	r3, 800d832 <__swsetup_r+0x16>
 800d82c:	4628      	mov	r0, r5
 800d82e:	f7fe faa3 	bl	800bd78 <__sinit>
 800d832:	4b2e      	ldr	r3, [pc, #184]	; (800d8ec <__swsetup_r+0xd0>)
 800d834:	429c      	cmp	r4, r3
 800d836:	d10f      	bne.n	800d858 <__swsetup_r+0x3c>
 800d838:	686c      	ldr	r4, [r5, #4]
 800d83a:	89a3      	ldrh	r3, [r4, #12]
 800d83c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d840:	0719      	lsls	r1, r3, #28
 800d842:	d42c      	bmi.n	800d89e <__swsetup_r+0x82>
 800d844:	06dd      	lsls	r5, r3, #27
 800d846:	d411      	bmi.n	800d86c <__swsetup_r+0x50>
 800d848:	2309      	movs	r3, #9
 800d84a:	6033      	str	r3, [r6, #0]
 800d84c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d850:	81a3      	strh	r3, [r4, #12]
 800d852:	f04f 30ff 	mov.w	r0, #4294967295
 800d856:	e03e      	b.n	800d8d6 <__swsetup_r+0xba>
 800d858:	4b25      	ldr	r3, [pc, #148]	; (800d8f0 <__swsetup_r+0xd4>)
 800d85a:	429c      	cmp	r4, r3
 800d85c:	d101      	bne.n	800d862 <__swsetup_r+0x46>
 800d85e:	68ac      	ldr	r4, [r5, #8]
 800d860:	e7eb      	b.n	800d83a <__swsetup_r+0x1e>
 800d862:	4b24      	ldr	r3, [pc, #144]	; (800d8f4 <__swsetup_r+0xd8>)
 800d864:	429c      	cmp	r4, r3
 800d866:	bf08      	it	eq
 800d868:	68ec      	ldreq	r4, [r5, #12]
 800d86a:	e7e6      	b.n	800d83a <__swsetup_r+0x1e>
 800d86c:	0758      	lsls	r0, r3, #29
 800d86e:	d512      	bpl.n	800d896 <__swsetup_r+0x7a>
 800d870:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d872:	b141      	cbz	r1, 800d886 <__swsetup_r+0x6a>
 800d874:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d878:	4299      	cmp	r1, r3
 800d87a:	d002      	beq.n	800d882 <__swsetup_r+0x66>
 800d87c:	4630      	mov	r0, r6
 800d87e:	f7ff fb85 	bl	800cf8c <_free_r>
 800d882:	2300      	movs	r3, #0
 800d884:	6363      	str	r3, [r4, #52]	; 0x34
 800d886:	89a3      	ldrh	r3, [r4, #12]
 800d888:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d88c:	81a3      	strh	r3, [r4, #12]
 800d88e:	2300      	movs	r3, #0
 800d890:	6063      	str	r3, [r4, #4]
 800d892:	6923      	ldr	r3, [r4, #16]
 800d894:	6023      	str	r3, [r4, #0]
 800d896:	89a3      	ldrh	r3, [r4, #12]
 800d898:	f043 0308 	orr.w	r3, r3, #8
 800d89c:	81a3      	strh	r3, [r4, #12]
 800d89e:	6923      	ldr	r3, [r4, #16]
 800d8a0:	b94b      	cbnz	r3, 800d8b6 <__swsetup_r+0x9a>
 800d8a2:	89a3      	ldrh	r3, [r4, #12]
 800d8a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d8a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d8ac:	d003      	beq.n	800d8b6 <__swsetup_r+0x9a>
 800d8ae:	4621      	mov	r1, r4
 800d8b0:	4630      	mov	r0, r6
 800d8b2:	f000 f931 	bl	800db18 <__smakebuf_r>
 800d8b6:	89a0      	ldrh	r0, [r4, #12]
 800d8b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d8bc:	f010 0301 	ands.w	r3, r0, #1
 800d8c0:	d00a      	beq.n	800d8d8 <__swsetup_r+0xbc>
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	60a3      	str	r3, [r4, #8]
 800d8c6:	6963      	ldr	r3, [r4, #20]
 800d8c8:	425b      	negs	r3, r3
 800d8ca:	61a3      	str	r3, [r4, #24]
 800d8cc:	6923      	ldr	r3, [r4, #16]
 800d8ce:	b943      	cbnz	r3, 800d8e2 <__swsetup_r+0xc6>
 800d8d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d8d4:	d1ba      	bne.n	800d84c <__swsetup_r+0x30>
 800d8d6:	bd70      	pop	{r4, r5, r6, pc}
 800d8d8:	0781      	lsls	r1, r0, #30
 800d8da:	bf58      	it	pl
 800d8dc:	6963      	ldrpl	r3, [r4, #20]
 800d8de:	60a3      	str	r3, [r4, #8]
 800d8e0:	e7f4      	b.n	800d8cc <__swsetup_r+0xb0>
 800d8e2:	2000      	movs	r0, #0
 800d8e4:	e7f7      	b.n	800d8d6 <__swsetup_r+0xba>
 800d8e6:	bf00      	nop
 800d8e8:	20000054 	.word	0x20000054
 800d8ec:	0800e82c 	.word	0x0800e82c
 800d8f0:	0800e84c 	.word	0x0800e84c
 800d8f4:	0800e80c 	.word	0x0800e80c

0800d8f8 <abort>:
 800d8f8:	b508      	push	{r3, lr}
 800d8fa:	2006      	movs	r0, #6
 800d8fc:	f000 f9d2 	bl	800dca4 <raise>
 800d900:	2001      	movs	r0, #1
 800d902:	f7f6 fd27 	bl	8004354 <_exit>
	...

0800d908 <_close_r>:
 800d908:	b538      	push	{r3, r4, r5, lr}
 800d90a:	4d06      	ldr	r5, [pc, #24]	; (800d924 <_close_r+0x1c>)
 800d90c:	2300      	movs	r3, #0
 800d90e:	4604      	mov	r4, r0
 800d910:	4608      	mov	r0, r1
 800d912:	602b      	str	r3, [r5, #0]
 800d914:	f7f6 fd61 	bl	80043da <_close>
 800d918:	1c43      	adds	r3, r0, #1
 800d91a:	d102      	bne.n	800d922 <_close_r+0x1a>
 800d91c:	682b      	ldr	r3, [r5, #0]
 800d91e:	b103      	cbz	r3, 800d922 <_close_r+0x1a>
 800d920:	6023      	str	r3, [r4, #0]
 800d922:	bd38      	pop	{r3, r4, r5, pc}
 800d924:	200006e8 	.word	0x200006e8

0800d928 <__sflush_r>:
 800d928:	898a      	ldrh	r2, [r1, #12]
 800d92a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d92e:	4605      	mov	r5, r0
 800d930:	0710      	lsls	r0, r2, #28
 800d932:	460c      	mov	r4, r1
 800d934:	d458      	bmi.n	800d9e8 <__sflush_r+0xc0>
 800d936:	684b      	ldr	r3, [r1, #4]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	dc05      	bgt.n	800d948 <__sflush_r+0x20>
 800d93c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d93e:	2b00      	cmp	r3, #0
 800d940:	dc02      	bgt.n	800d948 <__sflush_r+0x20>
 800d942:	2000      	movs	r0, #0
 800d944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d948:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d94a:	2e00      	cmp	r6, #0
 800d94c:	d0f9      	beq.n	800d942 <__sflush_r+0x1a>
 800d94e:	2300      	movs	r3, #0
 800d950:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d954:	682f      	ldr	r7, [r5, #0]
 800d956:	602b      	str	r3, [r5, #0]
 800d958:	d032      	beq.n	800d9c0 <__sflush_r+0x98>
 800d95a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d95c:	89a3      	ldrh	r3, [r4, #12]
 800d95e:	075a      	lsls	r2, r3, #29
 800d960:	d505      	bpl.n	800d96e <__sflush_r+0x46>
 800d962:	6863      	ldr	r3, [r4, #4]
 800d964:	1ac0      	subs	r0, r0, r3
 800d966:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d968:	b10b      	cbz	r3, 800d96e <__sflush_r+0x46>
 800d96a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d96c:	1ac0      	subs	r0, r0, r3
 800d96e:	2300      	movs	r3, #0
 800d970:	4602      	mov	r2, r0
 800d972:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d974:	6a21      	ldr	r1, [r4, #32]
 800d976:	4628      	mov	r0, r5
 800d978:	47b0      	blx	r6
 800d97a:	1c43      	adds	r3, r0, #1
 800d97c:	89a3      	ldrh	r3, [r4, #12]
 800d97e:	d106      	bne.n	800d98e <__sflush_r+0x66>
 800d980:	6829      	ldr	r1, [r5, #0]
 800d982:	291d      	cmp	r1, #29
 800d984:	d82c      	bhi.n	800d9e0 <__sflush_r+0xb8>
 800d986:	4a2a      	ldr	r2, [pc, #168]	; (800da30 <__sflush_r+0x108>)
 800d988:	40ca      	lsrs	r2, r1
 800d98a:	07d6      	lsls	r6, r2, #31
 800d98c:	d528      	bpl.n	800d9e0 <__sflush_r+0xb8>
 800d98e:	2200      	movs	r2, #0
 800d990:	6062      	str	r2, [r4, #4]
 800d992:	04d9      	lsls	r1, r3, #19
 800d994:	6922      	ldr	r2, [r4, #16]
 800d996:	6022      	str	r2, [r4, #0]
 800d998:	d504      	bpl.n	800d9a4 <__sflush_r+0x7c>
 800d99a:	1c42      	adds	r2, r0, #1
 800d99c:	d101      	bne.n	800d9a2 <__sflush_r+0x7a>
 800d99e:	682b      	ldr	r3, [r5, #0]
 800d9a0:	b903      	cbnz	r3, 800d9a4 <__sflush_r+0x7c>
 800d9a2:	6560      	str	r0, [r4, #84]	; 0x54
 800d9a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d9a6:	602f      	str	r7, [r5, #0]
 800d9a8:	2900      	cmp	r1, #0
 800d9aa:	d0ca      	beq.n	800d942 <__sflush_r+0x1a>
 800d9ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d9b0:	4299      	cmp	r1, r3
 800d9b2:	d002      	beq.n	800d9ba <__sflush_r+0x92>
 800d9b4:	4628      	mov	r0, r5
 800d9b6:	f7ff fae9 	bl	800cf8c <_free_r>
 800d9ba:	2000      	movs	r0, #0
 800d9bc:	6360      	str	r0, [r4, #52]	; 0x34
 800d9be:	e7c1      	b.n	800d944 <__sflush_r+0x1c>
 800d9c0:	6a21      	ldr	r1, [r4, #32]
 800d9c2:	2301      	movs	r3, #1
 800d9c4:	4628      	mov	r0, r5
 800d9c6:	47b0      	blx	r6
 800d9c8:	1c41      	adds	r1, r0, #1
 800d9ca:	d1c7      	bne.n	800d95c <__sflush_r+0x34>
 800d9cc:	682b      	ldr	r3, [r5, #0]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d0c4      	beq.n	800d95c <__sflush_r+0x34>
 800d9d2:	2b1d      	cmp	r3, #29
 800d9d4:	d001      	beq.n	800d9da <__sflush_r+0xb2>
 800d9d6:	2b16      	cmp	r3, #22
 800d9d8:	d101      	bne.n	800d9de <__sflush_r+0xb6>
 800d9da:	602f      	str	r7, [r5, #0]
 800d9dc:	e7b1      	b.n	800d942 <__sflush_r+0x1a>
 800d9de:	89a3      	ldrh	r3, [r4, #12]
 800d9e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9e4:	81a3      	strh	r3, [r4, #12]
 800d9e6:	e7ad      	b.n	800d944 <__sflush_r+0x1c>
 800d9e8:	690f      	ldr	r7, [r1, #16]
 800d9ea:	2f00      	cmp	r7, #0
 800d9ec:	d0a9      	beq.n	800d942 <__sflush_r+0x1a>
 800d9ee:	0793      	lsls	r3, r2, #30
 800d9f0:	680e      	ldr	r6, [r1, #0]
 800d9f2:	bf08      	it	eq
 800d9f4:	694b      	ldreq	r3, [r1, #20]
 800d9f6:	600f      	str	r7, [r1, #0]
 800d9f8:	bf18      	it	ne
 800d9fa:	2300      	movne	r3, #0
 800d9fc:	eba6 0807 	sub.w	r8, r6, r7
 800da00:	608b      	str	r3, [r1, #8]
 800da02:	f1b8 0f00 	cmp.w	r8, #0
 800da06:	dd9c      	ble.n	800d942 <__sflush_r+0x1a>
 800da08:	6a21      	ldr	r1, [r4, #32]
 800da0a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800da0c:	4643      	mov	r3, r8
 800da0e:	463a      	mov	r2, r7
 800da10:	4628      	mov	r0, r5
 800da12:	47b0      	blx	r6
 800da14:	2800      	cmp	r0, #0
 800da16:	dc06      	bgt.n	800da26 <__sflush_r+0xfe>
 800da18:	89a3      	ldrh	r3, [r4, #12]
 800da1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da1e:	81a3      	strh	r3, [r4, #12]
 800da20:	f04f 30ff 	mov.w	r0, #4294967295
 800da24:	e78e      	b.n	800d944 <__sflush_r+0x1c>
 800da26:	4407      	add	r7, r0
 800da28:	eba8 0800 	sub.w	r8, r8, r0
 800da2c:	e7e9      	b.n	800da02 <__sflush_r+0xda>
 800da2e:	bf00      	nop
 800da30:	20400001 	.word	0x20400001

0800da34 <_fflush_r>:
 800da34:	b538      	push	{r3, r4, r5, lr}
 800da36:	690b      	ldr	r3, [r1, #16]
 800da38:	4605      	mov	r5, r0
 800da3a:	460c      	mov	r4, r1
 800da3c:	b913      	cbnz	r3, 800da44 <_fflush_r+0x10>
 800da3e:	2500      	movs	r5, #0
 800da40:	4628      	mov	r0, r5
 800da42:	bd38      	pop	{r3, r4, r5, pc}
 800da44:	b118      	cbz	r0, 800da4e <_fflush_r+0x1a>
 800da46:	6983      	ldr	r3, [r0, #24]
 800da48:	b90b      	cbnz	r3, 800da4e <_fflush_r+0x1a>
 800da4a:	f7fe f995 	bl	800bd78 <__sinit>
 800da4e:	4b14      	ldr	r3, [pc, #80]	; (800daa0 <_fflush_r+0x6c>)
 800da50:	429c      	cmp	r4, r3
 800da52:	d11b      	bne.n	800da8c <_fflush_r+0x58>
 800da54:	686c      	ldr	r4, [r5, #4]
 800da56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d0ef      	beq.n	800da3e <_fflush_r+0xa>
 800da5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800da60:	07d0      	lsls	r0, r2, #31
 800da62:	d404      	bmi.n	800da6e <_fflush_r+0x3a>
 800da64:	0599      	lsls	r1, r3, #22
 800da66:	d402      	bmi.n	800da6e <_fflush_r+0x3a>
 800da68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da6a:	f7fe fda8 	bl	800c5be <__retarget_lock_acquire_recursive>
 800da6e:	4628      	mov	r0, r5
 800da70:	4621      	mov	r1, r4
 800da72:	f7ff ff59 	bl	800d928 <__sflush_r>
 800da76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da78:	07da      	lsls	r2, r3, #31
 800da7a:	4605      	mov	r5, r0
 800da7c:	d4e0      	bmi.n	800da40 <_fflush_r+0xc>
 800da7e:	89a3      	ldrh	r3, [r4, #12]
 800da80:	059b      	lsls	r3, r3, #22
 800da82:	d4dd      	bmi.n	800da40 <_fflush_r+0xc>
 800da84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da86:	f7fe fd9b 	bl	800c5c0 <__retarget_lock_release_recursive>
 800da8a:	e7d9      	b.n	800da40 <_fflush_r+0xc>
 800da8c:	4b05      	ldr	r3, [pc, #20]	; (800daa4 <_fflush_r+0x70>)
 800da8e:	429c      	cmp	r4, r3
 800da90:	d101      	bne.n	800da96 <_fflush_r+0x62>
 800da92:	68ac      	ldr	r4, [r5, #8]
 800da94:	e7df      	b.n	800da56 <_fflush_r+0x22>
 800da96:	4b04      	ldr	r3, [pc, #16]	; (800daa8 <_fflush_r+0x74>)
 800da98:	429c      	cmp	r4, r3
 800da9a:	bf08      	it	eq
 800da9c:	68ec      	ldreq	r4, [r5, #12]
 800da9e:	e7da      	b.n	800da56 <_fflush_r+0x22>
 800daa0:	0800e82c 	.word	0x0800e82c
 800daa4:	0800e84c 	.word	0x0800e84c
 800daa8:	0800e80c 	.word	0x0800e80c

0800daac <_lseek_r>:
 800daac:	b538      	push	{r3, r4, r5, lr}
 800daae:	4d07      	ldr	r5, [pc, #28]	; (800dacc <_lseek_r+0x20>)
 800dab0:	4604      	mov	r4, r0
 800dab2:	4608      	mov	r0, r1
 800dab4:	4611      	mov	r1, r2
 800dab6:	2200      	movs	r2, #0
 800dab8:	602a      	str	r2, [r5, #0]
 800daba:	461a      	mov	r2, r3
 800dabc:	f7f6 fcb4 	bl	8004428 <_lseek>
 800dac0:	1c43      	adds	r3, r0, #1
 800dac2:	d102      	bne.n	800daca <_lseek_r+0x1e>
 800dac4:	682b      	ldr	r3, [r5, #0]
 800dac6:	b103      	cbz	r3, 800daca <_lseek_r+0x1e>
 800dac8:	6023      	str	r3, [r4, #0]
 800daca:	bd38      	pop	{r3, r4, r5, pc}
 800dacc:	200006e8 	.word	0x200006e8

0800dad0 <__swhatbuf_r>:
 800dad0:	b570      	push	{r4, r5, r6, lr}
 800dad2:	460e      	mov	r6, r1
 800dad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dad8:	2900      	cmp	r1, #0
 800dada:	b096      	sub	sp, #88	; 0x58
 800dadc:	4614      	mov	r4, r2
 800dade:	461d      	mov	r5, r3
 800dae0:	da07      	bge.n	800daf2 <__swhatbuf_r+0x22>
 800dae2:	2300      	movs	r3, #0
 800dae4:	602b      	str	r3, [r5, #0]
 800dae6:	89b3      	ldrh	r3, [r6, #12]
 800dae8:	061a      	lsls	r2, r3, #24
 800daea:	d410      	bmi.n	800db0e <__swhatbuf_r+0x3e>
 800daec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800daf0:	e00e      	b.n	800db10 <__swhatbuf_r+0x40>
 800daf2:	466a      	mov	r2, sp
 800daf4:	f000 f8f2 	bl	800dcdc <_fstat_r>
 800daf8:	2800      	cmp	r0, #0
 800dafa:	dbf2      	blt.n	800dae2 <__swhatbuf_r+0x12>
 800dafc:	9a01      	ldr	r2, [sp, #4]
 800dafe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800db02:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800db06:	425a      	negs	r2, r3
 800db08:	415a      	adcs	r2, r3
 800db0a:	602a      	str	r2, [r5, #0]
 800db0c:	e7ee      	b.n	800daec <__swhatbuf_r+0x1c>
 800db0e:	2340      	movs	r3, #64	; 0x40
 800db10:	2000      	movs	r0, #0
 800db12:	6023      	str	r3, [r4, #0]
 800db14:	b016      	add	sp, #88	; 0x58
 800db16:	bd70      	pop	{r4, r5, r6, pc}

0800db18 <__smakebuf_r>:
 800db18:	898b      	ldrh	r3, [r1, #12]
 800db1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800db1c:	079d      	lsls	r5, r3, #30
 800db1e:	4606      	mov	r6, r0
 800db20:	460c      	mov	r4, r1
 800db22:	d507      	bpl.n	800db34 <__smakebuf_r+0x1c>
 800db24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800db28:	6023      	str	r3, [r4, #0]
 800db2a:	6123      	str	r3, [r4, #16]
 800db2c:	2301      	movs	r3, #1
 800db2e:	6163      	str	r3, [r4, #20]
 800db30:	b002      	add	sp, #8
 800db32:	bd70      	pop	{r4, r5, r6, pc}
 800db34:	ab01      	add	r3, sp, #4
 800db36:	466a      	mov	r2, sp
 800db38:	f7ff ffca 	bl	800dad0 <__swhatbuf_r>
 800db3c:	9900      	ldr	r1, [sp, #0]
 800db3e:	4605      	mov	r5, r0
 800db40:	4630      	mov	r0, r6
 800db42:	f7ff fa73 	bl	800d02c <_malloc_r>
 800db46:	b948      	cbnz	r0, 800db5c <__smakebuf_r+0x44>
 800db48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db4c:	059a      	lsls	r2, r3, #22
 800db4e:	d4ef      	bmi.n	800db30 <__smakebuf_r+0x18>
 800db50:	f023 0303 	bic.w	r3, r3, #3
 800db54:	f043 0302 	orr.w	r3, r3, #2
 800db58:	81a3      	strh	r3, [r4, #12]
 800db5a:	e7e3      	b.n	800db24 <__smakebuf_r+0xc>
 800db5c:	4b0d      	ldr	r3, [pc, #52]	; (800db94 <__smakebuf_r+0x7c>)
 800db5e:	62b3      	str	r3, [r6, #40]	; 0x28
 800db60:	89a3      	ldrh	r3, [r4, #12]
 800db62:	6020      	str	r0, [r4, #0]
 800db64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db68:	81a3      	strh	r3, [r4, #12]
 800db6a:	9b00      	ldr	r3, [sp, #0]
 800db6c:	6163      	str	r3, [r4, #20]
 800db6e:	9b01      	ldr	r3, [sp, #4]
 800db70:	6120      	str	r0, [r4, #16]
 800db72:	b15b      	cbz	r3, 800db8c <__smakebuf_r+0x74>
 800db74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db78:	4630      	mov	r0, r6
 800db7a:	f000 f8c1 	bl	800dd00 <_isatty_r>
 800db7e:	b128      	cbz	r0, 800db8c <__smakebuf_r+0x74>
 800db80:	89a3      	ldrh	r3, [r4, #12]
 800db82:	f023 0303 	bic.w	r3, r3, #3
 800db86:	f043 0301 	orr.w	r3, r3, #1
 800db8a:	81a3      	strh	r3, [r4, #12]
 800db8c:	89a0      	ldrh	r0, [r4, #12]
 800db8e:	4305      	orrs	r5, r0
 800db90:	81a5      	strh	r5, [r4, #12]
 800db92:	e7cd      	b.n	800db30 <__smakebuf_r+0x18>
 800db94:	0800bd11 	.word	0x0800bd11

0800db98 <memmove>:
 800db98:	4288      	cmp	r0, r1
 800db9a:	b510      	push	{r4, lr}
 800db9c:	eb01 0402 	add.w	r4, r1, r2
 800dba0:	d902      	bls.n	800dba8 <memmove+0x10>
 800dba2:	4284      	cmp	r4, r0
 800dba4:	4623      	mov	r3, r4
 800dba6:	d807      	bhi.n	800dbb8 <memmove+0x20>
 800dba8:	1e43      	subs	r3, r0, #1
 800dbaa:	42a1      	cmp	r1, r4
 800dbac:	d008      	beq.n	800dbc0 <memmove+0x28>
 800dbae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dbb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dbb6:	e7f8      	b.n	800dbaa <memmove+0x12>
 800dbb8:	4402      	add	r2, r0
 800dbba:	4601      	mov	r1, r0
 800dbbc:	428a      	cmp	r2, r1
 800dbbe:	d100      	bne.n	800dbc2 <memmove+0x2a>
 800dbc0:	bd10      	pop	{r4, pc}
 800dbc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dbc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dbca:	e7f7      	b.n	800dbbc <memmove+0x24>

0800dbcc <__malloc_lock>:
 800dbcc:	4801      	ldr	r0, [pc, #4]	; (800dbd4 <__malloc_lock+0x8>)
 800dbce:	f7fe bcf6 	b.w	800c5be <__retarget_lock_acquire_recursive>
 800dbd2:	bf00      	nop
 800dbd4:	200006e0 	.word	0x200006e0

0800dbd8 <__malloc_unlock>:
 800dbd8:	4801      	ldr	r0, [pc, #4]	; (800dbe0 <__malloc_unlock+0x8>)
 800dbda:	f7fe bcf1 	b.w	800c5c0 <__retarget_lock_release_recursive>
 800dbde:	bf00      	nop
 800dbe0:	200006e0 	.word	0x200006e0

0800dbe4 <_realloc_r>:
 800dbe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbe6:	4607      	mov	r7, r0
 800dbe8:	4614      	mov	r4, r2
 800dbea:	460e      	mov	r6, r1
 800dbec:	b921      	cbnz	r1, 800dbf8 <_realloc_r+0x14>
 800dbee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800dbf2:	4611      	mov	r1, r2
 800dbf4:	f7ff ba1a 	b.w	800d02c <_malloc_r>
 800dbf8:	b922      	cbnz	r2, 800dc04 <_realloc_r+0x20>
 800dbfa:	f7ff f9c7 	bl	800cf8c <_free_r>
 800dbfe:	4625      	mov	r5, r4
 800dc00:	4628      	mov	r0, r5
 800dc02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc04:	f000 f88c 	bl	800dd20 <_malloc_usable_size_r>
 800dc08:	42a0      	cmp	r0, r4
 800dc0a:	d20f      	bcs.n	800dc2c <_realloc_r+0x48>
 800dc0c:	4621      	mov	r1, r4
 800dc0e:	4638      	mov	r0, r7
 800dc10:	f7ff fa0c 	bl	800d02c <_malloc_r>
 800dc14:	4605      	mov	r5, r0
 800dc16:	2800      	cmp	r0, #0
 800dc18:	d0f2      	beq.n	800dc00 <_realloc_r+0x1c>
 800dc1a:	4631      	mov	r1, r6
 800dc1c:	4622      	mov	r2, r4
 800dc1e:	f7fb fe1b 	bl	8009858 <memcpy>
 800dc22:	4631      	mov	r1, r6
 800dc24:	4638      	mov	r0, r7
 800dc26:	f7ff f9b1 	bl	800cf8c <_free_r>
 800dc2a:	e7e9      	b.n	800dc00 <_realloc_r+0x1c>
 800dc2c:	4635      	mov	r5, r6
 800dc2e:	e7e7      	b.n	800dc00 <_realloc_r+0x1c>

0800dc30 <_read_r>:
 800dc30:	b538      	push	{r3, r4, r5, lr}
 800dc32:	4d07      	ldr	r5, [pc, #28]	; (800dc50 <_read_r+0x20>)
 800dc34:	4604      	mov	r4, r0
 800dc36:	4608      	mov	r0, r1
 800dc38:	4611      	mov	r1, r2
 800dc3a:	2200      	movs	r2, #0
 800dc3c:	602a      	str	r2, [r5, #0]
 800dc3e:	461a      	mov	r2, r3
 800dc40:	f7f6 fb92 	bl	8004368 <_read>
 800dc44:	1c43      	adds	r3, r0, #1
 800dc46:	d102      	bne.n	800dc4e <_read_r+0x1e>
 800dc48:	682b      	ldr	r3, [r5, #0]
 800dc4a:	b103      	cbz	r3, 800dc4e <_read_r+0x1e>
 800dc4c:	6023      	str	r3, [r4, #0]
 800dc4e:	bd38      	pop	{r3, r4, r5, pc}
 800dc50:	200006e8 	.word	0x200006e8

0800dc54 <_raise_r>:
 800dc54:	291f      	cmp	r1, #31
 800dc56:	b538      	push	{r3, r4, r5, lr}
 800dc58:	4604      	mov	r4, r0
 800dc5a:	460d      	mov	r5, r1
 800dc5c:	d904      	bls.n	800dc68 <_raise_r+0x14>
 800dc5e:	2316      	movs	r3, #22
 800dc60:	6003      	str	r3, [r0, #0]
 800dc62:	f04f 30ff 	mov.w	r0, #4294967295
 800dc66:	bd38      	pop	{r3, r4, r5, pc}
 800dc68:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800dc6a:	b112      	cbz	r2, 800dc72 <_raise_r+0x1e>
 800dc6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc70:	b94b      	cbnz	r3, 800dc86 <_raise_r+0x32>
 800dc72:	4620      	mov	r0, r4
 800dc74:	f000 f830 	bl	800dcd8 <_getpid_r>
 800dc78:	462a      	mov	r2, r5
 800dc7a:	4601      	mov	r1, r0
 800dc7c:	4620      	mov	r0, r4
 800dc7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc82:	f000 b817 	b.w	800dcb4 <_kill_r>
 800dc86:	2b01      	cmp	r3, #1
 800dc88:	d00a      	beq.n	800dca0 <_raise_r+0x4c>
 800dc8a:	1c59      	adds	r1, r3, #1
 800dc8c:	d103      	bne.n	800dc96 <_raise_r+0x42>
 800dc8e:	2316      	movs	r3, #22
 800dc90:	6003      	str	r3, [r0, #0]
 800dc92:	2001      	movs	r0, #1
 800dc94:	e7e7      	b.n	800dc66 <_raise_r+0x12>
 800dc96:	2400      	movs	r4, #0
 800dc98:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dc9c:	4628      	mov	r0, r5
 800dc9e:	4798      	blx	r3
 800dca0:	2000      	movs	r0, #0
 800dca2:	e7e0      	b.n	800dc66 <_raise_r+0x12>

0800dca4 <raise>:
 800dca4:	4b02      	ldr	r3, [pc, #8]	; (800dcb0 <raise+0xc>)
 800dca6:	4601      	mov	r1, r0
 800dca8:	6818      	ldr	r0, [r3, #0]
 800dcaa:	f7ff bfd3 	b.w	800dc54 <_raise_r>
 800dcae:	bf00      	nop
 800dcb0:	20000054 	.word	0x20000054

0800dcb4 <_kill_r>:
 800dcb4:	b538      	push	{r3, r4, r5, lr}
 800dcb6:	4d07      	ldr	r5, [pc, #28]	; (800dcd4 <_kill_r+0x20>)
 800dcb8:	2300      	movs	r3, #0
 800dcba:	4604      	mov	r4, r0
 800dcbc:	4608      	mov	r0, r1
 800dcbe:	4611      	mov	r1, r2
 800dcc0:	602b      	str	r3, [r5, #0]
 800dcc2:	f7f6 fb37 	bl	8004334 <_kill>
 800dcc6:	1c43      	adds	r3, r0, #1
 800dcc8:	d102      	bne.n	800dcd0 <_kill_r+0x1c>
 800dcca:	682b      	ldr	r3, [r5, #0]
 800dccc:	b103      	cbz	r3, 800dcd0 <_kill_r+0x1c>
 800dcce:	6023      	str	r3, [r4, #0]
 800dcd0:	bd38      	pop	{r3, r4, r5, pc}
 800dcd2:	bf00      	nop
 800dcd4:	200006e8 	.word	0x200006e8

0800dcd8 <_getpid_r>:
 800dcd8:	f7f6 bb24 	b.w	8004324 <_getpid>

0800dcdc <_fstat_r>:
 800dcdc:	b538      	push	{r3, r4, r5, lr}
 800dcde:	4d07      	ldr	r5, [pc, #28]	; (800dcfc <_fstat_r+0x20>)
 800dce0:	2300      	movs	r3, #0
 800dce2:	4604      	mov	r4, r0
 800dce4:	4608      	mov	r0, r1
 800dce6:	4611      	mov	r1, r2
 800dce8:	602b      	str	r3, [r5, #0]
 800dcea:	f7f6 fb82 	bl	80043f2 <_fstat>
 800dcee:	1c43      	adds	r3, r0, #1
 800dcf0:	d102      	bne.n	800dcf8 <_fstat_r+0x1c>
 800dcf2:	682b      	ldr	r3, [r5, #0]
 800dcf4:	b103      	cbz	r3, 800dcf8 <_fstat_r+0x1c>
 800dcf6:	6023      	str	r3, [r4, #0]
 800dcf8:	bd38      	pop	{r3, r4, r5, pc}
 800dcfa:	bf00      	nop
 800dcfc:	200006e8 	.word	0x200006e8

0800dd00 <_isatty_r>:
 800dd00:	b538      	push	{r3, r4, r5, lr}
 800dd02:	4d06      	ldr	r5, [pc, #24]	; (800dd1c <_isatty_r+0x1c>)
 800dd04:	2300      	movs	r3, #0
 800dd06:	4604      	mov	r4, r0
 800dd08:	4608      	mov	r0, r1
 800dd0a:	602b      	str	r3, [r5, #0]
 800dd0c:	f7f6 fb81 	bl	8004412 <_isatty>
 800dd10:	1c43      	adds	r3, r0, #1
 800dd12:	d102      	bne.n	800dd1a <_isatty_r+0x1a>
 800dd14:	682b      	ldr	r3, [r5, #0]
 800dd16:	b103      	cbz	r3, 800dd1a <_isatty_r+0x1a>
 800dd18:	6023      	str	r3, [r4, #0]
 800dd1a:	bd38      	pop	{r3, r4, r5, pc}
 800dd1c:	200006e8 	.word	0x200006e8

0800dd20 <_malloc_usable_size_r>:
 800dd20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd24:	1f18      	subs	r0, r3, #4
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	bfbc      	itt	lt
 800dd2a:	580b      	ldrlt	r3, [r1, r0]
 800dd2c:	18c0      	addlt	r0, r0, r3
 800dd2e:	4770      	bx	lr

0800dd30 <_init>:
 800dd30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd32:	bf00      	nop
 800dd34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd36:	bc08      	pop	{r3}
 800dd38:	469e      	mov	lr, r3
 800dd3a:	4770      	bx	lr

0800dd3c <_fini>:
 800dd3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd3e:	bf00      	nop
 800dd40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd42:	bc08      	pop	{r3}
 800dd44:	469e      	mov	lr, r3
 800dd46:	4770      	bx	lr
