Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    LALO-PC
Date:        Mon Jun 18 11:38:00 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch alu00_alu_synplify.tcl
ProductType: synplify_pro




log file: "F:\alu00\alu\alu00_alu.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Mon Jun 18 11:38:02 2018

Return Code: 0
Run Time:00h:00m:01s
Copied F:\alu00\alu\alu00_alu.srr to F:\alu00\alu\alu00_alu.srf
log file: "F:\alu00\alu\alu00_alu.srr"
Running: alu in foreground

Running proj_1|alu

Running: compile (Compile) on proj_1|alu
# Mon Jun 18 11:38:04 2018

Running: compile_flow (Compile Process) on proj_1|alu
# Mon Jun 18 11:38:04 2018

Running: compiler (Compile Input) on proj_1|alu
# Mon Jun 18 11:38:04 2018
Copied F:\alu00\alu\synwork\alu00_alu_comp.srs to F:\alu00\alu\alu00_alu.srs

compiler completed
# Mon Jun 18 11:38:13 2018

Return Code: 0
Run Time:00h:00m:09s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|alu
# Mon Jun 18 11:38:13 2018

multi_srs_gen completed
# Mon Jun 18 11:38:15 2018

Return Code: 0
Run Time:00h:00m:02s
Copied F:\alu00\alu\synwork\alu00_alu_mult.srs to F:\alu00\alu\alu00_alu.srs
Copied F:\alu00\alu\alu00_alu.srr to F:\alu00\alu\alu00_alu.srf
Complete: Compile Process on proj_1|alu

Running: premap (Pre-mapping) on proj_1|alu
# Mon Jun 18 11:38:15 2018

premap completed with warnings
# Mon Jun 18 11:38:18 2018

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on proj_1|alu

Running: map (Map) on proj_1|alu
# Mon Jun 18 11:38:18 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|alu
# Mon Jun 18 11:38:18 2018
Copied F:\alu00\alu\synwork\alu00_alu_m.srm to F:\alu00\alu\alu00_alu.srm

fpga_mapper completed with warnings
# Mon Jun 18 11:38:30 2018

Return Code: 1
Run Time:00h:00m:12s
Complete: Map on proj_1|alu
Copied F:\alu00\alu\alu00_alu.srr to F:\alu00\alu\alu00_alu.srf
Complete: Logic Synthesis on proj_1|alu
TCL script complete: "alu00_alu_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
F:\alu00\alu\proj_1.prj
batch mode default:no
