#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 21 00:23:01 2019
# Process ID: 25738
# Current directory: /home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/test/test.runs/synth_1
# Command line: vivado -log DSP_proposed_RFless_freezer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DSP_proposed_RFless_freezer.tcl
# Log file: /home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/test/test.runs/synth_1/DSP_proposed_RFless_freezer.vds
# Journal file: /home/ramintp/MEGA/USYD/2018_R2/temp/Standard Cell/Verilog model/test/test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DSP_proposed_RFless_freezer.tcl -notrace
