
---------- Begin Simulation Statistics ----------
final_tick                               704120970000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164289                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686720                       # Number of bytes of host memory used
host_op_rate                                   302579                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   608.68                       # Real time elapsed on the host
host_tick_rate                             1156793136                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.704121                       # Number of seconds simulated
sim_ticks                                704120970000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.957238                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560994                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565512                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562034                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              167                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570205                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2715                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.041210                       # CPI: cycles per instruction
system.cpu.discardedOps                          4268                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894836                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086317                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169073                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       482917144                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.142021                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        704120970                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       221203826                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10519089                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5263013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          586                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10527047                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            591                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                872                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5254865                       # Transaction distribution
system.membus.trans_dist::CleanEvict              323                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263029                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263029                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           872                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15782990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15782990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673201024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673201024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263901                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263901    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263901                       # Request fanout histogram
system.membus.respLayer1.occupancy        27696370250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31538549000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10517435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          141                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263041                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           649                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          343                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15789641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15791080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        50560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673661056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673711616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5255777                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336311360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10519811                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10519160     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    646      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10519811                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21052469000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15790157994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1948998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   61                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   64                       # number of demand (read+write) hits
system.l2.demand_hits::total                      125                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  61                       # number of overall hits
system.l2.overall_hits::.cpu.data                  64                       # number of overall hits
system.l2.overall_hits::total                     125                       # number of overall hits
system.l2.demand_misses::.cpu.inst                588                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263321                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263909                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               588                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263321                       # number of overall misses
system.l2.overall_misses::total               5263909                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59026000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 524853975000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     524913001000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59026000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 524853975000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    524913001000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              649                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263385                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5264034                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             649                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263385                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5264034                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.906009                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999976                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.906009                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999976                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100384.353741                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99719.164953                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99719.239257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100384.353741                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99719.164953                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99719.239257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5254865                       # number of writebacks
system.l2.writebacks::total                   5254865                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263902                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47124000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 419587270000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 419634394000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47124000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 419587270000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 419634394000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.902928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.902928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999975                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80416.382253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79719.186536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79719.264150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80416.382253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79719.186536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79719.264150                       # average overall mshr miss latency
system.l2.replacements                        5255777                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5262570                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262570                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5262570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          139                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              139                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          139                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          139                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263030                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 524823850000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  524823850000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99718.954671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99718.954671                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 419563270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 419563270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79718.958471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79718.958471                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59026000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59026000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.906009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.906009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100384.353741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100384.353741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47124000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47124000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.902928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80416.382253                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80416.382253                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            52                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                52                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30125000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30125000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.848397                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.848397                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103522.336770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103522.336770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24000000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24000000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.833819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83916.083916                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83916.083916                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8138.928920                       # Cycle average of tags in use
system.l2.tags.total_refs                    10526977                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263969                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999817                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.059547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.358156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8135.511216                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993522                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          658                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26317943                       # Number of tag accesses
system.l2.tags.data_accesses                 26317943                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          37504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336852160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336889664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336311360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336311360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5263901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5254865                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5254865                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             53264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         478400977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478454241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        53264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            53264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      477632927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            477632927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      477632927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            53264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        478400977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            956087168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5254865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011121192250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328422                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328422                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15635022                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4926465                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263901                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5254865                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263901                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5254865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328335                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  51100514250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26319480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149798564250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9707.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28457.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4811212                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4892330                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263901                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254865                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       815193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    825.814981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   699.371902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.793779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37848      4.64%      4.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        35715      4.38%      9.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44788      5.49%     14.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32912      4.04%     18.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        26291      3.23%     21.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30055      3.69%     25.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        50383      6.18%     31.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        49173      6.03%     37.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       508028     62.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       815193                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.027818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.312603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        328412    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328422                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.024428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328381     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328422                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336889344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336309760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336889664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336311360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       477.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    477.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  704120907000                       # Total gap between requests
system.mem_ctrls.avgGap                      66939.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        37504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336851840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336309760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 53263.574865551869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 478400522.569296598434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 477630654.857502698898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5254865                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17031250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 149781533000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17275245437750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29063.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28457.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3287476.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2910142620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1546777485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18789195600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13712882580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     55582509840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     165444098280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     131061106560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       389046712965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.528230                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 336165633000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23512060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 344443277000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2910342540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1546879950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18795021840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13717382220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     55582509840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     165518564220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     130998398400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       389069099010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.560022                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 336001002750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23512060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 344607907250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    704120970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31869692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31869692                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31869692                       # number of overall hits
system.cpu.icache.overall_hits::total        31869692                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          649                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            649                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          649                       # number of overall misses
system.cpu.icache.overall_misses::total           649                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63604000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63604000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63604000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63604000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31870341                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31870341                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31870341                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31870341                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98003.081664                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98003.081664                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98003.081664                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98003.081664                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          141                       # number of writebacks
system.cpu.icache.writebacks::total               141                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          649                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          649                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          649                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          649                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62306000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62306000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62306000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62306000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96003.081664                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96003.081664                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96003.081664                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96003.081664                       # average overall mshr miss latency
system.cpu.icache.replacements                    141                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31869692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31869692                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          649                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           649                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63604000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63604000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31870341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31870341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98003.081664                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98003.081664                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62306000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62306000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96003.081664                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96003.081664                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.904276                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31870341                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               649                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49106.842835                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.904276                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.424711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.424711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.496094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31870990                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31870990                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75856929                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75856929                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75856963                       # number of overall hits
system.cpu.dcache.overall_hits::total        75856963                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10523802                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10523802                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10523839                       # number of overall misses
system.cpu.dcache.overall_misses::total      10523839                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1107281755999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1107281755999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1107281755999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1107281755999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380731                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380731                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380802                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380802                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121830                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105216.893666                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105216.893666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105216.523742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105216.523742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          180                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5262570                       # number of writebacks
system.cpu.dcache.writebacks::total           5262570                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260450                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260450                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263385                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263385                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 540642210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 540642210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 540645520000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 540645520000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102718.231652                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102718.231652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102718.216509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102718.216509                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262872                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95930.091185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95930.091185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28982000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28982000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93490.322581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93490.322581                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73813141                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73813141                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1107250194999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1107250194999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105217.184004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105217.184004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 540613228000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 540613228000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102718.775187                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102718.775187                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3310000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3310000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100303.030303                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100303.030303                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.932353                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.932353                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          437                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         696310344                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        696310344                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 704120970000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
