$date
	Fri Jul 29 16:41:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module logic_TB $end
$var wire 1 ! out $end
$var reg 3 " in [2:0] $end
$scope module DUT_logic $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var reg 1 & t1 $end
$var reg 1 ' t2 $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
b0 "
0!
$end
#10000
1%
b1 "
#20000
1$
0%
b10 "
#30000
1!
1&
1%
b11 "
#40000
1'
0&
1#
0$
0%
b100 "
#50000
1%
b101 "
#60000
0!
0'
1$
0%
b110 "
#70000
1!
1&
1%
b111 "
#80000
