// Seed: 1127837548
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_10 = -1;
  tri0 id_15 = -1;
  id_16(
      id_5, 1
  );
  assign id_12 = -1;
  wire id_17;
  parameter id_18 = "";
  assign id_7 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_9(
      id_6, id_1 ==? id_3 & id_4[""], 1, id_8, id_7
  );
  tri0 id_10;
  wor id_11, id_12;
  tri0 id_13;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_7,
      id_14,
      id_12,
      id_14,
      id_14,
      id_12,
      id_11,
      id_11,
      id_11,
      id_14,
      id_14
  );
  assign id_10 = -1;
  assign id_10 = id_12 - id_13;
endmodule
