//oanab
//14 nov 2007
//command add_logic(wr_release) written wrong

csl_fifo ff {
      ff(){
           set_depth(8);
           set_width(32);
           add_logic(wr_release); // the command should be add_logic(wr_release);
	   add_logic(wr_hold,3);
	   add_logic(sram_rd);
 }
};

csl_unit u{
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(output);
  csl_port p4(output);
  csl_port p5(output,32);
  csl_port p6(input,32);
  csl_port p7(input);
  csl_port p8(input);
  csl_port p9(output);
  ff ff1(.push(p1),.pop(p2),.full(p3),.empty(p4),.rd_data(p5),.wr_data(p6),.reset_(p7),.clock(p8),.valid(p9));  
 
  u(){}
};
