timestamp 1668260695
version 8.1
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use and and_0 1 0 2082 0 1 822
use and and_1 1 0 2326 0 1 833
use and and_2 1 0 2563 0 1 839
use and and_3 1 0 2772 0 1 839
use 4_full_adder 4_full_adder_0 1 0 303 0 1 45
node "m1_2608_769#" 4 952.48 2608 769 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1315 536 0 0 0 0 0 0 0 0 0 0
node "m1_2567_771#" 1 439.319 2567 771 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 769 196 0 0 0 0 0 0 0 0 0 0
node "m1_2246_781#" 3 586.964 2246 781 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 805 332 0 0 0 0 0 0 0 0 0 0
node "m1_2100_784#" 0 231.516 2100 784 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 403 104 0 0 0 0 0 0 0 0 0 0
node "m1_723_811#" 0 320.609 723 811 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 666 110 0 0 0 0 0 0 0 0 0 0
node "m1_533_787#" 0 445.785 533 787 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 910 158 0 0 0 0 0 0 0 0 0 0
node "m1_251_762#" 1 600.023 251 762 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1246 206 0 0 0 0 0 0 0 0 0 0
node "m1_161_769#" 0 535.757 161 769 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1106 186 0 0 0 0 0 0 0 0 0 0
subcap "m1_161_769#" -264.665
subcap "m1_251_762#" -283.945
subcap "m1_533_787#" -290.372
subcap "m1_2100_784#" -218.327
subcap "m1_2100_784#" -7.6854
subcap "m1_2246_781#" -388.543
subcap "m1_2608_769#" -987.861
subcap "m1_2567_771#" -188.815
subcap "m1_2608_769#" -756.923
subcap "m1_723_811#" -146.114
merge "and_3/vout" "4_full_adder_0/a3" -634.181 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -669 -422 0 0 0 0 0 0 0 0 0 0
merge "4_full_adder_0/a3" "m1_2608_769#"
merge "4_full_adder_0/b1" "m1_251_762#" -47.3358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -42 -34 0 0 0 0 0 0 0 0 0 0
merge "4_full_adder_0/b0" "m1_161_769#" -28.056 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 0 0 0 0 0 0 0 0 0 0
merge "and_2/vout" "4_full_adder_0/a2" -39.231 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 -36 0 0 0 0 0 0 0 0 0 0
merge "4_full_adder_0/a2" "m1_2567_771#"
merge "4_full_adder_0/b2" "m1_533_787#" -170.616 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 -82 0 0 0 0 0 0 0 0 0 0
merge "4_full_adder_0/b3" "m1_723_811#" -36.072 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 0 0 0 0 0 0 0 0 0 0
merge "and_1/vout" "4_full_adder_0/a1" -51.6696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -44 0 0 0 0 0 0 0 0 0 0
merge "4_full_adder_0/a1" "m1_2246_781#"
merge "and_0/vout" "4_full_adder_0/a0" -47.094 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -47 0 0 0 0 0 0 0 0 0 0
merge "4_full_adder_0/a0" "m1_2100_784#"
