// Seed: 3775632785
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4
);
  logic id_6;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd19,
    parameter id_3 = 32'd10
) (
    input  tri0  _id_0,
    input  wand  id_1,
    input  tri1  id_2,
    input  wand  _id_3,
    output tri0  id_4,
    input  wire  id_5,
    output wand  id_6,
    input  tri0  id_7,
    output tri   id_8,
    input  wire  id_9,
    input  tri   id_10,
    output tri0  id_11,
    output uwire id_12,
    input  tri0  id_13,
    input  wire  id_14,
    output uwire id_15
);
  wire [id_3  -  -1 : id_0] id_17;
  and primCall (id_4, id_17, id_10, id_5, id_13, id_14, id_7, id_1, id_2);
  module_0 modCall_1 (
      id_8,
      id_2,
      id_13,
      id_14,
      id_4
  );
endmodule
