static int mma7455_drdy(struct mma7455_data *mma7455)\r\n{\r\nstruct device *dev = regmap_get_device(mma7455->regmap);\r\nunsigned int reg;\r\nint tries = 3;\r\nint ret;\r\nwhile (tries-- > 0) {\r\nret = regmap_read(mma7455->regmap, MMA7455_REG_STATUS, &reg);\r\nif (ret)\r\nreturn ret;\r\nif (reg & MMA7455_STATUS_DRDY)\r\nreturn 0;\r\nmsleep(20);\r\n}\r\ndev_warn(dev, "data not ready\n");\r\nreturn -EIO;\r\n}\r\nstatic irqreturn_t mma7455_trigger_handler(int irq, void *p)\r\n{\r\nstruct iio_poll_func *pf = p;\r\nstruct iio_dev *indio_dev = pf->indio_dev;\r\nstruct mma7455_data *mma7455 = iio_priv(indio_dev);\r\nu8 buf[16];\r\nint ret;\r\nret = mma7455_drdy(mma7455);\r\nif (ret)\r\ngoto done;\r\nret = regmap_bulk_read(mma7455->regmap, MMA7455_REG_XOUTL, buf,\r\nsizeof(__le16) * 3);\r\nif (ret)\r\ngoto done;\r\niio_push_to_buffers_with_timestamp(indio_dev, buf,\r\niio_get_time_ns(indio_dev));\r\ndone:\r\niio_trigger_notify_done(indio_dev->trig);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int mma7455_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val, int *val2, long mask)\r\n{\r\nstruct mma7455_data *mma7455 = iio_priv(indio_dev);\r\nunsigned int reg;\r\n__le16 data;\r\nint ret;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nif (iio_buffer_enabled(indio_dev))\r\nreturn -EBUSY;\r\nret = mma7455_drdy(mma7455);\r\nif (ret)\r\nreturn ret;\r\nret = regmap_bulk_read(mma7455->regmap, chan->address, &data,\r\nsizeof(data));\r\nif (ret)\r\nreturn ret;\r\n*val = sign_extend32(le16_to_cpu(data), 9);\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\n*val = 0;\r\n*val2 = MMA7455_10BIT_SCALE;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ncase IIO_CHAN_INFO_SAMP_FREQ:\r\nret = regmap_read(mma7455->regmap, MMA7455_REG_CTL1, &reg);\r\nif (ret)\r\nreturn ret;\r\nif (reg & MMA7455_CTL1_DFBW_MASK)\r\n*val = 250;\r\nelse\r\n*val = 125;\r\nreturn IIO_VAL_INT;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int mma7455_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val, int val2, long mask)\r\n{\r\nstruct mma7455_data *mma7455 = iio_priv(indio_dev);\r\nint i;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_SAMP_FREQ:\r\nif (val == 250 && val2 == 0)\r\ni = MMA7455_CTL1_DFBW_125HZ;\r\nelse if (val == 125 && val2 == 0)\r\ni = MMA7455_CTL1_DFBW_62_5HZ;\r\nelse\r\nreturn -EINVAL;\r\nreturn regmap_update_bits(mma7455->regmap, MMA7455_REG_CTL1,\r\nMMA7455_CTL1_DFBW_MASK, i);\r\ncase IIO_CHAN_INFO_SCALE:\r\nif (val == 0 && val2 == MMA7455_10BIT_SCALE)\r\nreturn 0;\r\nbreak;\r\n}\r\nreturn -EINVAL;\r\n}\r\nint mma7455_core_probe(struct device *dev, struct regmap *regmap,\r\nconst char *name)\r\n{\r\nstruct mma7455_data *mma7455;\r\nstruct iio_dev *indio_dev;\r\nunsigned int reg;\r\nint ret;\r\nret = regmap_read(regmap, MMA7455_REG_WHOAMI, &reg);\r\nif (ret) {\r\ndev_err(dev, "unable to read reg\n");\r\nreturn ret;\r\n}\r\nif (reg != MMA7455_WHOAMI_ID) {\r\ndev_err(dev, "device id mismatch\n");\r\nreturn -ENODEV;\r\n}\r\nindio_dev = devm_iio_device_alloc(dev, sizeof(*mma7455));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\ndev_set_drvdata(dev, indio_dev);\r\nmma7455 = iio_priv(indio_dev);\r\nmma7455->regmap = regmap;\r\nindio_dev->info = &mma7455_info;\r\nindio_dev->name = name;\r\nindio_dev->dev.parent = dev;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->channels = mma7455_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(mma7455_channels);\r\nindio_dev->available_scan_masks = mma7455_scan_masks;\r\nregmap_write(mma7455->regmap, MMA7455_REG_MCTL,\r\nMMA7455_MCTL_MODE_MEASURE);\r\nret = iio_triggered_buffer_setup(indio_dev, NULL,\r\nmma7455_trigger_handler, NULL);\r\nif (ret) {\r\ndev_err(dev, "unable to setup triggered buffer\n");\r\nreturn ret;\r\n}\r\nret = iio_device_register(indio_dev);\r\nif (ret) {\r\ndev_err(dev, "unable to register device\n");\r\niio_triggered_buffer_cleanup(indio_dev);\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nint mma7455_core_remove(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = dev_get_drvdata(dev);\r\nstruct mma7455_data *mma7455 = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\niio_triggered_buffer_cleanup(indio_dev);\r\nregmap_write(mma7455->regmap, MMA7455_REG_MCTL,\r\nMMA7455_MCTL_MODE_STANDBY);\r\nreturn 0;\r\n}
