#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 23 11:21:48 2025
# Process ID: 13720
# Current directory: E:/Learn/FPGA/qi/04_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4176 E:\Learn\FPGA\qi\04_uart\uart.xpr
# Log file: E:/Learn/FPGA/qi/04_uart/vivado.log
# Journal file: E:/Learn/FPGA/qi/04_uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Learn/FPGA/qi/04_uart/uart.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
generate_target all [get_files  E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_pll'...
catch { config_ip_cache -export [get_ips -all system_pll] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_pll, cache-ID = cda355caba582a87; cache size = 0.063 MB.
export_ip_user_files -of_objects [get_files E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci'
export_simulation -of_objects [get_files E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci] -directory E:/Learn/FPGA/qi/04_uart/uart.ip_user_files/sim_scripts -ip_user_files_dir E:/Learn/FPGA/qi/04_uart/uart.ip_user_files -ipstatic_source_dir E:/Learn/FPGA/qi/04_uart/uart.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/modelsim} {questa=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/questa} {riviera=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/riviera} {activehdl=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learn/FPGA/qi/04_uart/uart.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci' is already up-to-date
[Fri May 23 11:22:54 2025] Launched synth_1...
Run output will be captured here: E:/Learn/FPGA/qi/04_uart/uart.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci' is already up-to-date
[Fri May 23 11:23:24 2025] Launched impl_1...
Run output will be captured here: E:/Learn/FPGA/qi/04_uart/uart.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learn/FPGA/qi/04_uart/uart.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/system_pll/system_pll.xci' is already up-to-date
[Fri May 23 11:24:05 2025] Launched synth_1...
Run output will be captured here: E:/Learn/FPGA/qi/04_uart/uart.runs/synth_1/runme.log
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {162.035} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  e:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files e:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
[Fri May 23 11:25:24 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/Learn/FPGA/qi/04_uart/uart.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Learn/FPGA/qi/04_uart/uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/Learn/FPGA/qi/04_uart/uart.ip_user_files/sim_scripts -ip_user_files_dir E:/Learn/FPGA/qi/04_uart/uart.ip_user_files -ipstatic_source_dir E:/Learn/FPGA/qi/04_uart/uart.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/modelsim} {questa=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/questa} {riviera=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/riviera} {activehdl=E:/Learn/FPGA/qi/04_uart/uart.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learn/FPGA/qi/04_uart/uart.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 23 11:27:18 2025] Launched synth_1...
Run output will be captured here: E:/Learn/FPGA/qi/04_uart/uart.runs/synth_1/runme.log
update_compile_order -fileset sources_1
set_property top uart_drive [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Learn/FPGA/qi/04_uart/uart.runs/synth_1

update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Fri May 23 11:35:00 2025] Launched synth_1...
Run output will be captured here: E:/Learn/FPGA/qi/04_uart/uart.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-2
INFO: [Device 21-403] Loading part xc7z010clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1516.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1583.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1744.039 ; gain = 421.699
report_utilization -name utilization_1
