# Compile of GENERIC_RIPPLE_ADDER.vhd was successful.
# Compile of tb_generic_ripple_adder.vhd was successful.
vsim work.tb_generic_ripple_adder
# vsim work.tb_generic_ripple_adder 
# Start time: 22:21:14 on Apr 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_generic_ripple_adder(behavior)
# Loading work.generic_ripple_adder(structure)
# Loading work.my_fulladder(structural)
# Loading work.my_halfadder(behavior)
add wave -position insertpoint sim:/tb_generic_ripple_adder/*
run
run
run
run
run
run
quit -sim
# End time: 22:21:55 on Apr 09,2025, Elapsed time: 0:00:41
# Errors: 0, Warnings: 5
