/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module asym_ram_sdp_write_wider_dc_logic(clkA, clkB, weA, enaA, enaB, addrA, addrB, diA, doB);
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.43-5.47" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.55-5.58" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.66-5.70" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.72-5.77" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.60-5.64" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.49-5.53" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.79-5.84" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.86-5.89" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.91-5.94" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.91-5.94" *)
  output [7:0] doB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.43-5.47" *)
  input clkA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.72-5.77" *)
  input [7:0] addrA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.86-5.89" *)
  input [15:0] diA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.49-5.53" *)
  input clkB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.66-5.70" *)
  input enaB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.55-5.58" *)
  input weA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.60-5.64" *)
  input enaA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.79-5.84" *)
  input [8:0] addrB;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2712 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2711 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2710 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2709 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2708 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2707 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2706 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2705 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2704 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2703 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2702 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2701 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2700 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2699 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2698 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2697 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2696 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2695 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2694 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2693 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2692 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2691 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2690 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2689 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2688 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2687 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2686 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2685 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2684 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2683 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2682 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2681 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2680 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2679 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2678 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2677 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2676 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2675 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.43-5.47" *)
  wire \$auto$rs_design_edit.cc:850:execute$2714.clkA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.55-5.58" *)
  wire \$auto$rs_design_edit.cc:850:execute$2714.weA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.66-5.70" *)
  wire \$auto$rs_design_edit.cc:850:execute$2714.enaB ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.72-5.77" *)
  wire [7:0] \$auto$rs_design_edit.cc:850:execute$2714.addrA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.60-5.64" *)
  wire \$auto$rs_design_edit.cc:850:execute$2714.enaA ;
  wire [7:0] \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$doB ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.49-5.53" *)
  wire \$auto$rs_design_edit.cc:850:execute$2714.clkB ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.79-5.84" *)
  wire [8:0] \$auto$rs_design_edit.cc:850:execute$2714.addrB ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$enaA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.86-5.89" *)
  wire [15:0] \$auto$rs_design_edit.cc:850:execute$2714.diA ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$clkbufmap.cc:298:execute$2613 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$clkbufmap.cc:298:execute$2616 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$weA ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$enaB ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.91-5.94" *)
  wire [7:0] \$auto$rs_design_edit.cc:850:execute$2714.doB ;
  wire [7:0] \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrA ;
  wire [8:0] \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrB ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$clkA ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$clkB ;
  wire [15:0] \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA ;
  wire [15:0] \$iopadmap$diA ;
  wire \$iopadmap$clkB ;
  wire \$iopadmap$clkA ;
  wire [8:0] \$iopadmap$addrB ;
  wire [7:0] \$iopadmap$addrA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.91-5.94" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.91-5.94" *)
  wire [7:0] doB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.43-5.47" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.43-5.47" *)
  wire clkA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.72-5.77" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.72-5.77" *)
  wire [7:0] addrA;
  wire \$auto$clkbufmap.cc:298:execute$2616 ;
  wire \$auto$clkbufmap.cc:298:execute$2613 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.86-5.89" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.86-5.89" *)
  wire [15:0] diA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.49-5.53" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.49-5.53" *)
  wire clkB;
  wire \$iopadmap$enaB ;
  wire [7:0] \$iopadmap$doB ;
  wire \$iopadmap$enaA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.66-5.70" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.66-5.70" *)
  wire enaB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.55-5.58" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.55-5.58" *)
  wire weA;
  wire \$iopadmap$weA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.60-5.64" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.60-5.64" *)
  wire enaA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.79-5.84" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:5.79-5.84" *)
  wire [8:0] addrB;
  wire \$auto$rs_design_edit.cc:572:execute$2675 ;
  wire \$auto$rs_design_edit.cc:572:execute$2676 ;
  wire \$auto$rs_design_edit.cc:572:execute$2677 ;
  wire \$auto$rs_design_edit.cc:572:execute$2678 ;
  wire \$auto$rs_design_edit.cc:572:execute$2679 ;
  wire \$auto$rs_design_edit.cc:572:execute$2680 ;
  wire \$auto$rs_design_edit.cc:572:execute$2681 ;
  wire \$auto$rs_design_edit.cc:572:execute$2682 ;
  wire \$auto$rs_design_edit.cc:572:execute$2683 ;
  wire \$auto$rs_design_edit.cc:572:execute$2684 ;
  wire \$auto$rs_design_edit.cc:572:execute$2685 ;
  wire \$auto$rs_design_edit.cc:572:execute$2686 ;
  wire \$auto$rs_design_edit.cc:572:execute$2687 ;
  wire \$auto$rs_design_edit.cc:572:execute$2688 ;
  wire \$auto$rs_design_edit.cc:572:execute$2689 ;
  wire \$auto$rs_design_edit.cc:572:execute$2690 ;
  wire \$auto$rs_design_edit.cc:572:execute$2691 ;
  wire \$auto$rs_design_edit.cc:572:execute$2692 ;
  wire \$auto$rs_design_edit.cc:572:execute$2693 ;
  wire \$auto$rs_design_edit.cc:572:execute$2694 ;
  wire \$auto$rs_design_edit.cc:572:execute$2695 ;
  wire \$auto$rs_design_edit.cc:572:execute$2696 ;
  wire \$auto$rs_design_edit.cc:572:execute$2697 ;
  wire \$auto$rs_design_edit.cc:572:execute$2698 ;
  wire \$auto$rs_design_edit.cc:572:execute$2699 ;
  wire \$auto$rs_design_edit.cc:572:execute$2700 ;
  wire \$auto$rs_design_edit.cc:572:execute$2701 ;
  wire \$auto$rs_design_edit.cc:572:execute$2702 ;
  wire \$auto$rs_design_edit.cc:572:execute$2703 ;
  wire \$auto$rs_design_edit.cc:572:execute$2704 ;
  wire \$auto$rs_design_edit.cc:572:execute$2705 ;
  wire \$auto$rs_design_edit.cc:572:execute$2706 ;
  wire \$auto$rs_design_edit.cc:572:execute$2707 ;
  wire \$auto$rs_design_edit.cc:572:execute$2708 ;
  wire \$auto$rs_design_edit.cc:572:execute$2709 ;
  wire \$auto$rs_design_edit.cc:572:execute$2710 ;
  wire \$auto$rs_design_edit.cc:572:execute$2711 ;
  wire \$auto$rs_design_edit.cc:572:execute$2712 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2703 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2704 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2705 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2706 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2707 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2708 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [8]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2709 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [9]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$doB [0]),
    .O(\$auto$rs_design_edit.cc:850:execute$2714.doB [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_1  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$doB [1]),
    .O(\$auto$rs_design_edit.cc:850:execute$2714.doB [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_2  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$doB [2]),
    .O(\$auto$rs_design_edit.cc:850:execute$2714.doB [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_3  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$doB [3]),
    .O(\$auto$rs_design_edit.cc:850:execute$2714.doB [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_4  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$doB [4]),
    .O(\$auto$rs_design_edit.cc:850:execute$2714.doB [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_5  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$doB [5]),
    .O(\$auto$rs_design_edit.cc:850:execute$2714.doB [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_6  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$doB [6]),
    .O(\$auto$rs_design_edit.cc:850:execute$2714.doB [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_7  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$doB [7]),
    .O(\$auto$rs_design_edit.cc:850:execute$2714.doB [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.enaA  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2710 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.enaA ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$enaA )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.enaB  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2711 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.enaB ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$enaB )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.weA  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2712 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.weA ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$weA )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$clkbufmap.cc:265:execute$2611  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$clkA ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$clkbufmap.cc:298:execute$2613 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$clkbufmap.cc:265:execute$2614  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$clkB ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$clkbufmap.cc:298:execute$2616 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2675 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrA [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrA [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2676 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrA [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrA [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2677 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrA [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrA [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2678 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrA [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrA [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2679 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrA [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrA [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2680 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrA [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrA [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2681 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrA [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrA [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2682 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrA [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrA [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2683 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrB [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrB [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2684 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrB [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrB [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2685 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrB [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrB [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2686 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrB [3]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrB [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2687 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrB [4]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrB [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2688 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrB [5]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrB [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2689 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrB [6]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrB [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2690 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrB [7]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrB [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2691 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.addrB [8]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrB [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.clkA  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2692 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.clkA ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$clkA )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.clkB  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2693 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.clkB ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$clkB )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2694 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2695 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2696 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [10]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2697 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [11]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2698 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [12]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2699 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [13]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2700 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [14]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2701 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [15]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2702 ),
    .I(\$auto$rs_design_edit.cc:850:execute$2714.diA [2]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA [2])
  );
  fabric_asym_ram_sdp_write_wider_dc_logic \$auto$rs_design_edit.cc:848:execute$2713  (
    .\$auto$rs_design_edit.cc:572:execute$2712 (\$auto$rs_design_edit.cc:572:execute$2712 ),
    .\$auto$rs_design_edit.cc:572:execute$2711 (\$auto$rs_design_edit.cc:572:execute$2711 ),
    .\$auto$rs_design_edit.cc:572:execute$2710 (\$auto$rs_design_edit.cc:572:execute$2710 ),
    .\$auto$rs_design_edit.cc:572:execute$2709 (\$auto$rs_design_edit.cc:572:execute$2709 ),
    .\$auto$rs_design_edit.cc:572:execute$2708 (\$auto$rs_design_edit.cc:572:execute$2708 ),
    .\$auto$rs_design_edit.cc:572:execute$2707 (\$auto$rs_design_edit.cc:572:execute$2707 ),
    .\$auto$rs_design_edit.cc:572:execute$2706 (\$auto$rs_design_edit.cc:572:execute$2706 ),
    .\$auto$rs_design_edit.cc:572:execute$2705 (\$auto$rs_design_edit.cc:572:execute$2705 ),
    .\$auto$rs_design_edit.cc:572:execute$2704 (\$auto$rs_design_edit.cc:572:execute$2704 ),
    .\$auto$rs_design_edit.cc:572:execute$2703 (\$auto$rs_design_edit.cc:572:execute$2703 ),
    .\$auto$rs_design_edit.cc:572:execute$2702 (\$auto$rs_design_edit.cc:572:execute$2702 ),
    .\$auto$rs_design_edit.cc:572:execute$2701 (\$auto$rs_design_edit.cc:572:execute$2701 ),
    .\$auto$rs_design_edit.cc:572:execute$2700 (\$auto$rs_design_edit.cc:572:execute$2700 ),
    .\$auto$rs_design_edit.cc:572:execute$2699 (\$auto$rs_design_edit.cc:572:execute$2699 ),
    .\$auto$rs_design_edit.cc:572:execute$2698 (\$auto$rs_design_edit.cc:572:execute$2698 ),
    .\$auto$rs_design_edit.cc:572:execute$2697 (\$auto$rs_design_edit.cc:572:execute$2697 ),
    .\$auto$rs_design_edit.cc:572:execute$2696 (\$auto$rs_design_edit.cc:572:execute$2696 ),
    .\$auto$rs_design_edit.cc:572:execute$2695 (\$auto$rs_design_edit.cc:572:execute$2695 ),
    .\$auto$rs_design_edit.cc:572:execute$2694 (\$auto$rs_design_edit.cc:572:execute$2694 ),
    .\$auto$rs_design_edit.cc:572:execute$2693 (\$auto$rs_design_edit.cc:572:execute$2693 ),
    .\$auto$rs_design_edit.cc:572:execute$2692 (\$auto$rs_design_edit.cc:572:execute$2692 ),
    .\$auto$rs_design_edit.cc:572:execute$2691 (\$auto$rs_design_edit.cc:572:execute$2691 ),
    .\$auto$rs_design_edit.cc:572:execute$2690 (\$auto$rs_design_edit.cc:572:execute$2690 ),
    .\$auto$rs_design_edit.cc:572:execute$2689 (\$auto$rs_design_edit.cc:572:execute$2689 ),
    .\$auto$rs_design_edit.cc:572:execute$2688 (\$auto$rs_design_edit.cc:572:execute$2688 ),
    .\$auto$rs_design_edit.cc:572:execute$2687 (\$auto$rs_design_edit.cc:572:execute$2687 ),
    .\$auto$rs_design_edit.cc:572:execute$2686 (\$auto$rs_design_edit.cc:572:execute$2686 ),
    .\$auto$rs_design_edit.cc:572:execute$2685 (\$auto$rs_design_edit.cc:572:execute$2685 ),
    .\$auto$rs_design_edit.cc:572:execute$2684 (\$auto$rs_design_edit.cc:572:execute$2684 ),
    .\$auto$rs_design_edit.cc:572:execute$2683 (\$auto$rs_design_edit.cc:572:execute$2683 ),
    .\$auto$rs_design_edit.cc:572:execute$2682 (\$auto$rs_design_edit.cc:572:execute$2682 ),
    .\$auto$rs_design_edit.cc:572:execute$2681 (\$auto$rs_design_edit.cc:572:execute$2681 ),
    .\$auto$rs_design_edit.cc:572:execute$2680 (\$auto$rs_design_edit.cc:572:execute$2680 ),
    .\$auto$rs_design_edit.cc:572:execute$2679 (\$auto$rs_design_edit.cc:572:execute$2679 ),
    .\$auto$rs_design_edit.cc:572:execute$2678 (\$auto$rs_design_edit.cc:572:execute$2678 ),
    .\$auto$rs_design_edit.cc:572:execute$2677 (\$auto$rs_design_edit.cc:572:execute$2677 ),
    .\$auto$rs_design_edit.cc:572:execute$2676 (\$auto$rs_design_edit.cc:572:execute$2676 ),
    .\$auto$rs_design_edit.cc:572:execute$2675 (\$auto$rs_design_edit.cc:572:execute$2675 ),
    .\$auto$clkbufmap.cc:298:execute$2613 (\$auto$clkbufmap.cc:298:execute$2613 ),
    .\$auto$clkbufmap.cc:298:execute$2616 (\$auto$clkbufmap.cc:298:execute$2616 ),
    .\$iopadmap$addrA (\$iopadmap$addrA ),
    .\$iopadmap$addrB (\$iopadmap$addrB ),
    .\$iopadmap$diA (\$iopadmap$diA ),
    .\$iopadmap$doB (\$iopadmap$doB ),
    .\$iopadmap$enaA (\$iopadmap$enaA ),
    .\$iopadmap$enaB (\$iopadmap$enaB ),
    .\$iopadmap$weA (\$iopadmap$weA )
  );
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2712  = \$auto$rs_design_edit.cc:572:execute$2712 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2711  = \$auto$rs_design_edit.cc:572:execute$2711 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2710  = \$auto$rs_design_edit.cc:572:execute$2710 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2709  = \$auto$rs_design_edit.cc:572:execute$2709 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2708  = \$auto$rs_design_edit.cc:572:execute$2708 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2707  = \$auto$rs_design_edit.cc:572:execute$2707 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2706  = \$auto$rs_design_edit.cc:572:execute$2706 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2705  = \$auto$rs_design_edit.cc:572:execute$2705 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2704  = \$auto$rs_design_edit.cc:572:execute$2704 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2703  = \$auto$rs_design_edit.cc:572:execute$2703 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2702  = \$auto$rs_design_edit.cc:572:execute$2702 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2701  = \$auto$rs_design_edit.cc:572:execute$2701 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2700  = \$auto$rs_design_edit.cc:572:execute$2700 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2699  = \$auto$rs_design_edit.cc:572:execute$2699 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2698  = \$auto$rs_design_edit.cc:572:execute$2698 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2697  = \$auto$rs_design_edit.cc:572:execute$2697 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2696  = \$auto$rs_design_edit.cc:572:execute$2696 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2695  = \$auto$rs_design_edit.cc:572:execute$2695 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2694  = \$auto$rs_design_edit.cc:572:execute$2694 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2693  = \$auto$rs_design_edit.cc:572:execute$2693 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2692  = \$auto$rs_design_edit.cc:572:execute$2692 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2691  = \$auto$rs_design_edit.cc:572:execute$2691 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2690  = \$auto$rs_design_edit.cc:572:execute$2690 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2689  = \$auto$rs_design_edit.cc:572:execute$2689 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2688  = \$auto$rs_design_edit.cc:572:execute$2688 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2687  = \$auto$rs_design_edit.cc:572:execute$2687 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2686  = \$auto$rs_design_edit.cc:572:execute$2686 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2685  = \$auto$rs_design_edit.cc:572:execute$2685 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2684  = \$auto$rs_design_edit.cc:572:execute$2684 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2683  = \$auto$rs_design_edit.cc:572:execute$2683 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2682  = \$auto$rs_design_edit.cc:572:execute$2682 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2681  = \$auto$rs_design_edit.cc:572:execute$2681 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2680  = \$auto$rs_design_edit.cc:572:execute$2680 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2679  = \$auto$rs_design_edit.cc:572:execute$2679 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2678  = \$auto$rs_design_edit.cc:572:execute$2678 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2677  = \$auto$rs_design_edit.cc:572:execute$2677 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2676  = \$auto$rs_design_edit.cc:572:execute$2676 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$rs_design_edit.cc:572:execute$2675  = \$auto$rs_design_edit.cc:572:execute$2675 ;
  assign \$auto$clkbufmap.cc:298:execute$2613  = \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$clkbufmap.cc:298:execute$2613 ;
  assign \$auto$clkbufmap.cc:298:execute$2616  = \$flatten$auto$rs_design_edit.cc:850:execute$2714.$auto$clkbufmap.cc:298:execute$2616 ;
  assign \$iopadmap$addrA  = \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrA ;
  assign \$iopadmap$addrB  = \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$addrB ;
  assign \$iopadmap$diA  = \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$diA ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$doB  = \$iopadmap$doB ;
  assign \$iopadmap$enaA  = \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$enaA ;
  assign \$iopadmap$enaB  = \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$enaB ;
  assign \$iopadmap$weA  = \$flatten$auto$rs_design_edit.cc:850:execute$2714.$iopadmap$weA ;
  assign \$auto$rs_design_edit.cc:850:execute$2714.addrA  = addrA;
  assign \$auto$rs_design_edit.cc:850:execute$2714.addrB  = addrB;
  assign \$auto$rs_design_edit.cc:850:execute$2714.clkA  = clkA;
  assign \$auto$rs_design_edit.cc:850:execute$2714.clkB  = clkB;
  assign \$auto$rs_design_edit.cc:850:execute$2714.diA  = diA;
  assign doB = \$auto$rs_design_edit.cc:850:execute$2714.doB ;
  assign \$auto$rs_design_edit.cc:850:execute$2714.enaA  = enaA;
  assign \$auto$rs_design_edit.cc:850:execute$2714.enaB  = enaB;
  assign \$auto$rs_design_edit.cc:850:execute$2714.weA  = weA;
endmodule
