  Mon Dec  7 2015 22:19                                                Page 1

    "VGA VGA.asm"
    

                     ***************************************
                     **      WDC 65C816 Macro Assembler   **
                     **                                   **
                     **     Version 3.49.1- Feb  6 2006    **
                     ***************************************

     1                        ; File: VGA.asm
     2                        ; 11/17/2015
     3                        
     4                          PW 80          ;Page Width (# of char/line)
     5                          PL 60          ;Page Length for HP Laser
     6                          INCLIST ON     ;Add Include files in Listing
     7                        
     8                        ;*********************************************
     9                        ;Test for Valid Processor defined in -D option
    10                        ;*********************************************
    11                          IF USING_816
    12                          ELSE
    13                            EXIT  "Not Valid Processor: Use -DUSING_02, et
                    c."
    14                          ENDIF
    15                        
    16                          TITLE  "VGA VGA.asm"
    17                          STTL
    18                        
    19             00007FC0   VIA_BASE:     EQU $7FC0		; base address o
                    f VIA port on SXB
    20             00007FC0   VIA_ORB:      EQU VIA_BASE
    21             00007FC0   VIA_IRB:      EQU VIA_BASE
    22             00007FC1   VIA_ORA:      EQU VIA_BASE+1
    23             00007FC1   VIA_IRA:      EQU VIA_BASE+1
    24             00007FC2   VIA_DDRB:     EQU VIA_BASE+2
    25             00007FC3   VIA_DDRA:     EQU VIA_BASE+3
    26             00007FC4   VIA_T1CLO:    EQU VIA_BASE+4
    27             00007FC5   VIA_T1CHI:    EQU VIA_BASE+5
    28             00007FC6   VIA_T1LLO:    EQU VIA_BASE+6
    29             00007FC7   VIA_T1LHI:    EQU VIA_BASE+7
    30             00007FC8   VIA_T2CLO:    EQU VIA_BASE+8
    31             00007FC9   VIA_T2CHI:    EQU VIA_BASE+9
    32             00007FCA   VIA_SR:       EQU VIA_BASE+10
    33             00007FCB   VIA_ACR:      EQU VIA_BASE+11
    34             00007FCC   VIA_PCR:      EQU VIA_BASE+12
    35             00007FCD   VIA_IFR:      EQU VIA_BASE+13
    36             00007FCE   VIA_IER:      EQU VIA_BASE+14
    37             00007FCF   VIA_ORANH:    EQU VIA_BASE+15
    38             00007FCF   VIA_IRANH:    EQU VIA_BASE+15
    39                        
    40             00007F00   VGA_BASE      EQU $7F00		; base address o
                    f VGA port on SXB
    41             00007F00   VGA_PRINT     EQU VGA_BASE
    42             00007F01   VGA_COL       EQU VGA_BASE+$01
    43             00007F02   VGA_ROW       EQU VGA_BASE+$02
    44             00007F03   VGA_ROW_COLOR EQU VGA_BASE+$03
    45             00007F04   VGA_ROW_BACK  EQU VGA_BASE+$04
    46             00007F05   VGA_AUTO_INC  EQU VGA_BASE+$05
  Mon Dec  7 2015 22:19                                                Page 2

    "VGA VGA.asm"
    

    47             00007F06   VGA_FILL_CHAR EQU VGA_BASE+$06
    48             00007F07   VGA_FILL_COL  EQU VGA_BASE+$07
    49             00007F08   VGA_FILL_BACK EQU VGA_BASE+$08
    50             00007F09   VGA_SCROLL_UP EQU VGA_BASE+$09
    51             00007F0A   VGA_SCROLL_DN EQU VGA_BASE+$0A
    52                        
    53             00007F10   VGA_CUR1_X    EQU VGA_BASE+$10
    54             00007F11   VGA_CUR1_Y    EQU VGA_BASE+$11
    55             00007F12   VGA_CUR1_MODE EQU VGA_BASE+$12
    56             00007F13   VGA_CUR2_X    EQU VGA_BASE+$13
    57             00007F14   VGA_CUR2_Y    EQU VGA_BASE+$14
    58             00007F15   VGA_CUR2_MODE EQU VGA_BASE+$15
    59                        
    60             00007F20   SID_BASE      EQU $7F20		; base address o
                    f SID port on SXB
    61             00007F20   SID_FR1LO     EQU SID_BASE
    62             00007F21   SID_FR1HI     EQU SID_BASE+$01
    63             00007F22   SID_PW1LO     EQU SID_BASE+$02
    64             00007F23   SID_PW1HI     EQU SID_BASE+$03
    65             00007F24   SID_CR1       EQU SID_BASE+$04
    66             00007F25   SID_AD1       EQU SID_BASE+$05
    67             00007F26   SID_SR1       EQU SID_BASE+$06
    68                        
    69             00007F27   SID_FR2LO     EQU SID_BASE+$07
    70             00007F28   SID_FR2HI     EQU SID_BASE+$08
    71             00007F29   SID_PW2LO     EQU SID_BASE+$09
    72             00007F2A   SID_PW2HI     EQU SID_BASE+$0A
    73             00007F2B   SID_CR2       EQU SID_BASE+$0B
    74             00007F2C   SID_AD2       EQU SID_BASE+$0C
    75             00007F2D   SID_SR2       EQU SID_BASE+$0D
    76                        
    77             00007F2E   SID_FR3LO     EQU SID_BASE+$0E
    78             00007F2F   SID_FR3HI     EQU SID_BASE+$0F
    79             00007F30   SID_PW3LO     EQU SID_BASE+$10
    80             00007F31   SID_PW3HI     EQU SID_BASE+$11
    81             00007F32   SID_CR3       EQU SID_BASE+$12
    82             00007F33   SID_AD3       EQU SID_BASE+$13
    83             00007F34   SID_SR3       EQU SID_BASE+$14
    84                        
    85             00007F35   SID_FCLO      EQU SID_BASE+$15
    86             00007F36   SID_FCHI      EQU SID_BASE+$16
    87             00007F37   SID_RESFIL    EQU SID_BASE+$17
    88             00007F38   SID_MODVOL    EQU SID_BASE+$18
    89                        
    90             00000040   StringLo      EQU $40 ; Low pointer
    91             00000041   StringHi      EQU $41 ; High pointer
    92             00000042   Temp          EQU $42 ; Temp storage
    93                        
    94                          CHIP 65C02
    95                          LONGI OFF
    96                          LONGA OFF
    97                        
    98                          .STTL "VGA"
    99                          .PAGE
   100                                      ORG $0200
  Mon Dec  7 2015 22:19                                                Page 3

    "VGA VGA.asm"
    "VGA"

   101                        	START:
   102                        
   103                        FirstChar
   104                        
   105 00:0200: A9 20                      LDA #$20
   106 00:0202: 8D 06 7F                   STA VGA_FILL_CHAR
   107 00:0205: 20 66 04                   JSR delay
   108                        
   109                        mainLoop			  
   110                        			  
   111 00:0208: A9 03                      LDA #03			; Red
   112 00:020A: A2 03                      LDX #03			; Green
   113 00:020C: A0 00                      LDY #00			; Blue
   114 00:020E: 20 7C 04                   JSR calc_rgb
   115 00:0211: 8D 08 7F                   STA VGA_FILL_BACK
   116 00:0214: 20 76 04                   JSR small_delay
   117 00:0217: 20 76 04                   JSR small_delay
   118                        
   119 00:021A: A9 00                      LDA #00			; Red
   120 00:021C: A2 00                      LDX #00			; Green
   121 00:021E: A0 03                      LDY #03			; Blue
   122 00:0220: 20 7C 04                   JSR calc_rgb
   123 00:0223: 8D 07 7F                   STA VGA_FILL_COL
   124 00:0226: 20 76 04                   JSR small_delay
   125 00:0229: 20 76 04                   JSR small_delay
   126                        
   127 00:022C: A9 01                      LDA #1
   128 00:022E: 8D 05 7F                   STA VGA_AUTO_INC
   129 00:0231: 20 76 04                   JSR small_delay
   130                        
   131 00:0234: A2 00                      LDX #0
   132 00:0236: A0 00                      LDY #0
   133 00:0238: A9 xx                      LDA #<String1     ; Load String Point
                    ers.
   134 00:023A: 85 40                      STA StringLo
   135 00:023C: A9 xx                      LDA #>String1
   136 00:023E: 85 41                      STA StringHi
   137 00:0240: 20 BC 04                   JSR printStringXY			
                      
   138 00:0243: 20 76 04                   JSR small_delay
   139                        			  
   140 00:0246: A2 00        			  LDX #0
   141 00:0248: A0 03        			  LDY #3
   142 00:024A: 8E 01 7F                   STX VGA_COL
   143 00:024D: 20 76 04                   JSR small_delay
   144 00:0250: 8C 02 7F                   STY VGA_ROW
   145 00:0253: 20 76 04                   JSR small_delay			
                      
   146                        			  
   147 00:0256: A0 12        			  LDY #18
   148 00:0258: A9 00        			  LDA #0
   149 00:025A: 8D 00 7F     tstLoop2	  STA VGA_PRINT
   150 00:025D: 20 76 04     			  JSR small_delay
   151 00:0260: 1A           			  INC
   152 00:0261: D0 F7        			  BNE tstLoop2
  Mon Dec  7 2015 22:19                                                Page 4

    "VGA VGA.asm"
    "VGA"

   153 00:0263: 88           			  DEY
   154 00:0264: D0 F4        			  BNE tstLoop2
   155                        			  
   156 00:0266: 4C 08 02     			  JMP mainLoop
   157                        			  
   158 00:0269: A2 00        			  LDX #0
   159 00:026B: A0 02        			  LDY #2
   160 00:026D: 20 95 04     			  JSR setRowCol
   161 00:0270: A9 01        			  LDA #$01
   162 00:0272: 20 A2 04     			  JSR printHex
   163 00:0275: A9 23        			  LDA #$23
   164 00:0277: 20 A2 04     			  JSR printHex
   165 00:027A: A9 45        			  LDA #$45
   166 00:027C: 20 A2 04     			  JSR printHex
   167 00:027F: A9 67        			  LDA #$67
   168 00:0281: 20 A2 04     			  JSR printHex
   169 00:0284: A9 89        			  LDA #$89
   170 00:0286: 20 A2 04     			  JSR printHex
   171 00:0289: A9 AB        			  LDA #$AB
   172 00:028B: 20 A2 04     			  JSR printHex
   173 00:028E: A9 CD        			  LDA #$CD
   174 00:0290: 20 A2 04     			  JSR printHex
   175 00:0293: A9 EF        			  LDA #$EF
   176 00:0295: 20 A2 04     			  JSR printHex
   177                        			  
   178 00:0298: 8D 09 7F     			  STA VGA_SCROLL_UP
   179 00:029B: 20 66 04                   JSR delay
   180                        
   181 00:029E: 8D 09 7F     			  STA VGA_SCROLL_UP
   182 00:02A1: 20 66 04                   JSR delay
   183                        
   184 00:02A4: 8D 09 7F     			  STA VGA_SCROLL_UP
   185 00:02A7: 20 66 04                   JSR delay
   186                        
   187 00:02AA: 8D 09 7F     			  STA VGA_SCROLL_UP
   188 00:02AD: 20 66 04                   JSR delay
   189                        
   190 00:02B0: 8D 09 7F     			  STA VGA_SCROLL_UP
   191 00:02B3: 20 66 04                   JSR delay
   192                        
   193 00:02B6: 20 66 04                   JSR delay
   194 00:02B9: 20 66 04                   JSR delay
   195 00:02BC: 20 66 04                   JSR delay
   196 00:02BF: 20 66 04                   JSR delay
   197 00:02C2: 20 66 04                   JSR delay
   198                        
   199 00:02C5: 8D 0A 7F     			  STA VGA_SCROLL_DN
   200 00:02C8: 20 66 04                   JSR delay
   201                        
   202 00:02CB: 8D 0A 7F     			  STA VGA_SCROLL_DN
   203 00:02CE: 20 66 04                   JSR delay
   204                        
   205 00:02D1: 8D 0A 7F     			  STA VGA_SCROLL_DN
   206 00:02D4: 20 66 04                   JSR delay
   207                        
  Mon Dec  7 2015 22:19                                                Page 5

    "VGA VGA.asm"
    "VGA"

   208 00:02D7: 8D 0A 7F     			  STA VGA_SCROLL_DN
   209 00:02DA: 20 66 04                   JSR delay
   210                        
   211 00:02DD: 8D 0A 7F     			  STA VGA_SCROLL_DN
   212 00:02E0: 20 66 04                   JSR delay
   213                        
   214 00:02E3: 20 66 04                   JSR delay
   215 00:02E6: 20 66 04                   JSR delay
   216 00:02E9: 20 66 04                   JSR delay
   217 00:02EC: 20 66 04                   JSR delay
   218 00:02EF: 20 66 04                   JSR delay			  
   219                        
   220                        			  
   221 00:02F2: 4C 08 02     			  JMP mainLoop
   222                        			  
   223 00:02F5: A9 07                      LDA #$07
   224 00:02F7: 8D 38 7F                   STA SID_MODVOL
   225 00:02FA: 20 76 04                   JSR small_delay
   226 00:02FD: A9 14                      LDA #20
   227 00:02FF: 8D 20 7F                   STA SID_FR1LO
   228 00:0302: 20 76 04                   JSR small_delay
   229 00:0305: A9 0A                      LDA #10
   230 00:0307: 8D 21 7F                   STA SID_FR1HI
   231 00:030A: 20 76 04                   JSR small_delay
   232 00:030D: A9 22                      LDA #$22
   233 00:030F: 8D 25 7F                   STA SID_AD1
   234 00:0312: 20 76 04                   JSR small_delay
   235 00:0315: A9 2F                      LDA #$2F
   236 00:0317: 8D 26 7F                   STA SID_SR1
   237 00:031A: 20 76 04                   JSR small_delay
   238 00:031D: A9 21                      LDA #$21
   239 00:031F: 8D 24 7F                   STA SID_CR1
   240 00:0322: 20 76 04                   JSR small_delay
   241                        
   242 00:0325: 20 66 04                   JSR delay
   243                        
   244 00:0328: A9 20                      LDA #$20
   245 00:032A: 8D 24 7F                   STA SID_CR1
   246 00:032D: 20 76 04                   JSR small_delay
   247                        
   248 00:0330: 20 66 04                   JSR delay
   249                        
   250                                      ;JMP FirstChar
   251                        
   252                        
   253 00:0333: A9 64                      LDA #100
   254 00:0335: 8D 27 7F                   STA SID_FR2LO
   255 00:0338: 20 76 04                   JSR small_delay
   256 00:033B: A9 64                      LDA #100
   257 00:033D: 8D 28 7F                   STA SID_FR2HI
   258 00:0340: 20 76 04                   JSR small_delay
   259 00:0343: A9 11                      LDA #$11
   260 00:0345: 8D 2B 7F                   STA SID_CR2
   261 00:0348: 20 76 04                   JSR small_delay
   262                        
  Mon Dec  7 2015 22:19                                                Page 6

    "VGA VGA.asm"
    "VGA"

   263 00:034B: A9 64                      LDA #100
   264 00:034D: 8D 2E 7F                   STA SID_FR3LO
   265 00:0350: 20 76 04                   JSR small_delay
   266 00:0353: A9 64                      LDA #100
   267 00:0355: 8D 2F 7F                   STA SID_FR3HI
   268 00:0358: 20 76 04                   JSR small_delay
   269 00:035B: A9 11                      LDA #$11
   270 00:035D: 8D 32 7F                   STA SID_CR3
   271 00:0360: 20 76 04                   JSR small_delay
   272                        
   273                        
   274 00:0363: A9 28                      LDA #40
   275 00:0365: 8D 20 7F                   STA SID_FR1LO
   276 00:0368: 20 76 04                   JSR small_delay
   277 00:036B: A9 28                      LDA #40
   278 00:036D: 8D 21 7F                   STA SID_FR1HI
   279 00:0370: 20 76 04                   JSR small_delay
   280 00:0373: A9 11                      LDA #$11
   281 00:0375: 8D 24 7F                   STA SID_CR1
   282 00:0378: 20 76 04                   JSR small_delay
   283                        
   284 00:037B: A9 28                      LDA #40
   285 00:037D: 8D 27 7F                   STA SID_FR2LO
   286 00:0380: 20 76 04                   JSR small_delay
   287 00:0383: A9 28                      LDA #40
   288 00:0385: 8D 28 7F                   STA SID_FR2HI
   289 00:0388: 20 76 04                   JSR small_delay
   290 00:038B: A9 11                      LDA #$11
   291 00:038D: 8D 2B 7F                   STA SID_CR2
   292 00:0390: 20 76 04                   JSR small_delay
   293                        
   294 00:0393: A9 28                      LDA #40
   295 00:0395: 8D 2E 7F                   STA SID_FR3LO
   296 00:0398: 20 76 04                   JSR small_delay
   297 00:039B: A9 28                      LDA #40
   298 00:039D: 8D 2F 7F                   STA SID_FR3HI
   299 00:03A0: 20 76 04                   JSR small_delay
   300 00:03A3: A9 11                      LDA #$11
   301 00:03A5: 8D 32 7F                   STA SID_CR3
   302 00:03A8: 20 76 04                   JSR small_delay
   303                        
   304 00:03AB: 20 66 04                   JSR delay
   305                        
   306                                      ;JMP FirstChar
   307                        
   308 00:03AE: A9 01                      LDA #1
   309 00:03B0: 8D 05 7F                   STA VGA_AUTO_INC
   310 00:03B3: 20 76 04                   JSR small_delay
   311                        
   312                        
   313 00:03B6: A2 02                      LDX #2
   314 00:03B8: A0 03                      LDY #3
   315 00:03BA: A9 xx                      LDA #<String1         ; Load String P
                    ointers.
   316 00:03BC: 85 40                      STA StringLo
  Mon Dec  7 2015 22:19                                                Page 7

    "VGA VGA.asm"
    "VGA"

   317 00:03BE: A9 xx                      LDA #>String1
   318 00:03C0: 85 41                      STA StringHi
   319 00:03C2: 20 BC 04                   JSR printStringXY
   320                        
   321 00:03C5: A9 00                      LDA #00
   322 00:03C7: 8D 05 7F                   STA VGA_AUTO_INC
   323 00:03CA: 20 76 04                   JSR small_delay
   324                        
   325 00:03CD: A9 03                      LDA #3
   326 00:03CF: 8D 10 7F                   STA VGA_CUR1_X
   327 00:03D2: 20 76 04                   JSR small_delay
   328                        
   329 00:03D5: A9 04                      LDA #4
   330 00:03D7: 8D 11 7F                   STA VGA_CUR1_Y
   331 00:03DA: 20 76 04                   JSR small_delay
   332                        
   333 00:03DD: A9 07                      LDA #7
   334 00:03DF: 8D 12 7F                   STA VGA_CUR1_MODE
   335 00:03E2: 20 76 04                   JSR small_delay
   336                        
   337 00:03E5: A9 02                      LDA #2
   338 00:03E7: 8D 13 7F                   STA VGA_CUR2_X
   339 00:03EA: 20 76 04                   JSR small_delay
   340                        
   341 00:03ED: A9 03                      LDA #3
   342 00:03EF: 8D 14 7F                   STA VGA_CUR2_Y
   343 00:03F2: 20 76 04                   JSR small_delay
   344                        
   345 00:03F5: A9 02                      LDA #2
   346 00:03F7: 8D 15 7F                   STA VGA_CUR2_MODE
   347 00:03FA: 20 76 04                   JSR small_delay
   348                        
   349                                      ;JMP FirstChar
   350                        
   351 00:03FD: A9 32                      LDA #50
   352 00:03FF: 8D 02 7F     colLoop       STA VGA_ROW
   353 00:0402: 20 76 04                   JSR small_delay
   354 00:0405: 2A                         ROL
   355 00:0406: 2A                         ROL
   356 00:0407: 8D 04 7F                   STA VGA_ROW_BACK
   357 00:040A: 20 76 04                   JSR small_delay
   358 00:040D: 6A                         ROR
   359 00:040E: 6A                         ROR
   360 00:040F: 3A                         DEC
   361                                      ;BNE colLoop
   362                        
   363 00:0410: 20 66 04                   JSR delay
   364                        
   365 00:0413: A9 30                      LDA #$30
   366 00:0415: 8D 06 7F                   STA VGA_FILL_CHAR
   367 00:0418: 20 66 04                   JSR delay
   368 00:041B: A9 FC                      LDA #$FC
   369 00:041D: 8D 07 7F                   STA VGA_FILL_COL
   370 00:0420: 20 66 04                   JSR delay
   371 00:0423: A9 00                      LDA #$00
  Mon Dec  7 2015 22:19                                                Page 8

    "VGA VGA.asm"
    "VGA"

   372 00:0425: 8D 08 7F                   STA VGA_FILL_BACK
   373 00:0428: 20 66 04                   JSR delay
   374                        
   375                        
   376 00:042B: A9 31                      LDA #$31
   377 00:042D: 8D 06 7F                   STA VGA_FILL_CHAR
   378 00:0430: 20 66 04                   JSR delay
   379 00:0433: A9 CC                      LDA #$CC
   380 00:0435: 8D 07 7F                   STA VGA_FILL_COL
   381 00:0438: 20 66 04                   JSR delay
   382 00:043B: A9 3C                      LDA #$3C
   383 00:043D: 8D 08 7F                   STA VGA_FILL_BACK
   384 00:0440: 20 66 04                   JSR delay
   385                        
   386 00:0443: A9 32                      LDA #$32
   387 00:0445: 8D 06 7F                   STA VGA_FILL_CHAR
   388 00:0448: 20 66 04                   JSR delay
   389 00:044B: A9 00                      LDA #$00
   390 00:044D: 8D 07 7F                   STA VGA_FILL_COL
   391 00:0450: 20 66 04                   JSR delay
   392 00:0453: A9 F0                      LDA #$F0
   393 00:0455: 8D 08 7F                   STA VGA_FILL_BACK
   394 00:0458: 20 66 04                   JSR delay
   395                        
   396 00:045B: A9 20                      LDA #$20
   397 00:045D: 8D 06 7F                   STA VGA_FILL_CHAR
   398 00:0460: 20 66 04                   JSR delay
   399                        
   400 00:0463: 4C 00 02                   JMP FirstChar
   401                        
   402                        ;-------------------------------------------------
                    ------------------------
   403                        ; delay: delay to see changes on screen.
   404                        ;-------------------------------------------------
                    ------------------------
   405                        
   406 00:0466: A9 10        delay         LDA #$10
   407 00:0468: A0 00                      LDY #$00            ; Loop 256*256 ti
                    mes...
   408 00:046A: A2 00                      LDX #$00
   409                        
   410 00:046C: CA           dloop1        DEX
   411 00:046D: D0 FD                      BNE dloop1
   412 00:046F: 88                         DEY
   413 00:0470: D0 FA                      BNE dloop1
   414 00:0472: 3A                         DEC
   415 00:0473: D0 F7                      BNE dloop1
   416 00:0475: 60                         RTS
   417                        
   418                        ;-------------------------------------------------
                    ------------------------
   419                        ; small_delay: Small delay for propeller to catch 
                    up.
   420                        ;-------------------------------------------------
                    ------------------------
  Mon Dec  7 2015 22:19                                                Page 9

    "VGA VGA.asm"
    "VGA"

   421                        
   422 00:0476: A2 08        small_delay   LDX #$08
   423                        
   424 00:0478: CA           dloop2        DEX
   425 00:0479: D0 FD                      BNE dloop2
   426 00:047B: 60                         RTS
   427                        
   428                        ;-------------------------------------------------
                    ------------------------
   429                        ; calc_rgb: A = R, X = G, Y = B values between 0 a
                    nd 3
   430                        ; Resulting byte is RRGGBB00 each two bit values.
   431                        ;-------------------------------------------------
                    ------------------------
   432                        
   433 00:047C: 2A           calc_rgb      ROL
   434 00:047D: 2A                         ROL
   435 00:047E: 2A                         ROL
   436 00:047F: 2A                         ROL
   437 00:0480: 2A                         ROL
   438 00:0481: 2A                         ROL
   439 00:0482: 85 42                      STA Temp
   440 00:0484: 8A                         TXA
   441 00:0485: 2A                         ROL
   442 00:0486: 2A                         ROL
   443 00:0487: 2A                         ROL
   444 00:0488: 2A                         ROL
   445 00:0489: 18                         CLC
   446 00:048A: 65 42                      ADC Temp
   447 00:048C: 85 42                      STA Temp
   448 00:048E: 98                         TYA
   449 00:048F: 2A                         ROL
   450 00:0490: 2A                         ROL
   451 00:0491: 18                         CLC
   452 00:0492: 65 42                      ADC Temp
   453 00:0494: 60                         RTS
   454                        
   455                        ;-------------------------------------------------
                    ------------------------
   456                        ; setRowCol: Set Row and col from X and Y.
   457                        ;-------------------------------------------------
                    ------------------------
   458                        setRowCol
   459 00:0495: 8E 01 7F                   STX VGA_COL
   460 00:0498: 20 76 04                   JSR small_delay
   461 00:049B: 8C 02 7F                   STY VGA_ROW
   462 00:049E: 20 76 04                   JSR small_delay
   463 00:04A1: 60           			  RTS
   464                        			  
   465                        ;-------------------------------------------------
                    ------------------------
   466                        ; printHex: Print a HEX value, the Woz way...
   467                        ;-------------------------------------------------
                    ------------------------
   468                        
  Mon Dec  7 2015 22:19                                                Page 10

    "VGA VGA.asm"
    "VGA"

   469                        printHex
   470 00:04A2: 48           			  PHA				
                    ; Save A for LSD
   471 00:04A3: 4A           			  LSR
   472 00:04A4: 4A           			  LSR
   473 00:04A5: 4A           			  LSR				
                    ; MSD to LSD position
   474 00:04A6: 4A           			  LSR
   475 00:04A7: 20 AB 04     			  JSR PRHEX			
                    ; Output hex digit 
   476 00:04AA: 68           			  PLA				
                    ; Restore A
   477 00:04AB: 29 0F        PRHEX		  AND #%00001111	; Mask L
                    SD for hex print			  
   478 00:04AD: 09 30        			  ORA #"0"			
                    ; Add "0"
   479 00:04AF: C9 3A        			  CMP #"9"+1		; Is it 
                    a decimal digit ?
   480 00:04B1: 90 02        			  BCC ECHO			
                    ; Yes Output it
   481 00:04B3: 69 06        			  ADC #6			
                    ; Add offset for letter A-F
   482 00:04B5: 8D 00 7F     ECHO		  STA VGA_PRINT		; Print
   483 00:04B8: 20 76 04     			  JSR small_delay	; Wait t
                    o catch up
   484 00:04BB: 60           			  RTS
   485                        			  
   486                        ;-------------------------------------------------
                    ------------------------
   487                        ; printStringXY: Print a string preloaded in Strin
                    gLo at XY from Xand Y register.
   488                        ;-------------------------------------------------
                    ------------------------
   489                        
   490                        printStringXY
   491 00:04BC: 8E 01 7F                   STX VGA_COL
   492 00:04BF: 20 76 04                   JSR small_delay
   493 00:04C2: 8C 02 7F                   STY VGA_ROW
   494 00:04C5: 20 76 04                   JSR small_delay
   495                        
   496                        ;-------------------------------------------------
                    ------------------------
   497                        ; printString: Print a string preloaded in StringL
                    o
   498                        ;-------------------------------------------------
                    ------------------------
   499                        
   500                        printString
   501 00:04C8: A0 00                      LDY #0
   502 00:04CA: B1 40        nextChar      LDA (StringLo),Y
   503 00:04CC: F0 09                      BEQ done_Printing
   504 00:04CE: 8D 00 7F                   STA VGA_PRINT
   505 00:04D1: 20 76 04                   JSR small_delay
   506 00:04D4: C8                         INY
   507 00:04D5: 80 F3                      BRA nextChar
  Mon Dec  7 2015 22:19                                                Page 11

    "VGA VGA.asm"
    "VGA"

   508                        done_Printing
   509 00:04D7: 60                         RTS
   510                        ;-------------------------------------------------
                    ------------------------
   511                        ; FUNCTION NAME	: Event Hander re-vectors
   512                        ;-------------------------------------------------
                    ------------------------
   513                        IRQHandler:
   514 00:04D8: 48                         PHA
   515 00:04D9: 68           			  PLA
   516 00:04DA: 40           			  RTI
   517                        
   518                        badVec:		; $FFE0 - IRQRVD2(134)
   519 00:04DB: 08                         PHP
   520 00:04DC: 48                         PHA
   521 00:04DD: A9 FF                      LDA #$FF
   522                                      ;clear Irq
   523 00:04DF: 68                         PLA
   524 00:04E0: 28                         PLP
   525 00:04E1: 40                         RTI
   526                        
   527                        
   528                        	DATA
   529                        
   530                        String1
   531 00:0000: 54 65 73 74                BYTE "Testing printing a string...", 
                    $00 ; 1
       00:0004: 69 6E 67 20 
       00:0008: 70 72 69 6E 
       00:000C: 74 69 6E 67 
       00:0010: 20 61 20 73 
       00:0014: 74 72 69 6E 
       00:0018: 67 2E 2E 2E 
       00:001C: 00 
   532 00:001D:              	ENDS
   533                        
   534                        ;-----------------------------
   535                        ;
   536                        ;		Reset and Interrupt Vectors (define for 
                    265, 816/02 are subsets)
   537                        ;
   538                        ;-----------------------------
   539                        
   540                        Shadow_VECTORS	SECTION OFFSET $7EE0
   541                                                    ;65C816 Interrupt Vect
                    ors
   542                                                    ;Status bit E = 0 (Nat
                    ive mode, 16 bit mode)
   543 00:7EE0: DB 04                      DW badVec     ; $FFE0 - IRQRVD4(816)
   544 00:7EE2: DB 04                      DW badVec     ; $FFE2 - IRQRVD5(816)
   545 00:7EE4: DB 04                      DW badVec     ; $FFE4 - COP(816)
   546 00:7EE6: DB 04                      DW badVec     ; $FFE6 - BRK(816)
   547 00:7EE8: DB 04                      DW badVec     ; $FFE8 - ABORT(816)
   548 00:7EEA: DB 04                      DW badVec     ; $FFEA - NMI(816)
   549 00:7EEC: DB 04                      DW badVec     ; $FFEC - IRQRVD(816)
  Mon Dec  7 2015 22:19                                                Page 12

    "VGA VGA.asm"
    "VGA"

   550 00:7EEE: DB 04                      DW badVec     ; $FFEE - IRQ(816)
   551                                                    ;Status bit E = 1 (Emu
                    lation mode, 8 bit mode)
   552 00:7EF0: DB 04                      DW badVec     ; $FFF0 - IRQRVD2(8 bit
                     Emulation)(IRQRVD(265))
   553 00:7EF2: DB 04                      DW badVec     ; $FFF2 - IRQRVD1(8 bit
                     Emulation)(IRQRVD(265))
   554 00:7EF4: DB 04                      DW badVec     ; $FFF4 - COP(8 bit Emu
                    lation)
   555 00:7EF6: DB 04                      DW badVec     ; $FFF6 - IRQRVD0(8 bit
                     Emulation)(IRQRVD(265))
   556 00:7EF8: DB 04                      DW badVec     ; $FFF8 - ABORT(8 bit E
                    mulation)
   557                                                    ; Common 8 bit Vectors
                     for all CPUs
   558 00:7EFA: DB 04                      DW badVec     ; $FFFA -  NMIRQ (ALL)
   559 00:7EFC: 00 02                      DW START      ; $FFFC -  RESET (ALL)
   560 00:7EFE: D8 04                      DW IRQHandler ; $FFFE -  IRQBRK (ALL)
   561 00:7F00:              	ENDS
   562                        
   563                        vectors	SECTION OFFSET $FFE0
   564                        							
                    ;65C816 Interrupt Vectors
   565                        							
                    ;Status bit E = 0 (Native mode, 16 bit mode)
   566 00:FFE0: DB 04                      DW badVec     ; $FFE0 - IRQRVD4(816)
   567 00:FFE2: DB 04                      DW badVec     ; $FFE2 - IRQRVD5(816)
   568 00:FFE4: DB 04                      DW badVec     ; $FFE4 - COP(816)
   569 00:FFE6: DB 04                      DW badVec     ; $FFE6 - BRK(816)
   570 00:FFE8: DB 04                      DW badVec     ; $FFE8 - ABORT(816)
   571 00:FFEA: DB 04                      DW badVec     ; $FFEA - NMI(816)
   572 00:FFEC: DB 04                      DW badVec     ; $FFEC - IRQRVD(816)
   573 00:FFEE: DB 04                      DW badVec     ; $FFEE - IRQ(816)
   574                        							
                    ;Status bit E = 1 (Emulation mode, 8 bit mode)
   575 00:FFF0: DB 04                      DW badVec     ; $FFF0 - IRQRVD2(8 bit
                     Emulation)(IRQRVD(265))
   576 00:FFF2: DB 04                      DW badVec     ; $FFF2 - IRQRVD1(8 bit
                     Emulation)(IRQRVD(265))
   577 00:FFF4: DB 04                      DW badVec     ; $FFF4 - COP(8 bit Emu
                    lation)
   578 00:FFF6: DB 04                      DW badVec     ; $FFF6 - IRQRVD0(8 bit
                     Emulation)(IRQRVD(265))
   579 00:FFF8: DB 04                      DW badVec     ; $FFF8 - ABORT(8 bit E
                    mulation)
   580                        							
                    ; Common 8 bit Vectors for all CPUs
   581 00:FFFA: DB 04                      DW badVec     ; $FFFA -  NMIRQ (ALL)
   582 00:FFFC: 00 02                      DW START      ; $FFFC -  RESET (ALL)
   583 00:FFFE: D8 04                      DW IRQHandler ; $FFFE -  IRQBRK (ALL)
   584 01:0000:              	ENDS
   585                        	END


      Lines assembled: 585
  Mon Dec  7 2015 22:19                                                Page 13

    "VGA VGA.asm"
    "VGA"

      Errors: 0
