0.7
2020.2
Apr 18 2022
16:05:34
G:/Bilal/FPGA/VivadoCodes/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v,1671536470,verilog,,G:/Bilal/FPGA/VivadoCodes/Counting_unit/counting_unit.srcs/sources_1/new/output_shuffle.v,,out_select_mux,,,../../../../counting_unit_2.gen/sources_1/ip/clk_wiz_0,,,,,
G:/Bilal/FPGA/VivadoCodes/Counting_unit/counting_unit.srcs/sources_1/new/output_shuffle.v,1667891147,verilog,,G:/Bilal/FPGA/VivadoCodes/Counting_unit/counting_unit.srcs/sources_1/new/send_byte.v,,output_shuffle,,,../../../../counting_unit_2.gen/sources_1/ip/clk_wiz_0,,,,,
G:/Bilal/FPGA/VivadoCodes/Counting_unit/counting_unit.srcs/sources_1/new/send_byte.v,1668681163,verilog,,G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.srcs/sim_1/new/tb_main.v,,send_byte,,,../../../../counting_unit_2.gen/sources_1/ip/clk_wiz_0,,,,,
G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1671534916,verilog,,G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.srcs/sources_1/new/main.v,,clk_wiz_0,,,../../../../counting_unit_2.gen/sources_1/ip/clk_wiz_0,,,,,
G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1671534916,verilog,,G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../counting_unit_2.gen/sources_1/ip/clk_wiz_0,,,,,
G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.srcs/sim_1/new/tb_main.v,1671540224,verilog,,,,tb_main,,,../../../../counting_unit_2.gen/sources_1/ip/clk_wiz_0,,,,,
G:/Bilal/FPGA/VivadoCodes/Dump/Counting_unit_2/counting_unit_2/counting_unit_2.srcs/sources_1/new/main.v,1671534980,verilog,,G:/Bilal/FPGA/VivadoCodes/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v,,baud_rate_counter;coincidence_pulse;counter;data_triggering;main;three_detector_coincidence,,,../../../../counting_unit_2.gen/sources_1/ip/clk_wiz_0,,,,,
