# Expected { } #
{
DEVICES
{
D1 = NAND(8);
Dd = dtype;
Dd = AND(7);
switchy = Sw(1;
gate = NOR(23);
or = OR(9);
}
CONNECTIONS
{
Dd.data <= switchy;
gate.i6 <= or;
D1.i5 <= Dd.Q;
}
