<HTML>
<HEAD>
<TITLE>18115105/</TITLE>
</HEAD>
<BODY BGCOLOR=white>
<HR>
18115105/<p><PRE>
&gt;&gt;&gt;&gt; file: solution_1.v
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 13.04.2019 10:21:20
// Design Name: 
// Module Name: solution_1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


<A NAME="3"></A><FONT color = #00FFFF><A HREF="match58-1.html#3" TARGET="1"><IMG SRC="../../bitmaps/tm_3_6.gif" ALT="other" BORDER="0" ALIGN=left></A>

module fifo(clk,reset,rd,wr,w_data,r_data,empty,full);
input wire clk,reset,rd,wr;
</FONT><A NAME="0"></A><FONT color = #FF0000><A HREF="match58-1.html#0" TARGET="1"><IMG SRC="../../bitmaps/tm_0_9.gif" ALT="other" BORDER="0" ALIGN=left></A>

input[8-1:0] w_data;
output reg [8-1:0] r_data;
output reg empty,full;
reg [8-1:0] mem[9-1:0];
</FONT>integer head,tail;
integer i;


always @( posedge clk) begin

if(reset==1)begin
//count=0;
head=0;
tail=0;
for(i=0;i&lt;9;i=i+1)
mem[i]="";
end

else begin

if(head==tail) begin
empty=1'b1;
r_data="";
end
else
empty = 1'b0;

if(head==(tail+1)%9 )
full=1'b1;
else
full = 1'b0;

<A NAME="4"></A><FONT color = #FF00FF><A HREF="match58-1.html#4" TARGET="1"><IMG SRC="../../bitmaps/tm_4_6.gif" ALT="other" BORDER="0" ALIGN=left></A>

if(rd && !empty && !wr) begin //for read
head=(head+1)%9;
r_data=mem[head];
end

if(wr && !full && !rd ) begin// for write
</FONT>tail= (tail+1)%9;
mem[tail]=w_data;
end

end
end
endmodule
&gt;&gt;&gt;&gt; file: tb_1.v
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 17.04.2019 19:05:05
// Design Name: 
// Module Name: tb_1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module fifo_tb;

 // Inputs

 reg clk;
 reg [8-1:0] wr_dta;
 reg rd;
 reg wr;
 reg rst;
<A NAME="2"></A><FONT color = #0000FF><A HREF="match58-1.html#2" TARGET="1"><IMG SRC="../../bitmaps/tm_2_8.gif" ALT="other" BORDER="0" ALIGN=left></A>

 wire [8-1:0] rd_dta;
 wire empty,full;

 // Instantiate the Unit Under Test (UUT)

 fifo uut (clk,rst,rd,wr,wr_dta,rd_dta,empty,full);

 initial begin
  clk  = 1'b0;
</FONT>  wr_dta  = "a";
  rd  = 1'b0;
  wr  = 1'b0;
  rst  = 1'b1;
  #80;

  rst  = 1'b0;
  
  #20

  wr  = 1'b1;

  wr_dta  = "/";

  #20;

  wr_dta  = "+";

  #20;

  wr_dta  = "k";

  #20;

  wr_dta  = "d";

  #20;

  wr_dta  = "q";

  #20;
  
  wr_dta  = "l";

  #20;
  
  wr_dta  = "c";

<A NAME="1"></A><FONT color = #00FF00><A HREF="match58-1.html#1" TARGET="1"><IMG SRC="../../bitmaps/tm_1_8.gif" ALT="other" BORDER="0" ALIGN=left></A>

  #20;
  wr_dta  = ";";

 /* #20;
  wr_dta  = "k";
*/
  #20;
  wr_dta  = "p";
  
  #20;
  wr_dta  = "{";

  #20;

  wr = 1'b0;

  rd = 1'b1;  
end 

   always #10 clk = ~clk;    
</FONT>
endmodule


</PRE>
</PRE>
</BODY>
</HTML>
