;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 30
	SPL 0, <0
	SLT <231, <6
	SPL 0, <0
	SUB @124, 106
	SPL 0, 2
	DAT #-21, #2
	CMP @121, 103
	ADD -250, 10
	SUB @0, @2
	SUB 30, 9
	MOV -1, <20
	ADD 240, 60
	MOV @-127, @100
	ADD -240, 10
	MOV -4, <-20
	SLT 27, @12
	SUB 300, 90
	SUB @231, 106
	MOV 0, -1
	SUB @0, @2
	ADD @-21, 32
	SLT 100, 206
	SUB #90, <902
	ADD @-21, 32
	SUB @421, 106
	SUB @221, 106
	SPL 0, <0
	MOV -1, 20
	SPL 0
	ADD #277, <1
	MOV -1, 20
	SLT @400, -95
	SUB #0, -0
	SLT 100, 206
	SPL <124, 106
	JMN @210, 620
	MOV -4, <-20
	SPL <124, 106
	MOV -794, <-720
	SUB @124, 106
	SUB @124, 106
	CMP -277, <-126
	CMP -277, <-126
	CMP -277, <-126
	MOV -4, <-20
	ADD 210, 30
	SPL 0, <0
