

================================================================
== Synthesis Summary Report of 'sc1'
================================================================
+ General Information: 
    * Date:           Thu Jan  4 14:05:23 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        prb1_c1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |    |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF| LUT| URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |+ sc1   |     -|  7.30|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|   -|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| in1  | ap_none | in        | 8        |
| out1 | ap_none | out       | 8        |
+------+---------+-----------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| in1      | in        | unsigned char  |
| out1     | out       | unsigned char* |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| in1      | in1          | port    |
| out1     | out1         | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------+----------------------------------+
| Type      | Options                       | Location                         |
+-----------+-------------------------------+----------------------------------+
| interface | mode=ap_ctrl_none port=return | prb1_c1/sc1.cpp:2 in sc1, return |
| interface | mode=ap_none port=in1         | prb1_c1/sc1.cpp:3 in sc1, in1    |
| interface | mode=ap_none port=out1        | prb1_c1/sc1.cpp:4 in sc1, out1   |
+-----------+-------------------------------+----------------------------------+


