Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Fri May 24 14:07:50 2024

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {key_uart|clk} [get_ports {clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {key_uart|clk}]


IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led[0]       | output            | B2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[1]       | output            | A2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| uart_tx      | output            | R9      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk          | input             | P20     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key          | input             | L15     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| uart_rx      | input             | R8      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+--------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name     | Fanout     
+--------------------------------------------------------------------------------------------+
| O                   | clk_ibuf            | clkbufg_0         | nt_clk       | 1          
+--------------------------------------------------------------------------------------------+


Reset Signal:
+-------------------------------------------------------------------------------------------------+
| Net_Name                               | Rst_Source_Inst                          | Fanout     
+-------------------------------------------------------------------------------------------------+
| N15                                    | N15                                      | 22         
| uart_top_inst/u_uart_rx/N13            | uart_top_inst/u_uart_rx/N13              | 9          
| uart_top_inst/u_uart_rx/N155           | uart_top_inst/u_uart_rx/N155             | 3          
| _$$_GND_$$_                            | _$$_GND_$$_                              | 2          
| uart_top_inst/u_uart_tx/N16            | uart_top_inst/u_uart_tx/N16              | 9          
| uart_top_inst/u_uart_tx/N166           | uart_top_inst/u_uart_tx/N166             | 3          
| uart_top_inst/u_uart_tx/uart_tx_or     | uart_top_inst/u_uart_tx/uart_tx_or_4     | 1          
| uart_top_inst/uart_data_gen/N19        | uart_top_inst/uart_data_gen/N19          | 8          
+-------------------------------------------------------------------------------------------------+


CE Signal:
+---------------------------------------------------------------------------------------------------------+
| Net_Name                                    | CE_Source_Inst                              | Fanout     
+---------------------------------------------------------------------------------------------------------+
| key_flag                                    | key_filter_inst/key_flag                    | 1          
| uart_top_inst/u_uart_rx/N39                 | uart_top_inst/u_uart_rx/N39                 | 3          
| uart_top_inst/u_uart_rx/rx_state_3          | uart_top_inst/u_uart_rx/rx_state_3          | 8          
| uart_top_inst/u_uart_rx/N171                | uart_top_inst/u_uart_rx/N171_1              | 8          
| uart_top_inst/u_uart_tx/N38                 | uart_top_inst/u_uart_tx/N38                 | 3          
| uart_top_inst/uart_data_gen/write_pluse     | uart_top_inst/uart_data_gen/write_pluse     | 8          
+---------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+----------------------------------------------------------------------------------------------------------+
| Net_Name                                     | Driver                                      | Fanout     
+----------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                  | clkbufg_0                                   | 111        
| N15                                          | N15                                         | 22         
| nt_key                                       | key_ibuf                                    | 20         
| uart_top_inst/u_uart_rx/rx_state_2           | uart_top_inst/u_uart_rx/rx_state_2          | 12         
| uart_top_inst/u_uart_rx/rx_state_3           | uart_top_inst/u_uart_rx/rx_state_3          | 11         
| key_filter_inst/cnt_20ms [0]                 | key_filter_inst/cnt_20ms[0]                 | 10         
| uart_top_inst/uart_data_gen/write_pluse      | uart_top_inst/uart_data_gen/write_pluse     | 9          
| uart_top_inst/u_uart_tx/N16                  | uart_top_inst/u_uart_tx/N16                 | 9          
| uart_top_inst/u_uart_rx/N13                  | uart_top_inst/u_uart_rx/N13                 | 9          
| key_filter_inst/_N631                        | key_filter_inst/N32_34                      | 8          
| key_filter_inst/_N632                        | key_filter_inst/N32_35                      | 8          
| uart_top_inst/uart_data_gen/data_num [0]     | uart_top_inst/uart_data_gen/data_num[0]     | 8          
| uart_top_inst/uart_data_gen/_N244            | uart_top_inst/uart_data_gen/N114_128        | 8          
| uart_top_inst/uart_data_gen/_N231            | uart_top_inst/uart_data_gen/N114_122_4      | 8          
| uart_top_inst/u_uart_rx/N171                 | uart_top_inst/u_uart_rx/N171_1              | 8          
| uart_top_inst/uart_data_gen/_N171            | uart_top_inst/uart_data_gen/N114_39_4       | 8          
| uart_top_inst/uart_data_gen/N19              | uart_top_inst/uart_data_gen/N19             | 8          
| uart_top_inst/uart_data_gen/_N198            | uart_top_inst/uart_data_gen/N114_66_3       | 8          
| uart_top_inst/u_uart_tx/tx_bit_cnt [1]       | uart_top_inst/u_uart_tx/tx_bit_cnt[1]       | 7          
| uart_top_inst/u_uart_tx/N189 [0]             | uart_top_inst/u_uart_tx/N132_9              | 7          
| cnt[4]                                       | cnt[4]                                      | 7          
| cnt[3]                                       | cnt[3]                                      | 7          
| cnt[2]                                       | cnt[2]                                      | 7          
| cnt[0]                                       | cnt[0]                                      | 7          
| uart_top_inst/u_uart_rx/N179 [1]             | uart_top_inst/u_uart_rx/N127_14             | 7          
| uart_top_inst/uart_data_gen/data_num [1]     | uart_top_inst/uart_data_gen/data_num[1]     | 7          
| uart_top_inst/u_uart_tx/tx_bit_cnt [0]       | uart_top_inst/u_uart_tx/tx_bit_cnt[0]       | 7          
| cnt[1]                                       | cnt[1]                                      | 7          
| uart_top_inst/u_uart_tx/tx_bit_cnt [2]       | uart_top_inst/u_uart_tx/tx_bit_cnt[2]       | 6          
| uart_top_inst/u_uart_tx/tx_state_0           | uart_top_inst/u_uart_tx/tx_state_0          | 6          
| uart_top_inst/uart_data_gen/data_num [2]     | uart_top_inst/uart_data_gen/data_num[2]     | 6          
| uart_top_inst/uart_data_gen/data_num [3]     | uart_top_inst/uart_data_gen/data_num[3]     | 6          
| uart_top_inst/u_uart_rx/rx_bit_cnt [0]       | uart_top_inst/u_uart_rx/rx_bit_cnt[0]       | 6          
| uart_top_inst/u_uart_rx/rx_bit_cnt [1]       | uart_top_inst/u_uart_rx/rx_bit_cnt[1]       | 5          
| uart_top_inst/u_uart_rx/clk_div_cnt [0]      | uart_top_inst/u_uart_rx/clk_div_cnt[0]      | 5          
| uart_top_inst/tx_en                          | uart_top_inst/uart_data_gen/write_en        | 5          
| uart_top_inst/u_uart_tx/clk_div_cnt [0]      | uart_top_inst/u_uart_tx/clk_div_cnt[0]      | 4          
| uart_top_inst/u_uart_tx/tx_pluse_reg         | uart_top_inst/u_uart_tx/tx_pluse_reg        | 4          
| uart_top_inst/u_uart_rx/clk_div_cnt [1]      | uart_top_inst/u_uart_rx/clk_div_cnt[1]      | 4          
| uart_top_inst/u_uart_rx/rx_state_0           | uart_top_inst/u_uart_rx/rx_state_0          | 4          
| uart_top_inst/uart_data_gen/N96              | uart_top_inst/uart_data_gen/N96             | 4          
| nt_uart_rx                                   | uart_rx_ibuf                                | 4          
| uart_top_inst/uart_data_gen/work_en          | uart_top_inst/uart_data_gen/work_en         | 4          
| uart_top_inst/u_uart_rx/rx_bit_cnt [2]       | uart_top_inst/u_uart_rx/rx_bit_cnt[2]       | 4          
| uart_top_inst/u_uart_rx/clk_div_cnt [7]      | uart_top_inst/u_uart_rx/clk_div_cnt[7]      | 3          
| uart_top_inst/u_uart_rx/clk_div_cnt [8]      | uart_top_inst/u_uart_rx/clk_div_cnt[8]      | 3          
| uart_top_inst/u_uart_rx/N39                  | uart_top_inst/u_uart_rx/N39                 | 3          
| uart_top_inst/uart_data_gen/data_num [5]     | uart_top_inst/uart_data_gen/data_num[5]     | 3          
| uart_top_inst/u_uart_rx/clk_div_cnt [6]      | uart_top_inst/u_uart_rx/clk_div_cnt[6]      | 3          
| uart_top_inst/uart_data_gen/data_num [6]     | uart_top_inst/uart_data_gen/data_num[6]     | 3          
| uart_top_inst/u_uart_rx/clk_div_cnt [5]      | uart_top_inst/u_uart_rx/clk_div_cnt[5]      | 3          
| uart_top_inst/u_uart_rx/clk_div_cnt [4]      | uart_top_inst/u_uart_rx/clk_div_cnt[4]      | 3          
| key_filter_inst/cnt_20ms [1]                 | key_filter_inst/cnt_20ms[1]                 | 3          
| uart_top_inst/u_uart_rx/clk_div_cnt [3]      | uart_top_inst/u_uart_rx/clk_div_cnt[3]      | 3          
| uart_top_inst/u_uart_tx/tx_state_4           | uart_top_inst/u_uart_tx/tx_state_4          | 3          
| uart_top_inst/u_uart_tx/tx_state_3           | uart_top_inst/u_uart_tx/tx_state_3          | 3          
| uart_top_inst/u_uart_rx/clk_div_cnt [2]      | uart_top_inst/u_uart_rx/clk_div_cnt[2]      | 3          
| uart_top_inst/u_uart_tx/tx_state_2           | uart_top_inst/u_uart_tx/tx_state_2          | 3          
| uart_top_inst/u_uart_tx/tx_state_1           | uart_top_inst/u_uart_tx/tx_state_1          | 3          
| uart_top_inst/uart_data_gen/data_num [7]     | uart_top_inst/uart_data_gen/data_num[7]     | 3          
| uart_top_inst/u_uart_rx/N155                 | uart_top_inst/u_uart_rx/N155                | 3          
| uart_top_inst/u_uart_rx/uart_rx_1d           | uart_top_inst/u_uart_rx/uart_rx_1d          | 3          
| uart_top_inst/u_uart_tx/tx_en                | uart_top_inst/u_uart_tx/tx_en               | 3          
| nt_led[1]                                    | cnt_keyen                                   | 3          
| uart_top_inst/u_uart_tx/N38                  | uart_top_inst/u_uart_tx/N38                 | 3          
| uart_top_inst/u_uart_tx/N166                 | uart_top_inst/u_uart_tx/N166                | 3          
| uart_top_inst/u_uart_tx/clk_div_cnt [1]      | uart_top_inst/u_uart_tx/clk_div_cnt[1]      | 3          
| uart_top_inst/uart_data_gen/data_num [4]     | uart_top_inst/uart_data_gen/data_num[4]     | 3          
| key_filter_inst/cnt_20ms [8]                 | key_filter_inst/cnt_20ms[8]                 | 2          
| uart_top_inst/u_uart_tx/clk_div_cnt [2]      | uart_top_inst/u_uart_tx/clk_div_cnt[2]      | 2          
| uart_top_inst/u_uart_tx/clk_div_cnt [3]      | uart_top_inst/u_uart_tx/clk_div_cnt[3]      | 2          
| uart_top_inst/u_uart_tx/clk_div_cnt [4]      | uart_top_inst/u_uart_tx/clk_div_cnt[4]      | 2          
| uart_top_inst/u_uart_tx/clk_div_cnt [5]      | uart_top_inst/u_uart_tx/clk_div_cnt[5]      | 2          
| uart_top_inst/u_uart_tx/clk_div_cnt [6]      | uart_top_inst/u_uart_tx/clk_div_cnt[6]      | 2          
| uart_top_inst/u_uart_tx/clk_div_cnt [7]      | uart_top_inst/u_uart_tx/clk_div_cnt[7]      | 2          
| uart_top_inst/u_uart_tx/clk_div_cnt [8]      | uart_top_inst/u_uart_tx/clk_div_cnt[8]      | 2          
| key_filter_inst/cnt_20ms [7]                 | key_filter_inst/cnt_20ms[7]                 | 2          
| key_filter_inst/cnt_20ms [6]                 | key_filter_inst/cnt_20ms[6]                 | 2          
| key_filter_inst/cnt_20ms [9]                 | key_filter_inst/cnt_20ms[9]                 | 2          
| uart_top_inst/u_uart_rx/uart_rx_2d           | uart_top_inst/u_uart_rx/uart_rx_2d          | 2          
| uart_top_inst/u_uart_rx/rx_state_4           | uart_top_inst/u_uart_rx/rx_state_4          | 2          
| key_filter_inst/cnt_20ms [10]                | key_filter_inst/cnt_20ms[10]                | 2          
| key_filter_inst/cnt_20ms [11]                | key_filter_inst/cnt_20ms[11]                | 2          
| uart_top_inst/u_uart_rx/rx_state_1           | uart_top_inst/u_uart_rx/rx_state_1          | 2          
| uart_top_inst/u_uart_rx/rx_data_reg [7]      | uart_top_inst/u_uart_rx/rx_data_reg[7]      | 2          
| uart_top_inst/u_uart_rx/rx_data_reg [6]      | uart_top_inst/u_uart_rx/rx_data_reg[6]      | 2          
| key_filter_inst/cnt_20ms [5]                 | key_filter_inst/cnt_20ms[5]                 | 2          
| uart_top_inst/u_uart_rx/rx_data_reg [5]      | uart_top_inst/u_uart_rx/rx_data_reg[5]      | 2          
| key_filter_inst/cnt_20ms [4]                 | key_filter_inst/cnt_20ms[4]                 | 2          
| key_filter_inst/cnt_20ms [3]                 | key_filter_inst/cnt_20ms[3]                 | 2          
| key_filter_inst/cnt_20ms [2]                 | key_filter_inst/cnt_20ms[2]                 | 2          
| key_filter_inst/cnt_20ms [12]                | key_filter_inst/cnt_20ms[12]                | 2          
| uart_top_inst/u_uart_rx/rx_data_reg [3]      | uart_top_inst/u_uart_rx/rx_data_reg[3]      | 2          
| uart_top_inst/u_uart_rx/rx_data_reg [2]      | uart_top_inst/u_uart_rx/rx_data_reg[2]      | 2          
| uart_top_inst/u_uart_rx/rx_data_reg [1]      | uart_top_inst/u_uart_rx/rx_data_reg[1]      | 2          
| key_filter_inst/cnt_20ms [13]                | key_filter_inst/cnt_20ms[13]                | 2          
| key_filter_inst/cnt_20ms [14]                | key_filter_inst/cnt_20ms[14]                | 2          
| key_filter_inst/cnt_20ms [15]                | key_filter_inst/cnt_20ms[15]                | 2          
| key_filter_inst/cnt_20ms [19]                | key_filter_inst/cnt_20ms[19]                | 2          
| key_filter_inst/cnt_20ms [18]                | key_filter_inst/cnt_20ms[18]                | 2          
+----------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 111      | 64200         | 1                  
| LUT                   | 130      | 42800         | 1                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 134           | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 296           | 3                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                 
+-----------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart/synthesize/key_uart_syn.adf     
| Output     | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart/device_map/key_uart_map.adf     
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart/device_map/key_uart_dmr.prt     
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart/device_map/key_uart.dmr         
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart/device_map/dmr.db               
+-----------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 229 MB
Total CPU  time to dev_map completion : 0h:0m:3s
Process Total CPU  time to dev_map completion : 0h:0m:3s
Total real time to dev_map completion : 0h:0m:5s
