
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _669_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _669_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012176    0.118613    0.479898    0.479898 v _669_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.118613    0.000000    0.479898 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.164382    0.124099    0.603997 ^ _383_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _148_ (net)
                      0.164382    0.000000    0.603997 ^ _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.098840    0.082260    0.686257 v _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.098840    0.000000    0.686257 v _669_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.686257   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.103352    0.353352   library hold time
                                              0.353352   data required time
---------------------------------------------------------------------------------------------
                                              0.353352   data required time
                                             -0.686257   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332905   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011072    0.112129    0.474983    0.474983 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.112129    0.000000    0.474983 v _378_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004057    0.147036    0.117815    0.592798 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _145_ (net)
                      0.147036    0.000000    0.592798 ^ _379_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.110874    0.104202    0.697000 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.110874    0.000000    0.697000 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.697000   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100828    0.350828   library hold time
                                              0.350828   data required time
---------------------------------------------------------------------------------------------
                                              0.350828   data required time
                                             -0.697000   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346172   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023072    0.297791    0.669525    0.669525 ^ _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.297791    0.000000    0.669525 ^ _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.109910    0.069008    0.738533 v _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.109910    0.000000    0.738533 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.738533   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.101027    0.351027   library hold time
                                              0.351027   data required time
---------------------------------------------------------------------------------------------
                                              0.351027   data required time
                                             -0.738533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387507   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.018871    0.157935    0.509705    0.509705 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.157935    0.000000    0.509705 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.170081    0.159968    0.669673 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _143_ (net)
                      0.170081    0.000000    0.669673 ^ _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.098840    0.082938    0.752611 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.098840    0.000000    0.752611 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.752611   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.103352    0.353352   library hold time
                                              0.353352   data required time
---------------------------------------------------------------------------------------------
                                              0.353352   data required time
                                             -0.752611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399259   slack (MET)


Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012140    0.118401    0.479738    0.479738 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.118401    0.000000    0.479738 v _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.002878    0.090171    0.226200    0.705938 v _381_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _147_ (net)
                      0.090171    0.000000    0.705938 v _382_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003038    0.072133    0.213106    0.919043 v _382_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.072133    0.000000    0.919043 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.919043   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.109612    0.359612   library hold time
                                              0.359612   data required time
---------------------------------------------------------------------------------------------
                                              0.359612   data required time
                                             -0.919043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559432   slack (MET)


Startpoint: _672_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _661_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004215    0.104492    0.546270    0.546270 ^ _672_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.104492    0.000000    0.546270 ^ _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004744    0.093320    0.085930    0.632201 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _139_ (net)
                      0.093320    0.000000    0.632201 v _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.011436    0.234649    0.165631    0.797832 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _140_ (net)
                      0.234649    0.000000    0.797832 ^ _427_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002822    0.096760    0.066401    0.864233 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _179_ (net)
                      0.096760    0.000000    0.864233 v _428_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003038    0.063900    0.164701    1.028934 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _048_ (net)
                      0.063900    0.000000    1.028934 v _661_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.028934   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.111541    0.361541   library hold time
                                              0.361541   data required time
---------------------------------------------------------------------------------------------
                                              0.361541   data required time
                                             -1.028934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.667392   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _661_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _661_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.255547    0.505548   library removal time
                                              0.505548   data required time
---------------------------------------------------------------------------------------------
                                              0.505548   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.627523   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.255547    0.505548   library removal time
                                              0.505548   data required time
---------------------------------------------------------------------------------------------
                                              0.505548   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.627523   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.255547    0.505548   library removal time
                                              0.505548   data required time
---------------------------------------------------------------------------------------------
                                              0.505548   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.627523   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.255547    0.505548   library removal time
                                              0.505548   data required time
---------------------------------------------------------------------------------------------
                                              0.505548   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.627523   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.255547    0.505548   library removal time
                                              0.505548   data required time
---------------------------------------------------------------------------------------------
                                              0.505548   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.627523   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.255547    0.505548   library removal time
                                              0.505548   data required time
---------------------------------------------------------------------------------------------
                                              0.505548   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.627523   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.255547    0.505548   library removal time
                                              0.505548   data required time
---------------------------------------------------------------------------------------------
                                              0.505548   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.627523   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.255547    0.505548   library removal time
                                              0.505548   data required time
---------------------------------------------------------------------------------------------
                                              0.505548   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.627523   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.255547    0.505548   library removal time
                                              0.505548   data required time
---------------------------------------------------------------------------------------------
                                              0.505548   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.627523   slack (MET)



