// Seed: 3152898934
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    input id_3
);
  logic id_4;
endmodule
