/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [35:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  reg [6:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(in_data[188] ? celloutsig_1_2z : celloutsig_1_0z[3]);
  assign celloutsig_0_9z = !(celloutsig_0_2z ? celloutsig_0_2z : celloutsig_0_5z[0]);
  assign celloutsig_0_6z = ~celloutsig_0_5z[0];
  assign celloutsig_0_68z = ~((celloutsig_0_2z | celloutsig_0_10z[2]) & celloutsig_0_41z[1]);
  assign celloutsig_1_3z = ~((in_data[124] | celloutsig_1_0z[1]) & celloutsig_1_1z[1]);
  assign celloutsig_0_8z = ~((in_data[27] | celloutsig_0_6z) & celloutsig_0_1z);
  assign celloutsig_0_1z = ~((in_data[75] | celloutsig_0_0z) & in_data[73]);
  assign celloutsig_1_18z = celloutsig_1_2z | ~(celloutsig_1_10z);
  reg [12:0] _10_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 13'h0000;
    else _10_ <= { in_data[79], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_13z };
  assign { _01_[12:7], _00_, _01_[5:0] } = _10_;
  assign celloutsig_0_41z = celloutsig_0_17z[7:5] / { 1'h1, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_10z = { in_data[89:80], celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[17:9], celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[143:140] / { 1'h1, in_data[110:108] };
  assign celloutsig_1_2z = in_data[123:120] === celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_7z[2:0] === { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_2z = { in_data[90:46], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } === { in_data[50:4], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[44:32] <= in_data[18:6];
  assign celloutsig_0_4z = { in_data[39:38], celloutsig_0_2z } <= in_data[74:72];
  assign celloutsig_1_8z = { celloutsig_1_4z[4:0], celloutsig_1_0z } <= { celloutsig_1_7z[1], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } * { celloutsig_1_0z[3:1], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_7z[3:1], celloutsig_1_3z } != celloutsig_1_9z[3:0];
  assign celloutsig_0_13z = { celloutsig_0_5z[1:0], celloutsig_0_2z } != celloutsig_0_5z[2:0];
  assign celloutsig_0_3z = - { in_data[90:85], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_4z = - in_data[130:125];
  assign celloutsig_0_17z = - { celloutsig_0_3z[18:3], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_13z, _01_[12:7], _00_, _01_[5:0], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_1z = ~ in_data[174:172];
  assign celloutsig_0_22z = ~ celloutsig_0_17z[19:4];
  assign celloutsig_1_6z = | { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_15z = | celloutsig_0_5z;
  assign celloutsig_0_7z = ^ { celloutsig_0_3z[8:2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_75z = ^ celloutsig_0_22z[7:4];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } ^ celloutsig_1_0z;
  always_latch
    if (!clkin_data[96]) celloutsig_0_5z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_5z = in_data[90:86];
  always_latch
    if (!clkin_data[64]) celloutsig_0_74z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_74z = { celloutsig_0_68z, celloutsig_0_7z, celloutsig_0_5z };
  assign _01_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
