pm8004_lsid4	pm8004.dtsi	/^	pm8004_lsid4: pmic@4 {$/;"	l
pm8004_lsid5	pm8004.dtsi	/^	pm8004_lsid5: pmic@5 {$/;"	l
pm8004_spmi_regulators	pm8004.dtsi	/^		pm8004_spmi_regulators: regulators {$/;"	l	label:pm8004_lsid5
pm8009_pon	pm8009.dtsi	/^		pm8009_pon: pon@800 {$/;"	l
pm8009_gpios	pm8009.dtsi	/^		pm8009_gpios: gpio@c000 {$/;"	l
pm8350_thermal	pm8350.dtsi	/^		pm8350_thermal: pm8350c-thermal {$/;"	l
pm8350_trip0	pm8350.dtsi	/^				pm8350_trip0: trip0 {$/;"	l	label:pm8350_thermal
pm8350_crit	pm8350.dtsi	/^				pm8350_crit: pm8350c-crit {$/;"	l	label:pm8350_thermal
pm8350	pm8350.dtsi	/^	pm8350: pmic@1 {$/;"	l
pm8350_temp_alarm	pm8350.dtsi	/^		pm8350_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm8350
pm8350_gpios	pm8350.dtsi	/^		pm8350_gpios: gpio@8800 {$/;"	l	label:pm8350
pm8350b_thermal	pm8350b.dtsi	/^		pm8350b_thermal: pm8350c-thermal {$/;"	l
pm8350b_trip0	pm8350b.dtsi	/^				pm8350b_trip0: trip0 {$/;"	l	label:pm8350b_thermal
pm8350b_crit	pm8350b.dtsi	/^				pm8350b_crit: pm8350c-crit {$/;"	l	label:pm8350b_thermal
pm8350b	pm8350b.dtsi	/^	pm8350b: pmic@3 {$/;"	l
pm8350b_temp_alarm	pm8350b.dtsi	/^		pm8350b_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm8350b
pm8350b_gpios	pm8350b.dtsi	/^		pm8350b_gpios: gpio@8800 {$/;"	l	label:pm8350b
pm8350c	pm8350c.dtsi	/^	pm8350c: pmic@2 {$/;"	l
pm8350c_temp_alarm	pm8350c.dtsi	/^		pm8350c_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm8350c
pm8350c_gpios	pm8350c.dtsi	/^		pm8350c_gpios: gpio@8800 {$/;"	l	label:pm8350c
pm8350c_pwm	pm8350c.dtsi	/^		pm8350c_pwm: pwm {$/;"	l	label:pm8350c
pm8350c_thermal	pm8350c.dtsi	/^		pm8350c_thermal: pm8350c-thermal {$/;"	l
pm8350c_trip0	pm8350c.dtsi	/^				pm8350c_trip0: trip0 {$/;"	l	label:pm8350c_thermal
pm8350c_crit	pm8350c.dtsi	/^				pm8350c_crit: pm8350c-crit {$/;"	l	label:pm8350c_thermal
pm8450	pm8450.dtsi	/^	pm8450: pmic@7 {$/;"	l
pm8450_temp_alarm	pm8450.dtsi	/^		pm8450_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm8450
pm8450_gpios	pm8450.dtsi	/^		pm8450_gpios: gpio@8800 {$/;"	l	label:pm8450
pmm8155au_2_temp	pmm8155au_2.dtsi	/^		pmm8155au_2_temp: temp-alarm@2400 {$/;"	l
pmm8155au_2_adc	pmm8155au_2.dtsi	/^		pmm8155au_2_adc: adc@3100 {$/;"	l
pmm8155au_2_gpios	pmm8155au_2.dtsi	/^		pmm8155au_2_gpios: gpio@c000 {$/;"	l
pmr735a	pmr735a.dtsi	/^	pmr735a: pmic@4 {$/;"	l
pmr735a_temp_alarm	pmr735a.dtsi	/^		pmr735a_temp_alarm: temp-alarm@a00 {$/;"	l	label:pmr735a
pmr735a_gpios	pmr735a.dtsi	/^		pmr735a_gpios: gpio@8800 {$/;"	l	label:pmr735a
pmr735a_thermal	pmr735a.dtsi	/^		pmr735a_thermal: pmr735a-thermal {$/;"	l
pmr735a_trip0	pmr735a.dtsi	/^				pmr735a_trip0: trip0 {$/;"	l	label:pmr735a_thermal
pmr735a_crit	pmr735a.dtsi	/^				pmr735a_crit: pmr735a-crit {$/;"	l	label:pmr735a_thermal
pmr735a_thermal	pmr735b.dtsi	/^		pmr735a_thermal: pmr735a-thermal {$/;"	l
pmr735b_trip0	pmr735b.dtsi	/^				pmr735b_trip0: trip0 {$/;"	l	label:pmr735a_thermal
pmr735b_crit	pmr735b.dtsi	/^				pmr735b_crit: pmr735a-crit {$/;"	l	label:pmr735a_thermal
pmr735b	pmr735b.dtsi	/^	pmr735b: pmic@5 {$/;"	l
pmr735b_temp_alarm	pmr735b.dtsi	/^		pmr735b_temp_alarm: temp-alarm@a00 {$/;"	l	label:pmr735b
pmr735b_gpios	pmr735b.dtsi	/^		pmr735b_gpios: gpio@8800 {$/;"	l	label:pmr735b
trackpad	sc7180-trogdor-lazor-limozeen-nots-r4.dts	/^	 trackpad: trackpad@2c {$/;"	l
ap_ts	sc7180-trogdor-lazor-limozeen-r4.dts	/^	ap_ts: touchscreen@10 {$/;"	l
ap_ts	sc7180-trogdor-lazor-limozeen-r9.dts	/^	ap_ts: touchscreen@10 {$/;"	l
pp3500_a	sdm845-cheza-r1.dts	/^	pp3500_a:$/;"	l
pp3500_a_vbob	sdm845-cheza-r1.dts	/^	pp3500_a_vbob: pp3500-a-vbob-regulator {$/;"	l	label:pp3500_a
pp3300_dx_edp	sdm845-cheza-r1.dts	/^	pp3300_dx_edp: pp3300-dx-edp-regulator {$/;"	l	label:pp3500_a
pp3500_a	sdm845-cheza-r2.dts	/^	pp3500_a:$/;"	l
pp3500_a_vbob	sdm845-cheza-r2.dts	/^	pp3500_a_vbob: pp3500-a-vbob-regulator {$/;"	l	label:pp3500_a
pp3300_dx_edp	sdm845-cheza-r2.dts	/^	pp3300_dx_edp: pp3300-dx-edp-regulator {$/;"	l	label:pp3500_a
cpu4_opp33	sdm850.dtsi	/^	cpu4_opp33: opp-2841600000 {$/;"	l
cpu4_opp34	sdm850.dtsi	/^	cpu4_opp34: opp-2956800000 {$/;"	l
camera_vdddo_1v8	apq8016-sbc.dts	/^	camera_vdddo_1v8: camera-vdddo-1v8 {$/;"	l
camera_vdda_2v8	apq8016-sbc.dts	/^	camera_vdda_2v8: camera-vdda-2v8 {$/;"	l
camera_vddd_1v5	apq8016-sbc.dts	/^	camera_vddd_1v5: camera-vddd-1v5 {$/;"	l
usb_id	apq8016-sbc.dts	/^	usb_id: usb-id {$/;"	l
hdmi_con	apq8016-sbc.dts	/^			hdmi_con: endpoint {$/;"	l
adv_bridge	apq8016-sbc.dts	/^	adv_bridge: bridge@39 {$/;"	l
adv7533_in	apq8016-sbc.dts	/^				adv7533_in: endpoint {$/;"	l	label:adv_bridge
adv7533_out	apq8016-sbc.dts	/^				adv7533_out: endpoint {$/;"	l
csiphy0_ep	apq8016-sbc.dts	/^			csiphy0_ep: endpoint {$/;"	l
ov5640_ep	apq8016-sbc.dts	/^			ov5640_ep: endpoint {$/;"	l
msmgpio_leds	apq8016-sbc.dts	/^	msmgpio_leds: msmgpio-leds-state {$/;"	l
usb_id_default	apq8016-sbc.dts	/^	usb_id_default: usb-id-default-state {$/;"	l
adv7533_int_active	apq8016-sbc.dts	/^	adv7533_int_active: adv533-int-active-state {$/;"	l
adv7533_int_suspend	apq8016-sbc.dts	/^	adv7533_int_suspend: adv7533-int-suspend-state {$/;"	l
adv7533_switch_active	apq8016-sbc.dts	/^	adv7533_switch_active: adv7533-switch-active-state {$/;"	l
adv7533_switch_suspend	apq8016-sbc.dts	/^	adv7533_switch_suspend: adv7533-switch-suspend-state {$/;"	l
msm_key_volp_n_default	apq8016-sbc.dts	/^	msm_key_volp_n_default: msm-key-volp-n-default-state {$/;"	l
usb_hub_reset_pm	apq8016-sbc.dts	/^	usb_hub_reset_pm: usb-hub-reset-pm-state {$/;"	l
usb_hub_reset_pm_device	apq8016-sbc.dts	/^	usb_hub_reset_pm_device: usb-hub-reset-pm-device-state {$/;"	l
usb_sw_sel_pm	apq8016-sbc.dts	/^	usb_sw_sel_pm: usb-sw-sel-pm-state {$/;"	l
usb_sw_sel_pm_device	apq8016-sbc.dts	/^	usb_sw_sel_pm_device: usb-sw-sel-pm-device-state {$/;"	l
pm8916_gpios_leds	apq8016-sbc.dts	/^	pm8916_gpios_leds: pm8916-gpios-leds-state {$/;"	l
ls_exp_gpio_f	apq8016-sbc.dts	/^	ls_exp_gpio_f: pm8916-mpp4-state {$/;"	l
pm8916_mpps_leds	apq8016-sbc.dts	/^	pm8916_mpps_leds: pm8916-mpps-state {$/;"	l
divclk4	apq8096-db820c.dts	/^		divclk4: divclk4 {$/;"	l
div1_mclk	apq8096-db820c.dts	/^		div1_mclk: divclk1 {$/;"	l
usb2_id	apq8096-db820c.dts	/^	usb2_id: usb2-id {$/;"	l
usb3_id	apq8096-db820c.dts	/^	usb3_id: usb3-id {$/;"	l
vph_pwr	apq8096-db820c.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
wlan_en	apq8096-db820c.dts	/^	wlan_en: wlan-en-1-8v {$/;"	l
sdc2_cd_on	apq8096-db820c.dts	/^	sdc2_cd_on: sdc2-cd-on-state {$/;"	l
sdc2_cd_off	apq8096-db820c.dts	/^	sdc2_cd_off: sdc2-cd-off-state {$/;"	l
hdmi_hpd_active	apq8096-db820c.dts	/^	hdmi_hpd_active: hdmi-hpd-active-state {$/;"	l
hdmi_hpd_suspend	apq8096-db820c.dts	/^	hdmi_hpd_suspend: hdmi-hpd-suspend-state {$/;"	l
hdmi_ddc_active	apq8096-db820c.dts	/^	hdmi_ddc_active: hdmi-ddc-active-state {$/;"	l
hdmi_ddc_suspend	apq8096-db820c.dts	/^	hdmi_ddc_suspend: hdmi-ddc-suspend-state {$/;"	l
ls_exp_gpio_f	apq8096-db820c.dts	/^	ls_exp_gpio_f: pm8994-gpio5-state {$/;"	l
bt_en_gpios	apq8096-db820c.dts	/^	bt_en_gpios: bt-en-pios-state {$/;"	l
wlan_en_gpios	apq8096-db820c.dts	/^	wlan_en_gpios: wlan-en-gpios-state {$/;"	l
audio_mclk	apq8096-db820c.dts	/^	audio_mclk: clk-div1-state {$/;"	l
volume_up_gpio	apq8096-db820c.dts	/^	volume_up_gpio: pm8996-gpio2-state {$/;"	l
divclk4_pin_a	apq8096-db820c.dts	/^	divclk4_pin_a: divclk4-state {$/;"	l
usb3_vbus_det_gpio	apq8096-db820c.dts	/^	usb3_vbus_det_gpio: pm8996-gpio22-state {$/;"	l
usb2_vbus_det_gpio	apq8096-db820c.dts	/^	usb2_vbus_det_gpio: pmi8996-gpio6-state {$/;"	l
pmi8994_mpp2_userled4	apq8096-db820c.dts	/^	pmi8994_mpp2_userled4: mpp2-userled4-state {$/;"	l
vdd_gfx	apq8096-db820c.dts	/^	vdd_gfx: s2@1700 {$/;"	l
vreg_s3a_1p3	apq8096-db820c.dts	/^		vreg_s3a_1p3: s3 {$/;"	l
vreg_s4a_1p8	apq8096-db820c.dts	/^		vreg_s4a_1p8: s4 {$/;"	l
vreg_s5a_2p15	apq8096-db820c.dts	/^		vreg_s5a_2p15: s5 {$/;"	l
vreg_s7a_1p0	apq8096-db820c.dts	/^		vreg_s7a_1p0: s7 {$/;"	l
vreg_l1a_1p0	apq8096-db820c.dts	/^		vreg_l1a_1p0: l1 {$/;"	l
vreg_l2a_1p25	apq8096-db820c.dts	/^		vreg_l2a_1p25: l2 {$/;"	l
vreg_l3a_0p875	apq8096-db820c.dts	/^		vreg_l3a_0p875: l3 {$/;"	l
vreg_l4a_1p225	apq8096-db820c.dts	/^		vreg_l4a_1p225: l4 {$/;"	l
vreg_l6a_1p2	apq8096-db820c.dts	/^		vreg_l6a_1p2: l6 {$/;"	l
vreg_l8a_1p8	apq8096-db820c.dts	/^		vreg_l8a_1p8: l8 {$/;"	l
vreg_l9a_1p8	apq8096-db820c.dts	/^		vreg_l9a_1p8: l9 {$/;"	l
vreg_l10a_1p8	apq8096-db820c.dts	/^		vreg_l10a_1p8: l10 {$/;"	l
vreg_l11a_1p15	apq8096-db820c.dts	/^		vreg_l11a_1p15: l11 {$/;"	l
vreg_l12a_1p8	apq8096-db820c.dts	/^		vreg_l12a_1p8: l12 {$/;"	l
vreg_l13a_2p95	apq8096-db820c.dts	/^		vreg_l13a_2p95: l13 {$/;"	l
vreg_l14a_1p8	apq8096-db820c.dts	/^		vreg_l14a_1p8: l14 {$/;"	l
vreg_l15a_1p8	apq8096-db820c.dts	/^		vreg_l15a_1p8: l15 {$/;"	l
vreg_l16a_2p7	apq8096-db820c.dts	/^		vreg_l16a_2p7: l16 {$/;"	l
vreg_l17a_2p8	apq8096-db820c.dts	/^		vreg_l17a_2p8: l17 {$/;"	l
vreg_l18a_2p85	apq8096-db820c.dts	/^		vreg_l18a_2p85: l18 {$/;"	l
vreg_l19a_2p8	apq8096-db820c.dts	/^		vreg_l19a_2p8: l19 {$/;"	l
vreg_l20a_2p95	apq8096-db820c.dts	/^		vreg_l20a_2p95: l20 {$/;"	l
vreg_l21a_2p95	apq8096-db820c.dts	/^		vreg_l21a_2p95: l21 {$/;"	l
vreg_l22a_3p0	apq8096-db820c.dts	/^		vreg_l22a_3p0: l22 {$/;"	l
vreg_l23a_2p8	apq8096-db820c.dts	/^		vreg_l23a_2p8: l23 {$/;"	l
vreg_l24a_3p075	apq8096-db820c.dts	/^		vreg_l24a_3p075: l24 {$/;"	l
vreg_l25a_1p2	apq8096-db820c.dts	/^		vreg_l25a_1p2: l25 {$/;"	l
vreg_l26a_0p8	apq8096-db820c.dts	/^		vreg_l26a_0p8: l27 {$/;"	l
vreg_l28a_0p925	apq8096-db820c.dts	/^		vreg_l28a_0p925: l28 {$/;"	l
vreg_l29a_2p8	apq8096-db820c.dts	/^		vreg_l29a_2p8: l29 {$/;"	l
vreg_l30a_1p8	apq8096-db820c.dts	/^		vreg_l30a_1p8: l30 {$/;"	l
vreg_l32a_1p8	apq8096-db820c.dts	/^		vreg_l32a_1p8: l32 {$/;"	l
vreg_lvs1a_1p8	apq8096-db820c.dts	/^		vreg_lvs1a_1p8: lvs1 {$/;"	l
vreg_lvs2a_1p8	apq8096-db820c.dts	/^		vreg_lvs2a_1p8: lvs2 {$/;"	l
vph_pwr_bbyp	apq8096-db820c.dts	/^		vph_pwr_bbyp: boost-bypass {$/;"	l
vreg_s1b_1p025	apq8096-db820c.dts	/^		vreg_s1b_1p025: s1 {$/;"	l
v1p05	apq8096-ifc6640.dts	/^	v1p05: v1p05-regulator {$/;"	l
v12_poe	apq8096-ifc6640.dts	/^	v12_poe: v12-poe-regulator {$/;"	l
v3p3	apq8096-ifc6640.dts	/^	v3p3: v3p3-regulator {$/;"	l
v5p0	apq8096-ifc6640.dts	/^	v5p0: v5p0-regulator {$/;"	l
vph_pwr	apq8096-ifc6640.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
vreg_s3a_1p3	apq8096-ifc6640.dts	/^		vreg_s3a_1p3: s3 {$/;"	l
vreg_s4a_1p8	apq8096-ifc6640.dts	/^		vreg_s4a_1p8: s4 {$/;"	l
vreg_s5a_2p15	apq8096-ifc6640.dts	/^		vreg_s5a_2p15: s5 {$/;"	l
vreg_s7a_1p0	apq8096-ifc6640.dts	/^		vreg_s7a_1p0: s7 {$/;"	l
vreg_l1a_1p0	apq8096-ifc6640.dts	/^		vreg_l1a_1p0: l1 {$/;"	l
vreg_l2a_1p25	apq8096-ifc6640.dts	/^		vreg_l2a_1p25: l2 {$/;"	l
vreg_l3a_0p875	apq8096-ifc6640.dts	/^		vreg_l3a_0p875: l3 {$/;"	l
vreg_l4a_1p225	apq8096-ifc6640.dts	/^		vreg_l4a_1p225: l4 {$/;"	l
vreg_l6a_1p2	apq8096-ifc6640.dts	/^		vreg_l6a_1p2: l6 {$/;"	l
vreg_l8a_1p8	apq8096-ifc6640.dts	/^		vreg_l8a_1p8: l8 {$/;"	l
vreg_l9a_1p8	apq8096-ifc6640.dts	/^		vreg_l9a_1p8: l9 {$/;"	l
vreg_l10a_1p8	apq8096-ifc6640.dts	/^		vreg_l10a_1p8: l10 {$/;"	l
vreg_l11a_1p15	apq8096-ifc6640.dts	/^		vreg_l11a_1p15: l11 {$/;"	l
vreg_l12a_1p8	apq8096-ifc6640.dts	/^		vreg_l12a_1p8: l12 {$/;"	l
vreg_l13a_2p95	apq8096-ifc6640.dts	/^		vreg_l13a_2p95: l13 {$/;"	l
vreg_l14a_1p8	apq8096-ifc6640.dts	/^		vreg_l14a_1p8: l14 {$/;"	l
vreg_l15a_1p8	apq8096-ifc6640.dts	/^		vreg_l15a_1p8: l15 {$/;"	l
vreg_l16a_2p7	apq8096-ifc6640.dts	/^		vreg_l16a_2p7: l16 {$/;"	l
vreg_l17a_2p8	apq8096-ifc6640.dts	/^		vreg_l17a_2p8: l17 {$/;"	l
vreg_l18a_2p85	apq8096-ifc6640.dts	/^		vreg_l18a_2p85: l18 {$/;"	l
vreg_l19a_2p8	apq8096-ifc6640.dts	/^		vreg_l19a_2p8: l19 {$/;"	l
vreg_l20a_2p95	apq8096-ifc6640.dts	/^		vreg_l20a_2p95: l20 {$/;"	l
vreg_l21a_2p95	apq8096-ifc6640.dts	/^		vreg_l21a_2p95: l21 {$/;"	l
vreg_l22a_3p0	apq8096-ifc6640.dts	/^		vreg_l22a_3p0: l22 {$/;"	l
vreg_l23a_2p8	apq8096-ifc6640.dts	/^		vreg_l23a_2p8: l23 {$/;"	l
vreg_l24a_3p075	apq8096-ifc6640.dts	/^		vreg_l24a_3p075: l24 {$/;"	l
vreg_l25a_1p2	apq8096-ifc6640.dts	/^		vreg_l25a_1p2: l25 {$/;"	l
vreg_l26a_0p8	apq8096-ifc6640.dts	/^		vreg_l26a_0p8: l27 {$/;"	l
vreg_l28a_0p925	apq8096-ifc6640.dts	/^		vreg_l28a_0p925: l28 {$/;"	l
vreg_l29a_2p8	apq8096-ifc6640.dts	/^		vreg_l29a_2p8: l29 {$/;"	l
vreg_l30a_1p8	apq8096-ifc6640.dts	/^		vreg_l30a_1p8: l30 {$/;"	l
vreg_l32a_1p8	apq8096-ifc6640.dts	/^		vreg_l32a_1p8: l32 {$/;"	l
vreg_lvs1a_1p8	apq8096-ifc6640.dts	/^		vreg_lvs1a_1p8: lvs1 {$/;"	l
vreg_lvs2a_1p8	apq8096-ifc6640.dts	/^		vreg_lvs2a_1p8: lvs2 {$/;"	l
i2c_1_pins	ipq6018-cp01-c1.dts	/^	i2c_1_pins: i2c-1-state {$/;"	l
spi_0_pins	ipq6018-cp01-c1.dts	/^	spi_0_pins: spi-0-state {$/;"	l
sleep_clk	ipq6018.dtsi	/^		sleep_clk: sleep-clk {$/;"	l
xo	ipq6018.dtsi	/^		xo: xo {$/;"	l
cpus	ipq6018.dtsi	/^	cpus: cpus {$/;"	l
CPU0	ipq6018.dtsi	/^		CPU0: cpu@0 {$/;"	l	label:cpus
CPU1	ipq6018.dtsi	/^		CPU1: cpu@1 {$/;"	l	label:cpus
CPU2	ipq6018.dtsi	/^		CPU2: cpu@2 {$/;"	l	label:cpus
CPU3	ipq6018.dtsi	/^		CPU3: cpu@3 {$/;"	l	label:cpus
L2_0	ipq6018.dtsi	/^		L2_0: l2-cache {$/;"	l	label:cpus
cpu_opp_table	ipq6018.dtsi	/^	cpu_opp_table: opp-table-cpu {$/;"	l
pmuv8	ipq6018.dtsi	/^	pmuv8: pmu {$/;"	l
psci	ipq6018.dtsi	/^	psci: psci {$/;"	l
rpm_msg_ram	ipq6018.dtsi	/^		rpm_msg_ram: memory@60000 {$/;"	l
tz	ipq6018.dtsi	/^		tz: memory@4a600000 {$/;"	l
smem_region	ipq6018.dtsi	/^		smem_region: memory@4aa00000 {$/;"	l
q6_region	ipq6018.dtsi	/^		q6_region: memory@4ab00000 {$/;"	l
rpm_requests	ipq6018.dtsi	/^		rpm_requests: rpm-requests {$/;"	l
ipq6018_s2	ipq6018.dtsi	/^				ipq6018_s2: s2 {$/;"	l	label:rpm_requests
soc	ipq6018.dtsi	/^	soc: soc {$/;"	l
qusb_phy_1	ipq6018.dtsi	/^		qusb_phy_1: qusb@59000 {$/;"	l	label:soc
ssphy_0	ipq6018.dtsi	/^		ssphy_0: ssphy@78000 {$/;"	l	label:soc
usb0_ssphy	ipq6018.dtsi	/^			usb0_ssphy: phy@78200 {$/;"	l	label:soc.ssphy_0
qusb_phy_0	ipq6018.dtsi	/^		qusb_phy_0: qusb@79000 {$/;"	l	label:soc
pcie_phy	ipq6018.dtsi	/^		pcie_phy: phy@84000 {$/;"	l	label:soc
pcie_phy0	ipq6018.dtsi	/^			pcie_phy0: phy@84200 {$/;"	l	label:soc.pcie_phy
mdio	ipq6018.dtsi	/^		mdio: mdio@90000 {$/;"	l	label:soc
prng	ipq6018.dtsi	/^		prng: qrng@e1000 {$/;"	l	label:soc
cryptobam	ipq6018.dtsi	/^		cryptobam: dma-controller@704000 {$/;"	l	label:soc
crypto	ipq6018.dtsi	/^		crypto: crypto@73a000 {$/;"	l	label:soc
tlmm	ipq6018.dtsi	/^		tlmm: pinctrl@1000000 {$/;"	l	label:soc
serial_3_pins	ipq6018.dtsi	/^			serial_3_pins: serial3-state {$/;"	l	label:soc.tlmm
qpic_pins	ipq6018.dtsi	/^			qpic_pins: qpic-state {$/;"	l	label:soc.tlmm
gcc	ipq6018.dtsi	/^		gcc: gcc@1800000 {$/;"	l	label:soc
tcsr_mutex	ipq6018.dtsi	/^		tcsr_mutex: hwlock@1905000 {$/;"	l	label:soc
tcsr	ipq6018.dtsi	/^		tcsr: syscon@1937000 {$/;"	l	label:soc
usb2	ipq6018.dtsi	/^		usb2: usb@70f8800 {$/;"	l	label:soc
dwc_1	ipq6018.dtsi	/^			dwc_1: usb@7000000 {$/;"	l	label:soc.usb2
blsp_dma	ipq6018.dtsi	/^		blsp_dma: dma-controller@7884000 {$/;"	l	label:soc
blsp1_uart3	ipq6018.dtsi	/^		blsp1_uart3: serial@78b1000 {$/;"	l	label:soc
blsp1_spi1	ipq6018.dtsi	/^		blsp1_spi1: spi@78b5000 {$/;"	l	label:soc
blsp1_spi2	ipq6018.dtsi	/^		blsp1_spi2: spi@78b6000 {$/;"	l	label:soc
blsp1_i2c2	ipq6018.dtsi	/^		blsp1_i2c2: i2c@78b6000 {$/;"	l	label:soc
blsp1_i2c3	ipq6018.dtsi	/^		blsp1_i2c3: i2c@78b7000 {$/;"	l	label:soc
qpic_bam	ipq6018.dtsi	/^		qpic_bam: dma-controller@7984000 {$/;"	l	label:soc
qpic_nand	ipq6018.dtsi	/^		qpic_nand: nand-controller@79b0000 {$/;"	l	label:soc
usb3	ipq6018.dtsi	/^		usb3: usb@8af8800 {$/;"	l	label:soc
dwc_0	ipq6018.dtsi	/^			dwc_0: usb@8a00000 {$/;"	l	label:soc.usb3
intc	ipq6018.dtsi	/^		intc: interrupt-controller@b000000 {$/;"	l	label:soc
apcs_glb	ipq6018.dtsi	/^		apcs_glb: mailbox@b111000 {$/;"	l
a53pll	ipq6018.dtsi	/^		a53pll: clock@b116000 {$/;"	l
q6v5_wcss	ipq6018.dtsi	/^		q6v5_wcss: remoteproc@cd00000 {$/;"	l
pcie0	ipq6018.dtsi	/^		pcie0: pci@20000000 {$/;"	l
wcss	ipq6018.dtsi	/^	wcss: wcss-smp2p {$/;"	l
wcss_smp2p_out	ipq6018.dtsi	/^		wcss_smp2p_out: master-kernel {$/;"	l	label:wcss
wcss_smp2p_in	ipq6018.dtsi	/^		wcss_smp2p_in: slave-kernel {$/;"	l	label:wcss
vreg_dummy	ipq8074-hk01.dts	/^	vreg_dummy: regulator-dummy { };$/;"	l
sleep_clk	ipq8074.dtsi	/^		sleep_clk: sleep_clk {$/;"	l
xo	ipq8074.dtsi	/^		xo: xo {$/;"	l
CPU0	ipq8074.dtsi	/^		CPU0: cpu@0 {$/;"	l
CPU1	ipq8074.dtsi	/^		CPU1: cpu@1 {$/;"	l
CPU2	ipq8074.dtsi	/^		CPU2: cpu@2 {$/;"	l
CPU3	ipq8074.dtsi	/^		CPU3: cpu@3 {$/;"	l
L2_0	ipq8074.dtsi	/^		L2_0: l2-cache {$/;"	l
soc	ipq8074.dtsi	/^	soc: soc {$/;"	l
ssphy_1	ipq8074.dtsi	/^		ssphy_1: phy@58000 {$/;"	l	label:soc
usb1_ssphy	ipq8074.dtsi	/^			usb1_ssphy: phy@58200 {$/;"	l	label:soc.ssphy_1
qusb_phy_1	ipq8074.dtsi	/^		qusb_phy_1: phy@59000 {$/;"	l	label:soc
ssphy_0	ipq8074.dtsi	/^		ssphy_0: phy@78000 {$/;"	l	label:soc
usb0_ssphy	ipq8074.dtsi	/^			usb0_ssphy: phy@78200 {$/;"	l	label:soc.ssphy_0
qusb_phy_0	ipq8074.dtsi	/^		qusb_phy_0: phy@79000 {$/;"	l	label:soc
pcie_qmp0	ipq8074.dtsi	/^		pcie_qmp0: phy@84000 {$/;"	l	label:soc
pcie_phy0	ipq8074.dtsi	/^			pcie_phy0: phy@84200 {$/;"	l	label:soc.pcie_qmp0
pcie_qmp1	ipq8074.dtsi	/^		pcie_qmp1: phy@8e000 {$/;"	l	label:soc
pcie_phy1	ipq8074.dtsi	/^			pcie_phy1: phy@8e200 {$/;"	l	label:soc.pcie_qmp1
mdio	ipq8074.dtsi	/^		mdio: mdio@90000 {$/;"	l	label:soc
qfprom	ipq8074.dtsi	/^		qfprom: efuse@a4000 {$/;"	l	label:soc
prng	ipq8074.dtsi	/^		prng: rng@e3000 {$/;"	l	label:soc
tsens	ipq8074.dtsi	/^		tsens: thermal-sensor@4a9000 {$/;"	l	label:soc
cryptobam	ipq8074.dtsi	/^		cryptobam: dma-controller@704000 {$/;"	l	label:soc
crypto	ipq8074.dtsi	/^		crypto: crypto@73a000 {$/;"	l	label:soc
tlmm	ipq8074.dtsi	/^		tlmm: pinctrl@1000000 {$/;"	l	label:soc
serial_4_pins	ipq8074.dtsi	/^			serial_4_pins: serial4-state {$/;"	l	label:soc.tlmm
i2c_0_pins	ipq8074.dtsi	/^			i2c_0_pins: i2c-0-state {$/;"	l	label:soc.tlmm
spi_0_pins	ipq8074.dtsi	/^			spi_0_pins: spi-0-state {$/;"	l	label:soc.tlmm
hsuart_pins	ipq8074.dtsi	/^			hsuart_pins: hsuart-state {$/;"	l	label:soc.tlmm
qpic_pins	ipq8074.dtsi	/^			qpic_pins: qpic-state {$/;"	l	label:soc.tlmm
gcc	ipq8074.dtsi	/^		gcc: gcc@1800000 {$/;"	l	label:soc
tcsr_mutex	ipq8074.dtsi	/^		tcsr_mutex: hwlock@1905000 {$/;"	l	label:soc
spmi_bus	ipq8074.dtsi	/^		spmi_bus: spmi@200f000 {$/;"	l	label:soc
sdhc_1	ipq8074.dtsi	/^		sdhc_1: mmc@7824900 {$/;"	l	label:soc
blsp_dma	ipq8074.dtsi	/^		blsp_dma: dma-controller@7884000 {$/;"	l	label:soc
blsp1_uart1	ipq8074.dtsi	/^		blsp1_uart1: serial@78af000 {$/;"	l	label:soc
blsp1_uart3	ipq8074.dtsi	/^		blsp1_uart3: serial@78b1000 {$/;"	l	label:soc
blsp1_uart5	ipq8074.dtsi	/^		blsp1_uart5: serial@78b3000 {$/;"	l	label:soc
blsp1_spi1	ipq8074.dtsi	/^		blsp1_spi1: spi@78b5000 {$/;"	l	label:soc
blsp1_i2c2	ipq8074.dtsi	/^		blsp1_i2c2: i2c@78b6000 {$/;"	l	label:soc
blsp1_i2c3	ipq8074.dtsi	/^		blsp1_i2c3: i2c@78b7000 {$/;"	l	label:soc
blsp1_i2c5	ipq8074.dtsi	/^		blsp1_i2c5: i2c@78b9000 {$/;"	l	label:soc
blsp1_i2c6	ipq8074.dtsi	/^		blsp1_i2c6: i2c@78ba000 {$/;"	l	label:soc
qpic_bam	ipq8074.dtsi	/^		qpic_bam: dma-controller@7984000 {$/;"	l	label:soc
qpic_nand	ipq8074.dtsi	/^		qpic_nand: nand-controller@79b0000 {$/;"	l	label:soc
usb_0	ipq8074.dtsi	/^		usb_0: usb@8af8800 {$/;"	l	label:soc
dwc_0	ipq8074.dtsi	/^			dwc_0: usb@8a00000 {$/;"	l	label:soc.usb_0
usb_1	ipq8074.dtsi	/^		usb_1: usb@8cf8800 {$/;"	l	label:soc
dwc_1	ipq8074.dtsi	/^			dwc_1: usb@8c00000 {$/;"	l	label:soc.usb_1
intc	ipq8074.dtsi	/^		intc: interrupt-controller@b000000 {$/;"	l	label:soc
watchdog	ipq8074.dtsi	/^		watchdog: watchdog@b017000 {$/;"	l
apcs_glb	ipq8074.dtsi	/^		apcs_glb: mailbox@b111000 {$/;"	l
a53pll	ipq8074.dtsi	/^		a53pll: clock@b116000 {$/;"	l
pcie1	ipq8074.dtsi	/^		pcie1: pci@10000000 {$/;"	l
pcie0	ipq8074.dtsi	/^		pcie0: pci@20000000 {$/;"	l
cpu0_thermal	ipq8074.dtsi	/^		cpu0_thermal: cpu0-thermal {$/;"	l
cpu1_thermal	ipq8074.dtsi	/^		cpu1_thermal: cpu1-thermal {$/;"	l
cpu2_thermal	ipq8074.dtsi	/^		cpu2_thermal: cpu2-thermal {$/;"	l
cpu3_thermal	ipq8074.dtsi	/^		cpu3_thermal: cpu3-thermal {$/;"	l
cluster_thermal	ipq8074.dtsi	/^		cluster_thermal: cluster-thermal {$/;"	l
usb_id	msm8916-acer-a1-724.dts	/^	usb_id: usb-id {$/;"	l
accel_int_default	msm8916-acer-a1-724.dts	/^	accel_int_default: accel-int-default-state {$/;"	l
gpio_keys_default	msm8916-acer-a1-724.dts	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
touchscreen_default	msm8916-acer-a1-724.dts	/^	touchscreen_default: touchscreen-default-state {$/;"	l
usb_id_default	msm8916-acer-a1-724.dts	/^	usb_id_default: usb-id-default-state {$/;"	l
usb_id	msm8916-alcatel-idol347.dts	/^	usb_id: usb-id {$/;"	l
accel_int_default	msm8916-alcatel-idol347.dts	/^	accel_int_default: accel-int-default-state {$/;"	l
gpio_keys_default	msm8916-alcatel-idol347.dts	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
gpio_leds_default	msm8916-alcatel-idol347.dts	/^	gpio_leds_default: gpio-leds-default-state {$/;"	l
gyro_int_default	msm8916-alcatel-idol347.dts	/^	gyro_int_default: gyro-int-default-state {$/;"	l
led_enable_default	msm8916-alcatel-idol347.dts	/^	led_enable_default: led-enable-default-state {$/;"	l
led_shutdown_default	msm8916-alcatel-idol347.dts	/^	led_shutdown_default: led-shutdown-default-state {$/;"	l
mag_reset_default	msm8916-alcatel-idol347.dts	/^	mag_reset_default: mag-reset-default-state {$/;"	l
proximity_int_default	msm8916-alcatel-idol347.dts	/^	proximity_int_default: proximity-int-default-state {$/;"	l
ts_int_reset_default	msm8916-alcatel-idol347.dts	/^	ts_int_reset_default: ts-int-reset-default-state {$/;"	l
usb_id_default	msm8916-alcatel-idol347.dts	/^	usb_id_default: usb-id-default-state {$/;"	l
reg_sd_vmmc	msm8916-asus-z00l.dts	/^	reg_sd_vmmc: regulator-sdcard-vmmc {$/;"	l
usb_id	msm8916-asus-z00l.dts	/^	usb_id: usb-id {$/;"	l
gpio_keys_default	msm8916-asus-z00l.dts	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
imu_default	msm8916-asus-z00l.dts	/^	imu_default: imu-default-state {$/;"	l
mag_reset_default	msm8916-asus-z00l.dts	/^	mag_reset_default: mag-reset-default-state {$/;"	l
sd_vmmc_en_default	msm8916-asus-z00l.dts	/^	sd_vmmc_en_default: sd-vmmc-en-default-state {$/;"	l
touchscreen_default	msm8916-asus-z00l.dts	/^	touchscreen_default: touchscreen-default-state {$/;"	l
usb_id_default	msm8916-asus-z00l.dts	/^	usb_id_default: usb-id-default-state {$/;"	l
flash_led	msm8916-gplus-fl8005a.dts	/^		flash_led: led {$/;"	l
usb_id	msm8916-gplus-fl8005a.dts	/^	usb_id: usb-id {$/;"	l
camera_flash_default	msm8916-gplus-fl8005a.dts	/^	camera_flash_default: camera-flash-default-state {$/;"	l
gpio_keys_default	msm8916-gplus-fl8005a.dts	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
gpio_leds_default	msm8916-gplus-fl8005a.dts	/^	gpio_leds_default: gpio-led-default-state {$/;"	l
touchscreen_default	msm8916-gplus-fl8005a.dts	/^	touchscreen_default: touchscreen-default-state {$/;"	l
usb_id_default	msm8916-gplus-fl8005a.dts	/^	usb_id_default: usb-id-default-state {$/;"	l
usb_id	msm8916-huawei-g7.dts	/^	usb_id: usb-id {$/;"	l
reg_lcd_pos	msm8916-huawei-g7.dts	/^		reg_lcd_pos: outp {$/;"	l
reg_lcd_neg	msm8916-huawei-g7.dts	/^		reg_lcd_neg: outn {$/;"	l
accel_irq_default	msm8916-huawei-g7.dts	/^	accel_irq_default: accel-irq-default-state {$/;"	l
gpio_keys_default	msm8916-huawei-g7.dts	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
gpio_leds_default	msm8916-huawei-g7.dts	/^	gpio_leds_default: gpio-leds-default-state {$/;"	l
nfc_default	msm8916-huawei-g7.dts	/^	nfc_default: nfc-default-state {$/;"	l
mag_reset_default	msm8916-huawei-g7.dts	/^	mag_reset_default: mag-reset-default-state {$/;"	l
prox_irq_default	msm8916-huawei-g7.dts	/^	prox_irq_default: prox-irq-default-state {$/;"	l
reg_lcd_en_default	msm8916-huawei-g7.dts	/^	reg_lcd_en_default: reg-lcd-en-default-state {$/;"	l
sdhc2_cd_default	msm8916-huawei-g7.dts	/^	sdhc2_cd_default: sdhc2-cd-default-state {$/;"	l
ts_irq_default	msm8916-huawei-g7.dts	/^	ts_irq_default: ts-irq-default-state {$/;"	l
usb_id_default	msm8916-huawei-g7.dts	/^	usb_id_default: usb-id-default-state {$/;"	l
wcnss_mem	msm8916-longcheer-l8150.dts	/^		wcnss_mem: wcnss@8b600000 {$/;"	l
reg_ctp	msm8916-longcheer-l8150.dts	/^	reg_ctp: regulator-ctp {$/;"	l
flash_led	msm8916-longcheer-l8150.dts	/^		flash_led: led {$/;"	l
accel_int_default	msm8916-longcheer-l8150.dts	/^	accel_int_default: accel-int-default-state {$/;"	l
camera_flash_default	msm8916-longcheer-l8150.dts	/^	camera_flash_default: camera-flash-default-state {$/;"	l
ctp_pwr_en_default	msm8916-longcheer-l8150.dts	/^	ctp_pwr_en_default: ctp-pwr-en-default-state {$/;"	l
gpio_keys_default	msm8916-longcheer-l8150.dts	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
gyro_int_default	msm8916-longcheer-l8150.dts	/^	gyro_int_default: gyro-int-default-state {$/;"	l
light_int_default	msm8916-longcheer-l8150.dts	/^	light_int_default: light-int-default-state {$/;"	l
magn_int_default	msm8916-longcheer-l8150.dts	/^	magn_int_default: magn-int-default-state {$/;"	l
tp_int_default	msm8916-longcheer-l8150.dts	/^	tp_int_default: tp-int-default-state {$/;"	l
usb_id	msm8916-longcheer-l8910.dts	/^	usb_id: usb-id {$/;"	l
button_backlight_default	msm8916-longcheer-l8910.dts	/^	button_backlight_default: button-backlight-default-state {$/;"	l
gpio_keys_default	msm8916-longcheer-l8910.dts	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
mag_reset_default	msm8916-longcheer-l8910.dts	/^	mag_reset_default: mag-reset-default-state {$/;"	l
usb_id_default	msm8916-longcheer-l8910.dts	/^	usb_id_default: usb-id-default-state {$/;"	l
blsp1_uart1_default	msm8916-pins.dtsi	/^	blsp1_uart1_default: blsp1-uart1-default-state {$/;"	l
blsp1_uart1_sleep	msm8916-pins.dtsi	/^	blsp1_uart1_sleep: blsp1-uart1-sleep-state {$/;"	l
blsp1_uart2_default	msm8916-pins.dtsi	/^	blsp1_uart2_default: blsp1-uart2-default-state {$/;"	l
blsp1_uart2_sleep	msm8916-pins.dtsi	/^	blsp1_uart2_sleep: blsp1-uart2-sleep-state {$/;"	l
spi1_default	msm8916-pins.dtsi	/^	spi1_default: spi1-default-state {$/;"	l
spi1_sleep	msm8916-pins.dtsi	/^	spi1_sleep: spi1-sleep-state {$/;"	l
spi2_default	msm8916-pins.dtsi	/^	spi2_default: spi2-default-state {$/;"	l
spi2_sleep	msm8916-pins.dtsi	/^	spi2_sleep: spi2-sleep-state {$/;"	l
spi3_default	msm8916-pins.dtsi	/^	spi3_default: spi3-default-state {$/;"	l
spi3_sleep	msm8916-pins.dtsi	/^	spi3_sleep: spi3-sleep-state {$/;"	l
spi4_default	msm8916-pins.dtsi	/^	spi4_default: spi4-default-state {$/;"	l
spi4_sleep	msm8916-pins.dtsi	/^	spi4_sleep: spi4-sleep-state {$/;"	l
spi5_default	msm8916-pins.dtsi	/^	spi5_default: spi5-default-state {$/;"	l
spi5_sleep	msm8916-pins.dtsi	/^	spi5_sleep: spi5-sleep-state {$/;"	l
spi6_default	msm8916-pins.dtsi	/^	spi6_default: spi6-default-state {$/;"	l
spi6_sleep	msm8916-pins.dtsi	/^	spi6_sleep: spi6-sleep-state {$/;"	l
i2c1_default	msm8916-pins.dtsi	/^	i2c1_default: i2c1-default-state {$/;"	l
i2c1_sleep	msm8916-pins.dtsi	/^	i2c1_sleep: i2c1-sleep-state {$/;"	l
i2c2_default	msm8916-pins.dtsi	/^	i2c2_default: i2c2-default-state {$/;"	l
i2c2_sleep	msm8916-pins.dtsi	/^	i2c2_sleep: i2c2-sleep-state {$/;"	l
i2c3_default	msm8916-pins.dtsi	/^	i2c3_default: i2c3-default-state {$/;"	l
i2c3_sleep	msm8916-pins.dtsi	/^	i2c3_sleep: i2c3-sleep-state {$/;"	l
i2c4_default	msm8916-pins.dtsi	/^	i2c4_default: i2c4-default-state {$/;"	l
i2c4_sleep	msm8916-pins.dtsi	/^	i2c4_sleep: i2c4-sleep-state {$/;"	l
i2c5_default	msm8916-pins.dtsi	/^	i2c5_default: i2c5-default-state {$/;"	l
i2c5_sleep	msm8916-pins.dtsi	/^	i2c5_sleep: i2c5-sleep-state {$/;"	l
i2c6_default	msm8916-pins.dtsi	/^	i2c6_default: i2c6-default-state {$/;"	l
i2c6_sleep	msm8916-pins.dtsi	/^	i2c6_sleep: i2c6-sleep-state {$/;"	l
sdc1_clk_on	msm8916-pins.dtsi	/^		sdc1_clk_on: clk-on-pins {$/;"	l
sdc1_clk_off	msm8916-pins.dtsi	/^		sdc1_clk_off: clk-off-pins {$/;"	l
sdc1_cmd_on	msm8916-pins.dtsi	/^		sdc1_cmd_on: cmd-on-pins {$/;"	l
sdc1_cmd_off	msm8916-pins.dtsi	/^		sdc1_cmd_off: cmd-off-pins {$/;"	l
sdc1_data_on	msm8916-pins.dtsi	/^		sdc1_data_on: data-on-pins {$/;"	l
sdc1_data_off	msm8916-pins.dtsi	/^		sdc1_data_off: data-off-pins {$/;"	l
sdc2_clk_on	msm8916-pins.dtsi	/^		sdc2_clk_on: clk-on-pins {$/;"	l
sdc2_clk_off	msm8916-pins.dtsi	/^		sdc2_clk_off: clk-off-pins {$/;"	l
sdc2_cmd_on	msm8916-pins.dtsi	/^		sdc2_cmd_on: cmd-on-pins {$/;"	l
sdc2_cmd_off	msm8916-pins.dtsi	/^		sdc2_cmd_off: cmd-off-pins {$/;"	l
sdc2_data_on	msm8916-pins.dtsi	/^		sdc2_data_on: data-on-pins {$/;"	l
sdc2_data_off	msm8916-pins.dtsi	/^		sdc2_data_off: data-off-pins {$/;"	l
sdc2_cd_on	msm8916-pins.dtsi	/^		sdc2_cd_on: cd-on-pins {$/;"	l
sdc2_cd_off	msm8916-pins.dtsi	/^		sdc2_cd_off: cd-off-pins {$/;"	l
cdc_pdm_lines_act	msm8916-pins.dtsi	/^		cdc_pdm_lines_act: pdm-lines-on-pins {$/;"	l
cdc_pdm_lines_sus	msm8916-pins.dtsi	/^		cdc_pdm_lines_sus: pdm-lines-off-pins {$/;"	l
ext_pri_tlmm_lines_act	msm8916-pins.dtsi	/^		ext_pri_tlmm_lines_act: ext-pa-on-pins {$/;"	l
ext_pri_tlmm_lines_sus	msm8916-pins.dtsi	/^		ext_pri_tlmm_lines_sus: ext-pa-off-pins {$/;"	l
ext_pri_ws_act	msm8916-pins.dtsi	/^		ext_pri_ws_act: ext-pa-on-pins {$/;"	l
ext_pri_ws_sus	msm8916-pins.dtsi	/^		ext_pri_ws_sus: ext-pa-off-pins {$/;"	l
ext_mclk_tlmm_lines_act	msm8916-pins.dtsi	/^		ext_mclk_tlmm_lines_act: mclk-lines-on-pins {$/;"	l
ext_mclk_tlmm_lines_sus	msm8916-pins.dtsi	/^		ext_mclk_tlmm_lines_sus: mclk-lines-off-pins {$/;"	l
ext_sec_tlmm_lines_act	msm8916-pins.dtsi	/^		ext_sec_tlmm_lines_act: tlmm-lines-on-pins {$/;"	l
ext_sec_tlmm_lines_sus	msm8916-pins.dtsi	/^		ext_sec_tlmm_lines_sus: tlmm-lines-off-pins {$/;"	l
cdc_dmic_lines_act	msm8916-pins.dtsi	/^	cdc_dmic_lines_act: cdc-dmic-lines-on-state {$/;"	l
cdc_dmic_lines_sus	msm8916-pins.dtsi	/^	cdc_dmic_lines_sus: cdc-dmic-lines-off-state {$/;"	l
wcnss_pin_a	msm8916-pins.dtsi	/^	wcnss_pin_a: wcnss-active-state {$/;"	l
cci0_default	msm8916-pins.dtsi	/^	cci0_default: cci0-default-state {$/;"	l
camera_front_default	msm8916-pins.dtsi	/^	camera_front_default: camera-front-default-state {$/;"	l
camera_rear_default	msm8916-pins.dtsi	/^	camera_rear_default: camera-rear-default-state {$/;"	l
smd_rpm_regulators	msm8916-pm8916.dtsi	/^	smd_rpm_regulators: regulators {$/;"	l
pm8916_s3	msm8916-pm8916.dtsi	/^		pm8916_s3: s3 {};$/;"	l	label:smd_rpm_regulators
pm8916_s4	msm8916-pm8916.dtsi	/^		pm8916_s4: s4 {};$/;"	l	label:smd_rpm_regulators
pm8916_l1	msm8916-pm8916.dtsi	/^		pm8916_l1: l1 {};$/;"	l	label:smd_rpm_regulators
pm8916_l2	msm8916-pm8916.dtsi	/^		pm8916_l2: l2 {};$/;"	l	label:smd_rpm_regulators
pm8916_l4	msm8916-pm8916.dtsi	/^		pm8916_l4: l4 {};$/;"	l	label:smd_rpm_regulators
pm8916_l5	msm8916-pm8916.dtsi	/^		pm8916_l5: l5 {};$/;"	l	label:smd_rpm_regulators
pm8916_l6	msm8916-pm8916.dtsi	/^		pm8916_l6: l6 {};$/;"	l	label:smd_rpm_regulators
pm8916_l7	msm8916-pm8916.dtsi	/^		pm8916_l7: l7 {};$/;"	l	label:smd_rpm_regulators
pm8916_l8	msm8916-pm8916.dtsi	/^		pm8916_l8: l8 {};$/;"	l	label:smd_rpm_regulators
pm8916_l9	msm8916-pm8916.dtsi	/^		pm8916_l9: l9 {};$/;"	l	label:smd_rpm_regulators
pm8916_l10	msm8916-pm8916.dtsi	/^		pm8916_l10: l10 {};$/;"	l	label:smd_rpm_regulators
pm8916_l11	msm8916-pm8916.dtsi	/^		pm8916_l11: l11 {};$/;"	l	label:smd_rpm_regulators
pm8916_l12	msm8916-pm8916.dtsi	/^		pm8916_l12: l12 {};$/;"	l	label:smd_rpm_regulators
pm8916_l13	msm8916-pm8916.dtsi	/^		pm8916_l13: l13 {};$/;"	l	label:smd_rpm_regulators
pm8916_l14	msm8916-pm8916.dtsi	/^		pm8916_l14: l14 {};$/;"	l	label:smd_rpm_regulators
pm8916_l15	msm8916-pm8916.dtsi	/^		pm8916_l15: l15 {};$/;"	l	label:smd_rpm_regulators
pm8916_l16	msm8916-pm8916.dtsi	/^		pm8916_l16: l16 {};$/;"	l	label:smd_rpm_regulators
pm8916_l17	msm8916-pm8916.dtsi	/^		pm8916_l17: l17 {};$/;"	l	label:smd_rpm_regulators
pm8916_l18	msm8916-pm8916.dtsi	/^		pm8916_l18: l18 {};$/;"	l	label:smd_rpm_regulators
clk_pwm	msm8916-samsung-a2015-common.dtsi	/^	clk_pwm: pwm {$/;"	l
reg_motor_vdd	msm8916-samsung-a2015-common.dtsi	/^	reg_motor_vdd: regulator-motor-vdd {$/;"	l
reg_vdd_tsp_a	msm8916-samsung-a2015-common.dtsi	/^	reg_vdd_tsp_a: regulator-vdd-tsp-a {$/;"	l
muic	msm8916-samsung-a2015-common.dtsi	/^		muic: extcon@25 {$/;"	l
touchkey	msm8916-samsung-a2015-common.dtsi	/^		touchkey: touchkey@20 {$/;"	l
vibrator	msm8916-samsung-a2015-common.dtsi	/^	vibrator: vibrator {$/;"	l
accelerometer	msm8916-samsung-a2015-common.dtsi	/^	accelerometer: accelerometer@10 {$/;"	l
accel_int_default	msm8916-samsung-a2015-common.dtsi	/^	accel_int_default: accel-int-default-state {$/;"	l
fg_alert_default	msm8916-samsung-a2015-common.dtsi	/^	fg_alert_default: fg-alert-default-state {$/;"	l
gpio_keys_default	msm8916-samsung-a2015-common.dtsi	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
gpio_hall_sensor_default	msm8916-samsung-a2015-common.dtsi	/^	gpio_hall_sensor_default: gpio-hall-sensor-default-state {$/;"	l
mdss_default	msm8916-samsung-a2015-common.dtsi	/^	mdss_default: mdss-default-state {$/;"	l
mdss_sleep	msm8916-samsung-a2015-common.dtsi	/^	mdss_sleep: mdss-sleep-state {$/;"	l
motor_en_default	msm8916-samsung-a2015-common.dtsi	/^	motor_en_default: motor-en-default-state {$/;"	l
motor_pwm_default	msm8916-samsung-a2015-common.dtsi	/^	motor_pwm_default: motor-pwm-default-state {$/;"	l
muic_i2c_default	msm8916-samsung-a2015-common.dtsi	/^	muic_i2c_default: muic-i2c-default-state {$/;"	l
muic_int_default	msm8916-samsung-a2015-common.dtsi	/^	muic_int_default: muic-int-default-state {$/;"	l
nfc_default	msm8916-samsung-a2015-common.dtsi	/^	nfc_default: nfc-default-state {$/;"	l
nfc_i2c_default	msm8916-samsung-a2015-common.dtsi	/^	nfc_i2c_default: nfc-i2c-default-state {$/;"	l
tkey_default	msm8916-samsung-a2015-common.dtsi	/^	tkey_default: tkey-default-state {$/;"	l
tkey_i2c_default	msm8916-samsung-a2015-common.dtsi	/^	tkey_i2c_default: tkey-i2c-default-state {$/;"	l
tsp_en_default	msm8916-samsung-a2015-common.dtsi	/^	tsp_en_default: tsp-en-default-state {$/;"	l
ts_int_default	msm8916-samsung-a2015-common.dtsi	/^	ts_int_default: ts-int-default-state {$/;"	l
nfc_clk_req	msm8916-samsung-a2015-common.dtsi	/^	nfc_clk_req: nfc-clk-req-state {$/;"	l
reg_panel_vdd3	msm8916-samsung-a3u-eur.dts	/^	reg_panel_vdd3: regulator-panel-vdd3 {$/;"	l
reg_touch_key	msm8916-samsung-a3u-eur.dts	/^	reg_touch_key: regulator-touch-key {$/;"	l
reg_key_led	msm8916-samsung-a3u-eur.dts	/^	reg_key_led: regulator-key-led {$/;"	l
panel_in	msm8916-samsung-a3u-eur.dts	/^			panel_in: endpoint {$/;"	l
panel_vdd3_default	msm8916-samsung-a3u-eur.dts	/^	panel_vdd3_default: panel-vdd3-default-state {$/;"	l
tkey_en_default	msm8916-samsung-a3u-eur.dts	/^	tkey_en_default: tkey-en-default-state {$/;"	l
tkey_led_en_default	msm8916-samsung-a3u-eur.dts	/^	tkey_led_en_default: tkey-led-en-default-state {$/;"	l
reg_touch_key	msm8916-samsung-a5u-eur.dts	/^	reg_touch_key: regulator-touch-key {$/;"	l
tkey_en_default	msm8916-samsung-a5u-eur.dts	/^	tkey_en_default: tkey-en-default-state {$/;"	l
muic	msm8916-samsung-e2015-common.dtsi	/^		muic: extcon@14 {$/;"	l
reg_touch_key	msm8916-samsung-e2015-common.dtsi	/^	reg_touch_key: regulator-touch-key {$/;"	l
tkey_en_default	msm8916-samsung-e2015-common.dtsi	/^	tkey_en_default: tkey-en-default-state {$/;"	l
gpio_leds_default	msm8916-samsung-grandmax.dts	/^	gpio_leds_default: gpio-led-default-state {$/;"	l
accel_int_default	msm8916-samsung-gt5-common.dtsi	/^	accel_int_default: accel-int-default-state {$/;"	l
fuelgauge_int_default	msm8916-samsung-gt5-common.dtsi	/^	fuelgauge_int_default: fuelgauge-int-default-state {$/;"	l
gpio_keys_default	msm8916-samsung-gt5-common.dtsi	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
gpio_hall_sensor_default	msm8916-samsung-gt5-common.dtsi	/^	gpio_hall_sensor_default: gpio-hall-sensor-default-state {$/;"	l
clk_pwm	msm8916-samsung-gt510.dts	/^	clk_pwm: pwm {$/;"	l
reg_motor_vdd	msm8916-samsung-gt510.dts	/^	reg_motor_vdd: regulator-motor-vdd {$/;"	l
reg_tsp_1p8v	msm8916-samsung-gt510.dts	/^	reg_tsp_1p8v: regulator-tsp-1p8v {$/;"	l
reg_tsp_3p3v	msm8916-samsung-gt510.dts	/^	reg_tsp_3p3v: regulator-tsp-3p3v {$/;"	l
motor_en_default	msm8916-samsung-gt510.dts	/^	motor_en_default: motor-en-default-state {$/;"	l
motor_pwm_default	msm8916-samsung-gt510.dts	/^	motor_pwm_default: motor-pwm-default-state {$/;"	l
tsp_en_default	msm8916-samsung-gt510.dts	/^	tsp_en_default: tsp-en-default-state {$/;"	l
tsp_int_rst_default	msm8916-samsung-gt510.dts	/^	tsp_int_rst_default: tsp-int-rst-default-state {$/;"	l
reg_vdd_tsp	msm8916-samsung-gt58.dts	/^	reg_vdd_tsp: regulator-vdd-tsp {$/;"	l
reg_tsp_en_default	msm8916-samsung-gt58.dts	/^	reg_tsp_en_default: reg-tsp-en-default-state {$/;"	l
tsp_int_default	msm8916-samsung-gt58.dts	/^	tsp_int_default: tsp-int-default-state {$/;"	l
vibrator_en_default	msm8916-samsung-gt58.dts	/^	vibrator_en_default: vibrator-en-default-state {$/;"	l
gpio_hall_sensor	msm8916-samsung-j5-common.dtsi	/^	gpio_hall_sensor: gpio-hall-sensor {$/;"	l
i2c_muic	msm8916-samsung-j5-common.dtsi	/^	i2c_muic: i2c-muic {$/;"	l
muic	msm8916-samsung-j5-common.dtsi	/^		muic: extcon@25 {$/;"	l	label:i2c_muic
gpio_hall_sensor_default	msm8916-samsung-j5-common.dtsi	/^	gpio_hall_sensor_default: gpio-hall-sensor-default-state {$/;"	l
gpio_keys_default	msm8916-samsung-j5-common.dtsi	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
muic_i2c_default	msm8916-samsung-j5-common.dtsi	/^	muic_i2c_default: muic-i2c-default-state {$/;"	l
muic_int_default	msm8916-samsung-j5-common.dtsi	/^	muic_int_default: muic-int-default-state {$/;"	l
reg_vdd_tsp	msm8916-samsung-serranove.dts	/^	reg_vdd_tsp: regulator-vdd-tsp {$/;"	l
reg_touch_key	msm8916-samsung-serranove.dts	/^	reg_touch_key: regulator-touch-key {$/;"	l
reg_key_led	msm8916-samsung-serranove.dts	/^	reg_key_led: regulator-key-led {$/;"	l
muic	msm8916-samsung-serranove.dts	/^		muic: extcon@14 {$/;"	l
fg_alert_default	msm8916-samsung-serranove.dts	/^	fg_alert_default: fg-alert-default-state {$/;"	l
gpio_keys_default	msm8916-samsung-serranove.dts	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
gpio_hall_sensor_default	msm8916-samsung-serranove.dts	/^	gpio_hall_sensor_default: gpio-hall-sensor-default-state {$/;"	l
imu_irq_default	msm8916-samsung-serranove.dts	/^	imu_irq_default: imu-irq-default-state {$/;"	l
muic_i2c_default	msm8916-samsung-serranove.dts	/^	muic_i2c_default: muic-i2c-default-state {$/;"	l
muic_irq_default	msm8916-samsung-serranove.dts	/^	muic_irq_default: muic-irq-default-state {$/;"	l
nfc_default	msm8916-samsung-serranove.dts	/^	nfc_default: nfc-default-state {$/;"	l
nfc_i2c_default	msm8916-samsung-serranove.dts	/^	nfc_i2c_default: nfc-i2c-default-state {$/;"	l
tkey_default	msm8916-samsung-serranove.dts	/^	tkey_default: tkey-default-state {$/;"	l
tkey_en_default	msm8916-samsung-serranove.dts	/^	tkey_en_default: tkey-en-default-state {$/;"	l
tkey_i2c_default	msm8916-samsung-serranove.dts	/^	tkey_i2c_default: tkey-i2c-default-state {$/;"	l
tkey_led_en_default	msm8916-samsung-serranove.dts	/^	tkey_led_en_default: tkey-led-en-default-state {$/;"	l
tsp_en_default	msm8916-samsung-serranove.dts	/^	tsp_en_default: tsp-en-default-state {$/;"	l
tsp_irq_default	msm8916-samsung-serranove.dts	/^	tsp_irq_default: tsp-irq-default-state {$/;"	l
mpss_mem	msm8916-ufi.dtsi	/^		mpss_mem: mpss@86800000 {$/;"	l
gps_mem	msm8916-ufi.dtsi	/^		gps_mem: gps@8bd00000 {$/;"	l
button_restart	msm8916-ufi.dtsi	/^		button_restart: button-restart {$/;"	l
led_r	msm8916-ufi.dtsi	/^		led_r: led-r {$/;"	l
led_g	msm8916-ufi.dtsi	/^		led_g: led-g {$/;"	l
led_b	msm8916-ufi.dtsi	/^		led_b: led-b {$/;"	l
button_default	msm8916-ufi.dtsi	/^	button_default: button-default-state {$/;"	l
gpio_leds_default	msm8916-ufi.dtsi	/^	gpio_leds_default: gpio-leds-default-state {$/;"	l
sim_ctrl_default	msm8916-ufi.dtsi	/^	sim_ctrl_default: sim-ctrl-default-state {$/;"	l
flash_led	msm8916-wingtech-wt88047.dts	/^		flash_led: led {$/;"	l
usb_id	msm8916-wingtech-wt88047.dts	/^	usb_id: usb-id {$/;"	l
camera_flash_default	msm8916-wingtech-wt88047.dts	/^	camera_flash_default: camera-flash-default-state {$/;"	l
gpio_keys_default	msm8916-wingtech-wt88047.dts	/^	gpio_keys_default: gpio-keys-default-state {$/;"	l
imu_default	msm8916-wingtech-wt88047.dts	/^	imu_default: imu-default-state {$/;"	l
touchscreen_default	msm8916-wingtech-wt88047.dts	/^	touchscreen_default: touchscreen-default-state {$/;"	l
usb_id_default	msm8916-wingtech-wt88047.dts	/^	usb_id_default: usb-id-default-state {$/;"	l
mpss_mem	msm8916.dtsi	/^		mpss_mem: mpss@86800000 {$/;"	l
wcnss_mem	msm8916.dtsi	/^		wcnss_mem: wcnss@89300000 {$/;"	l
venus_mem	msm8916.dtsi	/^		venus_mem: venus@89900000 {$/;"	l
mba_mem	msm8916.dtsi	/^		mba_mem: mba@8ea00000 {$/;"	l
xo_board	msm8916.dtsi	/^		xo_board: xo-board {$/;"	l
sleep_clk	msm8916.dtsi	/^		sleep_clk: sleep-clk {$/;"	l
CPU0	msm8916.dtsi	/^		CPU0: cpu@0 {$/;"	l
CPU1	msm8916.dtsi	/^		CPU1: cpu@1 {$/;"	l
CPU2	msm8916.dtsi	/^		CPU2: cpu@2 {$/;"	l
CPU3	msm8916.dtsi	/^		CPU3: cpu@3 {$/;"	l
L2_0	msm8916.dtsi	/^		L2_0: l2-cache {$/;"	l
CPU_SLEEP_0	msm8916.dtsi	/^			CPU_SLEEP_0: cpu-sleep-0 {$/;"	l
CLUSTER_RET	msm8916.dtsi	/^			CLUSTER_RET: cluster-retention {$/;"	l
CLUSTER_PWRDN	msm8916.dtsi	/^			CLUSTER_PWRDN: cluster-gdhs {$/;"	l
cpu_opp_table	msm8916.dtsi	/^	cpu_opp_table: opp-table-cpu {$/;"	l
scm	msm8916.dtsi	/^		scm: scm {$/;"	l
CPU_PD0	msm8916.dtsi	/^		CPU_PD0: power-domain-cpu0 {$/;"	l
CPU_PD1	msm8916.dtsi	/^		CPU_PD1: power-domain-cpu1 {$/;"	l
CPU_PD2	msm8916.dtsi	/^		CPU_PD2: power-domain-cpu2 {$/;"	l
CPU_PD3	msm8916.dtsi	/^		CPU_PD3: power-domain-cpu3 {$/;"	l
CLUSTER_PD	msm8916.dtsi	/^		CLUSTER_PD: power-domain-cluster {$/;"	l
rpm_requests	msm8916.dtsi	/^			rpm_requests: rpm-requests {$/;"	l
rpmcc	msm8916.dtsi	/^				rpmcc: clock-controller {$/;"	l	label:rpm_requests
rpmpd	msm8916.dtsi	/^				rpmpd: power-controller {$/;"	l	label:rpm_requests
rpmpd_opp_table	msm8916.dtsi	/^					rpmpd_opp_table: opp-table {$/;"	l	label:rpm_requests.rpmpd
rpmpd_opp_ret	msm8916.dtsi	/^						rpmpd_opp_ret: opp1 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs_krait	msm8916.dtsi	/^						rpmpd_opp_svs_krait: opp2 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs_soc	msm8916.dtsi	/^						rpmpd_opp_svs_soc: opp3 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_nom	msm8916.dtsi	/^						rpmpd_opp_nom: opp4 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_turbo	msm8916.dtsi	/^						rpmpd_opp_turbo: opp5 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_super_turbo	msm8916.dtsi	/^						rpmpd_opp_super_turbo: opp6 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
hexagon_smp2p_out	msm8916.dtsi	/^		hexagon_smp2p_out: master-kernel {$/;"	l
hexagon_smp2p_in	msm8916.dtsi	/^		hexagon_smp2p_in: slave-kernel {$/;"	l
wcnss_smp2p_out	msm8916.dtsi	/^		wcnss_smp2p_out: master-kernel {$/;"	l
wcnss_smp2p_in	msm8916.dtsi	/^		wcnss_smp2p_in: slave-kernel {$/;"	l
apps_smsm	msm8916.dtsi	/^		apps_smsm: apps@0 {$/;"	l
hexagon_smsm	msm8916.dtsi	/^		hexagon_smsm: hexagon@1 {$/;"	l
wcnss_smsm	msm8916.dtsi	/^		wcnss_smsm: wcnss@6 {$/;"	l
soc	msm8916.dtsi	/^	soc: soc@0 {$/;"	l
qfprom	msm8916.dtsi	/^		qfprom: qfprom@5c000 {$/;"	l
tsens_base1	msm8916.dtsi	/^			tsens_base1: base1@d0 {$/;"	l	label:qfprom
tsens_s0_p1	msm8916.dtsi	/^			tsens_s0_p1: s0-p1@d0 {$/;"	l	label:qfprom
tsens_s0_p2	msm8916.dtsi	/^			tsens_s0_p2: s0-p2@d1 {$/;"	l	label:qfprom
tsens_s1_p1	msm8916.dtsi	/^			tsens_s1_p1: s1-p1@d2 {$/;"	l	label:qfprom
tsens_s1_p2	msm8916.dtsi	/^			tsens_s1_p2: s1-p2@d2 {$/;"	l	label:qfprom
tsens_s2_p1	msm8916.dtsi	/^			tsens_s2_p1: s2-p1@d3 {$/;"	l	label:qfprom
tsens_s2_p2	msm8916.dtsi	/^			tsens_s2_p2: s2-p2@d4 {$/;"	l	label:qfprom
tsens_s4_p1	msm8916.dtsi	/^			tsens_s4_p1: s4-p1@d4 {$/;"	l	label:qfprom
tsens_s4_p2	msm8916.dtsi	/^			tsens_s4_p2: s4-p2@d5 {$/;"	l	label:qfprom
tsens_s5_p1	msm8916.dtsi	/^			tsens_s5_p1: s5-p1@d5 {$/;"	l	label:qfprom
tsens_s5_p2	msm8916.dtsi	/^			tsens_s5_p2: s5-p2@d6 {$/;"	l	label:qfprom
tsens_base2	msm8916.dtsi	/^			tsens_base2: base2@d7 {$/;"	l	label:qfprom
tsens_mode	msm8916.dtsi	/^			tsens_mode: mode@ec {$/;"	l	label:qfprom
rpm_msg_ram	msm8916.dtsi	/^		rpm_msg_ram: sram@60000 {$/;"	l
bimc	msm8916.dtsi	/^		bimc: interconnect@400000 {$/;"	l
tsens	msm8916.dtsi	/^		tsens: thermal-sensor@4a9000 {$/;"	l
pcnoc	msm8916.dtsi	/^		pcnoc: interconnect@500000 {$/;"	l
snoc	msm8916.dtsi	/^		snoc: interconnect@580000 {$/;"	l
stm	msm8916.dtsi	/^		stm: stm@802000 {$/;"	l
stm_out	msm8916.dtsi	/^					stm_out: endpoint {$/;"	l	label:stm
cti0	msm8916.dtsi	/^		cti0: cti@810000 {$/;"	l
cti1	msm8916.dtsi	/^		cti1: cti@811000 {$/;"	l
tpiu	msm8916.dtsi	/^		tpiu: tpiu@820000 {$/;"	l
tpiu_in	msm8916.dtsi	/^					tpiu_in: endpoint {$/;"	l	label:tpiu
funnel0	msm8916.dtsi	/^		funnel0: funnel@821000 {$/;"	l
funnel0_in4	msm8916.dtsi	/^					funnel0_in4: endpoint {$/;"	l	label:funnel0
funnel0_in7	msm8916.dtsi	/^					funnel0_in7: endpoint {$/;"	l
funnel0_out	msm8916.dtsi	/^					funnel0_out: endpoint {$/;"	l
replicator	msm8916.dtsi	/^		replicator: replicator@824000 {$/;"	l
replicator_out0	msm8916.dtsi	/^					replicator_out0: endpoint {$/;"	l	label:replicator
replicator_out1	msm8916.dtsi	/^					replicator_out1: endpoint {$/;"	l
replicator_in	msm8916.dtsi	/^					replicator_in: endpoint {$/;"	l
etf	msm8916.dtsi	/^		etf: etf@825000 {$/;"	l
etf_in	msm8916.dtsi	/^					etf_in: endpoint {$/;"	l	label:etf
etf_out	msm8916.dtsi	/^					etf_out: endpoint {$/;"	l
etr	msm8916.dtsi	/^		etr: etr@826000 {$/;"	l
etr_in	msm8916.dtsi	/^					etr_in: endpoint {$/;"	l	label:etr
funnel1	msm8916.dtsi	/^		funnel1: funnel@841000 {	\/* APSS funnel only 4 inputs are used *\/$/;"	l
funnel1_in0	msm8916.dtsi	/^					funnel1_in0: endpoint {$/;"	l	label:funnel1
funnel1_in1	msm8916.dtsi	/^					funnel1_in1: endpoint {$/;"	l
funnel1_in2	msm8916.dtsi	/^					funnel1_in2: endpoint {$/;"	l
funnel1_in3	msm8916.dtsi	/^					funnel1_in3: endpoint {$/;"	l
funnel1_out	msm8916.dtsi	/^					funnel1_out: endpoint {$/;"	l
debug0	msm8916.dtsi	/^		debug0: debug@850000 {$/;"	l
debug1	msm8916.dtsi	/^		debug1: debug@852000 {$/;"	l
debug2	msm8916.dtsi	/^		debug2: debug@854000 {$/;"	l
debug3	msm8916.dtsi	/^		debug3: debug@856000 {$/;"	l
cti12	msm8916.dtsi	/^		cti12: cti@858000 {$/;"	l
cti13	msm8916.dtsi	/^		cti13: cti@859000 {$/;"	l
cti14	msm8916.dtsi	/^		cti14: cti@85a000 {$/;"	l
cti15	msm8916.dtsi	/^		cti15: cti@85b000 {$/;"	l
etm0	msm8916.dtsi	/^		etm0: etm@85c000 {$/;"	l
etm0_out	msm8916.dtsi	/^					etm0_out: endpoint {$/;"	l	label:etm0
etm1	msm8916.dtsi	/^		etm1: etm@85d000 {$/;"	l
etm1_out	msm8916.dtsi	/^					etm1_out: endpoint {$/;"	l	label:etm1
etm2	msm8916.dtsi	/^		etm2: etm@85e000 {$/;"	l
etm2_out	msm8916.dtsi	/^					etm2_out: endpoint {$/;"	l	label:etm2
etm3	msm8916.dtsi	/^		etm3: etm@85f000 {$/;"	l
etm3_out	msm8916.dtsi	/^					etm3_out: endpoint {$/;"	l	label:etm3
msmgpio	msm8916.dtsi	/^		msmgpio: pinctrl@1000000 {$/;"	l
gcc	msm8916.dtsi	/^		gcc: clock-controller@1800000 {$/;"	l
tcsr_mutex	msm8916.dtsi	/^		tcsr_mutex: hwlock@1905000 {$/;"	l
tcsr	msm8916.dtsi	/^		tcsr: syscon@1937000 {$/;"	l
mdss	msm8916.dtsi	/^		mdss: display-subsystem@1a00000 {$/;"	l
mdp	msm8916.dtsi	/^			mdp: display-controller@1a01000 {$/;"	l	label:mdss
mdp5_intf1_out	msm8916.dtsi	/^						mdp5_intf1_out: endpoint {$/;"	l	label:mdss.mdp
dsi0	msm8916.dtsi	/^			dsi0: dsi@1a98000 {$/;"	l
dsi0_in	msm8916.dtsi	/^						dsi0_in: endpoint {$/;"	l	label:dsi0
dsi0_out	msm8916.dtsi	/^						dsi0_out: endpoint {$/;"	l
dsi_phy0	msm8916.dtsi	/^			dsi_phy0: phy@1a98300 {$/;"	l
camss	msm8916.dtsi	/^		camss: camss@1b00000 {$/;"	l
cci	msm8916.dtsi	/^		cci: cci@1b0c000 {$/;"	l
cci_i2c0	msm8916.dtsi	/^			cci_i2c0: i2c-bus@0 {$/;"	l	label:cci
gpu_opp_table	msm8916.dtsi	/^			gpu_opp_table: opp-table {$/;"	l
venus	msm8916.dtsi	/^		venus: video-codec@1d00000 {$/;"	l
apps_iommu	msm8916.dtsi	/^		apps_iommu: iommu@1ef0000 {$/;"	l
gpu_iommu	msm8916.dtsi	/^		gpu_iommu: iommu@1f08000 {$/;"	l
spmi_bus	msm8916.dtsi	/^		spmi_bus: spmi@200f000 {$/;"	l
bam_dmux_dma	msm8916.dtsi	/^		bam_dmux_dma: dma-controller@4044000 {$/;"	l
mpss	msm8916.dtsi	/^		mpss: remoteproc@4080000 {$/;"	l
bam_dmux	msm8916.dtsi	/^			bam_dmux: bam-dmux {$/;"	l	label:mpss
sound	msm8916.dtsi	/^		sound: sound@7702000 {$/;"	l
lpass	msm8916.dtsi	/^		lpass: audio-controller@7708000 {$/;"	l
lpass_codec	msm8916.dtsi	/^		lpass_codec: audio-codec@771c000 {$/;"	l
sdhc_1	msm8916.dtsi	/^		sdhc_1: mmc@7824000 {$/;"	l
sdhc_2	msm8916.dtsi	/^		sdhc_2: mmc@7864000 {$/;"	l
blsp_dma	msm8916.dtsi	/^		blsp_dma: dma-controller@7884000 {$/;"	l
blsp1_uart1	msm8916.dtsi	/^		blsp1_uart1: serial@78af000 {$/;"	l
blsp1_uart2	msm8916.dtsi	/^		blsp1_uart2: serial@78b0000 {$/;"	l
blsp_i2c1	msm8916.dtsi	/^		blsp_i2c1: i2c@78b5000 {$/;"	l
blsp_spi1	msm8916.dtsi	/^		blsp_spi1: spi@78b5000 {$/;"	l
blsp_i2c2	msm8916.dtsi	/^		blsp_i2c2: i2c@78b6000 {$/;"	l
blsp_spi2	msm8916.dtsi	/^		blsp_spi2: spi@78b6000 {$/;"	l
blsp_i2c3	msm8916.dtsi	/^		blsp_i2c3: i2c@78b7000 {$/;"	l
blsp_spi3	msm8916.dtsi	/^		blsp_spi3: spi@78b7000 {$/;"	l
blsp_i2c4	msm8916.dtsi	/^		blsp_i2c4: i2c@78b8000 {$/;"	l
blsp_spi4	msm8916.dtsi	/^		blsp_spi4: spi@78b8000 {$/;"	l
blsp_i2c5	msm8916.dtsi	/^		blsp_i2c5: i2c@78b9000 {$/;"	l
blsp_spi5	msm8916.dtsi	/^		blsp_spi5: spi@78b9000 {$/;"	l
blsp_i2c6	msm8916.dtsi	/^		blsp_i2c6: i2c@78ba000 {$/;"	l
blsp_spi6	msm8916.dtsi	/^		blsp_spi6: spi@78ba000 {$/;"	l
usb	msm8916.dtsi	/^		usb: usb@78d9000 {$/;"	l
usb_hs_phy	msm8916.dtsi	/^				usb_hs_phy: phy {$/;"	l	label:usb
pronto	msm8916.dtsi	/^		pronto: remoteproc@a21b000 {$/;"	l
wcnss_ctrl	msm8916.dtsi	/^				wcnss_ctrl: wcnss {$/;"	l	label:pronto
intc	msm8916.dtsi	/^		intc: interrupt-controller@b000000 {$/;"	l
apcs	msm8916.dtsi	/^		apcs: mailbox@b011000 {$/;"	l
a53pll	msm8916.dtsi	/^		a53pll: clock@b016000 {$/;"	l
cpu0_acc	msm8916.dtsi	/^		cpu0_acc: power-manager@b088000 {$/;"	l
cpu0_saw	msm8916.dtsi	/^		cpu0_saw: power-manager@b089000 {$/;"	l
cpu1_acc	msm8916.dtsi	/^		cpu1_acc: power-manager@b098000 {$/;"	l
cpu1_saw	msm8916.dtsi	/^		cpu1_saw: power-manager@b099000 {$/;"	l
cpu2_acc	msm8916.dtsi	/^		cpu2_acc: power-manager@b0a8000 {$/;"	l
cpu2_saw	msm8916.dtsi	/^		cpu2_saw: power-manager@b0a9000 {$/;"	l
cpu3_acc	msm8916.dtsi	/^		cpu3_acc: power-manager@b0b8000 {$/;"	l
cpu3_saw	msm8916.dtsi	/^		cpu3_saw: power-manager@b0b9000 {$/;"	l
cpu0_1_alert0	msm8916.dtsi	/^				cpu0_1_alert0: trip-point0 {$/;"	l
cpu0_1_crit	msm8916.dtsi	/^				cpu0_1_crit: cpu-crit {$/;"	l
cpu2_3_alert0	msm8916.dtsi	/^				cpu2_3_alert0: trip-point0 {$/;"	l
cpu2_3_crit	msm8916.dtsi	/^				cpu2_3_crit: cpu-crit {$/;"	l
gpu_alert0	msm8916.dtsi	/^				gpu_alert0: trip-point0 {$/;"	l
gpu_crit	msm8916.dtsi	/^				gpu_crit: gpu-crit {$/;"	l
cam_alert0	msm8916.dtsi	/^				cam_alert0: trip-point0 {$/;"	l
modem_alert0	msm8916.dtsi	/^				modem_alert0: trip-point0 {$/;"	l
qseecom_mem	msm8953-motorola-potter.dts	/^		qseecom_mem: qseecom@84300000 {$/;"	l
cont_splash_mem	msm8953-motorola-potter.dts	/^		cont_splash_mem: cont-splash@90001000 {$/;"	l
vph_pwr	msm8953-motorola-potter.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
pm8953_s1	msm8953-motorola-potter.dts	/^		pm8953_s1: s1 {$/;"	l
pm8953_s3	msm8953-motorola-potter.dts	/^		pm8953_s3: s3 {$/;"	l
pm8953_s4	msm8953-motorola-potter.dts	/^		pm8953_s4: s4 {$/;"	l
pm8953_l1	msm8953-motorola-potter.dts	/^		pm8953_l1: l1 {$/;"	l
pm8953_l2	msm8953-motorola-potter.dts	/^		pm8953_l2: l2 {$/;"	l
pm8953_l3	msm8953-motorola-potter.dts	/^		pm8953_l3: l3 {$/;"	l
pm8953_l5	msm8953-motorola-potter.dts	/^		pm8953_l5: l5 {$/;"	l
pm8953_l6	msm8953-motorola-potter.dts	/^		pm8953_l6: l6 {$/;"	l
pm8953_l7	msm8953-motorola-potter.dts	/^		pm8953_l7: l7 {$/;"	l
pm8953_l8	msm8953-motorola-potter.dts	/^		pm8953_l8: l8 {$/;"	l
pm8953_l9	msm8953-motorola-potter.dts	/^		pm8953_l9: l9 {$/;"	l
pm8953_l10	msm8953-motorola-potter.dts	/^		pm8953_l10: l10 {$/;"	l
pm8953_l11	msm8953-motorola-potter.dts	/^		pm8953_l11: l11 {$/;"	l
pm8953_l12	msm8953-motorola-potter.dts	/^		pm8953_l12: l12 {$/;"	l
pm8953_l13	msm8953-motorola-potter.dts	/^		pm8953_l13: l13 {$/;"	l
pm8953_l15	msm8953-motorola-potter.dts	/^		pm8953_l15: l15 {$/;"	l
pm8953_l16	msm8953-motorola-potter.dts	/^		pm8953_l16: l16 {$/;"	l
pm8953_l17	msm8953-motorola-potter.dts	/^		pm8953_l17: l17 {$/;"	l
pm8953_l19	msm8953-motorola-potter.dts	/^		pm8953_l19: l19 {$/;"	l
pm8953_l22	msm8953-motorola-potter.dts	/^		pm8953_l22: l22 {$/;"	l
pm8953_l23	msm8953-motorola-potter.dts	/^		pm8953_l23: l23 {$/;"	l
ts_reset	msm8953-motorola-potter.dts	/^	ts_reset: ts-reset-state {$/;"	l
qseecom_mem	msm8953-xiaomi-daisy.dts	/^		qseecom_mem: qseecom@84a00000 {$/;"	l
adsp_fw_mem	msm8953-xiaomi-daisy.dts	/^		adsp_fw_mem: adsp@8d600000 {$/;"	l
wcnss_fw_mem	msm8953-xiaomi-daisy.dts	/^		wcnss_fw_mem: wcnss@8e800000 {$/;"	l
vph_pwr	msm8953-xiaomi-daisy.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
speaker_codec	msm8953-xiaomi-daisy.dts	/^	speaker_codec: audio-codec@3a {$/;"	l
pm8953_s1	msm8953-xiaomi-daisy.dts	/^		pm8953_s1: s1 {$/;"	l
pm8953_s3	msm8953-xiaomi-daisy.dts	/^		pm8953_s3: s3 {$/;"	l
pm8953_s4	msm8953-xiaomi-daisy.dts	/^		pm8953_s4: s4 {$/;"	l
pm8953_l1	msm8953-xiaomi-daisy.dts	/^		pm8953_l1: l1 {$/;"	l
pm8953_l2	msm8953-xiaomi-daisy.dts	/^		pm8953_l2: l2 {$/;"	l
pm8953_l3	msm8953-xiaomi-daisy.dts	/^		pm8953_l3: l3 {$/;"	l
pm8953_l5	msm8953-xiaomi-daisy.dts	/^		pm8953_l5: l5 {$/;"	l
pm8953_l6	msm8953-xiaomi-daisy.dts	/^		pm8953_l6: l6 {$/;"	l
pm8953_l7	msm8953-xiaomi-daisy.dts	/^		pm8953_l7: l7 {$/;"	l
pm8953_l8	msm8953-xiaomi-daisy.dts	/^		pm8953_l8: l8 {$/;"	l
pm8953_l9	msm8953-xiaomi-daisy.dts	/^		pm8953_l9: l9 {$/;"	l
pm8953_l10	msm8953-xiaomi-daisy.dts	/^		pm8953_l10: l10 {$/;"	l
pm8953_l11	msm8953-xiaomi-daisy.dts	/^		pm8953_l11: l11 {$/;"	l
pm8953_l12	msm8953-xiaomi-daisy.dts	/^		pm8953_l12: l12 {$/;"	l
pm8953_l13	msm8953-xiaomi-daisy.dts	/^		pm8953_l13: l13 {$/;"	l
pm8953_l16	msm8953-xiaomi-daisy.dts	/^		pm8953_l16: l16 {$/;"	l
pm8953_l17	msm8953-xiaomi-daisy.dts	/^		pm8953_l17: l17 {$/;"	l
pm8953_l19	msm8953-xiaomi-daisy.dts	/^		pm8953_l19: l19 {$/;"	l
pm8953_l22	msm8953-xiaomi-daisy.dts	/^		pm8953_l22: l22 {$/;"	l
pm8953_l23	msm8953-xiaomi-daisy.dts	/^		pm8953_l23: l23 {$/;"	l
speaker_amp	msm8953-xiaomi-mido.dts	/^	speaker_amp: audio-amplifier {$/;"	l
qseecom_mem	msm8953-xiaomi-mido.dts	/^		qseecom_mem: qseecom@84a00000 {$/;"	l
cont_splash_mem	msm8953-xiaomi-mido.dts	/^		cont_splash_mem: cont-splash@90001000 {$/;"	l
vph_pwr	msm8953-xiaomi-mido.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
pm8953_s1	msm8953-xiaomi-mido.dts	/^		pm8953_s1: s1 {$/;"	l
pm8953_s3	msm8953-xiaomi-mido.dts	/^		pm8953_s3: s3 {$/;"	l
pm8953_s4	msm8953-xiaomi-mido.dts	/^		pm8953_s4: s4 {$/;"	l
pm8953_l1	msm8953-xiaomi-mido.dts	/^		pm8953_l1: l1 {$/;"	l
pm8953_l2	msm8953-xiaomi-mido.dts	/^		pm8953_l2: l2 {$/;"	l
pm8953_l3	msm8953-xiaomi-mido.dts	/^		pm8953_l3: l3 {$/;"	l
pm8953_l5	msm8953-xiaomi-mido.dts	/^		pm8953_l5: l5 {$/;"	l
pm8953_l6	msm8953-xiaomi-mido.dts	/^		pm8953_l6: l6 {$/;"	l
pm8953_l7	msm8953-xiaomi-mido.dts	/^		pm8953_l7: l7 {$/;"	l
pm8953_l8	msm8953-xiaomi-mido.dts	/^		pm8953_l8: l8 {$/;"	l
pm8953_l9	msm8953-xiaomi-mido.dts	/^		pm8953_l9: l9 {$/;"	l
pm8953_l10	msm8953-xiaomi-mido.dts	/^		pm8953_l10: l10 {$/;"	l
pm8953_l11	msm8953-xiaomi-mido.dts	/^		pm8953_l11: l11 {$/;"	l
pm8953_l12	msm8953-xiaomi-mido.dts	/^		pm8953_l12: l12 {$/;"	l
pm8953_l13	msm8953-xiaomi-mido.dts	/^		pm8953_l13: l13 {$/;"	l
pm8953_l16	msm8953-xiaomi-mido.dts	/^		pm8953_l16: l16 {$/;"	l
pm8953_l17	msm8953-xiaomi-mido.dts	/^		pm8953_l17: l17 {$/;"	l
pm8953_l19	msm8953-xiaomi-mido.dts	/^		pm8953_l19: l19 {$/;"	l
pm8953_l22	msm8953-xiaomi-mido.dts	/^		pm8953_l22: l22 {$/;"	l
pm8953_l23	msm8953-xiaomi-mido.dts	/^		pm8953_l23: l23 {$/;"	l
ts_int_active	msm8953-xiaomi-mido.dts	/^	ts_int_active: ts-int-active-state {$/;"	l
qseecom_mem	msm8953-xiaomi-tissot.dts	/^		qseecom_mem: qseecom@84a00000 {$/;"	l
adsp_fw_mem	msm8953-xiaomi-tissot.dts	/^		adsp_fw_mem: adsp@8d600000 {$/;"	l
wcnss_fw_mem	msm8953-xiaomi-tissot.dts	/^		wcnss_fw_mem: wcnss@8e800000 {$/;"	l
vph_pwr	msm8953-xiaomi-tissot.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
max98927_codec	msm8953-xiaomi-tissot.dts	/^	max98927_codec: audio-codec@3a {$/;"	l
pm8953_s1	msm8953-xiaomi-tissot.dts	/^		pm8953_s1: s1 {$/;"	l
pm8953_s3	msm8953-xiaomi-tissot.dts	/^		pm8953_s3: s3 {$/;"	l
pm8953_s4	msm8953-xiaomi-tissot.dts	/^		pm8953_s4: s4 {$/;"	l
pm8953_l1	msm8953-xiaomi-tissot.dts	/^		pm8953_l1: l1 {$/;"	l
pm8953_l2	msm8953-xiaomi-tissot.dts	/^		pm8953_l2: l2 {$/;"	l
pm8953_l3	msm8953-xiaomi-tissot.dts	/^		pm8953_l3: l3 {$/;"	l
pm8953_l5	msm8953-xiaomi-tissot.dts	/^		pm8953_l5: l5 {$/;"	l
pm8953_l6	msm8953-xiaomi-tissot.dts	/^		pm8953_l6: l6 {$/;"	l
pm8953_l7	msm8953-xiaomi-tissot.dts	/^		pm8953_l7: l7 {$/;"	l
pm8953_l8	msm8953-xiaomi-tissot.dts	/^		pm8953_l8: l8 {$/;"	l
pm8953_l9	msm8953-xiaomi-tissot.dts	/^		pm8953_l9: l9 {$/;"	l
pm8953_l10	msm8953-xiaomi-tissot.dts	/^		pm8953_l10:l10 {$/;"	l
pm8953_l11	msm8953-xiaomi-tissot.dts	/^		pm8953_l11: l11 {$/;"	l
pm8953_l12	msm8953-xiaomi-tissot.dts	/^		pm8953_l12: l12 {$/;"	l
pm8953_l13	msm8953-xiaomi-tissot.dts	/^		pm8953_l13: l13 {$/;"	l
pm8953_l16	msm8953-xiaomi-tissot.dts	/^		pm8953_l16: l16 {$/;"	l
pm8953_l17	msm8953-xiaomi-tissot.dts	/^		pm8953_l17: l17 {$/;"	l
pm8953_l19	msm8953-xiaomi-tissot.dts	/^		pm8953_l19: l19 {$/;"	l
pm8953_l22	msm8953-xiaomi-tissot.dts	/^		pm8953_l22: l22 {$/;"	l
pm8953_l23	msm8953-xiaomi-tissot.dts	/^		pm8953_l23: l23 {$/;"	l
gpio_hall_sensor_default	msm8953-xiaomi-tissot.dts	/^	gpio_hall_sensor_default: gpio-hall-sensor-state {$/;"	l
ts_int_default	msm8953-xiaomi-tissot.dts	/^	ts_int_default: ts-int-default-state {$/;"	l
qseecom_mem	msm8953-xiaomi-vince.dts	/^		qseecom_mem: qseecom@84a00000 {$/;"	l
cont_splash_mem	msm8953-xiaomi-vince.dts	/^		cont_splash_mem: cont-splash@90001000 {$/;"	l
adsp_fw_mem	msm8953-xiaomi-vince.dts	/^		adsp_fw_mem: adsp@8d600000 {$/;"	l
wcnss_fw_mem	msm8953-xiaomi-vince.dts	/^		wcnss_fw_mem: wcnss@8e800000 {$/;"	l
vph_pwr	msm8953-xiaomi-vince.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
pm8953_s1	msm8953-xiaomi-vince.dts	/^		pm8953_s1: s1 {$/;"	l
pm8953_s3	msm8953-xiaomi-vince.dts	/^		pm8953_s3: s3 {$/;"	l
pm8953_s4	msm8953-xiaomi-vince.dts	/^		pm8953_s4: s4 {$/;"	l
pm8953_l1	msm8953-xiaomi-vince.dts	/^		pm8953_l1: l1 {$/;"	l
pm8953_l2	msm8953-xiaomi-vince.dts	/^		pm8953_l2: l2 {$/;"	l
pm8953_l3	msm8953-xiaomi-vince.dts	/^		pm8953_l3: l3 {$/;"	l
pm8953_l5	msm8953-xiaomi-vince.dts	/^		pm8953_l5: l5 {$/;"	l
pm8953_l6	msm8953-xiaomi-vince.dts	/^		pm8953_l6: l6 {$/;"	l
pm8953_l7	msm8953-xiaomi-vince.dts	/^		pm8953_l7: l7 {$/;"	l
pm8953_l8	msm8953-xiaomi-vince.dts	/^		pm8953_l8: l8 {$/;"	l
pm8953_l9	msm8953-xiaomi-vince.dts	/^		pm8953_l9: l9 {$/;"	l
pm8953_l10	msm8953-xiaomi-vince.dts	/^		pm8953_l10: l10 {$/;"	l
pm8953_l11	msm8953-xiaomi-vince.dts	/^		pm8953_l11: l11 {$/;"	l
pm8953_l12	msm8953-xiaomi-vince.dts	/^		pm8953_l12: l12 {$/;"	l
pm8953_l13	msm8953-xiaomi-vince.dts	/^		pm8953_l13: l13 {$/;"	l
pm8953_l16	msm8953-xiaomi-vince.dts	/^		pm8953_l16: l16 {$/;"	l
pm8953_l17	msm8953-xiaomi-vince.dts	/^		pm8953_l17: l17 {$/;"	l
pm8953_l19	msm8953-xiaomi-vince.dts	/^		pm8953_l19: l19 {$/;"	l
pm8953_l22	msm8953-xiaomi-vince.dts	/^		pm8953_l22: l22 {$/;"	l
pm8953_l23	msm8953-xiaomi-vince.dts	/^		pm8953_l23: l23 {$/;"	l
ts_reset_active	msm8953-xiaomi-vince.dts	/^	ts_reset_active: ts-reset-active-state {$/;"	l
ts_reset_suspend	msm8953-xiaomi-vince.dts	/^	ts_reset_suspend: ts-reset-suspend-state {$/;"	l
ts_int_active	msm8953-xiaomi-vince.dts	/^	ts_int_active: ts-int-active-state {$/;"	l
ts_int_suspend	msm8953-xiaomi-vince.dts	/^	ts_int_suspend: ts-int-suspend-state {$/;"	l
sleep_clk	msm8953.dtsi	/^		sleep_clk: sleep-clk {$/;"	l
xo_board	msm8953.dtsi	/^		xo_board: xo-board {$/;"	l
CPU0	msm8953.dtsi	/^		CPU0: cpu@0 {$/;"	l
CPU1	msm8953.dtsi	/^		CPU1: cpu@1 {$/;"	l
CPU2	msm8953.dtsi	/^		CPU2: cpu@2 {$/;"	l
CPU3	msm8953.dtsi	/^		CPU3: cpu@3 {$/;"	l
CPU4	msm8953.dtsi	/^		CPU4: cpu@100 {$/;"	l
CPU5	msm8953.dtsi	/^		CPU5: cpu@101 {$/;"	l
CPU6	msm8953.dtsi	/^		CPU6: cpu@102 {$/;"	l
CPU7	msm8953.dtsi	/^		CPU7: cpu@103 {$/;"	l
L2_0	msm8953.dtsi	/^		L2_0: l2-cache-0 {$/;"	l
L2_1	msm8953.dtsi	/^		L2_1: l2-cache-1 {$/;"	l
scm	msm8953.dtsi	/^		scm: scm {$/;"	l
zap_shader_region	msm8953.dtsi	/^		zap_shader_region: zap@81800000 {$/;"	l
qseecom_mem	msm8953.dtsi	/^		qseecom_mem: qseecom@85b00000 {$/;"	l
smem_mem	msm8953.dtsi	/^		smem_mem: smem@86300000 {$/;"	l
mpss_mem	msm8953.dtsi	/^		mpss_mem: mpss@86c00000 {$/;"	l
adsp_fw_mem	msm8953.dtsi	/^		adsp_fw_mem: adsp@8d600000 {$/;"	l
wcnss_fw_mem	msm8953.dtsi	/^		wcnss_fw_mem: wcnss@8e700000 {$/;"	l
dfps_data_mem	msm8953.dtsi	/^		dfps_data_mem: dfps-data@90000000 {$/;"	l
cont_splash_mem	msm8953.dtsi	/^		cont_splash_mem: cont-splash@90001000 {$/;"	l
venus_mem	msm8953.dtsi	/^		venus_mem: venus@91400000 {$/;"	l
mba_mem	msm8953.dtsi	/^		mba_mem: mba@92000000 {$/;"	l
rpm_requests	msm8953.dtsi	/^			rpm_requests: rpm-requests {$/;"	l
rpmcc	msm8953.dtsi	/^				rpmcc: rpmcc {$/;"	l	label:rpm_requests
rpmpd	msm8953.dtsi	/^				rpmpd: power-controller {$/;"	l	label:rpm_requests
rpmpd_opp_table	msm8953.dtsi	/^					rpmpd_opp_table: opp-table {$/;"	l	label:rpm_requests.rpmpd
rpmpd_opp_ret	msm8953.dtsi	/^						rpmpd_opp_ret: opp1 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_ret_plus	msm8953.dtsi	/^						rpmpd_opp_ret_plus: opp2 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_min_svs	msm8953.dtsi	/^						rpmpd_opp_min_svs: opp3 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_low_svs	msm8953.dtsi	/^						rpmpd_opp_low_svs: opp4 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs	msm8953.dtsi	/^						rpmpd_opp_svs: opp5 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs_plus	msm8953.dtsi	/^						rpmpd_opp_svs_plus: opp6 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_nom	msm8953.dtsi	/^						rpmpd_opp_nom: opp7 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_nom_plus	msm8953.dtsi	/^						rpmpd_opp_nom_plus: opp8 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_turbo	msm8953.dtsi	/^						rpmpd_opp_turbo: opp9 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
apps_smsm	msm8953.dtsi	/^		apps_smsm: apps@0 {$/;"	l
soc	msm8953.dtsi	/^	soc: soc@0 {$/;"	l
rpm_msg_ram	msm8953.dtsi	/^		rpm_msg_ram: sram@60000 {$/;"	l	label:soc
hsusb_phy	msm8953.dtsi	/^		hsusb_phy: phy@79000 {$/;"	l	label:soc
tsens0	msm8953.dtsi	/^		tsens0: thermal-sensor@4a9000 {$/;"	l
tlmm	msm8953.dtsi	/^		tlmm: pinctrl@1000000 {$/;"	l
uart_console_active	msm8953.dtsi	/^			uart_console_active: uart-console-active-state {$/;"	l	label:tlmm
uart_console_sleep	msm8953.dtsi	/^			uart_console_sleep: uart-console-sleep-state {$/;"	l	label:tlmm
sdc1_clk_on	msm8953.dtsi	/^			sdc1_clk_on: sdc1-clk-on-state {$/;"	l	label:tlmm
sdc1_clk_off	msm8953.dtsi	/^			sdc1_clk_off: sdc1-clk-off-state {$/;"	l	label:tlmm
sdc1_cmd_on	msm8953.dtsi	/^			sdc1_cmd_on: sdc1-cmd-on-state {$/;"	l	label:tlmm
sdc1_cmd_off	msm8953.dtsi	/^			sdc1_cmd_off: sdc1-cmd-off-state {$/;"	l	label:tlmm
sdc1_data_on	msm8953.dtsi	/^			sdc1_data_on: sdc1-data-on-state {$/;"	l	label:tlmm
sdc1_data_off	msm8953.dtsi	/^			sdc1_data_off: sdc1-data-off-state {$/;"	l	label:tlmm
sdc1_rclk_on	msm8953.dtsi	/^			sdc1_rclk_on: sdc1-rclk-on-state {$/;"	l	label:tlmm
sdc1_rclk_off	msm8953.dtsi	/^			sdc1_rclk_off: sdc1-rclk-off-state {$/;"	l	label:tlmm
sdc2_clk_on	msm8953.dtsi	/^			sdc2_clk_on: sdc2-clk-on-state {$/;"	l	label:tlmm
sdc2_clk_off	msm8953.dtsi	/^			sdc2_clk_off: sdc2-clk-off-state {$/;"	l	label:tlmm
sdc2_cmd_on	msm8953.dtsi	/^			sdc2_cmd_on: sdc2-cmd-on-state {$/;"	l	label:tlmm
sdc2_cmd_off	msm8953.dtsi	/^			sdc2_cmd_off: sdc2-cmd-off-state {$/;"	l	label:tlmm
sdc2_data_on	msm8953.dtsi	/^			sdc2_data_on: sdc2-data-on-state {$/;"	l	label:tlmm
sdc2_data_off	msm8953.dtsi	/^			sdc2_data_off: sdc2-data-off-state {$/;"	l	label:tlmm
sdc2_cd_on	msm8953.dtsi	/^			sdc2_cd_on: cd-on-state {$/;"	l	label:tlmm
sdc2_cd_off	msm8953.dtsi	/^			sdc2_cd_off: cd-off-state {$/;"	l	label:tlmm
gpio_key_default	msm8953.dtsi	/^			gpio_key_default: gpio-key-default-state {$/;"	l	label:tlmm
i2c_1_default	msm8953.dtsi	/^			i2c_1_default: i2c-1-default-state {$/;"	l	label:tlmm
i2c_1_sleep	msm8953.dtsi	/^			i2c_1_sleep: i2c-1-sleep-state {$/;"	l	label:tlmm
i2c_2_default	msm8953.dtsi	/^			i2c_2_default: i2c-2-default-state {$/;"	l	label:tlmm
i2c_2_sleep	msm8953.dtsi	/^			i2c_2_sleep: i2c-2-sleep-state {$/;"	l	label:tlmm
i2c_3_default	msm8953.dtsi	/^			i2c_3_default: i2c-3-default-state {$/;"	l	label:tlmm
i2c_3_sleep	msm8953.dtsi	/^			i2c_3_sleep: i2c-3-sleep-state {$/;"	l	label:tlmm
i2c_4_default	msm8953.dtsi	/^			i2c_4_default: i2c-4-default-state {$/;"	l	label:tlmm
i2c_4_sleep	msm8953.dtsi	/^			i2c_4_sleep: i2c-4-sleep-state {$/;"	l	label:tlmm
i2c_5_default	msm8953.dtsi	/^			i2c_5_default: i2c-5-default-state {$/;"	l	label:tlmm
i2c_5_sleep	msm8953.dtsi	/^			i2c_5_sleep: i2c-5-sleep-state {$/;"	l	label:tlmm
i2c_6_default	msm8953.dtsi	/^			i2c_6_default: i2c-6-default-state {$/;"	l	label:tlmm
i2c_6_sleep	msm8953.dtsi	/^			i2c_6_sleep: i2c-6-sleep-state {$/;"	l	label:tlmm
i2c_7_default	msm8953.dtsi	/^			i2c_7_default: i2c-7-default-state {$/;"	l	label:tlmm
i2c_7_sleep	msm8953.dtsi	/^			i2c_7_sleep: i2c-7-sleep-state {$/;"	l	label:tlmm
i2c_8_default	msm8953.dtsi	/^			i2c_8_default: i2c-8-default-state {$/;"	l	label:tlmm
i2c_8_sleep	msm8953.dtsi	/^			i2c_8_sleep: i2c-8-sleep-state {$/;"	l	label:tlmm
gcc	msm8953.dtsi	/^		gcc: clock-controller@1800000 {$/;"	l
tcsr_mutex	msm8953.dtsi	/^		tcsr_mutex: hwlock@1905000 {$/;"	l
tcsr	msm8953.dtsi	/^		tcsr: syscon@1937000 {$/;"	l
tcsr_phy_clk_scheme_sel	msm8953.dtsi	/^		tcsr_phy_clk_scheme_sel: syscon@193f044 {$/;"	l
mdss	msm8953.dtsi	/^		mdss: display-subsystem@1a00000 {$/;"	l
mdp	msm8953.dtsi	/^			mdp: display-controller@1a01000 {$/;"	l	label:mdss
mdp5_intf1_out	msm8953.dtsi	/^						mdp5_intf1_out: endpoint {$/;"	l	label:mdss.mdp
mdp5_intf2_out	msm8953.dtsi	/^						mdp5_intf2_out: endpoint {$/;"	l	label:mdss
dsi0	msm8953.dtsi	/^			dsi0: dsi@1a94000 {$/;"	l
dsi0_in	msm8953.dtsi	/^						dsi0_in: endpoint {$/;"	l	label:dsi0
dsi0_out	msm8953.dtsi	/^						dsi0_out: endpoint {$/;"	l
dsi0_phy	msm8953.dtsi	/^			dsi0_phy: phy@1a94400 {$/;"	l
dsi1	msm8953.dtsi	/^			dsi1: dsi@1a96000 {$/;"	l
dsi1_in	msm8953.dtsi	/^						dsi1_in: endpoint {$/;"	l	label:dsi1
dsi1_out	msm8953.dtsi	/^						dsi1_out: endpoint {$/;"	l
dsi1_phy	msm8953.dtsi	/^			dsi1_phy: phy@1a96400 {$/;"	l
apps_iommu	msm8953.dtsi	/^		apps_iommu: iommu@1e00000 {$/;"	l
spmi_bus	msm8953.dtsi	/^		spmi_bus: spmi@200f000 {$/;"	l
usb3	msm8953.dtsi	/^		usb3: usb@70f8800 {$/;"	l
usb3_dwc3	msm8953.dtsi	/^			usb3_dwc3: usb@7000000 {$/;"	l	label:usb3
sdhc_1	msm8953.dtsi	/^		sdhc_1: mmc@7824900 {$/;"	l
sdhc1_opp_table	msm8953.dtsi	/^			sdhc1_opp_table: opp-table-sdhc1 {$/;"	l	label:sdhc_1
sdhc_2	msm8953.dtsi	/^		sdhc_2: mmc@7864900 {$/;"	l
sdhc2_opp_table	msm8953.dtsi	/^			sdhc2_opp_table: opp-table-sdhc2 {$/;"	l	label:sdhc_2
uart_0	msm8953.dtsi	/^		uart_0: serial@78af000 {$/;"	l
i2c_1	msm8953.dtsi	/^		i2c_1: i2c@78b5000 {$/;"	l
i2c_2	msm8953.dtsi	/^		i2c_2: i2c@78b6000 {$/;"	l
i2c_3	msm8953.dtsi	/^		i2c_3: i2c@78b7000 {$/;"	l
i2c_4	msm8953.dtsi	/^		i2c_4: i2c@78b8000 {$/;"	l
i2c_5	msm8953.dtsi	/^		i2c_5: i2c@7af5000 {$/;"	l
i2c_6	msm8953.dtsi	/^		i2c_6: i2c@7af6000 {$/;"	l
i2c_7	msm8953.dtsi	/^		i2c_7: i2c@7af7000 {$/;"	l
i2c_8	msm8953.dtsi	/^		i2c_8: i2c@7af8000 {$/;"	l
intc	msm8953.dtsi	/^		intc: interrupt-controller@b000000 {$/;"	l
apcs	msm8953.dtsi	/^		apcs: mailbox@b011000 {$/;"	l
cpu0_alert	msm8953.dtsi	/^				cpu0_alert: trip-point0 {$/;"	l
cpu0_crit	msm8953.dtsi	/^				cpu0_crit: crit {$/;"	l
cpu1_alert	msm8953.dtsi	/^				cpu1_alert: trip-point0 {$/;"	l
cpu1_crit	msm8953.dtsi	/^				cpu1_crit: crit {$/;"	l
cpu2_alert	msm8953.dtsi	/^				cpu2_alert: trip-point0 {$/;"	l
cpu2_crit	msm8953.dtsi	/^				cpu2_crit: crit {$/;"	l
cpu3_alert	msm8953.dtsi	/^				cpu3_alert: trip-point0 {$/;"	l
cpu3_crit	msm8953.dtsi	/^				cpu3_crit: crit {$/;"	l
cpu4_alert	msm8953.dtsi	/^				cpu4_alert: trip-point0 {$/;"	l
cpu4_crit	msm8953.dtsi	/^				cpu4_crit: crit {$/;"	l
cpu5_alert	msm8953.dtsi	/^				cpu5_alert: trip-point0 {$/;"	l
cpu5_crit	msm8953.dtsi	/^				cpu5_crit: crit {$/;"	l
cpu6_alert	msm8953.dtsi	/^				cpu6_alert: trip-point0 {$/;"	l
cpu6_crit	msm8953.dtsi	/^				cpu6_crit: crit {$/;"	l
cpu7_alert	msm8953.dtsi	/^				cpu7_alert: trip-point0 {$/;"	l
cpu7_crit	msm8953.dtsi	/^				cpu7_crit: crit {$/;"	l
usbphy_1p2	msm8956-sony-xperia-loire.dtsi	/^	usbphy_1p2: regulator-usbphy-1p2 {$/;"	l
vph_pwr	msm8956-sony-xperia-loire.dtsi	/^	vph_pwr: regulator-vph-pwr {$/;"	l
pm8004_s2	msm8956-sony-xperia-loire.dtsi	/^	pm8004_s2: s2 {$/;"	l
pm8004_s5	msm8956-sony-xperia-loire.dtsi	/^	pm8004_s5: s5 {$/;"	l
pm8950_spmi_s5	msm8956-sony-xperia-loire.dtsi	/^	pm8950_spmi_s5: s5 {$/;"	l
pm8950_regulators	msm8956-sony-xperia-loire.dtsi	/^	pm8950_regulators: regulators {$/;"	l
pm8950_s1	msm8956-sony-xperia-loire.dtsi	/^		pm8950_s1: s1 {$/;"	l	label:pm8950_regulators
pm8950_s3	msm8956-sony-xperia-loire.dtsi	/^		pm8950_s3: s3 {$/;"	l	label:pm8950_regulators
pm8950_s4	msm8956-sony-xperia-loire.dtsi	/^		pm8950_s4: s4 {$/;"	l	label:pm8950_regulators
pm8950_l1	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l1: l1 {$/;"	l	label:pm8950_regulators
pm8950_l2	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l2: l2 {$/;"	l	label:pm8950_regulators
pm8950_l3	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l3: l3 {$/;"	l	label:pm8950_regulators
pm8950_l5	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l5: l5 {$/;"	l	label:pm8950_regulators
pm8950_l6	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l6: l6 {$/;"	l	label:pm8950_regulators
pm8950_l7	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l7: l7 {$/;"	l	label:pm8950_regulators
pm8950_l8	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l8: l8 {$/;"	l	label:pm8950_regulators
pm8950_l9	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l9: l9 {$/;"	l	label:pm8950_regulators
pm8950_l10	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l10: l10 {$/;"	l	label:pm8950_regulators
pm8950_l11	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l11: l11 {$/;"	l	label:pm8950_regulators
pm8950_l12	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l12: l12 {$/;"	l	label:pm8950_regulators
pm8950_l13	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l13: l13 {$/;"	l	label:pm8950_regulators
pm8950_l14	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l14: l14 {$/;"	l	label:pm8950_regulators
pm8950_l15	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l15: l15 {$/;"	l	label:pm8950_regulators
pm8950_l16	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l16: l16 {$/;"	l	label:pm8950_regulators
pm8950_l17	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l17: l17 {$/;"	l	label:pm8950_regulators
pm8950_l22	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l22: l22 {$/;"	l	label:pm8950_regulators
pm8950_l23	msm8956-sony-xperia-loire.dtsi	/^		pm8950_l23: l23 {$/;"	l	label:pm8950_regulators
CPU0	msm8976.dtsi	/^		CPU0: cpu@0 {$/;"	l
CPU1	msm8976.dtsi	/^		CPU1: cpu@1 {$/;"	l
CPU2	msm8976.dtsi	/^		CPU2: cpu@2 {$/;"	l
CPU3	msm8976.dtsi	/^		CPU3: cpu@3 {$/;"	l
CPU4	msm8976.dtsi	/^		CPU4: cpu@100 {$/;"	l
CPU5	msm8976.dtsi	/^		CPU5: cpu@101 {$/;"	l
CPU6	msm8976.dtsi	/^		CPU6: cpu@102 {$/;"	l
CPU7	msm8976.dtsi	/^		CPU7: cpu@103 {$/;"	l
little_cpu_sleep_0	msm8976.dtsi	/^			little_cpu_sleep_0: cpu-sleep-0-0 {$/;"	l
big_cpu_sleep_0	msm8976.dtsi	/^			big_cpu_sleep_0: cpu-sleep-1-0 {$/;"	l
big_cpu_sleep_1	msm8976.dtsi	/^			big_cpu_sleep_1: cpu-sleep-1-1 {$/;"	l
l2_0	msm8976.dtsi	/^		l2_0: l2-cache0 {$/;"	l
l2_1	msm8976.dtsi	/^		l2_1: l2-cache1 {$/;"	l
scm	msm8976.dtsi	/^		scm: scm {$/;"	l
pmu	msm8976.dtsi	/^	pmu: pmu {$/;"	l
mpss_mem	msm8976.dtsi	/^		mpss_mem: mpss@86c00000 {$/;"	l
lpass_mem	msm8976.dtsi	/^		lpass_mem: lpass@8c200000 {$/;"	l
venus_mem	msm8976.dtsi	/^		venus_mem: memory@8da00000 {$/;"	l
adsp_smp2p_out	msm8976.dtsi	/^		adsp_smp2p_out: master-kernel {$/;"	l
adsp_smp2p_in	msm8976.dtsi	/^		adsp_smp2p_in: slave-kernel {$/;"	l
modem_smp2p_out	msm8976.dtsi	/^		modem_smp2p_out: master-kernel {$/;"	l
modem_smp2p_in	msm8976.dtsi	/^		modem_smp2p_in: slave-kernel {$/;"	l
wcnss_smp2p_out	msm8976.dtsi	/^		wcnss_smp2p_out: master-kernel {$/;"	l
wcnss_smp2p_in	msm8976.dtsi	/^		wcnss_smp2p_in: slave-kernel {$/;"	l
rpm_requests	msm8976.dtsi	/^			rpm_requests: rpm-requests {$/;"	l
rpmcc	msm8976.dtsi	/^				rpmcc: clock-controller {$/;"	l	label:rpm_requests
rpmpd	msm8976.dtsi	/^				rpmpd: power-controller {$/;"	l	label:rpm_requests
rpmpd_opp_table	msm8976.dtsi	/^					rpmpd_opp_table: opp-table {$/;"	l	label:rpm_requests.rpmpd
rpmpd_opp_ret	msm8976.dtsi	/^						rpmpd_opp_ret: opp1 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_ret_plus	msm8976.dtsi	/^						rpmpd_opp_ret_plus: opp2 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_min_svs	msm8976.dtsi	/^						rpmpd_opp_min_svs: opp3 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_low_svs	msm8976.dtsi	/^						rpmpd_opp_low_svs: opp4 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs	msm8976.dtsi	/^						rpmpd_opp_svs: opp5 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs_plus	msm8976.dtsi	/^						rpmpd_opp_svs_plus: opp6 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_nom	msm8976.dtsi	/^						rpmpd_opp_nom: opp7 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_nom_plus	msm8976.dtsi	/^						rpmpd_opp_nom_plus: opp8 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_turbo	msm8976.dtsi	/^						rpmpd_opp_turbo: opp9 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_turbo_no_cpr	msm8976.dtsi	/^						rpmpd_opp_turbo_no_cpr: opp10 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_turbo_high	msm8976.dtsi	/^						rpmpd_opp_turbo_high: opp111 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
apps_smsm	msm8976.dtsi	/^		apps_smsm: apps@0 {$/;"	l
hexagon_smsm	msm8976.dtsi	/^		hexagon_smsm: hexagon@1 {$/;"	l
wcnss_smsm	msm8976.dtsi	/^		wcnss_smsm: wcnss@6 {$/;"	l
soc	msm8976.dtsi	/^	soc: soc@0 {$/;"	l
rpm_msg_ram	msm8976.dtsi	/^		rpm_msg_ram: sram@60000 {$/;"	l
usb_hs_phy	msm8976.dtsi	/^		usb_hs_phy: phy@6c000 {$/;"	l
qfprom	msm8976.dtsi	/^		qfprom: qfprom@a4000 {$/;"	l
tsens_base1	msm8976.dtsi	/^			tsens_base1: base1@218 {$/;"	l	label:qfprom
tsens_s0_p1	msm8976.dtsi	/^			tsens_s0_p1: s0-p1@219 {$/;"	l	label:qfprom
tsens_s0_p2	msm8976.dtsi	/^			tsens_s0_p2: s0-p2@219 {$/;"	l	label:qfprom
tsens_s1_p1	msm8976.dtsi	/^			tsens_s1_p1: s1-p1@21a {$/;"	l	label:qfprom
tsens_s1_p2	msm8976.dtsi	/^			tsens_s1_p2: s1-p2@21b {$/;"	l	label:qfprom
tsens_s2_p1	msm8976.dtsi	/^			tsens_s2_p1: s2-p1@21c {$/;"	l	label:qfprom
tsens_s2_p2	msm8976.dtsi	/^			tsens_s2_p2: s2-p2@21c {$/;"	l	label:qfprom
tsens_s3_p1	msm8976.dtsi	/^			tsens_s3_p1: s3-p1@21d {$/;"	l	label:qfprom
tsens_s3_p2	msm8976.dtsi	/^			tsens_s3_p2: s3-p2@21e {$/;"	l	label:qfprom
tsens_base2	msm8976.dtsi	/^			tsens_base2: base2@220 {$/;"	l	label:qfprom
tsens_s4_p1	msm8976.dtsi	/^			tsens_s4_p1: s4-p1@221 {$/;"	l	label:qfprom
tsens_s4_p2	msm8976.dtsi	/^			tsens_s4_p2: s4-p2@221 {$/;"	l	label:qfprom
tsens_s5_p1	msm8976.dtsi	/^			tsens_s5_p1: s5-p1@222 {$/;"	l	label:qfprom
tsens_s5_p2	msm8976.dtsi	/^			tsens_s5_p2: s5-p2@223 {$/;"	l	label:qfprom
tsens_s6_p1	msm8976.dtsi	/^			tsens_s6_p1: s6-p1@224 {$/;"	l	label:qfprom
tsens_s6_p2	msm8976.dtsi	/^			tsens_s6_p2: s6-p2@224 {$/;"	l	label:qfprom
tsens_s7_p1	msm8976.dtsi	/^			tsens_s7_p1: s7-p1@225 {$/;"	l	label:qfprom
tsens_s7_p2	msm8976.dtsi	/^			tsens_s7_p2: s7-p2@226 {$/;"	l	label:qfprom
tsens_mode	msm8976.dtsi	/^			tsens_mode: mode@228 {$/;"	l	label:qfprom
tsens_s8_p1	msm8976.dtsi	/^			tsens_s8_p1: s8-p1@228 {$/;"	l	label:qfprom
tsens_s8_p2	msm8976.dtsi	/^			tsens_s8_p2: s8-p2@229 {$/;"	l	label:qfprom
tsens_s9_p1	msm8976.dtsi	/^			tsens_s9_p1: s9-p1@229 {$/;"	l	label:qfprom
tsens_s9_p2	msm8976.dtsi	/^			tsens_s9_p2: s9-p2@22a {$/;"	l	label:qfprom
tsens_s10_p1	msm8976.dtsi	/^			tsens_s10_p1: s10-p1@22b {$/;"	l	label:qfprom
tsens_s10_p2	msm8976.dtsi	/^			tsens_s10_p2: s10-p2@22c {$/;"	l	label:qfprom
tsens	msm8976.dtsi	/^		tsens: thermal-sensor@4a9000 {$/;"	l
tlmm	msm8976.dtsi	/^		tlmm: pinctrl@1000000 {$/;"	l
spi1_default	msm8976.dtsi	/^			spi1_default: spi0-default-state {$/;"	l	label:tlmm
spi1_sleep	msm8976.dtsi	/^			spi1_sleep: spi0-sleep-state {$/;"	l
blsp1_i2c2_default	msm8976.dtsi	/^			blsp1_i2c2_default: blsp1-i2c2-default-state {$/;"	l
blsp1_i2c2_sleep	msm8976.dtsi	/^			blsp1_i2c2_sleep: blsp1-i2c2-sleep-state {$/;"	l
blsp1_i2c4_default	msm8976.dtsi	/^			blsp1_i2c4_default: blsp1-i2c4-default-state {$/;"	l
blsp1_i2c4_sleep	msm8976.dtsi	/^			blsp1_i2c4_sleep: blsp1-i2c4-sleep-state {$/;"	l
blsp2_uart2_active	msm8976.dtsi	/^			blsp2_uart2_active: blsp2-uart2-active-state {$/;"	l
blsp2_uart2_sleep	msm8976.dtsi	/^			blsp2_uart2_sleep: blsp2-uart2-sleep-state {$/;"	l
blsp2_i2c2_default	msm8976.dtsi	/^			blsp2_i2c2_default: blsp2-i2c2-default-state {$/;"	l
blsp2_i2c2_sleep	msm8976.dtsi	/^			blsp2_i2c2_sleep: blsp2-i2c2-sleep-state {$/;"	l
blsp2_i2c4_default	msm8976.dtsi	/^			blsp2_i2c4_default: blsp2-i2c4-default-state {$/;"	l
blsp2_i2c4_sleep	msm8976.dtsi	/^			blsp2_i2c4_sleep: blsp2-i2c4-sleep-state {$/;"	l
gcc	msm8976.dtsi	/^		gcc: clock-controller@1800000 {$/;"	l
tcsr_mutex	msm8976.dtsi	/^		tcsr_mutex: hwlock@1905000 {$/;"	l
tcsr	msm8976.dtsi	/^		tcsr: syscon@1937000 {$/;"	l
spmi_bus	msm8976.dtsi	/^		spmi_bus: spmi@200f000 {$/;"	l
sdhc_1	msm8976.dtsi	/^		sdhc_1: mmc@7824000 {$/;"	l
sdhc_2	msm8976.dtsi	/^		sdhc_2: mmc@7864000 {$/;"	l
blsp1_dma	msm8976.dtsi	/^		blsp1_dma: dma-controller@7884000 {$/;"	l
blsp1_uart1	msm8976.dtsi	/^		blsp1_uart1: serial@78af000 {$/;"	l
blsp1_uart2	msm8976.dtsi	/^		blsp1_uart2: serial@78b0000 {$/;"	l
blsp1_spi1	msm8976.dtsi	/^		blsp1_spi1: spi@78b5000 {$/;"	l
blsp1_i2c2	msm8976.dtsi	/^		blsp1_i2c2: i2c@78b6000 {$/;"	l
blsp1_i2c4	msm8976.dtsi	/^		blsp1_i2c4: i2c@78b8000 {$/;"	l
otg	msm8976.dtsi	/^		otg: usb@78db000 {$/;"	l
sdhc_3	msm8976.dtsi	/^		sdhc_3: mmc@7a24000 {$/;"	l
blsp2_dma	msm8976.dtsi	/^		blsp2_dma: dma-controller@7ac4000 {$/;"	l
blsp2_uart2	msm8976.dtsi	/^		blsp2_uart2: serial@7af0000 {$/;"	l
blsp2_i2c2	msm8976.dtsi	/^		blsp2_i2c2: i2c@7af6000 {$/;"	l
blsp2_i2c4	msm8976.dtsi	/^		blsp2_i2c4: i2c@7af8000 {$/;"	l
intc	msm8976.dtsi	/^		intc: interrupt-controller@b000000 {$/;"	l
apcs	msm8976.dtsi	/^		apcs: mailbox@b011000 {$/;"	l
imem	msm8976.dtsi	/^		imem: sram@8600000 {$/;"	l
aoss0_alert0	msm8976.dtsi	/^				aoss0_alert0: trip-point0 {$/;"	l
modem_alert0	msm8976.dtsi	/^				modem_alert0: trip-point0 {$/;"	l
qdsp_alert0	msm8976.dtsi	/^				qdsp_alert0: trip-point0 {$/;"	l
cam_isp_alert0	msm8976.dtsi	/^				cam_isp_alert0: trip-point0 {$/;"	l
cpu4_alert0	msm8976.dtsi	/^				cpu4_alert0: trip-point0 {$/;"	l
cpu4_alert1	msm8976.dtsi	/^				cpu4_alert1: trip-point1 {$/;"	l
cpu4_crit	msm8976.dtsi	/^				cpu4_crit: cpu-crit {$/;"	l
cpu5_alert0	msm8976.dtsi	/^				cpu5_alert0: trip-point0 {$/;"	l
cpu5_alert1	msm8976.dtsi	/^				cpu5_alert1: trip-point1 {$/;"	l
cpu5_crit	msm8976.dtsi	/^				cpu5_crit: cpu-crit {$/;"	l
cpu6_alert0	msm8976.dtsi	/^				cpu6_alert0: trip-point0 {$/;"	l
cpu6_alert1	msm8976.dtsi	/^				cpu6_alert1: trip-point1 {$/;"	l
cpu6_crit	msm8976.dtsi	/^				cpu6_crit: cpu-crit {$/;"	l
cpu7_alert0	msm8976.dtsi	/^				cpu7_alert0: trip-point0 {$/;"	l
cpu7_alert1	msm8976.dtsi	/^				cpu7_alert1: trip-point1 {$/;"	l
cpu7_crit	msm8976.dtsi	/^				cpu7_crit: cpu-crit {$/;"	l
l2_alert0	msm8976.dtsi	/^				l2_alert0: trip-point0 {$/;"	l
l2_alert1	msm8976.dtsi	/^				l2_alert1: trip-point1 {$/;"	l
l2_crit	msm8976.dtsi	/^				l2_crit: l2-crit {$/;"	l
cpu0_alert0	msm8976.dtsi	/^				cpu0_alert0: trip-point0 {$/;"	l
cpu0_alert1	msm8976.dtsi	/^				cpu0_alert1: trip-point1 {$/;"	l
cpu0_crit	msm8976.dtsi	/^				cpu0_crit: cpu-crit {$/;"	l
gpu_alert0	msm8976.dtsi	/^				gpu_alert0: trip-point0 {$/;"	l
gpu_alert1	msm8976.dtsi	/^				gpu_alert1: trip-point1 {$/;"	l
gpu_crit	msm8976.dtsi	/^				gpu_crit: gpu-crit {$/;"	l
cont_splash_mem	msm8992-lg-bullhead.dtsi	/^		cont_splash_mem: memory@3400000 {$/;"	l
pm8994_regulators	msm8992-lg-bullhead.dtsi	/^	pm8994_regulators: regulators-0 {$/;"	l
pm8994_s1	msm8992-lg-bullhead.dtsi	/^		pm8994_s1: s1 {$/;"	l	label:pm8994_regulators
pm8994_s2	msm8992-lg-bullhead.dtsi	/^		pm8994_s2: s2 {$/;"	l	label:pm8994_regulators
pm8994_s3	msm8992-lg-bullhead.dtsi	/^		pm8994_s3: s3 {$/;"	l	label:pm8994_regulators
pm8994_s4	msm8992-lg-bullhead.dtsi	/^		pm8994_s4: s4 {$/;"	l	label:pm8994_regulators
pm8994_s5	msm8992-lg-bullhead.dtsi	/^		pm8994_s5: s5 {$/;"	l	label:pm8994_regulators
pm8994_s7	msm8992-lg-bullhead.dtsi	/^		pm8994_s7: s7 {$/;"	l	label:pm8994_regulators
pm8994_l1	msm8992-lg-bullhead.dtsi	/^		pm8994_l1: l1 {$/;"	l	label:pm8994_regulators
pm8994_l2	msm8992-lg-bullhead.dtsi	/^		pm8994_l2: l2 {$/;"	l	label:pm8994_regulators
pm8994_l3	msm8992-lg-bullhead.dtsi	/^		pm8994_l3: l3 {$/;"	l	label:pm8994_regulators
pm8994_l4	msm8992-lg-bullhead.dtsi	/^		pm8994_l4: l4 {$/;"	l	label:pm8994_regulators
pm8994_l6	msm8992-lg-bullhead.dtsi	/^		pm8994_l6: l6 {$/;"	l	label:pm8994_regulators
pm8994_l8	msm8992-lg-bullhead.dtsi	/^		pm8994_l8: l8 {$/;"	l	label:pm8994_regulators
pm8994_l9	msm8992-lg-bullhead.dtsi	/^		pm8994_l9: l9 {$/;"	l	label:pm8994_regulators
pm8994_l10	msm8992-lg-bullhead.dtsi	/^		pm8994_l10: l10 {$/;"	l	label:pm8994_regulators
pm8994_l11	msm8992-lg-bullhead.dtsi	/^		pm8994_l11: l11 {$/;"	l	label:pm8994_regulators
pm8994_l12	msm8992-lg-bullhead.dtsi	/^		pm8994_l12: l12 {$/;"	l	label:pm8994_regulators
pm8994_l13	msm8992-lg-bullhead.dtsi	/^		pm8994_l13: l13 {$/;"	l	label:pm8994_regulators
pm8994_l14	msm8992-lg-bullhead.dtsi	/^		pm8994_l14: l14 {$/;"	l	label:pm8994_regulators
pm8994_l15	msm8992-lg-bullhead.dtsi	/^		pm8994_l15: l15 {$/;"	l	label:pm8994_regulators
pm8994_l16	msm8992-lg-bullhead.dtsi	/^		pm8994_l16: l16 {$/;"	l	label:pm8994_regulators
pm8994_l17	msm8992-lg-bullhead.dtsi	/^		pm8994_l17: l17 {$/;"	l	label:pm8994_regulators
pm8994_l18	msm8992-lg-bullhead.dtsi	/^		pm8994_l18: l18 {$/;"	l	label:pm8994_regulators
pm8994_l19	msm8992-lg-bullhead.dtsi	/^		pm8994_l19: l19 {$/;"	l	label:pm8994_regulators
pm8994_l20	msm8992-lg-bullhead.dtsi	/^		pm8994_l20: l20 {$/;"	l	label:pm8994_regulators
pm8994_l21	msm8992-lg-bullhead.dtsi	/^		pm8994_l21: l21 {$/;"	l	label:pm8994_regulators
pm8994_l22	msm8992-lg-bullhead.dtsi	/^		pm8994_l22: l22 {$/;"	l	label:pm8994_regulators
pm8994_l23	msm8992-lg-bullhead.dtsi	/^		pm8994_l23: l23 {$/;"	l	label:pm8994_regulators
pm8994_l24	msm8992-lg-bullhead.dtsi	/^		pm8994_l24: l24 {$/;"	l	label:pm8994_regulators
pm8994_l25	msm8992-lg-bullhead.dtsi	/^		pm8994_l25: l25 {$/;"	l	label:pm8994_regulators
pm8994_l26	msm8992-lg-bullhead.dtsi	/^		pm8994_l26: l26 {$/;"	l	label:pm8994_regulators
pm8994_l27	msm8992-lg-bullhead.dtsi	/^		pm8994_l27: l27 {$/;"	l	label:pm8994_regulators
pm8994_l28	msm8992-lg-bullhead.dtsi	/^		pm8994_l28: l28 {$/;"	l	label:pm8994_regulators
pm8994_l29	msm8992-lg-bullhead.dtsi	/^		pm8994_l29: l29 {$/;"	l	label:pm8994_regulators
pm8994_l30	msm8992-lg-bullhead.dtsi	/^		pm8994_l30: l30 {$/;"	l	label:pm8994_regulators
pm8994_l31	msm8992-lg-bullhead.dtsi	/^		pm8994_l31: l31 {$/;"	l	label:pm8994_regulators
pm8994_l32	msm8992-lg-bullhead.dtsi	/^		pm8994_l32: l32 {$/;"	l	label:pm8994_regulators
pmi8994_regulators	msm8992-lg-bullhead.dtsi	/^	pmi8994_regulators: regulators-1 {$/;"	l
pmi8994_s1	msm8992-lg-bullhead.dtsi	/^		pmi8994_s1: s1 {};$/;"	l	label:pmi8994_regulators
pmi8994_bby	msm8992-lg-bullhead.dtsi	/^		pmi8994_bby: boost-bypass {};$/;"	l	label:pmi8994_regulators
framebuffer0	msm8992-xiaomi-libra.dts	/^		framebuffer0: framebuffer@3400000 {$/;"	l
memory_hole	msm8992-xiaomi-libra.dts	/^		memory_hole: hole@6400000 {$/;"	l
memory_hole2	msm8992-xiaomi-libra.dts	/^		memory_hole2: hole2@6c00000 {$/;"	l
mpss_mem	msm8992-xiaomi-libra.dts	/^		mpss_mem: mpss@9000000 {$/;"	l
tzapp	msm8992-xiaomi-libra.dts	/^		tzapp: tzapp@ea00000 {$/;"	l
mdm_rfsa_mem	msm8992-xiaomi-libra.dts	/^		mdm_rfsa_mem: mdm-rfsa@ca0b0000 {$/;"	l
rmtfs_mem	msm8992-xiaomi-libra.dts	/^		rmtfs_mem: rmtfs@ca100000 {$/;"	l
audio_mem	msm8992-xiaomi-libra.dts	/^		audio_mem: audio@cb400000 {$/;"	l
qseecom_mem	msm8992-xiaomi-libra.dts	/^		qseecom_mem: qseecom@cb400000 {$/;"	l
adsp_rfsa_mem	msm8992-xiaomi-libra.dts	/^		adsp_rfsa_mem: adsp-rfsa@cd000000 {$/;"	l
sensor_rfsa_mem	msm8992-xiaomi-libra.dts	/^		sensor_rfsa_mem: sensor-rfsa@cd010000 {$/;"	l
VDD_APC0	msm8992-xiaomi-libra.dts	/^	VDD_APC0: s8 {$/;"	l
VDD_APC1	msm8992-xiaomi-libra.dts	/^	VDD_APC1: s11 {$/;"	l
pm8994_s3	msm8992-xiaomi-libra.dts	/^		pm8994_s3: s3 {$/;"	l
pm8994_s4	msm8992-xiaomi-libra.dts	/^		pm8994_s4: s4 {$/;"	l
pm8994_s5	msm8992-xiaomi-libra.dts	/^		pm8994_s5: s5 {$/;"	l
pm8994_s7	msm8992-xiaomi-libra.dts	/^		pm8994_s7: s7 {$/;"	l
pm8994_l1	msm8992-xiaomi-libra.dts	/^		pm8994_l1: l1 {$/;"	l
pm8994_l2	msm8992-xiaomi-libra.dts	/^		pm8994_l2: l2 {$/;"	l
pm8994_l3	msm8992-xiaomi-libra.dts	/^		pm8994_l3: l3 {$/;"	l
pm8994_l4	msm8992-xiaomi-libra.dts	/^		pm8994_l4: l4 {$/;"	l
pm8994_l6	msm8992-xiaomi-libra.dts	/^		pm8994_l6: l6 {$/;"	l
pm8994_l8	msm8992-xiaomi-libra.dts	/^		pm8994_l8: l8 {$/;"	l
pm8994_l9	msm8992-xiaomi-libra.dts	/^		pm8994_l9: l9 {$/;"	l
pm8994_l10	msm8992-xiaomi-libra.dts	/^		pm8994_l10: l10 {$/;"	l
pm8994_l11	msm8992-xiaomi-libra.dts	/^		pm8994_l11: l11 {$/;"	l
pm8994_l12	msm8992-xiaomi-libra.dts	/^		pm8994_l12: l12 {$/;"	l
pm8994_l13	msm8992-xiaomi-libra.dts	/^		pm8994_l13: l13 {$/;"	l
pm8994_l14	msm8992-xiaomi-libra.dts	/^		pm8994_l14: l14 {$/;"	l
pm8994_l15	msm8992-xiaomi-libra.dts	/^		pm8994_l15: l15 {$/;"	l
pm8994_l16	msm8992-xiaomi-libra.dts	/^		pm8994_l16: l16 {$/;"	l
pm8994_l17	msm8992-xiaomi-libra.dts	/^		pm8994_l17: l17 {$/;"	l
pm8994_l18	msm8992-xiaomi-libra.dts	/^		pm8994_l18: l18 {$/;"	l
pm8994_l19	msm8992-xiaomi-libra.dts	/^		pm8994_l19: l19 {$/;"	l
pm8994_l20	msm8992-xiaomi-libra.dts	/^		pm8994_l20: l20 {$/;"	l
pm8994_l21	msm8992-xiaomi-libra.dts	/^		pm8994_l21: l21 {$/;"	l
pm8994_l22	msm8992-xiaomi-libra.dts	/^		pm8994_l22: l22 {$/;"	l
pm8994_l23	msm8992-xiaomi-libra.dts	/^		pm8994_l23: l23 {$/;"	l
pm8994_l24	msm8992-xiaomi-libra.dts	/^		pm8994_l24: l24 {$/;"	l
pm8994_l25	msm8992-xiaomi-libra.dts	/^		pm8994_l25: l25 {$/;"	l
pm8994_l26	msm8992-xiaomi-libra.dts	/^		pm8994_l26: l26 {$/;"	l
pm8994_l27	msm8992-xiaomi-libra.dts	/^		pm8994_l27: l27 {$/;"	l
pm8994_l28	msm8992-xiaomi-libra.dts	/^		pm8994_l28: l28 {$/;"	l
pm8994_l29	msm8992-xiaomi-libra.dts	/^		pm8994_l29: l29 {$/;"	l
pm8994_l30	msm8992-xiaomi-libra.dts	/^		pm8994_l30: l30 {$/;"	l
pm8994_l31	msm8992-xiaomi-libra.dts	/^		pm8994_l31: l31 {$/;"	l
pm8994_l32	msm8992-xiaomi-libra.dts	/^		pm8994_l32: l32 {$/;"	l
pm8994_lvs1	msm8992-xiaomi-libra.dts	/^		pm8994_lvs1: lvs1 {};$/;"	l
pm8994_lvs2	msm8992-xiaomi-libra.dts	/^		pm8994_lvs2: lvs2 {};$/;"	l
pmi8994_regulators	msm8992-xiaomi-libra.dts	/^	pmi8994_regulators: regulators-1 {$/;"	l
pmi8994_s1	msm8992-xiaomi-libra.dts	/^		pmi8994_s1: s1 {$/;"	l	label:pmi8994_regulators
pmi8994_bby	msm8992-xiaomi-libra.dts	/^		pmi8994_bby: boost-bypass {$/;"	l	label:pmi8994_regulators
tzapp_mem	msm8994-huawei-angler-rev-101.dts	/^		tzapp_mem: tzapp@4800000 {$/;"	l
removed_region	msm8994-huawei-angler-rev-101.dts	/^		removed_region: reserved@6300000 {$/;"	l
divclk4	msm8994-msft-lumia-octagon.dtsi	/^		divclk4: divclk4 {$/;"	l
uefi_mem	msm8994-msft-lumia-octagon.dtsi	/^		uefi_mem: memory@200000 {$/;"	l
mppark_mem	msm8994-msft-lumia-octagon.dtsi	/^		mppark_mem: memory@300000 {$/;"	l
fbpt_mem	msm8994-msft-lumia-octagon.dtsi	/^		fbpt_mem: memory@380000 {$/;"	l
dbg2_mem	msm8994-msft-lumia-octagon.dtsi	/^		dbg2_mem: memory@381000 {$/;"	l
capsule_mem	msm8994-msft-lumia-octagon.dtsi	/^		capsule_mem: memory@385000 {$/;"	l
tpmctrl_mem	msm8994-msft-lumia-octagon.dtsi	/^		tpmctrl_mem: memory@386000 {$/;"	l
uefiinfo_mem	msm8994-msft-lumia-octagon.dtsi	/^		uefiinfo_mem: memory@389000 {$/;"	l
reset_mem	msm8994-msft-lumia-octagon.dtsi	/^		reset_mem: memory@389000 {$/;"	l
resuncached_mem	msm8994-msft-lumia-octagon.dtsi	/^		resuncached_mem: memory@38e000 {$/;"	l
disp_mem	msm8994-msft-lumia-octagon.dtsi	/^		disp_mem: memory@400000 {$/;"	l
uefistack_mem	msm8994-msft-lumia-octagon.dtsi	/^		uefistack_mem: memory@c00000 {$/;"	l
cpuvect_mem	msm8994-msft-lumia-octagon.dtsi	/^		cpuvect_mem: memory@c40000 {$/;"	l
rescached_mem	msm8994-msft-lumia-octagon.dtsi	/^		rescached_mem: memory@400000 {$/;"	l
tzapps_mem	msm8994-msft-lumia-octagon.dtsi	/^		tzapps_mem: memory@6500000 {$/;"	l
smem_mem	msm8994-msft-lumia-octagon.dtsi	/^		smem_mem: memory@6a00000 {$/;"	l
hyp_mem	msm8994-msft-lumia-octagon.dtsi	/^		hyp_mem: memory@6c00000 {$/;"	l
tz_mem	msm8994-msft-lumia-octagon.dtsi	/^		tz_mem: memory@6d00000 {$/;"	l
rfsa_adsp_mem	msm8994-msft-lumia-octagon.dtsi	/^		rfsa_adsp_mem: memory@6e60000 {$/;"	l
rfsa_mpss_mem	msm8994-msft-lumia-octagon.dtsi	/^		rfsa_mpss_mem: memory@6e70000 {$/;"	l
mba_mem	msm8994-msft-lumia-octagon.dtsi	/^		mba_mem: memory@6e80000 {$/;"	l
mpss_mem	msm8994-msft-lumia-octagon.dtsi	/^		mpss_mem: memory@7000000 {$/;"	l
adsp_mem	msm8994-msft-lumia-octagon.dtsi	/^		adsp_mem: memory@ca00000 {$/;"	l
venus_mem	msm8994-msft-lumia-octagon.dtsi	/^		venus_mem: memory@e200000 {$/;"	l
pil_metadata_mem	msm8994-msft-lumia-octagon.dtsi	/^		pil_metadata_mem: memory@e700000 {$/;"	l
cnss_mem	msm8994-msft-lumia-octagon.dtsi	/^		cnss_mem: memory@ef00000 {$/;"	l
tas2553	msm8994-msft-lumia-octagon.dtsi	/^	tas2553: tas2553@40 {$/;"	l
ak09912	msm8994-msft-lumia-octagon.dtsi	/^	ak09912: magnetometer@c {$/;"	l
zpa2326	msm8994-msft-lumia-octagon.dtsi	/^	zpa2326: barometer@5c {$/;"	l
mpu6050	msm8994-msft-lumia-octagon.dtsi	/^	mpu6050: accelerometer@68 {$/;"	l
pn547	msm8994-msft-lumia-octagon.dtsi	/^	pn547: pn547@28 {$/;"	l
sideinteraction	msm8994-msft-lumia-octagon.dtsi	/^	sideinteraction: ad7147_captouch@2c {$/;"	l
qpdst900	msm8994-msft-lumia-octagon.dtsi	/^	qpdst900: qpdst900@39 {$/;"	l
fm_radio	msm8994-msft-lumia-octagon.dtsi	/^	fm_radio: si4705@11 {$/;"	l
vreg_lpddr_1p1	msm8994-msft-lumia-octagon.dtsi	/^	vreg_lpddr_1p1: fan53526a@6c {$/;"	l
uc120	msm8994-msft-lumia-octagon.dtsi	/^	uc120: ice5lp2k@0 {$/;"	l
qca6174_bt	msm8994-msft-lumia-octagon.dtsi	/^	qca6174_bt: bluetooth {$/;"	l
bt_en_gpios	msm8994-msft-lumia-octagon.dtsi	/^	bt_en_gpios: bt-en-gpios-state {$/;"	l
divclk4_pin_a	msm8994-msft-lumia-octagon.dtsi	/^	divclk4_pin_a: divclk4-state {$/;"	l
hd3ss460_pol	msm8994-msft-lumia-octagon.dtsi	/^	hd3ss460_pol: pol-low-state {$/;"	l
hd3ss460_amsel	msm8994-msft-lumia-octagon.dtsi	/^	hd3ss460_amsel: amsel-high-state {$/;"	l
hd3ss460_en	msm8994-msft-lumia-octagon.dtsi	/^	hd3ss460_en: en-high-state {$/;"	l
vdd_gfx	msm8994-msft-lumia-octagon.dtsi	/^	vdd_gfx: s2@1700 {$/;"	l
pm8994_regulators	msm8994-msft-lumia-octagon.dtsi	/^	pm8994_regulators: regulators-0 {$/;"	l
vreg_s3a_1p3	msm8994-msft-lumia-octagon.dtsi	/^		vreg_s3a_1p3: s3 {$/;"	l	label:pm8994_regulators
vreg_s4a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_s4a_1p8: s4 {$/;"	l	label:pm8994_regulators
vreg_s5a_2p15	msm8994-msft-lumia-octagon.dtsi	/^		vreg_s5a_2p15: s5 {$/;"	l	label:pm8994_regulators
vreg_s7a_1p0	msm8994-msft-lumia-octagon.dtsi	/^		vreg_s7a_1p0: s7 {$/;"	l	label:pm8994_regulators
vreg_l1a_1p0	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l1a_1p0: l1 {$/;"	l	label:pm8994_regulators
vreg_l2a_1p25	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l2a_1p25: l2 {$/;"	l	label:pm8994_regulators
vreg_l3a_1p2	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l3a_1p2: l3 {$/;"	l	label:pm8994_regulators
vreg_l4a_1p225	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l4a_1p225: l4 {$/;"	l	label:pm8994_regulators
vreg_l6a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l6a_1p8: l6 {$/;"	l	label:pm8994_regulators
vreg_l8a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l8a_1p8: l8 {$/;"	l	label:pm8994_regulators
vreg_l9a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l9a_1p8: l9 {$/;"	l	label:pm8994_regulators
vreg_l10a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l10a_1p8: l10 {$/;"	l	label:pm8994_regulators
vreg_l11a_1p2	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l11a_1p2: l11 {$/;"	l	label:pm8994_regulators
vreg_l12a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l12a_1p8: l12 {$/;"	l	label:pm8994_regulators
vreg_l13a_2p95	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l13a_2p95: l13 {$/;"	l	label:pm8994_regulators
vreg_l14a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l14a_1p8: l14 {$/;"	l	label:pm8994_regulators
vreg_l15a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l15a_1p8: l15 {$/;"	l	label:pm8994_regulators
vreg_l16a_2p7	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l16a_2p7: l16 {$/;"	l	label:pm8994_regulators
vreg_l17a_2p7	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l17a_2p7: l17 {$/;"	l	label:pm8994_regulators
vreg_l18a_2p85	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l18a_2p85: l18 {$/;"	l	label:pm8994_regulators
vreg_l19a_3p3	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l19a_3p3: l19 {$/;"	l	label:pm8994_regulators
vreg_l20a_2p95	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l20a_2p95: l20 {$/;"	l	label:pm8994_regulators
vreg_l21a_2p95	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l21a_2p95: l21 {$/;"	l	label:pm8994_regulators
vreg_l22a_3p0	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l22a_3p0: l22 {$/;"	l	label:pm8994_regulators
vreg_l23a_2p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l23a_2p8: l23 {$/;"	l	label:pm8994_regulators
vreg_l24a_3p075	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l24a_3p075: l24 {$/;"	l	label:pm8994_regulators
vreg_l25a_1p1	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l25a_1p1: l25 {$/;"	l	label:pm8994_regulators
vreg_l26a_1p0	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l26a_1p0: l26 {$/;"	l	label:pm8994_regulators
vreg_l27a_1p05	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l27a_1p05: l27 {$/;"	l	label:pm8994_regulators
vreg_l28a_1p0	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l28a_1p0: l28 {$/;"	l	label:pm8994_regulators
vreg_l29a_2p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l29a_2p8: l29 {$/;"	l	label:pm8994_regulators
vreg_l30a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l30a_1p8: l30 {$/;"	l	label:pm8994_regulators
vreg_l31a_1p2	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l31a_1p2: l31 {$/;"	l	label:pm8994_regulators
vreg_l32a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_l32a_1p8: l32 {$/;"	l	label:pm8994_regulators
vreg_lvs1a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_lvs1a_1p8: lvs1 { };$/;"	l	label:pm8994_regulators
vreg_lvs2a_1p8	msm8994-msft-lumia-octagon.dtsi	/^		vreg_lvs2a_1p8: lvs2 { };$/;"	l	label:pm8994_regulators
pmi8994_regulators	msm8994-msft-lumia-octagon.dtsi	/^	pmi8994_regulators: regulators-1 {$/;"	l
vreg_s1b_1p0	msm8994-msft-lumia-octagon.dtsi	/^		vreg_s1b_1p0: s1 {$/;"	l	label:pmi8994_regulators
vph_pwr_bbyp	msm8994-msft-lumia-octagon.dtsi	/^		vph_pwr_bbyp: boost-bypass {$/;"	l	label:pmi8994_regulators
grip_default	msm8994-msft-lumia-octagon.dtsi	/^	grip_default: grip-default-state {$/;"	l
grip_sleep	msm8994-msft-lumia-octagon.dtsi	/^	grip_sleep: grip-sleep-state {$/;"	l
hall_front_default	msm8994-msft-lumia-octagon.dtsi	/^	hall_front_default: hall-front-default-state {$/;"	l
hall_back_default	msm8994-msft-lumia-octagon.dtsi	/^	hall_back_default: hall-back-default-state {$/;"	l
fb_region	msm8994-sony-xperia-kitakami.dtsi	/^		fb_region: fb_region@40000000 {$/;"	l
tzapp	msm8994-sony-xperia-kitakami.dtsi	/^		tzapp: memory@c7800000 {$/;"	l
touchscreen	msm8994-sony-xperia-kitakami.dtsi	/^	touchscreen: rmi4-i2c-dev@2c {$/;"	l
vdd_gfx	msm8994-sony-xperia-kitakami.dtsi	/^	vdd_gfx: s2@1700 {$/;"	l
pmi8994_regulators	msm8994-sony-xperia-kitakami.dtsi	/^	pmi8994_regulators: regulators-0 {$/;"	l
pmi8994_s1	msm8994-sony-xperia-kitakami.dtsi	/^		pmi8994_s1: s1 {$/;"	l	label:pmi8994_regulators
pmi8994_bby	msm8994-sony-xperia-kitakami.dtsi	/^		pmi8994_bby: boost-bypass {$/;"	l	label:pmi8994_regulators
pm8994_regulators	msm8994-sony-xperia-kitakami.dtsi	/^	pm8994_regulators: regulators-1 {$/;"	l
pm8994_s3	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_s3: s3 {$/;"	l	label:pm8994_regulators
pm8994_s4	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_s4: s4 {$/;"	l	label:pm8994_regulators
pm8994_s5	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_s5: s5 {$/;"	l	label:pm8994_regulators
pm8994_s7	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_s7: s7 {$/;"	l	label:pm8994_regulators
pm8994_l1	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l1: l1 {$/;"	l	label:pm8994_regulators
pm8994_l2	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l2: l2 {$/;"	l	label:pm8994_regulators
pm8994_l3	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l3: l3 {$/;"	l	label:pm8994_regulators
pm8994_l4	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l4: l4 {$/;"	l	label:pm8994_regulators
pm8994_l6	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l6: l6 {$/;"	l	label:pm8994_regulators
pm8994_l8	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l8: l8 {$/;"	l	label:pm8994_regulators
pm8994_l9	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l9: l9 {$/;"	l	label:pm8994_regulators
pm8994_l10	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l10: l10 {$/;"	l	label:pm8994_regulators
pm8994_l11	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l11: l11 {$/;"	l	label:pm8994_regulators
pm8994_l12	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l12: l12 {$/;"	l	label:pm8994_regulators
pm8994_l13	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l13: l13 {$/;"	l	label:pm8994_regulators
pm8994_l14	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l14: l14 {$/;"	l	label:pm8994_regulators
pm8994_l15	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l15: l15 {$/;"	l	label:pm8994_regulators
pm8994_l16	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l16: l16 {$/;"	l	label:pm8994_regulators
pm8994_l17	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l17: l17 {$/;"	l	label:pm8994_regulators
pm8994_l18	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l18: l18 {$/;"	l	label:pm8994_regulators
pm8994_l19	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l19: l19 {$/;"	l	label:pm8994_regulators
pm8994_l20	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l20: l20 {$/;"	l	label:pm8994_regulators
pm8994_l21	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l21: l21 {$/;"	l	label:pm8994_regulators
pm8994_l22	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l22: l22 {$/;"	l	label:pm8994_regulators
pm8994_l23	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l23: l23 {$/;"	l	label:pm8994_regulators
pm8994_l24	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l24: l24 {$/;"	l	label:pm8994_regulators
pm8994_l25	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l25: l25 {$/;"	l	label:pm8994_regulators
pm8994_l26	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l26: l26 {$/;"	l	label:pm8994_regulators
pm8994_l27	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l27: l27 {$/;"	l	label:pm8994_regulators
pm8994_l28	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l28: l28 {$/;"	l	label:pm8994_regulators
pm8994_l29	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l29: l29 {$/;"	l	label:pm8994_regulators
pm8994_l30	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l30: l30 {$/;"	l	label:pm8994_regulators
pm8994_l31	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l31: l31 {$/;"	l	label:pm8994_regulators
pm8994_l32	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_l32: l32 {$/;"	l	label:pm8994_regulators
pm8994_lvs1	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_lvs1: lvs1 {$/;"	l	label:pm8994_regulators
pm8994_lvs2	msm8994-sony-xperia-kitakami.dtsi	/^		pm8994_lvs2: lvs2 {$/;"	l	label:pm8994_regulators
ts_int_active	msm8994-sony-xperia-kitakami.dtsi	/^	ts_int_active: ts-int-active-state {$/;"	l
ts_reset_active	msm8994-sony-xperia-kitakami.dtsi	/^	ts_reset_active: ts-reset-active-state {$/;"	l
xo_board	msm8994.dtsi	/^		xo_board: xo-board {$/;"	l
sleep_clk	msm8994.dtsi	/^		sleep_clk: sleep-clk {$/;"	l
CPU0	msm8994.dtsi	/^		CPU0: cpu@0 {$/;"	l
L2_0	msm8994.dtsi	/^			L2_0: l2-cache {$/;"	l	label:CPU0
CPU1	msm8994.dtsi	/^		CPU1: cpu@1 {$/;"	l
CPU2	msm8994.dtsi	/^		CPU2: cpu@2 {$/;"	l
CPU3	msm8994.dtsi	/^		CPU3: cpu@3 {$/;"	l
CPU4	msm8994.dtsi	/^		CPU4: cpu@100 {$/;"	l
L2_1	msm8994.dtsi	/^			L2_1: l2-cache {$/;"	l	label:CPU4
CPU5	msm8994.dtsi	/^		CPU5: cpu@101 {$/;"	l
CPU6	msm8994.dtsi	/^		CPU6: cpu@102 {$/;"	l
CPU7	msm8994.dtsi	/^		CPU7: cpu@103 {$/;"	l
cpu6_map	msm8994.dtsi	/^				cpu6_map: core2 {$/;"	l
cpu7_map	msm8994.dtsi	/^				cpu7_map: core3 {$/;"	l
dfps_data_mem	msm8994.dtsi	/^		dfps_data_mem: dfps_data_mem@3400000 {$/;"	l
cont_splash_mem	msm8994.dtsi	/^		cont_splash_mem: memory@3401000 {$/;"	l
smem_mem	msm8994.dtsi	/^		smem_mem: smem_region@6a00000 {$/;"	l
mpss_mem	msm8994.dtsi	/^		mpss_mem: memory@7000000 {$/;"	l
peripheral_region	msm8994.dtsi	/^		peripheral_region: memory@ca00000 {$/;"	l
rmtfs_mem	msm8994.dtsi	/^		rmtfs_mem: memory@c6400000 {$/;"	l
mba_mem	msm8994.dtsi	/^		mba_mem: memory@c6700000 {$/;"	l
audio_mem	msm8994.dtsi	/^		audio_mem: memory@c7000000 {$/;"	l
adsp_mem	msm8994.dtsi	/^		adsp_mem: memory@c9400000 {$/;"	l
rpm_requests	msm8994.dtsi	/^			rpm_requests: rpm-requests {$/;"	l
rpmcc	msm8994.dtsi	/^				rpmcc: rpmcc {$/;"	l	label:rpm_requests
rpmpd	msm8994.dtsi	/^				rpmpd: power-controller {$/;"	l	label:rpm_requests
rpmpd_opp_table	msm8994.dtsi	/^					rpmpd_opp_table: opp-table {$/;"	l	label:rpm_requests.rpmpd
rpmpd_opp_ret	msm8994.dtsi	/^						rpmpd_opp_ret: opp1 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs_krait	msm8994.dtsi	/^						rpmpd_opp_svs_krait: opp2 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs_soc	msm8994.dtsi	/^						rpmpd_opp_svs_soc: opp3 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_nom	msm8994.dtsi	/^						rpmpd_opp_nom: opp4 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_turbo	msm8994.dtsi	/^						rpmpd_opp_turbo: opp5 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_super_turbo	msm8994.dtsi	/^						rpmpd_opp_super_turbo: opp6 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
adsp_smp2p_out	msm8994.dtsi	/^		adsp_smp2p_out: master-kernel {$/;"	l
adsp_smp2p_in	msm8994.dtsi	/^		adsp_smp2p_in: slave-kernel {$/;"	l
modem_smp2p_out	msm8994.dtsi	/^		modem_smp2p_out: master-kernel {$/;"	l
modem_smp2p_in	msm8994.dtsi	/^		modem_smp2p_in: slave-kernel {$/;"	l
soc	msm8994.dtsi	/^	soc: soc {$/;"	l
intc	msm8994.dtsi	/^		intc: interrupt-controller@f9000000 {$/;"	l	label:soc
apcs	msm8994.dtsi	/^		apcs: mailbox@f900d000 {$/;"	l	label:soc
usb3	msm8994.dtsi	/^		usb3: usb@f92f8800 {$/;"	l
sdhc1	msm8994.dtsi	/^		sdhc1: mmc@f9824900 {$/;"	l
sdhc2	msm8994.dtsi	/^		sdhc2: mmc@f98a4900 {$/;"	l
blsp1_dma	msm8994.dtsi	/^		blsp1_dma: dma-controller@f9904000 {$/;"	l
blsp1_uart2	msm8994.dtsi	/^		blsp1_uart2: serial@f991e000 {$/;"	l
blsp1_i2c1	msm8994.dtsi	/^		blsp1_i2c1: i2c@f9923000 {$/;"	l
blsp1_spi1	msm8994.dtsi	/^		blsp1_spi1: spi@f9923000 {$/;"	l
blsp1_i2c2	msm8994.dtsi	/^		blsp1_i2c2: i2c@f9924000 {$/;"	l
blsp1_i2c4	msm8994.dtsi	/^		blsp1_i2c4: i2c@f9926000 {$/;"	l
blsp1_i2c5	msm8994.dtsi	/^		blsp1_i2c5: i2c@f9927000 {$/;"	l
blsp1_i2c6	msm8994.dtsi	/^		blsp1_i2c6: i2c@f9928000 {$/;"	l
blsp2_dma	msm8994.dtsi	/^		blsp2_dma: dma-controller@f9944000 {$/;"	l
blsp2_uart2	msm8994.dtsi	/^		blsp2_uart2: serial@f995e000 {$/;"	l
blsp2_i2c1	msm8994.dtsi	/^		blsp2_i2c1: i2c@f9963000 {$/;"	l
blsp2_spi4	msm8994.dtsi	/^		blsp2_spi4: spi@f9966000 {$/;"	l
blsp2_i2c5	msm8994.dtsi	/^		blsp2_i2c5: i2c@f9967000 {$/;"	l
gcc	msm8994.dtsi	/^		gcc: clock-controller@fc400000 {$/;"	l
rpm_msg_ram	msm8994.dtsi	/^		rpm_msg_ram: sram@fc428000 {$/;"	l
spmi_bus	msm8994.dtsi	/^		spmi_bus: spmi@fc4c0000 {$/;"	l
tcsr_mutex	msm8994.dtsi	/^		tcsr_mutex: hwlock@fd484000 {$/;"	l
tlmm	msm8994.dtsi	/^		tlmm: pinctrl@fd510000 {$/;"	l
blsp1_uart2_default	msm8994.dtsi	/^			blsp1_uart2_default: blsp1-uart2-default-state {$/;"	l	label:tlmm
blsp1_uart2_sleep	msm8994.dtsi	/^			blsp1_uart2_sleep: blsp1-uart2-sleep-state {$/;"	l	label:tlmm
blsp2_uart2_default	msm8994.dtsi	/^			blsp2_uart2_default: blsp2-uart2-default-state {$/;"	l	label:tlmm
blsp2_uart2_sleep	msm8994.dtsi	/^			blsp2_uart2_sleep: blsp2-uart2-sleep-state {$/;"	l	label:tlmm
i2c1_default	msm8994.dtsi	/^			i2c1_default: i2c1-default-state {$/;"	l	label:tlmm
i2c1_sleep	msm8994.dtsi	/^			i2c1_sleep: i2c1-sleep-state {$/;"	l	label:tlmm
i2c2_default	msm8994.dtsi	/^			i2c2_default: i2c2-default-state {$/;"	l	label:tlmm
i2c2_sleep	msm8994.dtsi	/^			i2c2_sleep: i2c2-sleep-state {$/;"	l	label:tlmm
i2c4_default	msm8994.dtsi	/^			i2c4_default: i2c4-default-state {$/;"	l	label:tlmm
i2c4_sleep	msm8994.dtsi	/^			i2c4_sleep: i2c4-sleep-state {$/;"	l	label:tlmm
i2c5_default	msm8994.dtsi	/^			i2c5_default: i2c5-default-state {$/;"	l	label:tlmm
i2c5_sleep	msm8994.dtsi	/^			i2c5_sleep: i2c5-sleep-state {$/;"	l	label:tlmm
i2c6_default	msm8994.dtsi	/^			i2c6_default: i2c6-default-state {$/;"	l	label:tlmm
i2c6_sleep	msm8994.dtsi	/^			i2c6_sleep: i2c6-sleep-state {$/;"	l	label:tlmm
i2c7_default	msm8994.dtsi	/^			i2c7_default: i2c7-default-state {$/;"	l	label:tlmm
i2c7_sleep	msm8994.dtsi	/^			i2c7_sleep: i2c7-sleep-state {$/;"	l	label:tlmm
blsp2_spi10_default	msm8994.dtsi	/^			blsp2_spi10_default: blsp2-spi10-default-state {$/;"	l	label:tlmm
blsp2_spi10_sleep	msm8994.dtsi	/^			blsp2_spi10_sleep: blsp2-spi10-sleep-state {$/;"	l
i2c11_default	msm8994.dtsi	/^			i2c11_default: i2c11-default-state {$/;"	l
i2c11_sleep	msm8994.dtsi	/^			i2c11_sleep: i2c11-sleep-state {$/;"	l
blsp1_spi1_default	msm8994.dtsi	/^			blsp1_spi1_default: blsp1-spi1-default-state {$/;"	l
blsp1_spi1_sleep	msm8994.dtsi	/^			blsp1_spi1_sleep: blsp1-spi1-sleep-state {$/;"	l
sdc1_clk_on	msm8994.dtsi	/^			sdc1_clk_on: clk-on-state {$/;"	l
sdc1_clk_off	msm8994.dtsi	/^			sdc1_clk_off: clk-off-state {$/;"	l
sdc1_cmd_on	msm8994.dtsi	/^			sdc1_cmd_on: cmd-on-state {$/;"	l
sdc1_cmd_off	msm8994.dtsi	/^			sdc1_cmd_off: cmd-off-state {$/;"	l
sdc1_data_on	msm8994.dtsi	/^			sdc1_data_on: data-on-state {$/;"	l
sdc1_data_off	msm8994.dtsi	/^			sdc1_data_off: data-off-state {$/;"	l
sdc1_rclk_on	msm8994.dtsi	/^			sdc1_rclk_on: rclk-on-state {$/;"	l
sdc1_rclk_off	msm8994.dtsi	/^			sdc1_rclk_off: rclk-off-state {$/;"	l
sdc2_clk_on	msm8994.dtsi	/^			sdc2_clk_on: sdc2-clk-on-state {$/;"	l
sdc2_clk_off	msm8994.dtsi	/^			sdc2_clk_off: sdc2-clk-off-state {$/;"	l
sdc2_cmd_on	msm8994.dtsi	/^			sdc2_cmd_on: sdc2-cmd-on-state {$/;"	l
sdc2_cmd_off	msm8994.dtsi	/^			sdc2_cmd_off: sdc2-cmd-off-state {$/;"	l
sdc2_data_on	msm8994.dtsi	/^			sdc2_data_on: sdc2-data-on-state {$/;"	l
sdc2_data_off	msm8994.dtsi	/^			sdc2_data_off: sdc2-data-off-state {$/;"	l
mmcc	msm8994.dtsi	/^		mmcc: clock-controller@fd8c0000 {$/;"	l
ocmem	msm8994.dtsi	/^		ocmem: sram@fdd00000 {$/;"	l
gmu_sram	msm8994.dtsi	/^			gmu_sram: gmu-sram@0 {$/;"	l	label:ocmem
timer	msm8994.dtsi	/^	timer: timer {$/;"	l
vph_pwr	msm8994.dtsi	/^	vph_pwr: vph-pwr-regulator {$/;"	l
battery	msm8996-oneplus-common.dtsi	/^	battery: battery {$/;"	l
div1_mclk	msm8996-oneplus-common.dtsi	/^		div1_mclk: div1-clk {$/;"	l
divclk4	msm8996-oneplus-common.dtsi	/^		divclk4: div4-clk {$/;"	l
vph_pwr	msm8996-oneplus-common.dtsi	/^	vph_pwr: vph-pwr-regulator {$/;"	l
wlan_en	msm8996-oneplus-common.dtsi	/^	wlan_en: wlan-en-regulator {$/;"	l
tfa9890_amp	msm8996-oneplus-common.dtsi	/^	tfa9890_amp: audio-codec@36 {$/;"	l
bq27541	msm8996-oneplus-common.dtsi	/^	bq27541: fuel-gauge@55 {$/;"	l
synaptics_rmi4_i2c	msm8996-oneplus-common.dtsi	/^	synaptics_rmi4_i2c: touchscreen@20 {$/;"	l
bt_en_gpios	msm8996-oneplus-common.dtsi	/^	bt_en_gpios: bt-en-gpios-state {$/;"	l
wlan_en_gpios	msm8996-oneplus-common.dtsi	/^	wlan_en_gpios: wlan-en-gpios-state {$/;"	l
audio_mclk	msm8996-oneplus-common.dtsi	/^	audio_mclk: divclk1-state {$/;"	l
divclk4_pin_a	msm8996-oneplus-common.dtsi	/^	divclk4_pin_a: divclk4-state {$/;"	l
vdd_gfx	msm8996-oneplus-common.dtsi	/^	vdd_gfx: s2 {$/;"	l
vreg_s3a_1p3	msm8996-oneplus-common.dtsi	/^		vreg_s3a_1p3: s3 {$/;"	l
vreg_s4a_1p8	msm8996-oneplus-common.dtsi	/^		vreg_s4a_1p8: s4 {$/;"	l
vreg_s5a_2p15	msm8996-oneplus-common.dtsi	/^		vreg_s5a_2p15: s5 {$/;"	l
vreg_s7a_0p8	msm8996-oneplus-common.dtsi	/^		vreg_s7a_0p8: s7 {$/;"	l
vreg_l1a_1p0	msm8996-oneplus-common.dtsi	/^		vreg_l1a_1p0: l1 {$/;"	l
vreg_l2a_1p25	msm8996-oneplus-common.dtsi	/^		vreg_l2a_1p25: l2 {$/;"	l
vreg_l3a_1p1	msm8996-oneplus-common.dtsi	/^		vreg_l3a_1p1: l3 {$/;"	l
vreg_l4a_1p225	msm8996-oneplus-common.dtsi	/^		vreg_l4a_1p225: l4 {$/;"	l
vreg_l6a_1p2	msm8996-oneplus-common.dtsi	/^		vreg_l6a_1p2: l6 {$/;"	l
vreg_l7a_1p8	msm8996-oneplus-common.dtsi	/^		vreg_l7a_1p8: l7 {$/;"	l
vreg_l9a_1p8	msm8996-oneplus-common.dtsi	/^		vreg_l9a_1p8: l9 {$/;"	l
vreg_l10a_1p8	msm8996-oneplus-common.dtsi	/^		vreg_l10a_1p8: l10 {$/;"	l
vreg_l11a_1p15	msm8996-oneplus-common.dtsi	/^		vreg_l11a_1p15: l11 {$/;"	l
vreg_l12a_1p8	msm8996-oneplus-common.dtsi	/^		vreg_l12a_1p8: l12 {$/;"	l
vreg_l13a_2p95	msm8996-oneplus-common.dtsi	/^		vreg_l13a_2p95: l13 {$/;"	l
vreg_l16a_2p7	msm8996-oneplus-common.dtsi	/^		vreg_l16a_2p7: l16 {$/;"	l
vreg_l17a_2p6	msm8996-oneplus-common.dtsi	/^		vreg_l17a_2p6: l17 {$/;"	l
vreg_l18a_3p3	msm8996-oneplus-common.dtsi	/^		vreg_l18a_3p3: l18 {$/;"	l
vreg_l19a_3p0	msm8996-oneplus-common.dtsi	/^		vreg_l19a_3p0: l19 {$/;"	l
vreg_l20a_2p95	msm8996-oneplus-common.dtsi	/^		vreg_l20a_2p95: l20 {$/;"	l
vreg_l21a_2p95	msm8996-oneplus-common.dtsi	/^		vreg_l21a_2p95: l21 {$/;"	l
vreg_l22a_3p0	msm8996-oneplus-common.dtsi	/^		vreg_l22a_3p0: l22 {$/;"	l
vreg_l23a_2p8	msm8996-oneplus-common.dtsi	/^		vreg_l23a_2p8: l23 {$/;"	l
vreg_l24a_3p075	msm8996-oneplus-common.dtsi	/^		vreg_l24a_3p075: l24 {$/;"	l
vreg_l25a_1p2	msm8996-oneplus-common.dtsi	/^		vreg_l25a_1p2: l25 {$/;"	l
vreg_l27a_1p2	msm8996-oneplus-common.dtsi	/^		vreg_l27a_1p2: l27 {$/;"	l
vreg_l28a_0p925	msm8996-oneplus-common.dtsi	/^		vreg_l28a_0p925: l28 {$/;"	l
vreg_l29a_2p8	msm8996-oneplus-common.dtsi	/^		vreg_l29a_2p8: l29 {$/;"	l
vreg_l30a_1p8	msm8996-oneplus-common.dtsi	/^		vreg_l30a_1p8: l30 {$/;"	l
vreg_l32a_1p8	msm8996-oneplus-common.dtsi	/^		vreg_l32a_1p8: l32 {$/;"	l
mdss_dsi_active	msm8996-oneplus-common.dtsi	/^	mdss_dsi_active: mdss-dsi-active-state {$/;"	l
mdss_dsi_suspend	msm8996-oneplus-common.dtsi	/^	mdss_dsi_suspend: mdss-dsi-suspend-state {$/;"	l
mdss_te_active	msm8996-oneplus-common.dtsi	/^	mdss_te_active: mdss-te-active-state {$/;"	l
mdss_te_suspend	msm8996-oneplus-common.dtsi	/^	mdss_te_suspend: mdss-te-suspend-state {$/;"	l
touch_default	msm8996-oneplus-common.dtsi	/^	touch_default: touch-default-state {$/;"	l
touch_suspend	msm8996-oneplus-common.dtsi	/^	touch_suspend: touch-suspend-state {$/;"	l
adsp_mem	msm8996-sony-xperia-tone.dtsi	/^		adsp_mem: adsp@8ea00000 {$/;"	l
gpu_mem	msm8996-sony-xperia-tone.dtsi	/^		gpu_mem: gpu@90400000 {$/;"	l
slpi_mem	msm8996-sony-xperia-tone.dtsi	/^		slpi_mem: memory@90500000 {$/;"	l
venus_mem	msm8996-sony-xperia-tone.dtsi	/^		venus_mem: memory@90f00000 {$/;"	l
panel_tvdd	msm8996-sony-xperia-tone.dtsi	/^	panel_tvdd: tvdd-regulator {$/;"	l
usb3_id	msm8996-sony-xperia-tone.dtsi	/^	usb3_id: usb3-id {$/;"	l
vph_pwr	msm8996-sony-xperia-tone.dtsi	/^	vph_pwr: vph-pwr-regulator {$/;"	l
wlan_en	msm8996-sony-xperia-tone.dtsi	/^	wlan_en: wlan-en-1-8v {$/;"	l
tof_sensor	msm8996-sony-xperia-tone.dtsi	/^	tof_sensor: vl53l0x@29 {$/;"	l
pm8994_gpios_defaults	msm8996-sony-xperia-tone.dtsi	/^	pm8994_gpios_defaults: pm8994-gpios-default-state {$/;"	l
pm8994_mpps_defaults	msm8996-sony-xperia-tone.dtsi	/^	pm8994_mpps_defaults: pm8994-mpps-default-state {$/;"	l
pmi8994_gpios_defaults	msm8996-sony-xperia-tone.dtsi	/^	pmi8994_gpios_defaults: pmi8994-gpios-default-state {$/;"	l
pm8994_s9	msm8996-sony-xperia-tone.dtsi	/^	pm8994_s9: s9 {$/;"	l
pm8994_s10	msm8996-sony-xperia-tone.dtsi	/^	pm8994_s10: s10 {$/;"	l
pm8994_s11	msm8996-sony-xperia-tone.dtsi	/^	pm8994_s11: s11 {$/;"	l
vdd_gfx	msm8996-sony-xperia-tone.dtsi	/^	vdd_gfx:$/;"	l
pmi8994_s2	msm8996-sony-xperia-tone.dtsi	/^	pmi8994_s2: s2 {$/;"	l	label:vdd_gfx
pm8994_s3	msm8996-sony-xperia-tone.dtsi	/^		pm8994_s3: s3 {$/;"	l
pm8994_s4	msm8996-sony-xperia-tone.dtsi	/^		pm8994_s4: s4 {$/;"	l
pm8994_s5	msm8996-sony-xperia-tone.dtsi	/^		pm8994_s5: s5 {$/;"	l
pm8994_s7	msm8996-sony-xperia-tone.dtsi	/^		pm8994_s7: s7 {$/;"	l
pm8994_l1	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l1: l1 {$/;"	l
pm8994_l2	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l2: l2 {$/;"	l
pm8994_l3	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l3: l3 {$/;"	l
pm8994_l4	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l4: l4 {$/;"	l
pm8994_l8	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l8: l8 {$/;"	l
pm8994_l9	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l9: l9 {$/;"	l
pm8994_l10	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l10: l10 {$/;"	l
pm8994_l11	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l11: l11 {$/;"	l
pm8994_l12	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l12: l12 {$/;"	l
pm8994_l13	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l13: l13 {$/;"	l
pm8994_l14	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l14: l14 {$/;"	l
pm8994_l15	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l15: l15 {$/;"	l
pm8994_l16	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l16: l16 {$/;"	l
pm8994_l17	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l17: l17 {$/;"	l
pm8994_l18	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l18: l18 {$/;"	l
pm8994_l19	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l19: l19 {$/;"	l
pm8994_l20	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l20: l20 {$/;"	l
pm8994_l21	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l21: l21 {$/;"	l
pm8994_l22	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l22: l22 {$/;"	l
pm8994_l23	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l23: l23 {$/;"	l
pm8994_l24	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l24: l24 {$/;"	l
pm8994_l25	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l25: l25 {$/;"	l
pm8994_l27	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l27: l27 {$/;"	l
pm8994_l28	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l28: l28 {$/;"	l
pm8994_l29	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l29: l29 {$/;"	l
pm8994_l30	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l30: l30 { };$/;"	l
pm8994_l32	msm8996-sony-xperia-tone.dtsi	/^		pm8994_l32: l32 {$/;"	l
disp_reset_n_gpio	msm8996-sony-xperia-tone.dtsi	/^	disp_reset_n_gpio: disp-reset-n-state {$/;"	l
mdp_vsync_p_gpio	msm8996-sony-xperia-tone.dtsi	/^	mdp_vsync_p_gpio: mdp-vsync-p-state {$/;"	l
sw_service_gpio	msm8996-sony-xperia-tone.dtsi	/^	sw_service_gpio: sw-service-gpio-state {$/;"	l
usb_detect	msm8996-sony-xperia-tone.dtsi	/^	usb_detect: usb-detect-state {$/;"	l
uim_detect_en	msm8996-sony-xperia-tone.dtsi	/^	uim_detect_en: uim-detect-en-state {$/;"	l
tray_det_pin	msm8996-sony-xperia-tone.dtsi	/^	tray_det_pin: tray-det-state {$/;"	l
tp_vddio_en	msm8996-sony-xperia-tone.dtsi	/^	tp_vddio_en: tp-vddio-en-state {$/;"	l
lcd_vddio_en	msm8996-sony-xperia-tone.dtsi	/^	lcd_vddio_en: lcd-vddio-en-state {$/;"	l
wl_host_wake	msm8996-sony-xperia-tone.dtsi	/^	wl_host_wake: wl-host-wake-state {$/;"	l
wl_reg_on	msm8996-sony-xperia-tone.dtsi	/^	wl_reg_on: wl-reg-on-state {$/;"	l
ts_reset_n	msm8996-sony-xperia-tone.dtsi	/^	ts_reset_n: ts-rst-n-state {$/;"	l
touch_int_n	msm8996-sony-xperia-tone.dtsi	/^	touch_int_n: touch-int-n-state {$/;"	l
touch_int_sleep	msm8996-sony-xperia-tone.dtsi	/^	touch_int_sleep: touch-int-sleep-state {$/;"	l
gpu_opp_table_3_0	msm8996-v3.0.dtsi	/^gpu_opp_table_3_0: opp-table-gpu30 {$/;"	l
divclk1_cdc	msm8996-xiaomi-common.dtsi	/^		divclk1_cdc: divclk1 {$/;"	l
divclk4	msm8996-xiaomi-common.dtsi	/^		divclk4: divclk4 {$/;"	l
mpss_mem	msm8996-xiaomi-common.dtsi	/^		mpss_mem: mpss@89c00000 {$/;"	l
adsp_mem	msm8996-xiaomi-common.dtsi	/^		adsp_mem: adsp@8fe00000 {$/;"	l
slpi_mem	msm8996-xiaomi-common.dtsi	/^		slpi_mem: slpi@91900000 {$/;"	l
gpu_mem	msm8996-xiaomi-common.dtsi	/^		gpu_mem: gpu@92300000 {$/;"	l
venus_mem	msm8996-xiaomi-common.dtsi	/^		venus_mem: venus@92400000 {$/;"	l
mba_mem	msm8996-xiaomi-common.dtsi	/^		mba_mem: mba@f6f00000 {$/;"	l
vph_pwr	msm8996-xiaomi-common.dtsi	/^	vph_pwr: vph-pwr-regulator {$/;"	l
vdd_3v2_tp	msm8996-xiaomi-common.dtsi	/^	vdd_3v2_tp: vdd-3v2-tp {$/;"	l
vdd_3v3	msm8996-xiaomi-common.dtsi	/^	vdd_3v3: rome-vreg {$/;"	l
wlan_en	msm8996-xiaomi-common.dtsi	/^	wlan_en: wlan-en-1-8v {$/;"	l
nfc	msm8996-xiaomi-common.dtsi	/^	nfc: pn548@28 {$/;"	l
typec	msm8996-xiaomi-common.dtsi	/^	typec: tusb320l@47 {$/;"	l
bluetooth	msm8996-xiaomi-common.dtsi	/^	bluetooth: bluetooth {$/;"	l
vreg_s3a_1p3	msm8996-xiaomi-common.dtsi	/^		vreg_s3a_1p3: s3 {$/;"	l
vreg_s4a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_s4a_1p8: s4 {$/;"	l
vreg_s5a_2p15	msm8996-xiaomi-common.dtsi	/^		vreg_s5a_2p15: s5 {$/;"	l
vreg_s7a_0p8	msm8996-xiaomi-common.dtsi	/^		vreg_s7a_0p8: s7 {$/;"	l
vreg_l1a_1p0	msm8996-xiaomi-common.dtsi	/^		vreg_l1a_1p0: l1 {$/;"	l
vreg_l2a_1p25	msm8996-xiaomi-common.dtsi	/^		vreg_l2a_1p25: l2 {$/;"	l
vreg_l4a_1p225	msm8996-xiaomi-common.dtsi	/^		vreg_l4a_1p225: l4 {$/;"	l
vreg_l6a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_l6a_1p8: l6 {$/;"	l
vreg_l8a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_l8a_1p8: l8 {$/;"	l
vreg_l9a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_l9a_1p8: l9 {$/;"	l
vreg_l10a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_l10a_1p8: l10 {$/;"	l
vreg_l12a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_l12a_1p8: l12 {$/;"	l
vreg_l13a_2p95	msm8996-xiaomi-common.dtsi	/^		vreg_l13a_2p95: l13 {$/;"	l
vreg_l14a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_l14a_1p8: l14 {$/;"	l
vreg_l15a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_l15a_1p8: l15 {$/;"	l
vreg_l16a_2p7	msm8996-xiaomi-common.dtsi	/^		vreg_l16a_2p7: l16 {$/;"	l
vreg_l19a_3p3	msm8996-xiaomi-common.dtsi	/^		vreg_l19a_3p3: l19 {$/;"	l
vreg_l20a_2p95	msm8996-xiaomi-common.dtsi	/^		vreg_l20a_2p95: l20 {$/;"	l
vreg_l21a_2p95	msm8996-xiaomi-common.dtsi	/^		vreg_l21a_2p95: l21 {$/;"	l
vreg_l23a_2p8	msm8996-xiaomi-common.dtsi	/^		vreg_l23a_2p8: l23 {$/;"	l
vreg_l24a_3p075	msm8996-xiaomi-common.dtsi	/^		vreg_l24a_3p075: l24 {$/;"	l
vreg_l25a_1p2	msm8996-xiaomi-common.dtsi	/^		vreg_l25a_1p2: l25 {$/;"	l
vreg_l27a_1p2	msm8996-xiaomi-common.dtsi	/^		vreg_l27a_1p2: l27 {$/;"	l
vreg_l28a_0p925	msm8996-xiaomi-common.dtsi	/^		vreg_l28a_0p925: l28 {$/;"	l
vreg_l30a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_l30a_1p8: l30 {$/;"	l
vreg_l32a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_l32a_1p8: l32 {$/;"	l
vreg_lvs1a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_lvs1a_1p8: lvs1 {$/;"	l
vreg_lvs2a_1p8	msm8996-xiaomi-common.dtsi	/^		vreg_lvs2a_1p8: lvs2 {$/;"	l
vreg_s1b_1p025	msm8996-xiaomi-common.dtsi	/^		vreg_s1b_1p025: s1 {$/;"	l
vph_pwr_bbyp	msm8996-xiaomi-common.dtsi	/^		vph_pwr_bbyp: boost-bypass {$/;"	l
vreg_apc_0p8	msm8996-xiaomi-common.dtsi	/^	vreg_apc_0p8: s11 {$/;"	l
vdd_gfx	msm8996-xiaomi-common.dtsi	/^	vdd_gfx: s2 {$/;"	l
irled_default	msm8996-xiaomi-common.dtsi	/^	irled_default: irled-default-state {$/;"	l
wlan_en_default	msm8996-xiaomi-common.dtsi	/^	wlan_en_default: wlan-en-state {$/;"	l
rome_enable_default	msm8996-xiaomi-common.dtsi	/^	rome_enable_default: rome-enable-state {$/;"	l
divclk1_default	msm8996-xiaomi-common.dtsi	/^	divclk1_default: divclk1-state {$/;"	l
divclk4_pin_a	msm8996-xiaomi-common.dtsi	/^	divclk4_pin_a: divclk4-state {$/;"	l
mdss_dsi_default	msm8996-xiaomi-common.dtsi	/^	mdss_dsi_default: mdss-dsi-default-state {$/;"	l
mdss_dsi_sleep	msm8996-xiaomi-common.dtsi	/^	mdss_dsi_sleep: mdss-dsi-sleep-state {$/;"	l
mdss_te_default	msm8996-xiaomi-common.dtsi	/^	mdss_te_default: mdss-te-default-state {$/;"	l
mdss_te_sleep	msm8996-xiaomi-common.dtsi	/^	mdss_te_sleep: mdss-te-sleep-state {$/;"	l
nfc_default	msm8996-xiaomi-common.dtsi	/^	nfc_default: nfc-default-state {$/;"	l
divclk2_haptics	msm8996-xiaomi-gemini.dts	/^		divclk2_haptics: divclk2 {$/;"	l
haptics	msm8996-xiaomi-gemini.dts	/^	haptics: drv2604@5a {$/;"	l
panel	msm8996-xiaomi-gemini.dts	/^	panel: panel@0 {$/;"	l
panel_in	msm8996-xiaomi-gemini.dts	/^			panel_in: endpoint {$/;"	l	label:panel
vreg_l17a_2p8	msm8996-xiaomi-gemini.dts	/^		vreg_l17a_2p8: l17 {$/;"	l
vreg_l29a_2p7	msm8996-xiaomi-gemini.dts	/^		vreg_l29a_2p7: l29 {$/;"	l
divclk2_pin_a	msm8996-xiaomi-gemini.dts	/^	divclk2_pin_a: divclk2-state {$/;"	l
touchscreen_default	msm8996-xiaomi-gemini.dts	/^	touchscreen_default: touchscreen-default-state {$/;"	l
touchscreen_sleep	msm8996-xiaomi-gemini.dts	/^	touchscreen_sleep: touchscreen-sleep-state {$/;"	l
vibrator_default	msm8996-xiaomi-gemini.dts	/^	vibrator_default: vibrator-default-state {$/;"	l
vibrator_sleep	msm8996-xiaomi-gemini.dts	/^	vibrator_sleep: vibrator-sleep-state {$/;"	l
xo_board	msm8996.dtsi	/^		xo_board: xo-board {$/;"	l
sleep_clk	msm8996.dtsi	/^		sleep_clk: sleep-clk {$/;"	l
CPU0	msm8996.dtsi	/^		CPU0: cpu@0 {$/;"	l
L2_0	msm8996.dtsi	/^			L2_0: l2-cache {$/;"	l	label:CPU0
CPU1	msm8996.dtsi	/^		CPU1: cpu@1 {$/;"	l
CPU2	msm8996.dtsi	/^		CPU2: cpu@100 {$/;"	l
L2_1	msm8996.dtsi	/^			L2_1: l2-cache {$/;"	l	label:CPU2
CPU3	msm8996.dtsi	/^		CPU3: cpu@101 {$/;"	l
CPU_SLEEP_0	msm8996.dtsi	/^			CPU_SLEEP_0: cpu-sleep-0 {$/;"	l
cluster0_opp	msm8996.dtsi	/^	cluster0_opp: opp-table-cluster0 {$/;"	l
cluster1_opp	msm8996.dtsi	/^	cluster1_opp: opp-table-cluster1 {$/;"	l
hyp_mem	msm8996.dtsi	/^		hyp_mem: memory@85800000 {$/;"	l
xbl_mem	msm8996.dtsi	/^		xbl_mem: memory@85e00000 {$/;"	l
smem_mem	msm8996.dtsi	/^		smem_mem: smem-mem@86000000 {$/;"	l
tz_mem	msm8996.dtsi	/^		tz_mem: memory@86200000 {$/;"	l
rmtfs_mem	msm8996.dtsi	/^		rmtfs_mem: rmtfs {$/;"	l
mpss_mem	msm8996.dtsi	/^		mpss_mem: mpss@88800000 {$/;"	l
adsp_mem	msm8996.dtsi	/^		adsp_mem: adsp@8ea00000 {$/;"	l
slpi_mem	msm8996.dtsi	/^		slpi_mem: slpi@90500000 {$/;"	l
gpu_mem	msm8996.dtsi	/^		gpu_mem: gpu@90f00000 {$/;"	l
venus_mem	msm8996.dtsi	/^		venus_mem: venus@91000000 {$/;"	l
mba_mem	msm8996.dtsi	/^		mba_mem: mba@91500000 {$/;"	l
mdata_mem	msm8996.dtsi	/^		mdata_mem: mpss-metadata {$/;"	l
rpm_requests	msm8996.dtsi	/^		rpm_requests: rpm-requests {$/;"	l
rpmcc	msm8996.dtsi	/^			rpmcc: clock-controller {$/;"	l	label:rpm_requests
rpmpd	msm8996.dtsi	/^			rpmpd: power-controller {$/;"	l	label:rpm_requests
rpmpd_opp_table	msm8996.dtsi	/^				rpmpd_opp_table: opp-table {$/;"	l	label:rpm_requests.rpmpd
rpmpd_opp1	msm8996.dtsi	/^					rpmpd_opp1: opp1 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp2	msm8996.dtsi	/^					rpmpd_opp2: opp2 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp3	msm8996.dtsi	/^					rpmpd_opp3: opp3 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp4	msm8996.dtsi	/^					rpmpd_opp4: opp4 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp5	msm8996.dtsi	/^					rpmpd_opp5: opp5 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp6	msm8996.dtsi	/^					rpmpd_opp6: opp6 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
adsp_smp2p_out	msm8996.dtsi	/^		adsp_smp2p_out: master-kernel {$/;"	l
adsp_smp2p_in	msm8996.dtsi	/^		adsp_smp2p_in: slave-kernel {$/;"	l
mpss_smp2p_out	msm8996.dtsi	/^		mpss_smp2p_out: master-kernel {$/;"	l
mpss_smp2p_in	msm8996.dtsi	/^		mpss_smp2p_in: slave-kernel {$/;"	l
slpi_smp2p_out	msm8996.dtsi	/^		slpi_smp2p_out: master-kernel {$/;"	l
slpi_smp2p_in	msm8996.dtsi	/^		slpi_smp2p_in: slave-kernel {$/;"	l
soc	msm8996.dtsi	/^	soc: soc {$/;"	l
pcie_phy	msm8996.dtsi	/^		pcie_phy: phy-wrapper@34000 {$/;"	l	label:soc
pciephy_0	msm8996.dtsi	/^			pciephy_0: phy@1000 {$/;"	l	label:soc.pcie_phy
pciephy_1	msm8996.dtsi	/^			pciephy_1: phy@2000 {$/;"	l	label:soc.pcie_phy
pciephy_2	msm8996.dtsi	/^			pciephy_2: phy@3000 {$/;"	l	label:soc.pcie_phy
rpm_msg_ram	msm8996.dtsi	/^		rpm_msg_ram: sram@68000 {$/;"	l	label:soc
qusb2p_hstx_trim	msm8996.dtsi	/^			qusb2p_hstx_trim: hstx_trim@24e {$/;"	l	label:soc
qusb2s_hstx_trim	msm8996.dtsi	/^			qusb2s_hstx_trim: hstx_trim@24f {$/;"	l	label:soc
speedbin_efuse	msm8996.dtsi	/^			speedbin_efuse: speedbin@133 {$/;"	l	label:soc
rng	msm8996.dtsi	/^		rng: rng@83000 {$/;"	l
gcc	msm8996.dtsi	/^		gcc: clock-controller@300000 {$/;"	l
bimc	msm8996.dtsi	/^		bimc: interconnect@408000 {$/;"	l
tsens0	msm8996.dtsi	/^		tsens0: thermal-sensor@4a9000 {$/;"	l
tsens1	msm8996.dtsi	/^		tsens1: thermal-sensor@4ad000 {$/;"	l
cryptobam	msm8996.dtsi	/^		cryptobam: dma-controller@644000 {$/;"	l
crypto	msm8996.dtsi	/^		crypto: crypto@67a000 {$/;"	l
cnoc	msm8996.dtsi	/^		cnoc: interconnect@500000 {$/;"	l
snoc	msm8996.dtsi	/^		snoc: interconnect@524000 {$/;"	l
a0noc	msm8996.dtsi	/^		a0noc: interconnect@543000 {$/;"	l
a1noc	msm8996.dtsi	/^		a1noc: interconnect@562000 {$/;"	l
a2noc	msm8996.dtsi	/^		a2noc: interconnect@583000 {$/;"	l
mnoc	msm8996.dtsi	/^		mnoc: interconnect@5a4000 {$/;"	l
pnoc	msm8996.dtsi	/^		pnoc: interconnect@5c0000 {$/;"	l
tcsr_mutex	msm8996.dtsi	/^		tcsr_mutex: hwlock@740000 {$/;"	l
tcsr_1	msm8996.dtsi	/^		tcsr_1: syscon@760000 {$/;"	l
tcsr_2	msm8996.dtsi	/^		tcsr_2: syscon@7a0000 {$/;"	l
mmcc	msm8996.dtsi	/^		mmcc: clock-controller@8c0000 {$/;"	l
mdss	msm8996.dtsi	/^		mdss: display-subsystem@900000 {$/;"	l
mdp	msm8996.dtsi	/^			mdp: display-controller@901000 {$/;"	l	label:mdss
mdp5_intf3_out	msm8996.dtsi	/^						mdp5_intf3_out: endpoint {$/;"	l	label:mdss.mdp
mdp5_intf1_out	msm8996.dtsi	/^						mdp5_intf1_out: endpoint {$/;"	l	label:mdss
mdp5_intf2_out	msm8996.dtsi	/^						mdp5_intf2_out: endpoint {$/;"	l
dsi0	msm8996.dtsi	/^			dsi0: dsi@994000 {$/;"	l
dsi0_in	msm8996.dtsi	/^						dsi0_in: endpoint {$/;"	l	label:dsi0
dsi0_out	msm8996.dtsi	/^						dsi0_out: endpoint {$/;"	l
dsi0_phy	msm8996.dtsi	/^			dsi0_phy: phy@994400 {$/;"	l
dsi1	msm8996.dtsi	/^			dsi1: dsi@996000 {$/;"	l
dsi1_in	msm8996.dtsi	/^						dsi1_in: endpoint {$/;"	l	label:dsi1
dsi1_out	msm8996.dtsi	/^						dsi1_out: endpoint {$/;"	l
dsi1_phy	msm8996.dtsi	/^			dsi1_phy: phy@996400 {$/;"	l
hdmi	msm8996.dtsi	/^			hdmi: hdmi-tx@9a0000 {$/;"	l
hdmi_in	msm8996.dtsi	/^						hdmi_in: endpoint {$/;"	l	label:hdmi
hdmi_phy	msm8996.dtsi	/^			hdmi_phy: phy@9a0600 {$/;"	l
gpu	msm8996.dtsi	/^		gpu: gpu@b00000 {$/;"	l
gpu_opp_table	msm8996.dtsi	/^			gpu_opp_table: opp-table {$/;"	l	label:gpu
tlmm	msm8996.dtsi	/^		tlmm: pinctrl@1010000 {$/;"	l
blsp1_spi1_default	msm8996.dtsi	/^			blsp1_spi1_default: blsp1-spi1-default-state {$/;"	l	label:tlmm
blsp1_spi1_sleep	msm8996.dtsi	/^			blsp1_spi1_sleep: blsp1-spi1-sleep-state {$/;"	l
blsp2_uart2_2pins_default	msm8996.dtsi	/^			blsp2_uart2_2pins_default: blsp2-uart2-2pins-state {$/;"	l
blsp2_uart2_2pins_sleep	msm8996.dtsi	/^			blsp2_uart2_2pins_sleep: blsp2-uart2-2pins-sleep-state {$/;"	l
blsp2_i2c2_default	msm8996.dtsi	/^			blsp2_i2c2_default: blsp2-i2c2-state {$/;"	l
blsp2_i2c2_sleep	msm8996.dtsi	/^			blsp2_i2c2_sleep: blsp2-i2c2-sleep-state {$/;"	l
blsp1_i2c6_default	msm8996.dtsi	/^			blsp1_i2c6_default: blsp1-i2c6-state {$/;"	l
blsp1_i2c6_sleep	msm8996.dtsi	/^			blsp1_i2c6_sleep: blsp1-i2c6-sleep-state {$/;"	l
cci0_default	msm8996.dtsi	/^			cci0_default: cci0-default-state {$/;"	l
camera0_state_on	msm8996.dtsi	/^			camera0_state_on:$/;"	l
camera_rear_default	msm8996.dtsi	/^			camera_rear_default: camera-rear-default-state {$/;"	l	label:camera0_state_on
camera0_mclk	msm8996.dtsi	/^				camera0_mclk: mclk0-pins {$/;"	l	label:camera0_state_on.camera_rear_default
camera0_rst	msm8996.dtsi	/^				camera0_rst: rst-pins {$/;"	l	label:camera0_state_on.camera_rear_default
camera0_pwdn	msm8996.dtsi	/^				camera0_pwdn: pwdn-pins {$/;"	l	label:camera0_state_on.camera_rear_default
cci1_default	msm8996.dtsi	/^			cci1_default: cci1-default-state {$/;"	l	label:camera0_state_on
camera1_state_on	msm8996.dtsi	/^			camera1_state_on:$/;"	l	label:camera0_state_on
camera_board_default	msm8996.dtsi	/^			camera_board_default: camera-board-default-state {$/;"	l	label:camera0_state_on.camera1_state_on
camera2_state_on	msm8996.dtsi	/^			camera2_state_on:$/;"	l
camera_front_default	msm8996.dtsi	/^			camera_front_default: camera-front-default-state {$/;"	l	label:camera2_state_on
camera2_mclk	msm8996.dtsi	/^				camera2_mclk: mclk2-pins {$/;"	l	label:camera2_state_on.camera_front_default
camera2_rst	msm8996.dtsi	/^				camera2_rst: rst-pins {$/;"	l	label:camera2_state_on.camera_front_default
pcie0_state_on	msm8996.dtsi	/^			pcie0_state_on: pcie0-state-on-state {$/;"	l
pcie0_state_off	msm8996.dtsi	/^			pcie0_state_off: pcie0-state-off-state {$/;"	l
blsp1_uart2_default	msm8996.dtsi	/^			blsp1_uart2_default: blsp1-uart2-default-state {$/;"	l
blsp1_uart2_sleep	msm8996.dtsi	/^			blsp1_uart2_sleep: blsp1-uart2-sleep-state {$/;"	l
blsp1_i2c3_default	msm8996.dtsi	/^			blsp1_i2c3_default: blsp1-i2c3-default-state {$/;"	l
blsp1_i2c3_sleep	msm8996.dtsi	/^			blsp1_i2c3_sleep: blsp1-i2c3-sleep-state {$/;"	l
blsp2_uart3_4pins_default	msm8996.dtsi	/^			blsp2_uart3_4pins_default: blsp2-uart3-4pins-state {$/;"	l
blsp2_uart3_4pins_sleep	msm8996.dtsi	/^			blsp2_uart3_4pins_sleep: blsp2-uart3-4pins-sleep-state {$/;"	l
blsp2_i2c3_default	msm8996.dtsi	/^			blsp2_i2c3_default: blsp2-i2c3-state-state {$/;"	l
blsp2_i2c3_sleep	msm8996.dtsi	/^			blsp2_i2c3_sleep: blsp2-i2c3-sleep-state {$/;"	l
wcd_intr_default	msm8996.dtsi	/^			wcd_intr_default: wcd-intr-default-state {$/;"	l
blsp2_i2c1_default	msm8996.dtsi	/^			blsp2_i2c1_default: blsp2-i2c1-state {$/;"	l
blsp2_i2c1_sleep	msm8996.dtsi	/^			blsp2_i2c1_sleep: blsp2-i2c1-sleep-state {$/;"	l
blsp2_i2c5_default	msm8996.dtsi	/^			blsp2_i2c5_default: blsp2-i2c5-state {$/;"	l
cdc_reset_active	msm8996.dtsi	/^			cdc_reset_active: cdc-reset-active-state {$/;"	l
cdc_reset_sleep	msm8996.dtsi	/^			cdc_reset_sleep: cdc-reset-sleep-state {$/;"	l
blsp2_spi6_default	msm8996.dtsi	/^			blsp2_spi6_default: blsp2-spi6-default-state {$/;"	l
blsp2_spi6_sleep	msm8996.dtsi	/^			blsp2_spi6_sleep: blsp2-spi6-sleep-state {$/;"	l
blsp2_i2c6_default	msm8996.dtsi	/^			blsp2_i2c6_default: blsp2-i2c6-state {$/;"	l
blsp2_i2c6_sleep	msm8996.dtsi	/^			blsp2_i2c6_sleep: blsp2-i2c6-sleep-state {$/;"	l
pcie1_state_on	msm8996.dtsi	/^			pcie1_state_on: pcie1-on-state {$/;"	l
pcie1_state_off	msm8996.dtsi	/^			pcie1_state_off: pcie1-off-state {$/;"	l
pcie2_state_on	msm8996.dtsi	/^			pcie2_state_on: pcie2-on-state {$/;"	l
pcie2_state_off	msm8996.dtsi	/^			pcie2_state_off: pcie2-off-state {$/;"	l
sdc1_state_on	msm8996.dtsi	/^			sdc1_state_on: sdc1-on-state {$/;"	l
sdc1_state_off	msm8996.dtsi	/^			sdc1_state_off: sdc1-off-state {$/;"	l
sdc2_state_on	msm8996.dtsi	/^			sdc2_state_on: sdc2-on-state {$/;"	l
sdc2_state_off	msm8996.dtsi	/^			sdc2_state_off: sdc2-off-state {$/;"	l
spmi_bus	msm8996.dtsi	/^		spmi_bus: spmi@400f000 {$/;"	l
pcie0	msm8996.dtsi	/^			pcie0: pcie@600000 {$/;"	l
pcie1	msm8996.dtsi	/^			pcie1: pcie@608000 {$/;"	l
pcie2	msm8996.dtsi	/^			pcie2: pcie@610000 {$/;"	l
ufshc	msm8996.dtsi	/^		ufshc: ufshc@624000 {$/;"	l
ufsphy	msm8996.dtsi	/^		ufsphy: phy@627000 {$/;"	l
ufsphy_lane	msm8996.dtsi	/^			ufsphy_lane: phy@627400 {$/;"	l	label:ufsphy
camss	msm8996.dtsi	/^		camss: camss@a00000 {$/;"	l
cci	msm8996.dtsi	/^		cci: cci@a0c000 {$/;"	l
cci_i2c0	msm8996.dtsi	/^			cci_i2c0: i2c-bus@0 {$/;"	l	label:cci
cci_i2c1	msm8996.dtsi	/^			cci_i2c1: i2c-bus@1 {$/;"	l	label:cci
adreno_smmu	msm8996.dtsi	/^		adreno_smmu: iommu@b40000 {$/;"	l
venus	msm8996.dtsi	/^		venus: video-codec@c00000 {$/;"	l
mdp_smmu	msm8996.dtsi	/^		mdp_smmu: iommu@d00000 {$/;"	l
venus_smmu	msm8996.dtsi	/^		venus_smmu: iommu@d40000 {$/;"	l
vfe_smmu	msm8996.dtsi	/^		vfe_smmu: iommu@da0000 {$/;"	l
lpass_q6_smmu	msm8996.dtsi	/^		lpass_q6_smmu: iommu@1600000 {$/;"	l
slpi_pil	msm8996.dtsi	/^		slpi_pil: remoteproc@1c00000 {$/;"	l
mss_pil	msm8996.dtsi	/^		mss_pil: remoteproc@2080000 {$/;"	l
stm_out	msm8996.dtsi	/^					stm_out: endpoint {$/;"	l
tpiu_in	msm8996.dtsi	/^					tpiu_in: endpoint {$/;"	l
funnel0_in	msm8996.dtsi	/^					funnel0_in: endpoint {$/;"	l
funnel0_out	msm8996.dtsi	/^					funnel0_out: endpoint {$/;"	l
funnel1_in	msm8996.dtsi	/^					funnel1_in: endpoint {$/;"	l
funnel1_out	msm8996.dtsi	/^					funnel1_out: endpoint {$/;"	l
funnel2_out	msm8996.dtsi	/^					funnel2_out: endpoint {$/;"	l
merge_funnel_in0	msm8996.dtsi	/^					merge_funnel_in0: endpoint {$/;"	l
merge_funnel_in1	msm8996.dtsi	/^					merge_funnel_in1: endpoint {$/;"	l
merge_funnel_in2	msm8996.dtsi	/^					merge_funnel_in2: endpoint {$/;"	l
merge_funnel_out	msm8996.dtsi	/^					merge_funnel_out: endpoint {$/;"	l
replicator_in	msm8996.dtsi	/^					replicator_in: endpoint {$/;"	l
replicator_out0	msm8996.dtsi	/^					replicator_out0: endpoint {$/;"	l
replicator_out1	msm8996.dtsi	/^					replicator_out1: endpoint {$/;"	l
etf_in	msm8996.dtsi	/^					etf_in: endpoint {$/;"	l
etf_out	msm8996.dtsi	/^					etf_out: endpoint {$/;"	l
etr_in	msm8996.dtsi	/^					etr_in: endpoint {$/;"	l
etm0_out	msm8996.dtsi	/^					etm0_out: endpoint {$/;"	l
etm1_out	msm8996.dtsi	/^					etm1_out: endpoint {$/;"	l
apss_funnel0_in0	msm8996.dtsi	/^					apss_funnel0_in0: endpoint {$/;"	l
apss_funnel0_in1	msm8996.dtsi	/^					apss_funnel0_in1: endpoint {$/;"	l
apss_funnel0_out	msm8996.dtsi	/^					apss_funnel0_out: endpoint {$/;"	l
etm2_out	msm8996.dtsi	/^					etm2_out: endpoint {$/;"	l
etm3_out	msm8996.dtsi	/^					etm3_out: endpoint {$/;"	l
apss_funnel1_in0	msm8996.dtsi	/^					apss_funnel1_in0: endpoint {$/;"	l
apss_funnel1_in1	msm8996.dtsi	/^					apss_funnel1_in1: endpoint {$/;"	l
apss_funnel1_out	msm8996.dtsi	/^					apss_funnel1_out: endpoint {$/;"	l
apss_merge_funnel_in0	msm8996.dtsi	/^					apss_merge_funnel_in0: endpoint {$/;"	l
apss_merge_funnel_in1	msm8996.dtsi	/^					apss_merge_funnel_in1: endpoint {$/;"	l
apss_merge_funnel_out	msm8996.dtsi	/^					apss_merge_funnel_out: endpoint {$/;"	l
kryocc	msm8996.dtsi	/^		kryocc: clock-controller@6400000 {$/;"	l
usb3	msm8996.dtsi	/^		usb3: usb@6af8800 {$/;"	l
usb3_dwc3	msm8996.dtsi	/^			usb3_dwc3: usb@6a00000 {$/;"	l	label:usb3
usb3phy	msm8996.dtsi	/^		usb3phy: phy@7410000 {$/;"	l
ssusb_phy_0	msm8996.dtsi	/^			ssusb_phy_0: phy@7410200 {$/;"	l	label:usb3phy
hsusb_phy1	msm8996.dtsi	/^		hsusb_phy1: phy@7411000 {$/;"	l
hsusb_phy2	msm8996.dtsi	/^		hsusb_phy2: phy@7412000 {$/;"	l
sdhc1	msm8996.dtsi	/^		sdhc1: mmc@7464900 {$/;"	l
sdhc2	msm8996.dtsi	/^		sdhc2: mmc@74a4900 {$/;"	l
blsp1_dma	msm8996.dtsi	/^		blsp1_dma: dma-controller@7544000 {$/;"	l
blsp1_uart2	msm8996.dtsi	/^		blsp1_uart2: serial@7570000 {$/;"	l
blsp1_spi1	msm8996.dtsi	/^		blsp1_spi1: spi@7575000 {$/;"	l
blsp1_i2c3	msm8996.dtsi	/^		blsp1_i2c3: i2c@7577000 {$/;"	l
blsp1_i2c6	msm8996.dtsi	/^		blsp1_i2c6: i2c@757a000 {$/;"	l
blsp2_dma	msm8996.dtsi	/^		blsp2_dma: dma-controller@7584000 {$/;"	l
blsp2_uart2	msm8996.dtsi	/^		blsp2_uart2: serial@75b0000 {$/;"	l
blsp2_uart3	msm8996.dtsi	/^		blsp2_uart3: serial@75b1000 {$/;"	l
blsp2_i2c1	msm8996.dtsi	/^		blsp2_i2c1: i2c@75b5000 {$/;"	l
blsp2_i2c2	msm8996.dtsi	/^		blsp2_i2c2: i2c@75b6000 {$/;"	l
blsp2_i2c3	msm8996.dtsi	/^		blsp2_i2c3: i2c@75b7000 {$/;"	l
blsp2_i2c5	msm8996.dtsi	/^		blsp2_i2c5: i2c@75b9000 {$/;"	l
blsp2_i2c6	msm8996.dtsi	/^		blsp2_i2c6: i2c@75ba000 {$/;"	l
blsp2_spi6	msm8996.dtsi	/^		blsp2_spi6: spi@75ba000 {$/;"	l
usb2	msm8996.dtsi	/^		usb2: usb@76f8800 {$/;"	l
usb2_dwc3	msm8996.dtsi	/^			usb2_dwc3: usb@7600000 {$/;"	l	label:usb2
slimbam	msm8996.dtsi	/^		slimbam: dma-controller@9184000 {$/;"	l
slim_msm	msm8996.dtsi	/^		slim_msm: slim-ngd@91c0000 {$/;"	l
tasha_ifd	msm8996.dtsi	/^				tasha_ifd: tas-ifd@0,0 {$/;"	l	label:slim_msm
wcd9335	msm8996.dtsi	/^				wcd9335: codec@1,0 {$/;"	l	label:slim_msm
adsp_pil	msm8996.dtsi	/^		adsp_pil: remoteproc@9300000 {$/;"	l
q6afe	msm8996.dtsi	/^					q6afe: service@4 {$/;"	l	label:adsp_pil
q6afedai	msm8996.dtsi	/^						q6afedai: dais {$/;"	l	label:adsp_pil.q6afe
q6asm	msm8996.dtsi	/^					q6asm: service@7 {$/;"	l
q6asmdai	msm8996.dtsi	/^						q6asmdai: dais {$/;"	l	label:q6asm
q6adm	msm8996.dtsi	/^					q6adm: service@8 {$/;"	l
q6routing	msm8996.dtsi	/^						q6routing: routing {$/;"	l	label:q6adm
apcs_glb	msm8996.dtsi	/^		apcs_glb: mailbox@9820000 {$/;"	l
saw3	msm8996.dtsi	/^		saw3: syscon@9a10000 {$/;"	l
cbf	msm8996.dtsi	/^		cbf: clock-controller@9a11000 {$/;"	l
intc	msm8996.dtsi	/^		intc: interrupt-controller@9bc0000 {$/;"	l
sound	msm8996.dtsi	/^	sound: sound {$/;"	l
cpu0_alert0	msm8996.dtsi	/^				cpu0_alert0: trip-point0 {$/;"	l
cpu0_crit	msm8996.dtsi	/^				cpu0_crit: cpu-crit {$/;"	l
cpu1_alert0	msm8996.dtsi	/^				cpu1_alert0: trip-point0 {$/;"	l
cpu1_crit	msm8996.dtsi	/^				cpu1_crit: cpu-crit {$/;"	l
cpu2_alert0	msm8996.dtsi	/^				cpu2_alert0: trip-point0 {$/;"	l
cpu2_crit	msm8996.dtsi	/^				cpu2_crit: cpu-crit {$/;"	l
cpu3_alert0	msm8996.dtsi	/^				cpu3_alert0: trip-point0 {$/;"	l
cpu3_crit	msm8996.dtsi	/^				cpu3_crit: cpu-crit {$/;"	l
gpu1_alert0	msm8996.dtsi	/^				gpu1_alert0: trip-point0 {$/;"	l
gpu2_alert0	msm8996.dtsi	/^				gpu2_alert0: trip-point0 {$/;"	l
m4m_alert0	msm8996.dtsi	/^				m4m_alert0: trip-point0 {$/;"	l
l3_or_venus_alert0	msm8996.dtsi	/^				l3_or_venus_alert0: trip-point0 {$/;"	l
cluster0_l2_alert0	msm8996.dtsi	/^				cluster0_l2_alert0: trip-point0 {$/;"	l
cluster1_l2_alert0	msm8996.dtsi	/^				cluster1_l2_alert0: trip-point0 {$/;"	l
camera_alert0	msm8996.dtsi	/^				camera_alert0: trip-point0 {$/;"	l
q6_dsp_alert0	msm8996.dtsi	/^				q6_dsp_alert0: trip-point0 {$/;"	l
mem_alert0	msm8996.dtsi	/^				mem_alert0: trip-point0 {$/;"	l
modemtx_alert0	msm8996.dtsi	/^				modemtx_alert0: trip-point0 {$/;"	l
panel	msm8996pro-xiaomi-natrium.dts	/^	panel: panel@0 {$/;"	l
panel_in	msm8996pro-xiaomi-natrium.dts	/^			panel_in: endpoint {$/;"	l	label:panel
vreg_l3a_0p875	msm8996pro-xiaomi-natrium.dts	/^		vreg_l3a_0p875: l3 {$/;"	l
vreg_l11a_1p1	msm8996pro-xiaomi-natrium.dts	/^		vreg_l11a_1p1: l11 {$/;"	l
vreg_l17a_2p8	msm8996pro-xiaomi-natrium.dts	/^		vreg_l17a_2p8: l17 {$/;"	l
vreg_l18a_2p8	msm8996pro-xiaomi-natrium.dts	/^		vreg_l18a_2p8: l18 {$/;"	l
vreg_l29a_2p8	msm8996pro-xiaomi-natrium.dts	/^		vreg_l29a_2p8: l29 {$/;"	l
touchscreen_default	msm8996pro-xiaomi-natrium.dts	/^	touchscreen_default: touchscreen-default-state {$/;"	l
touchscreen_sleep	msm8996pro-xiaomi-natrium.dts	/^	touchscreen_sleep: touchscreen-sleep-state {$/;"	l
framebuffer0	msm8996pro-xiaomi-scorpio.dts	/^		framebuffer0: framebuffer@83401000 {$/;"	l
cont_splash_mem	msm8996pro-xiaomi-scorpio.dts	/^		cont_splash_mem: memory@83401000 {$/;"	l
touchkey	msm8996pro-xiaomi-scorpio.dts	/^	touchkey: touchkey@28 {$/;"	l
touchscreen	msm8996pro-xiaomi-scorpio.dts	/^	touchscreen: atmel-mxt-ts@4a {$/;"	l
vreg_l3a_0p875	msm8996pro-xiaomi-scorpio.dts	/^		vreg_l3a_0p875: l3 {$/;"	l
vreg_l11a_1p1	msm8996pro-xiaomi-scorpio.dts	/^		vreg_l11a_1p1: l11 {$/;"	l
vreg_l17a_2p8	msm8996pro-xiaomi-scorpio.dts	/^		vreg_l17a_2p8: l17 {$/;"	l
vreg_l18a_2p8	msm8996pro-xiaomi-scorpio.dts	/^		vreg_l18a_2p8: l18 {$/;"	l
vreg_l22a_3p0	msm8996pro-xiaomi-scorpio.dts	/^		vreg_l22a_3p0: l22 {$/;"	l
vreg_l29a_2p7	msm8996pro-xiaomi-scorpio.dts	/^		vreg_l29a_2p7: l29 {$/;"	l
keypad_default	msm8996pro-xiaomi-scorpio.dts	/^	keypad_default: keypad-default-state {$/;"	l
touchkey_default	msm8996pro-xiaomi-scorpio.dts	/^	touchkey_default: touchkey-default-state {$/;"	l
touchkey_sleep	msm8996pro-xiaomi-scorpio.dts	/^	touchkey_sleep: touchkey-sleep-state {$/;"	l
touchscreen_default	msm8996pro-xiaomi-scorpio.dts	/^	touchscreen_default: touchscreen-default-state {$/;"	l
touchscreen_sleep	msm8996pro-xiaomi-scorpio.dts	/^	touchscreen_sleep: touchscreen-sleep-state {$/;"	l
cluster0_opp	msm8996pro.dtsi	/^	cluster0_opp: opp-table-cluster0 {$/;"	l
cluster1_opp	msm8996pro.dtsi	/^	cluster1_opp: opp-table-cluster1 {$/;"	l
vph_pwr	msm8998-clamshell.dtsi	/^	vph_pwr: vph-pwr-regulator {$/;"	l
pm8005_s1	msm8998-clamshell.dtsi	/^	pm8005_s1: s1 { \/* VDD_GFX supply *\/$/;"	l
vreg_s3a_1p35	msm8998-clamshell.dtsi	/^		vreg_s3a_1p35: s3 {$/;"	l
vreg_s4a_1p8	msm8998-clamshell.dtsi	/^		vreg_s4a_1p8: s4 {$/;"	l
vreg_s5a_2p04	msm8998-clamshell.dtsi	/^		vreg_s5a_2p04: s5 {$/;"	l
vreg_s7a_1p025	msm8998-clamshell.dtsi	/^		vreg_s7a_1p025: s7 {$/;"	l
vreg_l1a_0p875	msm8998-clamshell.dtsi	/^		vreg_l1a_0p875: l1 {$/;"	l
vreg_l2a_1p2	msm8998-clamshell.dtsi	/^		vreg_l2a_1p2: l2 {$/;"	l
vreg_l3a_1p0	msm8998-clamshell.dtsi	/^		vreg_l3a_1p0: l3 {$/;"	l
vreg_l5a_0p8	msm8998-clamshell.dtsi	/^		vreg_l5a_0p8: l5 {$/;"	l
vreg_l6a_1p8	msm8998-clamshell.dtsi	/^		vreg_l6a_1p8: l6 {$/;"	l
vreg_l7a_1p8	msm8998-clamshell.dtsi	/^		vreg_l7a_1p8: l7 {$/;"	l
vreg_l8a_1p2	msm8998-clamshell.dtsi	/^		vreg_l8a_1p2: l8 {$/;"	l
vreg_l9a_1p8	msm8998-clamshell.dtsi	/^		vreg_l9a_1p8: l9 {$/;"	l
vreg_l10a_1p8	msm8998-clamshell.dtsi	/^		vreg_l10a_1p8: l10 {$/;"	l
vreg_l11a_1p0	msm8998-clamshell.dtsi	/^		vreg_l11a_1p0: l11 {$/;"	l
vreg_l12a_1p8	msm8998-clamshell.dtsi	/^		vreg_l12a_1p8: l12 {$/;"	l
vreg_l13a_2p95	msm8998-clamshell.dtsi	/^		vreg_l13a_2p95: l13 {$/;"	l
vreg_l14a_1p88	msm8998-clamshell.dtsi	/^		vreg_l14a_1p88: l14 {$/;"	l
vreg_l15a_1p8	msm8998-clamshell.dtsi	/^		vreg_l15a_1p8: l15 {$/;"	l
vreg_l16a_2p7	msm8998-clamshell.dtsi	/^		vreg_l16a_2p7: l16 {$/;"	l
vreg_l17a_1p3	msm8998-clamshell.dtsi	/^		vreg_l17a_1p3: l17 {$/;"	l
vreg_l18a_2p7	msm8998-clamshell.dtsi	/^		vreg_l18a_2p7: l18 {$/;"	l
vreg_l19a_3p0	msm8998-clamshell.dtsi	/^		vreg_l19a_3p0: l19 {$/;"	l
vreg_l20a_2p95	msm8998-clamshell.dtsi	/^		vreg_l20a_2p95: l20 {$/;"	l
vreg_l21a_2p95	msm8998-clamshell.dtsi	/^		vreg_l21a_2p95: l21 {$/;"	l
vreg_l22a_2p85	msm8998-clamshell.dtsi	/^		vreg_l22a_2p85: l22 {$/;"	l
vreg_l23a_3p3	msm8998-clamshell.dtsi	/^		vreg_l23a_3p3: l23 {$/;"	l
vreg_l24a_3p075	msm8998-clamshell.dtsi	/^		vreg_l24a_3p075: l24 {$/;"	l
vreg_l25a_3p3	msm8998-clamshell.dtsi	/^		vreg_l25a_3p3: l25 {$/;"	l
vreg_l26a_1p2	msm8998-clamshell.dtsi	/^		vreg_l26a_1p2: l26 {$/;"	l
vreg_l28_3p0	msm8998-clamshell.dtsi	/^		vreg_l28_3p0: l28 {$/;"	l
vreg_lvs1a_1p8	msm8998-clamshell.dtsi	/^		vreg_lvs1a_1p8: lvs1 {$/;"	l
vreg_lvs2a_1p8	msm8998-clamshell.dtsi	/^		vreg_lvs2a_1p8: lvs2 {$/;"	l
touchpad	msm8998-clamshell.dtsi	/^	touchpad: touchpad-pin-state {$/;"	l
extcon_usb	msm8998-fxtec-pro1.dts	/^	extcon_usb: extcon-usb {$/;"	l
cont_splash_mem	msm8998-fxtec-pro1.dts	/^		cont_splash_mem: memory@9d400000 {$/;"	l
zap_shader_region	msm8998-fxtec-pro1.dts	/^		zap_shader_region: memory@f6400000 {$/;"	l
ts_vio_vreg	msm8998-fxtec-pro1.dts	/^	ts_vio_vreg: ts-vio-vreg {$/;"	l
vph_pwr	msm8998-fxtec-pro1.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
pm8005_s1	msm8998-fxtec-pro1.dts	/^	pm8005_s1: s1 { \/* VDD_GFX supply *\/$/;"	l
vol_up_pin_a	msm8998-fxtec-pro1.dts	/^	vol_up_pin_a: vol-up-active-state {$/;"	l
cam_focus_pin_a	msm8998-fxtec-pro1.dts	/^	cam_focus_pin_a: cam-focus-btn-active-state {$/;"	l
cam_snapshot_pin_a	msm8998-fxtec-pro1.dts	/^	cam_snapshot_pin_a: cam-snapshot-btn-active-state {$/;"	l
vreg_s3a_1p35	msm8998-fxtec-pro1.dts	/^		vreg_s3a_1p35: s3 {$/;"	l
vreg_s4a_1p8	msm8998-fxtec-pro1.dts	/^		vreg_s4a_1p8: s4 {$/;"	l
vreg_s5a_2p04	msm8998-fxtec-pro1.dts	/^		vreg_s5a_2p04: s5 {$/;"	l
vreg_s7a_1p025	msm8998-fxtec-pro1.dts	/^		vreg_s7a_1p025: s7 {$/;"	l
vreg_l1a_0p875	msm8998-fxtec-pro1.dts	/^		vreg_l1a_0p875: l1 {$/;"	l
vreg_l2a_1p2	msm8998-fxtec-pro1.dts	/^		vreg_l2a_1p2: l2 {$/;"	l
vreg_l3a_1p0	msm8998-fxtec-pro1.dts	/^		vreg_l3a_1p0: l3 {$/;"	l
vreg_l5a_0p8	msm8998-fxtec-pro1.dts	/^		vreg_l5a_0p8: l5 {$/;"	l
vreg_l6a_1p8	msm8998-fxtec-pro1.dts	/^		vreg_l6a_1p8: l6 {$/;"	l
vreg_l7a_1p8	msm8998-fxtec-pro1.dts	/^		vreg_l7a_1p8: l7 {$/;"	l
vreg_l8a_1p2	msm8998-fxtec-pro1.dts	/^		vreg_l8a_1p2: l8 {$/;"	l
vreg_l9a_1p8	msm8998-fxtec-pro1.dts	/^		vreg_l9a_1p8: l9 {$/;"	l
vreg_l10a_1p8	msm8998-fxtec-pro1.dts	/^		vreg_l10a_1p8: l10 {$/;"	l
vreg_l11a_1p0	msm8998-fxtec-pro1.dts	/^		vreg_l11a_1p0: l11 {$/;"	l
vreg_l12a_1p8	msm8998-fxtec-pro1.dts	/^		vreg_l12a_1p8: l12 {$/;"	l
vreg_l13a_2p95	msm8998-fxtec-pro1.dts	/^		vreg_l13a_2p95: l13 {$/;"	l
vreg_l14a_1p88	msm8998-fxtec-pro1.dts	/^		vreg_l14a_1p88: l14 {$/;"	l
vreg_l15a_1p8	msm8998-fxtec-pro1.dts	/^		vreg_l15a_1p8: l15 {$/;"	l
vreg_l16a_2p7	msm8998-fxtec-pro1.dts	/^		vreg_l16a_2p7: l16 {$/;"	l
vreg_l17a_1p3	msm8998-fxtec-pro1.dts	/^		vreg_l17a_1p3: l17 {$/;"	l
vreg_l18a_2p7	msm8998-fxtec-pro1.dts	/^		vreg_l18a_2p7: l18 {$/;"	l
vreg_l19a_3p0	msm8998-fxtec-pro1.dts	/^		vreg_l19a_3p0: l19 {$/;"	l
vreg_l20a_2p95	msm8998-fxtec-pro1.dts	/^		vreg_l20a_2p95: l20 {$/;"	l
vreg_l21a_2p95	msm8998-fxtec-pro1.dts	/^		vreg_l21a_2p95: l21 {$/;"	l
vreg_l22a_2p85	msm8998-fxtec-pro1.dts	/^		vreg_l22a_2p85: l22 {$/;"	l
vreg_l23a_3p3	msm8998-fxtec-pro1.dts	/^		vreg_l23a_3p3: l23 {$/;"	l
vreg_l24a_3p075	msm8998-fxtec-pro1.dts	/^		vreg_l24a_3p075: l24 {$/;"	l
vreg_l25a_3p3	msm8998-fxtec-pro1.dts	/^		vreg_l25a_3p3: l25 {$/;"	l
vreg_l26a_1p2	msm8998-fxtec-pro1.dts	/^		vreg_l26a_1p2: l26 {$/;"	l
vreg_l28_3p0	msm8998-fxtec-pro1.dts	/^		vreg_l28_3p0: l28 {$/;"	l
vreg_lvs1a_1p8	msm8998-fxtec-pro1.dts	/^		vreg_lvs1a_1p8: lvs1 {$/;"	l
vreg_lvs2a_1p8	msm8998-fxtec-pro1.dts	/^		vreg_lvs2a_1p8: lvs2 {$/;"	l
vreg_bob	msm8998-fxtec-pro1.dts	/^		vreg_bob: bob {$/;"	l
mdp_vsync_n	msm8998-fxtec-pro1.dts	/^	mdp_vsync_n: mdp-vsync-n-state {$/;"	l
gpio_kb_pins_extra	msm8998-fxtec-pro1.dts	/^	gpio_kb_pins_extra: gpio-kb-pins-extra-state {$/;"	l
ts_vio_default	msm8998-fxtec-pro1.dts	/^	ts_vio_default: ts-vio-def-state {$/;"	l
ts_rst_n	msm8998-fxtec-pro1.dts	/^	ts_rst_n: ts-rst-n-state {$/;"	l
hall_sensor1_default	msm8998-fxtec-pro1.dts	/^	hall_sensor1_default: hall-sensor1-def-state {$/;"	l
ts_int_n	msm8998-fxtec-pro1.dts	/^	ts_int_n: ts-int-n-state {$/;"	l
vph_pwr	msm8998-mtp.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
pm8005_s1	msm8998-mtp.dts	/^	pm8005_s1: s1 { \/* VDD_GFX supply *\/$/;"	l
vreg_s3a_1p35	msm8998-mtp.dts	/^		vreg_s3a_1p35: s3 {$/;"	l
vreg_s4a_1p8	msm8998-mtp.dts	/^		vreg_s4a_1p8: s4 {$/;"	l
vreg_s5a_2p04	msm8998-mtp.dts	/^		vreg_s5a_2p04: s5 {$/;"	l
vreg_s7a_1p025	msm8998-mtp.dts	/^		vreg_s7a_1p025: s7 {$/;"	l
vreg_l1a_0p875	msm8998-mtp.dts	/^		vreg_l1a_0p875: l1 {$/;"	l
vreg_l2a_1p2	msm8998-mtp.dts	/^		vreg_l2a_1p2: l2 {$/;"	l
vreg_l3a_1p0	msm8998-mtp.dts	/^		vreg_l3a_1p0: l3 {$/;"	l
vreg_l5a_0p8	msm8998-mtp.dts	/^		vreg_l5a_0p8: l5 {$/;"	l
vreg_l6a_1p8	msm8998-mtp.dts	/^		vreg_l6a_1p8: l6 {$/;"	l
vreg_l7a_1p8	msm8998-mtp.dts	/^		vreg_l7a_1p8: l7 {$/;"	l
vreg_l8a_1p2	msm8998-mtp.dts	/^		vreg_l8a_1p2: l8 {$/;"	l
vreg_l9a_1p8	msm8998-mtp.dts	/^		vreg_l9a_1p8: l9 {$/;"	l
vreg_l10a_1p8	msm8998-mtp.dts	/^		vreg_l10a_1p8: l10 {$/;"	l
vreg_l11a_1p0	msm8998-mtp.dts	/^		vreg_l11a_1p0: l11 {$/;"	l
vreg_l12a_1p8	msm8998-mtp.dts	/^		vreg_l12a_1p8: l12 {$/;"	l
vreg_l13a_2p95	msm8998-mtp.dts	/^		vreg_l13a_2p95: l13 {$/;"	l
vreg_l14a_1p88	msm8998-mtp.dts	/^		vreg_l14a_1p88: l14 {$/;"	l
vreg_l15a_1p8	msm8998-mtp.dts	/^		vreg_l15a_1p8: l15 {$/;"	l
vreg_l16a_2p7	msm8998-mtp.dts	/^		vreg_l16a_2p7: l16 {$/;"	l
vreg_l17a_1p3	msm8998-mtp.dts	/^		vreg_l17a_1p3: l17 {$/;"	l
vreg_l18a_2p7	msm8998-mtp.dts	/^		vreg_l18a_2p7: l18 {$/;"	l
vreg_l19a_3p0	msm8998-mtp.dts	/^		vreg_l19a_3p0: l19 {$/;"	l
vreg_l20a_2p95	msm8998-mtp.dts	/^		vreg_l20a_2p95: l20 {$/;"	l
vreg_l21a_2p95	msm8998-mtp.dts	/^		vreg_l21a_2p95: l21 {$/;"	l
vreg_l22a_2p85	msm8998-mtp.dts	/^		vreg_l22a_2p85: l22 {$/;"	l
vreg_l23a_3p3	msm8998-mtp.dts	/^		vreg_l23a_3p3: l23 {$/;"	l
vreg_l24a_3p075	msm8998-mtp.dts	/^		vreg_l24a_3p075: l24 {$/;"	l
vreg_l25a_3p3	msm8998-mtp.dts	/^		vreg_l25a_3p3: l25 {$/;"	l
vreg_l26a_1p2	msm8998-mtp.dts	/^		vreg_l26a_1p2: l26 {$/;"	l
vreg_l28_3p0	msm8998-mtp.dts	/^		vreg_l28_3p0: l28 {$/;"	l
vreg_lvs1a_1p8	msm8998-mtp.dts	/^		vreg_lvs1a_1p8: lvs1 {$/;"	l
vreg_lvs2a_1p8	msm8998-mtp.dts	/^		vreg_lvs2a_1p8: lvs2 {$/;"	l
vreg_bob	msm8998-mtp.dts	/^		vreg_bob: bob {$/;"	l
button_backlight_default	msm8998-oneplus-cheeseburger.dts	/^	button_backlight_default: button-backlight-state {$/;"	l
framebuffer0	msm8998-oneplus-common.dtsi	/^		framebuffer0: framebuffer@9d400000 {$/;"	l
cont_splash_mem	msm8998-oneplus-common.dtsi	/^		cont_splash_mem: memory@9d400000 {$/;"	l
ipa_fws_region	msm8998-oneplus-common.dtsi	/^		ipa_fws_region: ipa@f6800000 {$/;"	l
zap_shader_region	msm8998-oneplus-common.dtsi	/^		zap_shader_region: gpu@f6900000 {$/;"	l
vph_pwr	msm8998-oneplus-common.dtsi	/^	vph_pwr: vph-pwr-regulator {$/;"	l
rmi4_f12	msm8998-oneplus-common.dtsi	/^		rmi4_f12: rmi4-f12@12 {$/;"	l
pm8005_s1	msm8998-oneplus-common.dtsi	/^	pm8005_s1: s1 {$/;"	l
vol_keys_default	msm8998-oneplus-common.dtsi	/^	vol_keys_default: vol-keys-state {$/;"	l
vreg_s3a_1p35	msm8998-oneplus-common.dtsi	/^		vreg_s3a_1p35: s3 {$/;"	l
vreg_s4a_1p8	msm8998-oneplus-common.dtsi	/^		vreg_s4a_1p8: s4 {$/;"	l
vreg_s5a_2p04	msm8998-oneplus-common.dtsi	/^		vreg_s5a_2p04: s5 {$/;"	l
vreg_s7a_1p025	msm8998-oneplus-common.dtsi	/^		vreg_s7a_1p025: s7 {$/;"	l
vreg_l1a_0p875	msm8998-oneplus-common.dtsi	/^		vreg_l1a_0p875: l1 {$/;"	l
vreg_l2a_1p2	msm8998-oneplus-common.dtsi	/^		vreg_l2a_1p2: l2 {$/;"	l
vreg_l3a_1p0	msm8998-oneplus-common.dtsi	/^		vreg_l3a_1p0: l3 {$/;"	l
vreg_l5a_0p8	msm8998-oneplus-common.dtsi	/^		vreg_l5a_0p8: l5 {$/;"	l
vreg_l6a_1p8	msm8998-oneplus-common.dtsi	/^		vreg_l6a_1p8: l6 {$/;"	l
vreg_l7a_1p8	msm8998-oneplus-common.dtsi	/^		vreg_l7a_1p8: l7 {$/;"	l
vreg_l8a_1p2	msm8998-oneplus-common.dtsi	/^		vreg_l8a_1p2: l8 {$/;"	l
vreg_l9a_1p8	msm8998-oneplus-common.dtsi	/^		vreg_l9a_1p8: l9 {$/;"	l
vreg_l10a_1p8	msm8998-oneplus-common.dtsi	/^		vreg_l10a_1p8: l10 {$/;"	l
vreg_l11a_1p0	msm8998-oneplus-common.dtsi	/^		vreg_l11a_1p0: l11 {$/;"	l
vreg_l12a_1p8	msm8998-oneplus-common.dtsi	/^		vreg_l12a_1p8: l12 {$/;"	l
vreg_l13a_2p95	msm8998-oneplus-common.dtsi	/^		vreg_l13a_2p95: l13 {$/;"	l
vreg_l14a_1p88	msm8998-oneplus-common.dtsi	/^		vreg_l14a_1p88: l14 {$/;"	l
vreg_l15a_1p8	msm8998-oneplus-common.dtsi	/^		vreg_l15a_1p8: l15 {$/;"	l
vreg_l16a_2p7	msm8998-oneplus-common.dtsi	/^		vreg_l16a_2p7: l16 {$/;"	l
vreg_l17a_1p3	msm8998-oneplus-common.dtsi	/^		vreg_l17a_1p3: l17 {$/;"	l
vreg_l18a_2p7	msm8998-oneplus-common.dtsi	/^		vreg_l18a_2p7: l18 {$/;"	l
vreg_l19a_3p0	msm8998-oneplus-common.dtsi	/^		vreg_l19a_3p0: l19 {$/;"	l
vreg_l20a_2p95	msm8998-oneplus-common.dtsi	/^		vreg_l20a_2p95: l20 {$/;"	l
vreg_l21a_2p95	msm8998-oneplus-common.dtsi	/^		vreg_l21a_2p95: l21 {$/;"	l
vreg_l22a_2p85	msm8998-oneplus-common.dtsi	/^		vreg_l22a_2p85: l22 {$/;"	l
vreg_l23a_3p3	msm8998-oneplus-common.dtsi	/^		vreg_l23a_3p3: l23 {$/;"	l
vreg_l24a_3p075	msm8998-oneplus-common.dtsi	/^		vreg_l24a_3p075: l24 {$/;"	l
vreg_l25a_3p3	msm8998-oneplus-common.dtsi	/^		vreg_l25a_3p3: l25 {$/;"	l
vreg_l26a_1p2	msm8998-oneplus-common.dtsi	/^		vreg_l26a_1p2: l26 {$/;"	l
vreg_l28_3p0	msm8998-oneplus-common.dtsi	/^		vreg_l28_3p0: l28 {$/;"	l
vreg_lvs1a_1p8	msm8998-oneplus-common.dtsi	/^		vreg_lvs1a_1p8: lvs1 { };$/;"	l
vreg_lvs2a_1p8	msm8998-oneplus-common.dtsi	/^		vreg_lvs2a_1p8: lvs2 { };$/;"	l
vreg_bob	msm8998-oneplus-common.dtsi	/^		vreg_bob: bob {$/;"	l
hall_sensor_default	msm8998-oneplus-common.dtsi	/^	hall_sensor_default: hall-sensor-default-state {$/;"	l
ts_int_active	msm8998-oneplus-common.dtsi	/^	ts_int_active: ts-int-active-state {$/;"	l
ts_reset_active	msm8998-oneplus-common.dtsi	/^	ts_reset_active: ts-reset-active-state {$/;"	l
nfc_int_active	msm8998-oneplus-common.dtsi	/^	nfc_int_active: nfc-int-active-state {$/;"	l
nfc_enable_active	msm8998-oneplus-common.dtsi	/^	nfc_enable_active: nfc-enable-active-state {$/;"	l
disp_dvdd_vreg	msm8998-sony-xperia-yoshino-maple.dts	/^	disp_dvdd_vreg: disp-dvdd-vreg {$/;"	l
disp_dvdd_en	msm8998-sony-xperia-yoshino-maple.dts	/^	disp_dvdd_en: disp-dvdd-en-active-state {$/;"	l
div1_mclk	msm8998-sony-xperia-yoshino.dtsi	/^		div1_mclk: divclk1 {$/;"	l
board_vbat	msm8998-sony-xperia-yoshino.dtsi	/^	board_vbat: vbat-regulator {$/;"	l
cam0_vdig_vreg	msm8998-sony-xperia-yoshino.dtsi	/^	cam0_vdig_vreg: cam0-vdig {$/;"	l
cam1_vdig_vreg	msm8998-sony-xperia-yoshino.dtsi	/^	cam1_vdig_vreg: cam1-vdig {$/;"	l
cam_vio_vreg	msm8998-sony-xperia-yoshino.dtsi	/^	cam_vio_vreg: cam-vio-vreg {$/;"	l
touch_vddio_vreg	msm8998-sony-xperia-yoshino.dtsi	/^	touch_vddio_vreg: touch-vddio-vreg {$/;"	l
vph_pwr	msm8998-sony-xperia-yoshino.dtsi	/^	vph_pwr: vph-pwr-regulator {$/;"	l
extcon_usb	msm8998-sony-xperia-yoshino.dtsi	/^	extcon_usb: extcon-usb {$/;"	l
hyp_mem	msm8998-sony-xperia-yoshino.dtsi	/^		hyp_mem: memory@85800000 {$/;"	l
cont_splash_mem	msm8998-sony-xperia-yoshino.dtsi	/^		cont_splash_mem: memory@9d400000 {$/;"	l
zap_shader_region	msm8998-sony-xperia-yoshino.dtsi	/^		zap_shader_region: memory@f6400000 {$/;"	l
adsp_region	msm8998-sony-xperia-yoshino.dtsi	/^		adsp_region: memory@fe000000 {$/;"	l
qseecom_region	msm8998-sony-xperia-yoshino.dtsi	/^		qseecom_region: memory@fe800000 {$/;"	l
pm8005_s1	msm8998-sony-xperia-yoshino.dtsi	/^	pm8005_s1: s1 {$/;"	l
vol_down_pin_a	msm8998-sony-xperia-yoshino.dtsi	/^	vol_down_pin_a: vol-down-active-state {$/;"	l
cam_focus_pin_a	msm8998-sony-xperia-yoshino.dtsi	/^	cam_focus_pin_a: cam-focus-btn-active-state {$/;"	l
cam_snapshot_pin_a	msm8998-sony-xperia-yoshino.dtsi	/^	cam_snapshot_pin_a: cam-snapshot-btn-active-state {$/;"	l
audio_mclk_pin	msm8998-sony-xperia-yoshino.dtsi	/^	audio_mclk_pin: audio-mclk-pin-active-state {$/;"	l
cam_vio_default	msm8998-sony-xperia-yoshino.dtsi	/^	cam_vio_default: cam-vio-active-state {$/;"	l
vib_default	msm8998-sony-xperia-yoshino.dtsi	/^	vib_default: vib-en-state {$/;"	l
vreg_s3a_1p35	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_s3a_1p35: s3 {$/;"	l
vreg_s4a_1p8	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_s4a_1p8: s4 {$/;"	l
vreg_s5a_2p04	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_s5a_2p04: s5 {$/;"	l
vreg_s7a_1p025	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_s7a_1p025: s7 {$/;"	l
vreg_l1a_0p875	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l1a_0p875: l1 {$/;"	l
vreg_l2a_1p2	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l2a_1p2: l2 {$/;"	l
vreg_l3a_1p0	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l3a_1p0: l3 {$/;"	l
vreg_l5a_0p8	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l5a_0p8: l5 {$/;"	l
vreg_l6a_1p8	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l6a_1p8: l6 {$/;"	l
vreg_l7a_1p8	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l7a_1p8: l7 {$/;"	l
vreg_l8a_1p2	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l8a_1p2: l8 {$/;"	l
vreg_l9a_1p8	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l9a_1p8: l9 {$/;"	l
vreg_l10a_1p8	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l10a_1p8: l10 {$/;"	l
vreg_l11a_1p0	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l11a_1p0: l11 {$/;"	l
vreg_l12a_1p8	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l12a_1p8: l12 {$/;"	l
vreg_l13a_2p95	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l13a_2p95: l13 {$/;"	l
vreg_l14a_1p85	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l14a_1p85: l14 {$/;"	l
vreg_l15a_1p8	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l15a_1p8: l15 {$/;"	l
vreg_l16a_2p7	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l16a_2p7: l16 {$/;"	l
vreg_l17a_1p3	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l17a_1p3: l17 {$/;"	l
vreg_l18a_2p85	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l18a_2p85: l18 { };$/;"	l
vreg_l19a_2p7	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l19a_2p7: l19 {$/;"	l
vreg_l20a_2p95	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l20a_2p95: l20 {$/;"	l
vreg_l21a_2p95	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l21a_2p95: l21 {$/;"	l
vreg_l22a_2p85	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l22a_2p85: l22 { };$/;"	l
vreg_l23a_3p3	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l23a_3p3: l23 {$/;"	l
vreg_l24a_3p075	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l24a_3p075: l24 {$/;"	l
vreg_l25a_3p3	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l25a_3p3: l25 {$/;"	l
vreg_l26a_1p2	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l26a_1p2: l26 {$/;"	l
vreg_l28_3p0	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_l28_3p0: l28 {$/;"	l
vreg_lvs1a_1p8	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_lvs1a_1p8: lvs1 { };$/;"	l
vreg_lvs2a_1p8	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_lvs2a_1p8: lvs2 { };$/;"	l
vreg_bob	msm8998-sony-xperia-yoshino.dtsi	/^		vreg_bob: bob {$/;"	l
mdp_vsync_n	msm8998-sony-xperia-yoshino.dtsi	/^	mdp_vsync_n: mdp-vsync-n-state {$/;"	l
nfc_ven	msm8998-sony-xperia-yoshino.dtsi	/^	nfc_ven: nfc-ven-state {$/;"	l
msm_mclk0_default	msm8998-sony-xperia-yoshino.dtsi	/^	msm_mclk0_default: msm-mclk0-active-state {$/;"	l
msm_mclk1_default	msm8998-sony-xperia-yoshino.dtsi	/^	msm_mclk1_default: msm-mclk1-active-state {$/;"	l
cci0_default	msm8998-sony-xperia-yoshino.dtsi	/^	cci0_default: cci0-default-state {$/;"	l
cci1_default	msm8998-sony-xperia-yoshino.dtsi	/^	cci1_default: cci1-default-state {$/;"	l
cam0_vdig_default	msm8998-sony-xperia-yoshino.dtsi	/^	cam0_vdig_default: cam0-vdig-default-state {$/;"	l
tof_int	msm8998-sony-xperia-yoshino.dtsi	/^	tof_int: tof-int-state {$/;"	l
cam1_vdig_default	msm8998-sony-xperia-yoshino.dtsi	/^	cam1_vdig_default: cam1-vdig-default-state {$/;"	l
usb_extcon_active	msm8998-sony-xperia-yoshino.dtsi	/^	usb_extcon_active: usb-extcon-active-state {$/;"	l
tof_reset	msm8998-sony-xperia-yoshino.dtsi	/^	tof_reset: tof-reset-state {$/;"	l
hall_sensor0_default	msm8998-sony-xperia-yoshino.dtsi	/^	hall_sensor0_default: acc-cover-open-state {$/;"	l
ts_int_n	msm8998-sony-xperia-yoshino.dtsi	/^	ts_int_n: ts-int-n-state {$/;"	l
usb_vbus_active	msm8998-sony-xperia-yoshino.dtsi	/^	usb_vbus_active: usb-vbus-active-state {$/;"	l
ts_vddio_en	msm8998-sony-xperia-yoshino.dtsi	/^	ts_vddio_en: ts-vddio-en-default-state {$/;"	l
adsp_mem	msm8998-xiaomi-sagit.dts	/^		adsp_mem: memory@8b200000 {$/;"	l
mpss_mem	msm8998-xiaomi-sagit.dts	/^		mpss_mem: memory@8d000000 {$/;"	l
venus_mem	msm8998-xiaomi-sagit.dts	/^		venus_mem: memory@94000000 {$/;"	l
mba_mem	msm8998-xiaomi-sagit.dts	/^		mba_mem: memory@94500000 {$/;"	l
slpi_mem	msm8998-xiaomi-sagit.dts	/^		slpi_mem: memory@94700000 {$/;"	l
ipa_fw_mem	msm8998-xiaomi-sagit.dts	/^		ipa_fw_mem: memory@95600000 {$/;"	l
ipa_gsi_mem	msm8998-xiaomi-sagit.dts	/^		ipa_gsi_mem: memory@95610000 {$/;"	l
gpu_mem	msm8998-xiaomi-sagit.dts	/^		gpu_mem: memory@95615000 {$/;"	l
wlan_msa_mem	msm8998-xiaomi-sagit.dts	/^		wlan_msa_mem: memory@95715000 {$/;"	l
cont_splash_mem	msm8998-xiaomi-sagit.dts	/^		cont_splash_mem: memory@9d400000 {$/;"	l
ipa_fws_region	msm8998-xiaomi-sagit.dts	/^		ipa_fws_region: memory@f7800000 {$/;"	l
zap_shader_region	msm8998-xiaomi-sagit.dts	/^		zap_shader_region: memory@f7900000 {$/;"	l
vph_pwr	msm8998-xiaomi-sagit.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
disp_vddts_vreg	msm8998-xiaomi-sagit.dts	/^	disp_vddts_vreg: disp-vddts-regulator {$/;"	l
pm8005_s1	msm8998-xiaomi-sagit.dts	/^	pm8005_s1: s1 { \/* VDD_GFX supply *\/$/;"	l
vol_up_key_default	msm8998-xiaomi-sagit.dts	/^	vol_up_key_default: vol-up-key-default-state {$/;"	l
audio_mclk_pin	msm8998-xiaomi-sagit.dts	/^	audio_mclk_pin: audio-mclk-pin-active-state {$/;"	l
vreg_s3a_1p35	msm8998-xiaomi-sagit.dts	/^		vreg_s3a_1p35: s3 {$/;"	l
vreg_s4a_1p8	msm8998-xiaomi-sagit.dts	/^		vreg_s4a_1p8: s4 {$/;"	l
vreg_s5a_2p04	msm8998-xiaomi-sagit.dts	/^		vreg_s5a_2p04: s5 {$/;"	l
vreg_s7a_1p025	msm8998-xiaomi-sagit.dts	/^		vreg_s7a_1p025: s7 {$/;"	l
vreg_l1a_0p875	msm8998-xiaomi-sagit.dts	/^		vreg_l1a_0p875: l1 {$/;"	l
vreg_l2a_1p2	msm8998-xiaomi-sagit.dts	/^		vreg_l2a_1p2: l2 {$/;"	l
vreg_l3a_1p0	msm8998-xiaomi-sagit.dts	/^		vreg_l3a_1p0: l3 {$/;"	l
vreg_l5a_0p8	msm8998-xiaomi-sagit.dts	/^		vreg_l5a_0p8: l5 {$/;"	l
vreg_l6a_1p8	msm8998-xiaomi-sagit.dts	/^		vreg_l6a_1p8: l6 {$/;"	l
vreg_l7a_1p8	msm8998-xiaomi-sagit.dts	/^		vreg_l7a_1p8: l7 {$/;"	l
vreg_l8a_1p2	msm8998-xiaomi-sagit.dts	/^		vreg_l8a_1p2: l8 {$/;"	l
vreg_l9a_1p8	msm8998-xiaomi-sagit.dts	/^		vreg_l9a_1p8: l9 {$/;"	l
vreg_l10a_1p8	msm8998-xiaomi-sagit.dts	/^		vreg_l10a_1p8: l10 {$/;"	l
vreg_l11a_1p0	msm8998-xiaomi-sagit.dts	/^		vreg_l11a_1p0: l11 {$/;"	l
vreg_l12a_1p8	msm8998-xiaomi-sagit.dts	/^		vreg_l12a_1p8: l12 {$/;"	l
vreg_l13a_2p95	msm8998-xiaomi-sagit.dts	/^		vreg_l13a_2p95: l13 {$/;"	l
vreg_l14a_1p8	msm8998-xiaomi-sagit.dts	/^		vreg_l14a_1p8: l14 {$/;"	l
vreg_l15a_1p8	msm8998-xiaomi-sagit.dts	/^		vreg_l15a_1p8: l15 {$/;"	l
vreg_l16a_2p7	msm8998-xiaomi-sagit.dts	/^		vreg_l16a_2p7: l16 {$/;"	l
vreg_l17a_1p3	msm8998-xiaomi-sagit.dts	/^		vreg_l17a_1p3: l17 {$/;"	l
vreg_l18a_2p7	msm8998-xiaomi-sagit.dts	/^		vreg_l18a_2p7: l18 {$/;"	l
vreg_l19a_3p0	msm8998-xiaomi-sagit.dts	/^		vreg_l19a_3p0: l19 {$/;"	l
vreg_l20a_2p95	msm8998-xiaomi-sagit.dts	/^		vreg_l20a_2p95: l20 {$/;"	l
vreg_l21a_2p95	msm8998-xiaomi-sagit.dts	/^		vreg_l21a_2p95: l21 {$/;"	l
vreg_l22a_2p85	msm8998-xiaomi-sagit.dts	/^		vreg_l22a_2p85: l22 {$/;"	l
vreg_l23a_3p3	msm8998-xiaomi-sagit.dts	/^		vreg_l23a_3p3: l23 {$/;"	l
vreg_l24a_3p075	msm8998-xiaomi-sagit.dts	/^		vreg_l24a_3p075: l24 {$/;"	l
vreg_l25a_3p3	msm8998-xiaomi-sagit.dts	/^		vreg_l25a_3p3: l25 {$/;"	l
vreg_l26a_1p2	msm8998-xiaomi-sagit.dts	/^		vreg_l26a_1p2: l26 {$/;"	l
vreg_l28_3p0	msm8998-xiaomi-sagit.dts	/^		vreg_l28_3p0: l28 {$/;"	l
vreg_lvs1a_1p8	msm8998-xiaomi-sagit.dts	/^		vreg_lvs1a_1p8: lvs1 { };$/;"	l
vreg_lvs2a_1p8	msm8998-xiaomi-sagit.dts	/^		vreg_lvs2a_1p8: lvs2 { };$/;"	l
vreg_bob	msm8998-xiaomi-sagit.dts	/^		vreg_bob: bob {$/;"	l
cci1_default_state	msm8998-xiaomi-sagit.dts	/^	cci1_default_state: cci1-default-state {$/;"	l
cdc_reset_n_state	msm8998-xiaomi-sagit.dts	/^	cdc_reset_n_state: cdc-reset-n-state {$/;"	l
hall_sensor_default_state	msm8998-xiaomi-sagit.dts	/^	hall_sensor_default_state: hall-sensor-default-state {$/;"	l
mdss_dsi_active_state	msm8998-xiaomi-sagit.dts	/^	mdss_dsi_active_state: mdss-dsi-active-state {$/;"	l
mdss_dsi_suspend_state	msm8998-xiaomi-sagit.dts	/^	mdss_dsi_suspend_state: mdss-dsi-suspend-state {$/;"	l
mdss_te_active_state	msm8998-xiaomi-sagit.dts	/^	mdss_te_active_state: mdss-te-active-state {$/;"	l
mdss_te_suspend_state	msm8998-xiaomi-sagit.dts	/^	mdss_te_suspend_state: mdss-te-suspend-state {$/;"	l
msm_mclk0_active_state	msm8998-xiaomi-sagit.dts	/^	msm_mclk0_active_state: msm-mclk0-active-state {$/;"	l
msm_mclk0_suspend_state	msm8998-xiaomi-sagit.dts	/^	msm_mclk0_suspend_state: msm-mclk0-suspend-state {$/;"	l
msm_mclk1_active_state	msm8998-xiaomi-sagit.dts	/^	msm_mclk1_active_state: msm-mclk1-active-state {$/;"	l
msm_mclk1_suspend_state	msm8998-xiaomi-sagit.dts	/^	msm_mclk1_suspend_state: msm-mclk1-suspend-state {$/;"	l
nfc_int_active_state	msm8998-xiaomi-sagit.dts	/^	nfc_int_active_state: nfc-int-active-state {$/;"	l
nfc_int_suspend_state	msm8998-xiaomi-sagit.dts	/^	nfc_int_suspend_state: nfc-int-suspend-state {$/;"	l
nfc_enable_active_state	msm8998-xiaomi-sagit.dts	/^	nfc_enable_active_state: nfc-enable-active-state {$/;"	l
nfc_enable_suspend_state	msm8998-xiaomi-sagit.dts	/^	nfc_enable_suspend_state: nfc-enable-suspend-state {$/;"	l
ts_active_state	msm8998-xiaomi-sagit.dts	/^	ts_active_state: ts-active-state {$/;"	l
ts_int_suspend_state	msm8998-xiaomi-sagit.dts	/^	ts_int_suspend_state: ts-int-suspend-state {$/;"	l
ts_reset_suspend_state	msm8998-xiaomi-sagit.dts	/^	ts_reset_suspend_state: ts-reset-suspend-state {$/;"	l
wcd_int_n_state	msm8998-xiaomi-sagit.dts	/^	wcd_int_n_state: wcd-int-n-state {$/;"	l
wsa_leftspk_pwr_n_state	msm8998-xiaomi-sagit.dts	/^	wsa_leftspk_pwr_n_state: wsa-leftspk-pwr-n-state {$/;"	l
wsa_rightspk_pwr_n_state	msm8998-xiaomi-sagit.dts	/^	wsa_rightspk_pwr_n_state: wsa-rightspk-pwr-n-state {$/;"	l
hyp_mem	msm8998.dtsi	/^		hyp_mem: memory@85800000 {$/;"	l
xbl_mem	msm8998.dtsi	/^		xbl_mem: memory@85e00000 {$/;"	l
smem_mem	msm8998.dtsi	/^		smem_mem: smem-mem@86000000 {$/;"	l
tz_mem	msm8998.dtsi	/^		tz_mem: memory@86200000 {$/;"	l
rmtfs_mem	msm8998.dtsi	/^		rmtfs_mem: memory@88f00000 {$/;"	l
spss_mem	msm8998.dtsi	/^		spss_mem: memory@8ab00000 {$/;"	l
adsp_mem	msm8998.dtsi	/^		adsp_mem: memory@8b200000 {$/;"	l
mpss_mem	msm8998.dtsi	/^		mpss_mem: memory@8cc00000 {$/;"	l
venus_mem	msm8998.dtsi	/^		venus_mem: memory@93c00000 {$/;"	l
mba_mem	msm8998.dtsi	/^		mba_mem: memory@94100000 {$/;"	l
slpi_mem	msm8998.dtsi	/^		slpi_mem: memory@94300000 {$/;"	l
ipa_fw_mem	msm8998.dtsi	/^		ipa_fw_mem: memory@95200000 {$/;"	l
ipa_gsi_mem	msm8998.dtsi	/^		ipa_gsi_mem: memory@95210000 {$/;"	l
gpu_mem	msm8998.dtsi	/^		gpu_mem: memory@95600000 {$/;"	l
wlan_msa_mem	msm8998.dtsi	/^		wlan_msa_mem: memory@95700000 {$/;"	l
mdata_mem	msm8998.dtsi	/^		mdata_mem: mpss-metadata {$/;"	l
xo	msm8998.dtsi	/^		xo: xo-board {$/;"	l
sleep_clk	msm8998.dtsi	/^		sleep_clk: sleep-clk {$/;"	l
CPU0	msm8998.dtsi	/^		CPU0: cpu@0 {$/;"	l
L2_0	msm8998.dtsi	/^			L2_0: l2-cache {$/;"	l	label:CPU0
CPU1	msm8998.dtsi	/^		CPU1: cpu@1 {$/;"	l
CPU2	msm8998.dtsi	/^		CPU2: cpu@2 {$/;"	l
CPU3	msm8998.dtsi	/^		CPU3: cpu@3 {$/;"	l
CPU4	msm8998.dtsi	/^		CPU4: cpu@100 {$/;"	l
L2_1	msm8998.dtsi	/^			L2_1: l2-cache {$/;"	l	label:CPU4
CPU5	msm8998.dtsi	/^		CPU5: cpu@101 {$/;"	l
CPU6	msm8998.dtsi	/^		CPU6: cpu@102 {$/;"	l
CPU7	msm8998.dtsi	/^		CPU7: cpu@103 {$/;"	l
LITTLE_CPU_SLEEP_0	msm8998.dtsi	/^			LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {$/;"	l
LITTLE_CPU_SLEEP_1	msm8998.dtsi	/^			LITTLE_CPU_SLEEP_1: cpu-sleep-0-1 {$/;"	l
BIG_CPU_SLEEP_0	msm8998.dtsi	/^			BIG_CPU_SLEEP_0: cpu-sleep-1-0 {$/;"	l
BIG_CPU_SLEEP_1	msm8998.dtsi	/^			BIG_CPU_SLEEP_1: cpu-sleep-1-1 {$/;"	l
rpm_requests	msm8998.dtsi	/^		rpm_requests: rpm-requests {$/;"	l
rpmcc	msm8998.dtsi	/^			rpmcc: clock-controller {$/;"	l	label:rpm_requests
rpmpd	msm8998.dtsi	/^			rpmpd: power-controller {$/;"	l	label:rpm_requests
rpmpd_opp_table	msm8998.dtsi	/^				rpmpd_opp_table: opp-table {$/;"	l	label:rpm_requests.rpmpd
rpmpd_opp_ret	msm8998.dtsi	/^					rpmpd_opp_ret: opp1 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_ret_plus	msm8998.dtsi	/^					rpmpd_opp_ret_plus: opp2 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_min_svs	msm8998.dtsi	/^					rpmpd_opp_min_svs: opp3 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_low_svs	msm8998.dtsi	/^					rpmpd_opp_low_svs: opp4 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs	msm8998.dtsi	/^					rpmpd_opp_svs: opp5 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs_plus	msm8998.dtsi	/^					rpmpd_opp_svs_plus: opp6 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_nom	msm8998.dtsi	/^					rpmpd_opp_nom: opp7 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_nom_plus	msm8998.dtsi	/^					rpmpd_opp_nom_plus: opp8 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_turbo	msm8998.dtsi	/^					rpmpd_opp_turbo: opp9 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_turbo_plus	msm8998.dtsi	/^					rpmpd_opp_turbo_plus: opp10 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
adsp_smp2p_out	msm8998.dtsi	/^		adsp_smp2p_out: master-kernel {$/;"	l
adsp_smp2p_in	msm8998.dtsi	/^		adsp_smp2p_in: slave-kernel {$/;"	l
modem_smp2p_out	msm8998.dtsi	/^		modem_smp2p_out: master-kernel {$/;"	l
modem_smp2p_in	msm8998.dtsi	/^		modem_smp2p_in: slave-kernel {$/;"	l
slpi_smp2p_out	msm8998.dtsi	/^		slpi_smp2p_out: master-kernel {$/;"	l
slpi_smp2p_in	msm8998.dtsi	/^		slpi_smp2p_in: slave-kernel {$/;"	l
cpu0_alert0	msm8998.dtsi	/^				cpu0_alert0: trip-point0 {$/;"	l
cpu0_crit	msm8998.dtsi	/^				cpu0_crit: cpu-crit {$/;"	l
cpu1_alert0	msm8998.dtsi	/^				cpu1_alert0: trip-point0 {$/;"	l
cpu1_crit	msm8998.dtsi	/^				cpu1_crit: cpu-crit {$/;"	l
cpu2_alert0	msm8998.dtsi	/^				cpu2_alert0: trip-point0 {$/;"	l
cpu2_crit	msm8998.dtsi	/^				cpu2_crit: cpu-crit {$/;"	l
cpu3_alert0	msm8998.dtsi	/^				cpu3_alert0: trip-point0 {$/;"	l
cpu3_crit	msm8998.dtsi	/^				cpu3_crit: cpu-crit {$/;"	l
cpu4_alert0	msm8998.dtsi	/^				cpu4_alert0: trip-point0 {$/;"	l
cpu4_crit	msm8998.dtsi	/^				cpu4_crit: cpu-crit {$/;"	l
cpu5_alert0	msm8998.dtsi	/^				cpu5_alert0: trip-point0 {$/;"	l
cpu5_crit	msm8998.dtsi	/^				cpu5_crit: cpu-crit {$/;"	l
cpu6_alert0	msm8998.dtsi	/^				cpu6_alert0: trip-point0 {$/;"	l
cpu6_crit	msm8998.dtsi	/^				cpu6_crit: cpu-crit {$/;"	l
cpu7_alert0	msm8998.dtsi	/^				cpu7_alert0: trip-point0 {$/;"	l
cpu7_crit	msm8998.dtsi	/^				cpu7_crit: cpu-crit {$/;"	l
gpu1_alert0	msm8998.dtsi	/^				gpu1_alert0: trip-point0 {$/;"	l
gpu2_alert0	msm8998.dtsi	/^				gpu2_alert0: trip-point0 {$/;"	l
cluster0_mhm_alert0	msm8998.dtsi	/^				cluster0_mhm_alert0: trip-point0 {$/;"	l
cluster1_mhm_alert0	msm8998.dtsi	/^				cluster1_mhm_alert0: trip-point0 {$/;"	l
cluster1_l2_alert0	msm8998.dtsi	/^				cluster1_l2_alert0: trip-point0 {$/;"	l
modem_alert0	msm8998.dtsi	/^				modem_alert0: trip-point0 {$/;"	l
mem_alert0	msm8998.dtsi	/^				mem_alert0: trip-point0 {$/;"	l
wlan_alert0	msm8998.dtsi	/^				wlan_alert0: trip-point0 {$/;"	l
q6_dsp_alert0	msm8998.dtsi	/^				q6_dsp_alert0: trip-point0 {$/;"	l
camera_alert0	msm8998.dtsi	/^				camera_alert0: trip-point0 {$/;"	l
multimedia_alert0	msm8998.dtsi	/^				multimedia_alert0: trip-point0 {$/;"	l
soc	msm8998.dtsi	/^	soc: soc {$/;"	l
gcc	msm8998.dtsi	/^		gcc: clock-controller@100000 {$/;"	l	label:soc
rpm_msg_ram	msm8998.dtsi	/^		rpm_msg_ram: sram@778000 {$/;"	l	label:soc
qfprom	msm8998.dtsi	/^		qfprom: qfprom@784000 {$/;"	l	label:soc
qusb2_hstx_trim	msm8998.dtsi	/^			qusb2_hstx_trim: hstx-trim@23a {$/;"	l	label:soc.qfprom
tsens0	msm8998.dtsi	/^		tsens0: thermal@10ab000 {$/;"	l	label:soc
tsens1	msm8998.dtsi	/^		tsens1: thermal@10ae000 {$/;"	l	label:soc
anoc1_smmu	msm8998.dtsi	/^		anoc1_smmu: iommu@1680000 {$/;"	l	label:soc
anoc2_smmu	msm8998.dtsi	/^		anoc2_smmu: iommu@16c0000 {$/;"	l	label:soc
pcie0	msm8998.dtsi	/^		pcie0: pci@1c00000 {$/;"	l	label:soc
pcie_phy	msm8998.dtsi	/^		pcie_phy: phy@1c06000 {$/;"	l	label:soc
pciephy	msm8998.dtsi	/^			pciephy: phy@1c06800 {$/;"	l	label:soc.pcie_phy
ufshc	msm8998.dtsi	/^		ufshc: ufshc@1da4000 {$/;"	l	label:soc
ufsphy	msm8998.dtsi	/^		ufsphy: phy@1da7000 {$/;"	l	label:soc
ufsphy_lanes	msm8998.dtsi	/^			ufsphy_lanes: phy@1da7400 {$/;"	l	label:soc.ufsphy
tcsr_mutex	msm8998.dtsi	/^		tcsr_mutex: hwlock@1f40000 {$/;"	l	label:soc
tcsr_regs_1	msm8998.dtsi	/^		tcsr_regs_1: syscon@1f60000 {$/;"	l	label:soc
tlmm	msm8998.dtsi	/^		tlmm: pinctrl@3400000 {$/;"	l	label:soc
sdc2_on	msm8998.dtsi	/^			sdc2_on: sdc2-on-state {$/;"	l	label:soc.tlmm
sdc2_off	msm8998.dtsi	/^			sdc2_off: sdc2-off-state {$/;"	l
sdc2_cd	msm8998.dtsi	/^			sdc2_cd: sdc2-cd-state {$/;"	l
blsp1_uart3_on	msm8998.dtsi	/^			blsp1_uart3_on: blsp1-uart3-on-state {$/;"	l
blsp1_i2c1_default	msm8998.dtsi	/^			blsp1_i2c1_default: blsp1-i2c1-default-state {$/;"	l
blsp1_i2c1_sleep	msm8998.dtsi	/^			blsp1_i2c1_sleep: blsp1-i2c1-sleep-state-state {$/;"	l
blsp1_i2c2_default	msm8998.dtsi	/^			blsp1_i2c2_default: blsp1-i2c2-default-state {$/;"	l
blsp1_i2c2_sleep	msm8998.dtsi	/^			blsp1_i2c2_sleep: blsp1-i2c2-sleep-state-state {$/;"	l
blsp1_i2c3_default	msm8998.dtsi	/^			blsp1_i2c3_default: blsp1-i2c3-default-state {$/;"	l
blsp1_i2c3_sleep	msm8998.dtsi	/^			blsp1_i2c3_sleep: blsp1-i2c3-sleep-state {$/;"	l
blsp1_i2c4_default	msm8998.dtsi	/^			blsp1_i2c4_default: blsp1-i2c4-default-state {$/;"	l
blsp1_i2c4_sleep	msm8998.dtsi	/^			blsp1_i2c4_sleep: blsp1-i2c4-sleep-state {$/;"	l
blsp1_i2c5_default	msm8998.dtsi	/^			blsp1_i2c5_default: blsp1-i2c5-default-state {$/;"	l
blsp1_i2c5_sleep	msm8998.dtsi	/^			blsp1_i2c5_sleep: blsp1-i2c5-sleep-state {$/;"	l
blsp1_i2c6_default	msm8998.dtsi	/^			blsp1_i2c6_default: blsp1-i2c6-default-state {$/;"	l
blsp1_i2c6_sleep	msm8998.dtsi	/^			blsp1_i2c6_sleep: blsp1-i2c6-sleep-state {$/;"	l
blsp2_i2c1_default	msm8998.dtsi	/^			blsp2_i2c1_default: blsp2-i2c1-default-state {$/;"	l
blsp2_i2c1_sleep	msm8998.dtsi	/^			blsp2_i2c1_sleep: blsp2-i2c1-sleep-state {$/;"	l
blsp2_i2c2_default	msm8998.dtsi	/^			blsp2_i2c2_default: blsp2-i2c2-default-state {$/;"	l
blsp2_i2c2_sleep	msm8998.dtsi	/^			blsp2_i2c2_sleep: blsp2-i2c2-sleep-state {$/;"	l
blsp2_i2c3_default	msm8998.dtsi	/^			blsp2_i2c3_default: blsp2-i2c3-default-state {$/;"	l
blsp2_i2c3_sleep	msm8998.dtsi	/^			blsp2_i2c3_sleep: blsp2-i2c3-sleep-state {$/;"	l
blsp2_i2c4_default	msm8998.dtsi	/^			blsp2_i2c4_default: blsp2-i2c4-default-state {$/;"	l
blsp2_i2c4_sleep	msm8998.dtsi	/^			blsp2_i2c4_sleep: blsp2-i2c4-sleep-state {$/;"	l
blsp2_i2c5_default	msm8998.dtsi	/^			blsp2_i2c5_default: blsp2-i2c5-default-state {$/;"	l
blsp2_i2c5_sleep	msm8998.dtsi	/^			blsp2_i2c5_sleep: blsp2-i2c5-sleep-state {$/;"	l
blsp2_i2c6_default	msm8998.dtsi	/^			blsp2_i2c6_default: blsp2-i2c6-default-state {$/;"	l
blsp2_i2c6_sleep	msm8998.dtsi	/^			blsp2_i2c6_sleep: blsp2-i2c6-sleep-state {$/;"	l
remoteproc_mss	msm8998.dtsi	/^		remoteproc_mss: remoteproc@4080000 {$/;"	l
adreno_gpu	msm8998.dtsi	/^		adreno_gpu: gpu@5000000 {$/;"	l
gpu_opp_table	msm8998.dtsi	/^			gpu_opp_table: opp-table {$/;"	l	label:adreno_gpu
adreno_smmu	msm8998.dtsi	/^		adreno_smmu: iommu@5040000 {$/;"	l
gpucc	msm8998.dtsi	/^		gpucc: clock-controller@5065000 {$/;"	l
remoteproc_slpi	msm8998.dtsi	/^		remoteproc_slpi: remoteproc@5800000 {$/;"	l
stm	msm8998.dtsi	/^		stm: stm@6002000 {$/;"	l
stm_out	msm8998.dtsi	/^					stm_out: endpoint {$/;"	l	label:stm
funnel1	msm8998.dtsi	/^		funnel1: funnel@6041000 {$/;"	l
funnel0_out	msm8998.dtsi	/^					funnel0_out: endpoint {$/;"	l	label:funnel1
funnel0_in7	msm8998.dtsi	/^					funnel0_in7: endpoint {$/;"	l
funnel2	msm8998.dtsi	/^		funnel2: funnel@6042000 {$/;"	l
funnel1_out	msm8998.dtsi	/^					funnel1_out: endpoint {$/;"	l	label:funnel2
funnel1_in6	msm8998.dtsi	/^					funnel1_in6: endpoint {$/;"	l
funnel3	msm8998.dtsi	/^		funnel3: funnel@6045000 {$/;"	l
merge_funnel_out	msm8998.dtsi	/^					merge_funnel_out: endpoint {$/;"	l	label:funnel3
merge_funnel_in0	msm8998.dtsi	/^					merge_funnel_in0: endpoint {$/;"	l
merge_funnel_in1	msm8998.dtsi	/^					merge_funnel_in1: endpoint {$/;"	l
replicator1	msm8998.dtsi	/^		replicator1: replicator@6046000 {$/;"	l
replicator_out	msm8998.dtsi	/^					replicator_out: endpoint {$/;"	l	label:replicator1
replicator_in	msm8998.dtsi	/^					replicator_in: endpoint {$/;"	l
etf	msm8998.dtsi	/^		etf: etf@6047000 {$/;"	l
etf_out	msm8998.dtsi	/^					etf_out: endpoint {$/;"	l	label:etf
etf_in	msm8998.dtsi	/^					etf_in: endpoint {$/;"	l
etr	msm8998.dtsi	/^		etr: etr@6048000 {$/;"	l
etr_in	msm8998.dtsi	/^					etr_in: endpoint {$/;"	l	label:etr
etm1	msm8998.dtsi	/^		etm1: etm@7840000 {$/;"	l
etm0_out	msm8998.dtsi	/^					etm0_out: endpoint {$/;"	l	label:etm1
etm2	msm8998.dtsi	/^		etm2: etm@7940000 {$/;"	l
etm1_out	msm8998.dtsi	/^					etm1_out: endpoint {$/;"	l	label:etm2
etm3	msm8998.dtsi	/^		etm3: etm@7a40000 {$/;"	l
etm2_out	msm8998.dtsi	/^					etm2_out: endpoint {$/;"	l	label:etm3
etm4	msm8998.dtsi	/^		etm4: etm@7b40000 {$/;"	l
etm3_out	msm8998.dtsi	/^					etm3_out: endpoint {$/;"	l	label:etm4
funnel4	msm8998.dtsi	/^		funnel4: funnel@7b60000 { \/* APSS Funnel *\/$/;"	l
apss_funnel_out	msm8998.dtsi	/^					apss_funnel_out: endpoint {$/;"	l	label:funnel4
apss_funnel_in0	msm8998.dtsi	/^					apss_funnel_in0: endpoint {$/;"	l
apss_funnel_in1	msm8998.dtsi	/^					apss_funnel_in1: endpoint {$/;"	l
apss_funnel_in2	msm8998.dtsi	/^					apss_funnel_in2: endpoint {$/;"	l
apss_funnel_in3	msm8998.dtsi	/^					apss_funnel_in3: endpoint {$/;"	l
apss_funnel_in4	msm8998.dtsi	/^					apss_funnel_in4: endpoint {$/;"	l
apss_funnel_in5	msm8998.dtsi	/^					apss_funnel_in5: endpoint {$/;"	l
apss_funnel_in6	msm8998.dtsi	/^					apss_funnel_in6: endpoint {$/;"	l
apss_funnel_in7	msm8998.dtsi	/^					apss_funnel_in7: endpoint {$/;"	l
funnel5	msm8998.dtsi	/^		funnel5: funnel@7b70000 {$/;"	l
apss_merge_funnel_out	msm8998.dtsi	/^					apss_merge_funnel_out: endpoint {$/;"	l	label:funnel5
apss_merge_funnel_in	msm8998.dtsi	/^					apss_merge_funnel_in: endpoint {$/;"	l
etm5	msm8998.dtsi	/^		etm5: etm@7c40000 {$/;"	l
etm4_out	msm8998.dtsi	/^				etm4_out: endpoint {$/;"	l	label:etm5
etm6	msm8998.dtsi	/^		etm6: etm@7d40000 {$/;"	l
etm5_out	msm8998.dtsi	/^				etm5_out: endpoint {$/;"	l	label:etm6
etm7	msm8998.dtsi	/^		etm7: etm@7e40000 {$/;"	l
etm6_out	msm8998.dtsi	/^				etm6_out: endpoint {$/;"	l	label:etm7
etm8	msm8998.dtsi	/^		etm8: etm@7f40000 {$/;"	l
etm7_out	msm8998.dtsi	/^				etm7_out: endpoint {$/;"	l	label:etm8
spmi_bus	msm8998.dtsi	/^		spmi_bus: spmi@800f000 {$/;"	l
usb3	msm8998.dtsi	/^		usb3: usb@a8f8800 {$/;"	l
usb3_dwc3	msm8998.dtsi	/^			usb3_dwc3: usb@a800000 {$/;"	l	label:usb3
usb3phy	msm8998.dtsi	/^		usb3phy: phy@c010000 {$/;"	l
usb1_ssphy	msm8998.dtsi	/^			usb1_ssphy: phy@c010200 {$/;"	l	label:usb3phy
qusb2phy	msm8998.dtsi	/^		qusb2phy: phy@c012000 {$/;"	l
sdhc2	msm8998.dtsi	/^		sdhc2: mmc@c0a4900 {$/;"	l
blsp1_dma	msm8998.dtsi	/^		blsp1_dma: dma-controller@c144000 {$/;"	l
blsp1_uart3	msm8998.dtsi	/^		blsp1_uart3: serial@c171000 {$/;"	l
blsp1_i2c1	msm8998.dtsi	/^		blsp1_i2c1: i2c@c175000 {$/;"	l
blsp1_i2c2	msm8998.dtsi	/^		blsp1_i2c2: i2c@c176000 {$/;"	l
blsp1_i2c3	msm8998.dtsi	/^		blsp1_i2c3: i2c@c177000 {$/;"	l
blsp1_i2c4	msm8998.dtsi	/^		blsp1_i2c4: i2c@c178000 {$/;"	l
blsp1_i2c5	msm8998.dtsi	/^		blsp1_i2c5: i2c@c179000 {$/;"	l
blsp1_i2c6	msm8998.dtsi	/^		blsp1_i2c6: i2c@c17a000 {$/;"	l
blsp2_dma	msm8998.dtsi	/^		blsp2_dma: dma-controller@c184000 {$/;"	l
blsp2_uart1	msm8998.dtsi	/^		blsp2_uart1: serial@c1b0000 {$/;"	l
blsp2_i2c1	msm8998.dtsi	/^		blsp2_i2c1: i2c@c1b5000 {$/;"	l
blsp2_i2c2	msm8998.dtsi	/^		blsp2_i2c2: i2c@c1b6000 {$/;"	l
blsp2_i2c3	msm8998.dtsi	/^		blsp2_i2c3: i2c@c1b7000 {$/;"	l
blsp2_i2c4	msm8998.dtsi	/^		blsp2_i2c4: i2c@c1b8000 {$/;"	l
blsp2_i2c5	msm8998.dtsi	/^		blsp2_i2c5: i2c@c1b9000 {$/;"	l
blsp2_i2c6	msm8998.dtsi	/^		blsp2_i2c6: i2c@c1ba000 {$/;"	l
mmcc	msm8998.dtsi	/^		mmcc: clock-controller@c8c0000 {$/;"	l
mmss_smmu	msm8998.dtsi	/^		mmss_smmu: iommu@cd00000 {$/;"	l
remoteproc_adsp	msm8998.dtsi	/^		remoteproc_adsp: remoteproc@17300000 {$/;"	l
apcs_glb	msm8998.dtsi	/^		apcs_glb: mailbox@17911000 {$/;"	l
intc	msm8998.dtsi	/^		intc: interrupt-controller@17a00000 {$/;"	l
wifi	msm8998.dtsi	/^		wifi: wifi@18800000 {$/;"	l
pm6125_pon	pm6125.dtsi	/^		pm6125_pon: pon@800 {$/;"	l
pon_pwrkey	pm6125.dtsi	/^			pon_pwrkey: pwrkey {$/;"	l	label:pm6125_pon
pon_resin	pm6125.dtsi	/^			pon_resin: resin {$/;"	l	label:pm6125_pon
pm6125_temp	pm6125.dtsi	/^		pm6125_temp: temp-alarm@2400 {$/;"	l
pm6125_adc	pm6125.dtsi	/^		pm6125_adc: adc@3100 {$/;"	l
pm6125_adc_tm	pm6125.dtsi	/^		pm6125_adc_tm: adc-tm@3500 {$/;"	l
pm6125_rtc	pm6125.dtsi	/^		pm6125_rtc: rtc@6000 {$/;"	l
pm6125_gpios	pm6125.dtsi	/^		pm6125_gpios: gpio@c000 {$/;"	l
pm6150l_lsid4	pm6150l.dtsi	/^	pm6150l_lsid4: pmic@4 {$/;"	l
pm6150l_temp	pm6150l.dtsi	/^		pm6150l_temp: temp-alarm@2400 {$/;"	l	label:pm6150l_lsid4
pm6150l_adc	pm6150l.dtsi	/^		pm6150l_adc: adc@3100 {$/;"	l	label:pm6150l_lsid4
pm6150l_adc_tm	pm6150l.dtsi	/^		pm6150l_adc_tm: adc-tm@3500 {$/;"	l
pm6150l_gpios	pm6150l.dtsi	/^		pm6150l_gpios: gpio@c000 {$/;"	l
pm6150l_lsid5	pm6150l.dtsi	/^	pm6150l_lsid5: pmic@5 {$/;"	l
pm6150l_flash	pm6150l.dtsi	/^		pm6150l_flash: led-controller@d300 {$/;"	l	label:pm6150l_lsid5
pm6150l_wled	pm6150l.dtsi	/^		pm6150l_wled: leds@d800 {$/;"	l	label:pm6150l_lsid5
pm6350_pon	pm6350.dtsi	/^		pm6350_pon: pon@800 {$/;"	l
pm6350_pwrkey	pm6350.dtsi	/^			pm6350_pwrkey: pwrkey {$/;"	l	label:pm6350_pon
pm6350_resin	pm6350.dtsi	/^			pm6350_resin: resin {$/;"	l	label:pm6350_pon
pm6350_temp	pm6350.dtsi	/^		pm6350_temp: temp-alarm@2400 {$/;"	l
pm6350_gpios	pm6350.dtsi	/^		pm6350_gpios: gpio@c000 {$/;"	l
pm660_alert0	pm660.dtsi	/^				pm660_alert0: pm660-alert0 {$/;"	l
pm660_crit	pm660.dtsi	/^				pm660_crit: pm660-crit {$/;"	l
pon	pm660.dtsi	/^		pon: pon@800 {$/;"	l
pon_pwrkey	pm660.dtsi	/^			pon_pwrkey: pwrkey {$/;"	l	label:pon
pon_resin	pm660.dtsi	/^			pon_resin: resin {$/;"	l	label:pon
pm660_temp	pm660.dtsi	/^		pm660_temp: temp-alarm@2400 {$/;"	l
pm660_adc	pm660.dtsi	/^		pm660_adc: adc@3100 {$/;"	l
ref_gnd	pm660.dtsi	/^			ref_gnd: ref_gnd@0 {$/;"	l	label:pm660_adc
vref_1p25	pm660.dtsi	/^			vref_1p25: vref_1p25@1 {$/;"	l	label:pm660_adc
die_temp	pm660.dtsi	/^			die_temp: die_temp@6 {$/;"	l	label:pm660_adc
xo_therm	pm660.dtsi	/^			xo_therm: xo_therm@4c {$/;"	l	label:pm660_adc
msm_therm	pm660.dtsi	/^			msm_therm: msm_therm@4d {$/;"	l	label:pm660_adc
emmc_therm	pm660.dtsi	/^			emmc_therm: emmc_therm@4e {$/;"	l	label:pm660_adc
pa_therm0	pm660.dtsi	/^			pa_therm0: thermistor0@4f {$/;"	l	label:pm660_adc
pa_therm1	pm660.dtsi	/^			pa_therm1: thermistor1@50 {$/;"	l	label:pm660_adc
quiet_therm	pm660.dtsi	/^			quiet_therm: quiet_therm@51 {$/;"	l	label:pm660_adc
vadc_vph_pwr	pm660.dtsi	/^			vadc_vph_pwr: vph_pwr@83 {$/;"	l	label:pm660_adc
vcoin	pm660.dtsi	/^			vcoin: vcoin@85 {$/;"	l	label:pm660_adc
pm660_gpios	pm660.dtsi	/^		pm660_gpios: gpio@c000 {$/;"	l
pm660_spmi_regulators	pm660.dtsi	/^		pm660_spmi_regulators: regulators {$/;"	l
pm660l_alert0	pm660l.dtsi	/^				pm660l_alert0: pm660l-alert0 {$/;"	l
pm660l_crit	pm660l.dtsi	/^				pm660l_crit: pm660l-crit {$/;"	l
pm660l_temp	pm660l.dtsi	/^		pm660l_temp: temp-alarm@2400 {$/;"	l
pm660l_gpios	pm660l.dtsi	/^		pm660l_gpios: gpio@c000 {$/;"	l
pm660l_lpg	pm660l.dtsi	/^		pm660l_lpg: pwm {$/;"	l
pm660l_wled	pm660l.dtsi	/^		pm660l_wled: leds@d800 {$/;"	l
pm660l_spmi_regulators	pm660l.dtsi	/^		pm660l_spmi_regulators: regulators {$/;"	l
pm7250b_temp	pm7250b.dtsi	/^		pm7250b_temp: temp-alarm@2400 {$/;"	l
pm7250b_adc	pm7250b.dtsi	/^		pm7250b_adc: adc@3100 {$/;"	l
pm7250b_adc_tm	pm7250b.dtsi	/^		pm7250b_adc_tm: adc-tm@3500 {$/;"	l
pm7325	pm7325.dtsi	/^	pm7325: pmic@1 {$/;"	l
pm7325_temp_alarm	pm7325.dtsi	/^		pm7325_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm7325
pm7325_gpios	pm7325.dtsi	/^		pm7325_gpios: gpio@8800 {$/;"	l	label:pm7325
pm7325_thermal	pm7325.dtsi	/^	pm7325_thermal: pm7325-thermal {$/;"	l
pm7325_trip0	pm7325.dtsi	/^			pm7325_trip0: trip0 {$/;"	l	label:pm7325_thermal
pm7325_crit	pm7325.dtsi	/^			pm7325_crit: pm7325-crit {$/;"	l	label:pm7325_thermal
pm8005_lsid0	pm8005.dtsi	/^	pm8005_lsid0: pmic@4 {$/;"	l
pm8005_gpios	pm8005.dtsi	/^		pm8005_gpios: gpio@c000 {$/;"	l	label:pm8005_lsid0
pm8005_lsid1	pm8005.dtsi	/^	pm8005_lsid1: pmic@5 {$/;"	l
pm8005_regulators	pm8005.dtsi	/^		pm8005_regulators: regulators {$/;"	l	label:pm8005_lsid1
pm8010_m	pm8010.dtsi	/^	pm8010_m: pmic@c {$/;"	l
pm8010_m_temp_alarm	pm8010.dtsi	/^		pm8010_m_temp_alarm: temp-alarm@2400 {$/;"	l	label:pm8010_m
pm8010_n	pm8010.dtsi	/^	pm8010_n: pmic@d {$/;"	l
pm8010_n_temp_alarm	pm8010.dtsi	/^		pm8010_n_temp_alarm: temp-alarm@2400 {$/;"	l	label:pm8010_n
pm8150_0	pm8150.dtsi	/^	pm8150_0: pmic@0 {$/;"	l
pon	pm8150.dtsi	/^		pon: pon@800 {$/;"	l	label:pm8150_0
pon_pwrkey	pm8150.dtsi	/^			pon_pwrkey: pwrkey {$/;"	l	label:pm8150_0.pon
pon_resin	pm8150.dtsi	/^			pon_resin: resin {$/;"	l	label:pm8150_0.pon
pm8150_temp	pm8150.dtsi	/^		pm8150_temp: temp-alarm@2400 {$/;"	l	label:pm8150_0
pm8150_adc	pm8150.dtsi	/^		pm8150_adc: adc@3100 {$/;"	l	label:pm8150_0
pm8150_adc_tm	pm8150.dtsi	/^		pm8150_adc_tm: adc-tm@3500 {$/;"	l
pm8150_gpios	pm8150.dtsi	/^		pm8150_gpios: gpio@c000 {$/;"	l
pm8150b_vbus	pm8150b.dtsi	/^		pm8150b_vbus: usb-vbus-regulator@1100 {$/;"	l
pm8150b_temp	pm8150b.dtsi	/^		pm8150b_temp: temp-alarm@2400 {$/;"	l
pm8150b_adc	pm8150b.dtsi	/^		pm8150b_adc: adc@3100 {$/;"	l
pm8150b_adc_tm	pm8150b.dtsi	/^		pm8150b_adc_tm: adc-tm@3500 {$/;"	l
pm8150b_gpios	pm8150b.dtsi	/^		pm8150b_gpios: gpio@c000 {$/;"	l
pm8150b_lpg	pm8150b.dtsi	/^		pm8150b_lpg: pwm {$/;"	l
pm8550	pm8550.dtsi	/^	pm8550: pmic@1 {$/;"	l
pm8550_temp_alarm	pm8550.dtsi	/^		pm8550_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm8550
pm8550_gpios	pm8550.dtsi	/^		pm8550_gpios: gpio@8800 {$/;"	l	label:pm8550
pm8550b	pm8550b.dtsi	/^	pm8550b: pmic@7 {$/;"	l
pm8550b_temp_alarm	pm8550b.dtsi	/^		pm8550b_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm8550b
pm8550b_gpios	pm8550b.dtsi	/^		pm8550b_gpios: gpio@8800 {$/;"	l	label:pm8550b
pm8550ve	pm8550ve.dtsi	/^	pm8550ve: pmic@5 {$/;"	l
pm8550ve_temp_alarm	pm8550ve.dtsi	/^		pm8550ve_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm8550ve
pm8550ve_gpios	pm8550ve.dtsi	/^		pm8550ve_gpios: gpio@8800 {$/;"	l	label:pm8550ve
pm8550vs_c	pm8550vs.dtsi	/^	pm8550vs_c: pmic@2 {$/;"	l
pm8550vs_c_temp_alarm	pm8550vs.dtsi	/^		pm8550vs_c_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm8550vs_c
pm8550vs_c_gpios	pm8550vs.dtsi	/^		pm8550vs_c_gpios: gpio@8800 {$/;"	l	label:pm8550vs_c
pm8550vs_d	pm8550vs.dtsi	/^	pm8550vs_d: pmic@3 {$/;"	l
pm8550vs_d_temp_alarm	pm8550vs.dtsi	/^		pm8550vs_d_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm8550vs_d
pm8550vs_d_gpios	pm8550vs.dtsi	/^		pm8550vs_d_gpios: gpio@8800 {$/;"	l	label:pm8550vs_d
pm8550vs_e	pm8550vs.dtsi	/^	pm8550vs_e: pmic@4 {$/;"	l
pm8550vs_e_temp_alarm	pm8550vs.dtsi	/^		pm8550vs_e_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm8550vs_e
pm8550vs_e_gpios	pm8550vs.dtsi	/^		pm8550vs_e_gpios: gpio@8800 {$/;"	l	label:pm8550vs_e
pm8550vs_g	pm8550vs.dtsi	/^	pm8550vs_g: pmic@6 {$/;"	l
pm8550vs_g_temp_alarm	pm8550vs.dtsi	/^		pm8550vs_g_temp_alarm: temp-alarm@a00 {$/;"	l	label:pm8550vs_g
pm8550vs_g_gpios	pm8550vs.dtsi	/^		pm8550vs_g_gpios: gpio@8800 {$/;"	l	label:pm8550vs_g
pm8916_0	pm8916.dtsi	/^	pm8916_0: pmic@0 {$/;"	l
pm8916_resin	pm8916.dtsi	/^			pm8916_resin: resin {$/;"	l	label:pm8916_0
pm8916_usbin	pm8916.dtsi	/^		pm8916_usbin: extcon@1300 {$/;"	l
pm8916_temp	pm8916.dtsi	/^		pm8916_temp: temp-alarm@2400 {$/;"	l
pm8916_vadc	pm8916.dtsi	/^		pm8916_vadc: adc@3100 {$/;"	l
pm8916_mpps	pm8916.dtsi	/^		pm8916_mpps: mpps@a000 {$/;"	l
pm8916_gpios	pm8916.dtsi	/^		pm8916_gpios: gpio@c000 {$/;"	l
pm8916_1	pm8916.dtsi	/^	pm8916_1: pmic@1 {$/;"	l
pm8916_pwm	pm8916.dtsi	/^		pm8916_pwm: pwm {$/;"	l	label:pm8916_1
pm8916_vib	pm8916.dtsi	/^		pm8916_vib: vibrator@c000 {$/;"	l	label:pm8916_1
wcd_codec	pm8916.dtsi	/^		wcd_codec: audio-codec@f000 {$/;"	l	label:pm8916_1
pm8950_temp	pm8950.dtsi	/^		pm8950_temp: temp-alarm@2400 {$/;"	l
pm8950_vadc	pm8950.dtsi	/^		pm8950_vadc: adc@3100 {$/;"	l
pm8950_mpps	pm8950.dtsi	/^		pm8950_mpps: mpps@a000 {$/;"	l
pm8950_gpios	pm8950.dtsi	/^		pm8950_gpios: gpio@c000 {$/;"	l
pm8950_spmi_regulators	pm8950.dtsi	/^		pm8950_spmi_regulators: regulators {$/;"	l
pm8953_pon	pm8953.dtsi	/^		pm8953_pon: pon@800 {$/;"	l
pm8953_resin	pm8953.dtsi	/^			pm8953_resin: resin {$/;"	l	label:pm8953_pon
pm8953_vadc	pm8953.dtsi	/^		pm8953_vadc: adc@3100 {$/;"	l
pm8994_alert0	pm8994.dtsi	/^				pm8994_alert0: pm8994-alert0 {$/;"	l
pm8994_crit	pm8994.dtsi	/^				pm8994_crit: pm8994-crit {$/;"	l
pm8994_pon	pm8994.dtsi	/^		pm8994_pon: pon@800 {$/;"	l
pm8994_resin	pm8994.dtsi	/^			pm8994_resin: resin {$/;"	l	label:pm8994_pon
pm8994_temp	pm8994.dtsi	/^		pm8994_temp: temp-alarm@2400 {$/;"	l
pm8994_vadc	pm8994.dtsi	/^		pm8994_vadc: adc@3100 {$/;"	l
pm8994_gpios	pm8994.dtsi	/^		pm8994_gpios: gpio@c000 {$/;"	l
pm8994_mpps	pm8994.dtsi	/^		pm8994_mpps: mpps@a000 {$/;"	l
pm8994_lpg	pm8994.dtsi	/^		pm8994_lpg: pwm {$/;"	l
pm8994_spmi_regulators	pm8994.dtsi	/^		pm8994_spmi_regulators: regulators {$/;"	l
pm8998_alert0	pm8998.dtsi	/^				pm8998_alert0: pm8998-alert0 {$/;"	l
pm8998_crit	pm8998.dtsi	/^				pm8998_crit: pm8998-crit {$/;"	l
pm8998_lsid0	pm8998.dtsi	/^	pm8998_lsid0: pmic@0 {$/;"	l
pm8998_pon	pm8998.dtsi	/^		pm8998_pon: pon@800 {$/;"	l	label:pm8998_lsid0
pm8998_pwrkey	pm8998.dtsi	/^			pm8998_pwrkey: pwrkey {$/;"	l	label:pm8998_lsid0.pm8998_pon
pm8998_resin	pm8998.dtsi	/^			pm8998_resin: resin {$/;"	l	label:pm8998_lsid0.pm8998_pon
pm8998_temp	pm8998.dtsi	/^		pm8998_temp: temp-alarm@2400 {$/;"	l	label:pm8998_lsid0
pm8998_coincell	pm8998.dtsi	/^		pm8998_coincell: charger@2800 {$/;"	l	label:pm8998_lsid0
pm8998_adc	pm8998.dtsi	/^		pm8998_adc: adc@3100 {$/;"	l	label:pm8998_lsid0
pm8998_adc_tm	pm8998.dtsi	/^		pm8998_adc_tm: adc-tm@3400 {$/;"	l
pm8998_gpios	pm8998.dtsi	/^		pm8998_gpios: gpio@c000 {$/;"	l
pm8998_lsid1	pm8998.dtsi	/^	pm8998_lsid1: pmic@1 {$/;"	l
pmi8950_vadc	pmi8950.dtsi	/^		pmi8950_vadc: adc@3100 {$/;"	l
pmi8950_mpps	pmi8950.dtsi	/^		pmi8950_mpps: mpps@a000 {$/;"	l
pmi8950_gpios	pmi8950.dtsi	/^		pmi8950_gpios: gpio@c000 {$/;"	l
pmi8950_wled	pmi8950.dtsi	/^		pmi8950_wled: leds@d800 {$/;"	l
pmi8994_gpios	pmi8994.dtsi	/^		pmi8994_gpios: gpio@c000 {$/;"	l
pmi8994_mpps	pmi8994.dtsi	/^		pmi8994_mpps: mpps@a000 {$/;"	l
pmi8994_lpg	pmi8994.dtsi	/^		pmi8994_lpg: pwm {$/;"	l
pmi8994_spmi_regulators	pmi8994.dtsi	/^		pmi8994_spmi_regulators: regulators {$/;"	l
pmi8994_wled	pmi8994.dtsi	/^		pmi8994_wled: wled@d800 {$/;"	l
pmi8998_lsid0	pmi8998.dtsi	/^	pmi8998_lsid0: pmic@2 {$/;"	l
pmi8998_gpios	pmi8998.dtsi	/^		pmi8998_gpios: gpio@c000 {$/;"	l	label:pmi8998_lsid0
pmi8998_rradc	pmi8998.dtsi	/^		pmi8998_rradc: adc@4500 {$/;"	l	label:pmi8998_lsid0
pmi8998_lsid1	pmi8998.dtsi	/^	pmi8998_lsid1: pmic@3 {$/;"	l
ibb	pmi8998.dtsi	/^			ibb: ibb {$/;"	l	label:pmi8998_lsid1
lab	pmi8998.dtsi	/^			lab: lab {$/;"	l	label:pmi8998_lsid1
pmi8998_lpg	pmi8998.dtsi	/^		pmi8998_lpg: pwm {$/;"	l
pmi8998_wled	pmi8998.dtsi	/^		pmi8998_wled: leds@d800 {$/;"	l
PMK8350_SID	pmk8350.dtsi	/^	#define PMK8350_SID /;"	d	file:
pmk8350	pmk8350.dtsi	/^	pmk8350: pmic@PMK8350_SID {$/;"	l
pmk8350_pon	pmk8350.dtsi	/^		pmk8350_pon: pon@1300 {$/;"	l	label:pmk8350
pon_pwrkey	pmk8350.dtsi	/^			pon_pwrkey: pwrkey {$/;"	l	label:pmk8350.pmk8350_pon
pon_resin	pmk8350.dtsi	/^			pon_resin: resin {$/;"	l	label:pmk8350.pmk8350_pon
pmk8350_vadc	pmk8350.dtsi	/^		pmk8350_vadc: adc@3100 {$/;"	l	label:pmk8350
pmk8350_adc_tm	pmk8350.dtsi	/^		pmk8350_adc_tm: adc-tm@3400 {$/;"	l	label:pmk8350
pmk8350_rtc	pmk8350.dtsi	/^		pmk8350_rtc: rtc@6100 {$/;"	l	label:pmk8350
pmk8350_gpios	pmk8350.dtsi	/^		pmk8350_gpios: gpio@b000 {$/;"	l	label:pmk8350
pmk8550	pmk8550.dtsi	/^	pmk8550: pmic@0 {$/;"	l
pmk8550_pon	pmk8550.dtsi	/^		pmk8550_pon: pon@1300 {$/;"	l	label:pmk8550
pon_pwrkey	pmk8550.dtsi	/^			pon_pwrkey: pwrkey {$/;"	l	label:pmk8550.pmk8550_pon
pon_resin	pmk8550.dtsi	/^			pon_resin: resin {$/;"	l	label:pmk8550.pmk8550_pon
pmk8550_rtc	pmk8550.dtsi	/^		pmk8550_rtc: rtc@6100 {$/;"	l	label:pmk8550
pmk8550_gpios	pmk8550.dtsi	/^		pmk8550_gpios: gpio@8800 {$/;"	l	label:pmk8550
pon	pmm8155au_1.dtsi	/^		pon: pon@800 {$/;"	l
pmm8155au_1_temp	pmm8155au_1.dtsi	/^		pmm8155au_1_temp: temp-alarm@2400 {$/;"	l
pmm8155au_1_adc	pmm8155au_1.dtsi	/^		pmm8155au_1_adc: adc@3100 {$/;"	l
pmm8155au_1_adc_tm	pmm8155au_1.dtsi	/^		pmm8155au_1_adc_tm: adc-tm@3500 {$/;"	l
pmm8155au_1_rtc	pmm8155au_1.dtsi	/^		pmm8155au_1_rtc: rtc@6000 {$/;"	l
pmm8155au_1_gpios	pmm8155au_1.dtsi	/^		pmm8155au_1_gpios: gpio@c000 {$/;"	l
pmp8074_adc	pmp8074.dtsi	/^		pmp8074_adc: adc@3100 {$/;"	l
pmic_die	pmp8074.dtsi	/^			pmic_die: die-temp@6 {$/;"	l
xo_therm	pmp8074.dtsi	/^			xo_therm: xo-temp@76 {$/;"	l
pa_therm1	pmp8074.dtsi	/^			pa_therm1: thermistor1@77 {$/;"	l
pa_therm2	pmp8074.dtsi	/^			pa_therm2: thermistor2@78 {$/;"	l
pa_therm3	pmp8074.dtsi	/^			pa_therm3: thermistor3@79 {$/;"	l
pmp8074_rtc	pmp8074.dtsi	/^		pmp8074_rtc: rtc@6000 {$/;"	l
pmp8074_gpios	pmp8074.dtsi	/^		pmp8074_gpios: gpio@c000 {$/;"	l
s3	pmp8074.dtsi	/^			s3: s3 {$/;"	l
s4	pmp8074.dtsi	/^			s4: s4 {$/;"	l
l11	pmp8074.dtsi	/^			l11: l11 {$/;"	l
pmr735d_k	pmr735d.dtsi	/^	pmr735d_k: pmic@a {$/;"	l
pmr735d_k_temp_alarm	pmr735d.dtsi	/^		pmr735d_k_temp_alarm: temp-alarm@a00 {$/;"	l	label:pmr735d_k
pmr735d_k_gpios	pmr735d.dtsi	/^		pmr735d_k_gpios: gpio@8800 {$/;"	l	label:pmr735d_k
pmr735d_l	pmr735d.dtsi	/^	pmr735d_l: pmic@b {$/;"	l
pmr735d_l_temp_alarm	pmr735d.dtsi	/^		pmr735d_l_temp_alarm: temp-alarm@a00 {$/;"	l	label:pmr735d_l
pmr735d_l_gpios	pmr735d.dtsi	/^		pmr735d_l_gpios: gpio@8800 {$/;"	l	label:pmr735d_l
pms405_alert0	pms405.dtsi	/^				pms405_alert0: pms405-alert0 {$/;"	l
pms405_crit	pms405.dtsi	/^				pms405_crit: pms405-crit {$/;"	l
pms405_0	pms405.dtsi	/^	pms405_0: pms405@0 {$/;"	l
pms405_gpios	pms405.dtsi	/^		pms405_gpios: gpio@c000 {$/;"	l	label:pms405_0
pms405_temp	pms405.dtsi	/^		pms405_temp: temp-alarm@2400 {$/;"	l
pms405_adc	pms405.dtsi	/^		pms405_adc: adc@3100 {$/;"	l
pon_1	pms405.dtsi	/^			pon_1: vph_pwr@131 {$/;"	l
pa_therm1	pms405.dtsi	/^			pa_therm1: thermistor1@77 {$/;"	l
pa_therm3	pms405.dtsi	/^			pa_therm3: thermistor3@79 {$/;"	l
xo_therm	pms405.dtsi	/^			xo_therm: xo_temp@76 {$/;"	l
pms405_1	pms405.dtsi	/^	pms405_1: pms405@1 {$/;"	l
pms405_spmi_regulators	pms405.dtsi	/^		pms405_spmi_regulators: regulators {$/;"	l	label:pms405_1
phy1	qcs404-evb-4000.dts	/^		phy1: phy@4 {$/;"	l
ethernet_defaults	qcs404-evb-4000.dts	/^	ethernet_defaults: ethernet-defaults-state {$/;"	l
vph_pwr	qcs404-evb.dtsi	/^	vph_pwr: vph-pwr-regulator {$/;"	l
vdd_ch0_3p3	qcs404-evb.dtsi	/^	vdd_ch0_3p3:$/;"	l
vdd_esmps3_3p3	qcs404-evb.dtsi	/^	vdd_esmps3_3p3: vdd-esmps3-3p3-regulator {$/;"	l	label:vdd_ch0_3p3
usb3_vbus_reg	qcs404-evb.dtsi	/^	usb3_vbus_reg: regulator-usb3-vbus {$/;"	l	label:vdd_ch0_3p3
pms405_s3	qcs404-evb.dtsi	/^	pms405_s3: s3 {$/;"	l
vreg_s4_1p8	qcs404-evb.dtsi	/^		vreg_s4_1p8: s4 {$/;"	l
vreg_s5_1p35	qcs404-evb.dtsi	/^		vreg_s5_1p35: s5 {$/;"	l
vreg_l1_1p3	qcs404-evb.dtsi	/^		vreg_l1_1p3: l1 {$/;"	l
vreg_l2_1p275	qcs404-evb.dtsi	/^		vreg_l2_1p275: l2 {$/;"	l
vreg_l3_1p05	qcs404-evb.dtsi	/^		vreg_l3_1p05: l3 {$/;"	l
vreg_l4_1p2	qcs404-evb.dtsi	/^		vreg_l4_1p2: l4 {$/;"	l
vreg_l5_1p8	qcs404-evb.dtsi	/^		vreg_l5_1p8: l5 {$/;"	l
vreg_l6_1p8	qcs404-evb.dtsi	/^		vreg_l6_1p8: l6 {$/;"	l
vreg_l7_1p8	qcs404-evb.dtsi	/^		vreg_l7_1p8: l7 {$/;"	l
vreg_l8_1p2	qcs404-evb.dtsi	/^		vreg_l8_1p2: l8 {$/;"	l
vreg_l10_3p3	qcs404-evb.dtsi	/^		vreg_l10_3p3: l10 {$/;"	l
vreg_l11_sdc2	qcs404-evb.dtsi	/^		vreg_l11_sdc2: l11 {$/;"	l
vreg_l12_3p3	qcs404-evb.dtsi	/^		vreg_l12_3p3: l12 {$/;"	l
vreg_l13_3p3	qcs404-evb.dtsi	/^		vreg_l13_3p3: l13 {$/;"	l
perst_state	qcs404-evb.dtsi	/^	perst_state: perst-state {$/;"	l
sdc1_on	qcs404-evb.dtsi	/^	sdc1_on: sdc1-on-state {$/;"	l
sdc1_off	qcs404-evb.dtsi	/^	sdc1_off: sdc1-off-state {$/;"	l
usb3_id_pin	qcs404-evb.dtsi	/^	usb3_id_pin: usb3-id-state {$/;"	l
usb_vbus_boost_pin	qcs404-evb.dtsi	/^	usb_vbus_boost_pin: usb-vbus-boost-state {$/;"	l
usb3_vbus_pin	qcs404-evb.dtsi	/^	usb3_vbus_pin: usb3-vbus-state {$/;"	l
xo_board	qcs404.dtsi	/^		xo_board: xo-board {$/;"	l
sleep_clk	qcs404.dtsi	/^		sleep_clk: sleep-clk {$/;"	l
CPU0	qcs404.dtsi	/^		CPU0: cpu@100 {$/;"	l
CPU1	qcs404.dtsi	/^		CPU1: cpu@101 {$/;"	l
CPU2	qcs404.dtsi	/^		CPU2: cpu@102 {$/;"	l
CPU3	qcs404.dtsi	/^		CPU3: cpu@103 {$/;"	l
L2_0	qcs404.dtsi	/^		L2_0: l2-cache {$/;"	l
CPU_SLEEP_0	qcs404.dtsi	/^			CPU_SLEEP_0: cpu-sleep-0 {$/;"	l
cpu_opp_table	qcs404.dtsi	/^	cpu_opp_table: opp-table-cpu {$/;"	l
cpr_opp_table	qcs404.dtsi	/^	cpr_opp_table: opp-table-cpr {$/;"	l
cpr_opp1	qcs404.dtsi	/^		cpr_opp1: opp1 {$/;"	l	label:cpr_opp_table
cpr_opp2	qcs404.dtsi	/^		cpr_opp2: opp2 {$/;"	l	label:cpr_opp_table
cpr_opp3	qcs404.dtsi	/^		cpr_opp3: opp3 {$/;"	l	label:cpr_opp_table
scm	qcs404.dtsi	/^		scm: scm {$/;"	l
tz_apps_mem	qcs404.dtsi	/^		tz_apps_mem: memory@85900000 {$/;"	l
xbl_mem	qcs404.dtsi	/^		xbl_mem: memory@85e00000 {$/;"	l
smem_region	qcs404.dtsi	/^		smem_region: memory@85f00000 {$/;"	l
tz_mem	qcs404.dtsi	/^		tz_mem: memory@86100000 {$/;"	l
wlan_fw_mem	qcs404.dtsi	/^		wlan_fw_mem: memory@86400000 {$/;"	l
adsp_fw_mem	qcs404.dtsi	/^		adsp_fw_mem: memory@87500000 {$/;"	l
cdsp_fw_mem	qcs404.dtsi	/^		cdsp_fw_mem: memory@88f00000 {$/;"	l
wlan_msa_mem	qcs404.dtsi	/^		wlan_msa_mem: memory@89500000 {$/;"	l
uefi_mem	qcs404.dtsi	/^		uefi_mem: memory@9f800000 {$/;"	l
rpm_requests	qcs404.dtsi	/^		rpm_requests: rpm-requests {$/;"	l
rpmcc	qcs404.dtsi	/^			rpmcc: clock-controller {$/;"	l	label:rpm_requests
rpmpd	qcs404.dtsi	/^			rpmpd: power-controller {$/;"	l	label:rpm_requests
rpmpd_opp_table	qcs404.dtsi	/^				rpmpd_opp_table: opp-table {$/;"	l	label:rpm_requests.rpmpd
rpmpd_opp_ret	qcs404.dtsi	/^					rpmpd_opp_ret: opp1 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_ret_plus	qcs404.dtsi	/^					rpmpd_opp_ret_plus: opp2 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_min_svs	qcs404.dtsi	/^					rpmpd_opp_min_svs: opp3 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_low_svs	qcs404.dtsi	/^					rpmpd_opp_low_svs: opp4 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs	qcs404.dtsi	/^					rpmpd_opp_svs: opp5 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_svs_plus	qcs404.dtsi	/^					rpmpd_opp_svs_plus: opp6 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_nom	qcs404.dtsi	/^					rpmpd_opp_nom: opp7 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_nom_plus	qcs404.dtsi	/^					rpmpd_opp_nom_plus: opp8 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_turbo	qcs404.dtsi	/^					rpmpd_opp_turbo: opp9 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_turbo_no_cpr	qcs404.dtsi	/^					rpmpd_opp_turbo_no_cpr: opp10 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
rpmpd_opp_turbo_plus	qcs404.dtsi	/^					rpmpd_opp_turbo_plus: opp11 {$/;"	l	label:rpm_requests.rpmpd.rpmpd_opp_table
soc	qcs404.dtsi	/^	soc: soc@0 {$/;"	l
turingcc	qcs404.dtsi	/^		turingcc: clock-controller@800000 {$/;"	l	label:soc
rpm_msg_ram	qcs404.dtsi	/^		rpm_msg_ram: sram@60000 {$/;"	l	label:soc
usb3_phy	qcs404.dtsi	/^		usb3_phy: phy@78000 {$/;"	l	label:soc
usb2_phy_prim	qcs404.dtsi	/^		usb2_phy_prim: phy@7a000 {$/;"	l	label:soc
usb2_phy_sec	qcs404.dtsi	/^		usb2_phy_sec: phy@7c000 {$/;"	l	label:soc
qfprom	qcs404.dtsi	/^		qfprom: qfprom@a4000 {$/;"	l	label:soc
cpr_efuse_speedbin	qcs404.dtsi	/^			cpr_efuse_speedbin: speedbin@13c {$/;"	l	label:soc.qfprom
tsens_s0_p1	qcs404.dtsi	/^			tsens_s0_p1: s0-p1@1f8 {$/;"	l	label:soc.qfprom
tsens_s0_p2	qcs404.dtsi	/^			tsens_s0_p2: s0-p2@1f8 {$/;"	l	label:soc.qfprom
tsens_s1_p1	qcs404.dtsi	/^			tsens_s1_p1: s1-p1@1f9 {$/;"	l	label:soc.qfprom
tsens_s1_p2	qcs404.dtsi	/^			tsens_s1_p2: s1-p2@1fa {$/;"	l	label:soc.qfprom
tsens_s2_p1	qcs404.dtsi	/^			tsens_s2_p1: s2-p1@1fb {$/;"	l	label:soc.qfprom
tsens_s2_p2	qcs404.dtsi	/^			tsens_s2_p2: s2-p2@1fb {$/;"	l	label:soc.qfprom
tsens_s3_p1	qcs404.dtsi	/^			tsens_s3_p1: s3-p1@1fc {$/;"	l	label:soc.qfprom
tsens_s3_p2	qcs404.dtsi	/^			tsens_s3_p2: s3-p2@1fd {$/;"	l	label:soc.qfprom
tsens_s4_p1	qcs404.dtsi	/^			tsens_s4_p1: s4-p1@1fe {$/;"	l	label:soc.qfprom
tsens_s4_p2	qcs404.dtsi	/^			tsens_s4_p2: s4-p2@1fe {$/;"	l	label:soc.qfprom
tsens_s5_p1	qcs404.dtsi	/^			tsens_s5_p1: s5-p1@200 {$/;"	l	label:soc.qfprom
tsens_s5_p2	qcs404.dtsi	/^			tsens_s5_p2: s5-p2@200 {$/;"	l	label:soc.qfprom
tsens_s6_p1	qcs404.dtsi	/^			tsens_s6_p1: s6-p1@201 {$/;"	l	label:soc.qfprom
tsens_s6_p2	qcs404.dtsi	/^			tsens_s6_p2: s6-p2@202 {$/;"	l	label:soc.qfprom
tsens_s7_p1	qcs404.dtsi	/^			tsens_s7_p1: s7-p1@203 {$/;"	l	label:soc.qfprom
tsens_s7_p2	qcs404.dtsi	/^			tsens_s7_p2: s7-p2@203 {$/;"	l	label:soc.qfprom
tsens_s8_p1	qcs404.dtsi	/^			tsens_s8_p1: s8-p1@204 {$/;"	l	label:soc.qfprom
tsens_s8_p2	qcs404.dtsi	/^			tsens_s8_p2: s8-p2@205 {$/;"	l	label:soc.qfprom
tsens_s9_p1	qcs404.dtsi	/^			tsens_s9_p1: s9-p1@206 {$/;"	l	label:soc.qfprom
tsens_s9_p2	qcs404.dtsi	/^			tsens_s9_p2: s9-p2@206 {$/;"	l	label:soc.qfprom
tsens_mode	qcs404.dtsi	/^			tsens_mode: mode@208 {$/;"	l	label:soc.qfprom
tsens_base1	qcs404.dtsi	/^			tsens_base1: base1@208 {$/;"	l	label:soc.qfprom
tsens_base2	qcs404.dtsi	/^			tsens_base2: base2@208 {$/;"	l	label:soc.qfprom
cpr_efuse_quot_offset1	qcs404.dtsi	/^			cpr_efuse_quot_offset1: qoffset1@231 {$/;"	l	label:soc.qfprom
cpr_efuse_quot_offset2	qcs404.dtsi	/^			cpr_efuse_quot_offset2: qoffset2@232 {$/;"	l	label:soc.qfprom
cpr_efuse_quot_offset3	qcs404.dtsi	/^			cpr_efuse_quot_offset3: qoffset3@233 {$/;"	l	label:soc.qfprom
cpr_efuse_init_voltage1	qcs404.dtsi	/^			cpr_efuse_init_voltage1: ivoltage1@229 {$/;"	l	label:soc.qfprom
cpr_efuse_init_voltage2	qcs404.dtsi	/^			cpr_efuse_init_voltage2: ivoltage2@22a {$/;"	l	label:soc.qfprom
cpr_efuse_init_voltage3	qcs404.dtsi	/^			cpr_efuse_init_voltage3: ivoltage3@22b {$/;"	l	label:soc.qfprom
cpr_efuse_quot1	qcs404.dtsi	/^			cpr_efuse_quot1: quot1@22b {$/;"	l	label:soc.qfprom
cpr_efuse_quot2	qcs404.dtsi	/^			cpr_efuse_quot2: quot2@22d {$/;"	l	label:soc.qfprom
cpr_efuse_quot3	qcs404.dtsi	/^			cpr_efuse_quot3: quot3@230 {$/;"	l	label:soc.qfprom
cpr_efuse_ring1	qcs404.dtsi	/^			cpr_efuse_ring1: ring1@228 {$/;"	l	label:soc.qfprom
cpr_efuse_ring2	qcs404.dtsi	/^			cpr_efuse_ring2: ring2@228 {$/;"	l	label:soc.qfprom
cpr_efuse_ring3	qcs404.dtsi	/^			cpr_efuse_ring3: ring3@229 {$/;"	l	label:soc.qfprom
cpr_efuse_revision	qcs404.dtsi	/^			cpr_efuse_revision: revision@218 {$/;"	l	label:soc.qfprom
rng	qcs404.dtsi	/^		rng: rng@e3000 {$/;"	l	label:soc
bimc	qcs404.dtsi	/^		bimc: interconnect@400000 {$/;"	l	label:soc
tsens	qcs404.dtsi	/^		tsens: thermal-sensor@4a9000 {$/;"	l	label:soc
pcnoc	qcs404.dtsi	/^		pcnoc: interconnect@500000 {$/;"	l	label:soc
snoc	qcs404.dtsi	/^		snoc: interconnect@580000 {$/;"	l	label:soc
remoteproc_cdsp	qcs404.dtsi	/^		remoteproc_cdsp: remoteproc@b00000 {$/;"	l	label:soc
usb3	qcs404.dtsi	/^		usb3: usb@7678800 {$/;"	l
usb3_dwc3	qcs404.dtsi	/^			usb3_dwc3: usb@7580000 {$/;"	l	label:usb3
usb2	qcs404.dtsi	/^		usb2: usb@79b8800 {$/;"	l
tlmm	qcs404.dtsi	/^		tlmm: pinctrl@1000000 {$/;"	l
blsp1_i2c0_default	qcs404.dtsi	/^			blsp1_i2c0_default: blsp1-i2c0-default-state {$/;"	l	label:tlmm
blsp1_i2c1_default	qcs404.dtsi	/^			blsp1_i2c1_default: blsp1-i2c1-default-state {$/;"	l	label:tlmm
blsp1_i2c2_default	qcs404.dtsi	/^			blsp1_i2c2_default: blsp1-i2c2-default-state {$/;"	l	label:tlmm
blsp1_i2c3_default	qcs404.dtsi	/^			blsp1_i2c3_default: blsp1-i2c3-default-state {$/;"	l
blsp1_i2c4_default	qcs404.dtsi	/^			blsp1_i2c4_default: blsp1-i2c4-default-state {$/;"	l
blsp1_uart0_default	qcs404.dtsi	/^			blsp1_uart0_default: blsp1-uart0-default-state {$/;"	l
blsp1_uart1_default	qcs404.dtsi	/^			blsp1_uart1_default: blsp1-uart1-default-state {$/;"	l
blsp1_uart2_default	qcs404.dtsi	/^			blsp1_uart2_default: blsp1-uart2-default-state {$/;"	l
blsp1_uart3_default	qcs404.dtsi	/^			blsp1_uart3_default: blsp1-uart3-default-state {$/;"	l
blsp2_i2c0_default	qcs404.dtsi	/^			blsp2_i2c0_default: blsp2-i2c0-default-state {$/;"	l
blsp1_spi0_default	qcs404.dtsi	/^			blsp1_spi0_default: blsp1-spi0-default-state {$/;"	l
blsp1_spi1_default	qcs404.dtsi	/^			blsp1_spi1_default: blsp1-spi1-default-state {$/;"	l
blsp1_spi2_default	qcs404.dtsi	/^			blsp1_spi2_default: blsp1-spi2-default-state {$/;"	l
blsp1_spi3_default	qcs404.dtsi	/^			blsp1_spi3_default: blsp1-spi3-default-state {$/;"	l
blsp1_spi4_default	qcs404.dtsi	/^			blsp1_spi4_default: blsp1-spi4-default-state {$/;"	l
blsp2_spi0_default	qcs404.dtsi	/^			blsp2_spi0_default: blsp2-spi0-default-state {$/;"	l
blsp2_uart0_default	qcs404.dtsi	/^			blsp2_uart0_default: blsp2-uart0-default-state {$/;"	l
gcc	qcs404.dtsi	/^		gcc: clock-controller@1800000 {$/;"	l
tcsr_mutex	qcs404.dtsi	/^		tcsr_mutex: hwlock@1905000 {$/;"	l
tcsr	qcs404.dtsi	/^		tcsr: syscon@1937000 {$/;"	l
spmi_bus	qcs404.dtsi	/^		spmi_bus: spmi@200f000 {$/;"	l
remoteproc_wcss	qcs404.dtsi	/^		remoteproc_wcss: remoteproc@7400000 {$/;"	l
pcie_phy	qcs404.dtsi	/^		pcie_phy: phy@7786000 {$/;"	l
sdcc1	qcs404.dtsi	/^		sdcc1: mmc@7804000 {$/;"	l
blsp1_dma	qcs404.dtsi	/^		blsp1_dma: dma-controller@7884000 {$/;"	l
blsp1_uart0	qcs404.dtsi	/^		blsp1_uart0: serial@78af000 {$/;"	l
blsp1_uart1	qcs404.dtsi	/^		blsp1_uart1: serial@78b0000 {$/;"	l
blsp1_uart2	qcs404.dtsi	/^		blsp1_uart2: serial@78b1000 {$/;"	l
ethernet	qcs404.dtsi	/^		ethernet: ethernet@7a80000 {$/;"	l
wifi	qcs404.dtsi	/^		wifi: wifi@a000000 {$/;"	l
blsp1_uart3	qcs404.dtsi	/^		blsp1_uart3: serial@78b2000 {$/;"	l
blsp1_i2c0	qcs404.dtsi	/^		blsp1_i2c0: i2c@78b5000 {$/;"	l
blsp1_spi0	qcs404.dtsi	/^		blsp1_spi0: spi@78b5000 {$/;"	l
blsp1_i2c1	qcs404.dtsi	/^		blsp1_i2c1: i2c@78b6000 {$/;"	l
blsp1_spi1	qcs404.dtsi	/^		blsp1_spi1: spi@78b6000 {$/;"	l
blsp1_i2c2	qcs404.dtsi	/^		blsp1_i2c2: i2c@78b7000 {$/;"	l
blsp1_spi2	qcs404.dtsi	/^		blsp1_spi2: spi@78b7000 {$/;"	l
blsp1_i2c3	qcs404.dtsi	/^		blsp1_i2c3: i2c@78b8000 {$/;"	l
blsp1_spi3	qcs404.dtsi	/^		blsp1_spi3: spi@78b8000 {$/;"	l
blsp1_i2c4	qcs404.dtsi	/^		blsp1_i2c4: i2c@78b9000 {$/;"	l
blsp1_spi4	qcs404.dtsi	/^		blsp1_spi4: spi@78b9000 {$/;"	l
blsp2_dma	qcs404.dtsi	/^		blsp2_dma: dma-controller@7ac4000 {$/;"	l
blsp2_uart0	qcs404.dtsi	/^		blsp2_uart0: serial@7aef000 {$/;"	l
blsp2_i2c0	qcs404.dtsi	/^		blsp2_i2c0: i2c@7af5000 {$/;"	l
blsp2_spi0	qcs404.dtsi	/^		blsp2_spi0: spi@7af5000 {$/;"	l
intc	qcs404.dtsi	/^		intc: interrupt-controller@b000000 {$/;"	l
apcs_glb	qcs404.dtsi	/^		apcs_glb: mailbox@b011000 {$/;"	l
apcs_hfpll	qcs404.dtsi	/^		apcs_hfpll: clock-controller@b016000 {$/;"	l
cpr	qcs404.dtsi	/^		cpr: power-controller@b018000 {$/;"	l
remoteproc_adsp	qcs404.dtsi	/^		remoteproc_adsp: remoteproc@c700000 {$/;"	l
pcie	qcs404.dtsi	/^		pcie: pci@10000000 {$/;"	l
adsp_smp2p_out	qcs404.dtsi	/^		adsp_smp2p_out: master-kernel {$/;"	l
adsp_smp2p_in	qcs404.dtsi	/^		adsp_smp2p_in: slave-kernel {$/;"	l
cdsp_smp2p_out	qcs404.dtsi	/^		cdsp_smp2p_out: master-kernel {$/;"	l
cdsp_smp2p_in	qcs404.dtsi	/^		cdsp_smp2p_in: slave-kernel {$/;"	l
wcss_smp2p_out	qcs404.dtsi	/^		wcss_smp2p_out: master-kernel {$/;"	l
wcss_smp2p_in	qcs404.dtsi	/^		wcss_smp2p_in: slave-kernel {$/;"	l
aoss_alert0	qcs404.dtsi	/^				aoss_alert0: trip-point0 {$/;"	l
q6_hvx_alert0	qcs404.dtsi	/^				q6_hvx_alert0: trip-point0 {$/;"	l
lpass_alert0	qcs404.dtsi	/^				lpass_alert0: trip-point0 {$/;"	l
wlan_alert0	qcs404.dtsi	/^				wlan_alert0: trip-point0 {$/;"	l
cluster_alert0	qcs404.dtsi	/^				cluster_alert0: trip-point0 {$/;"	l
cluster_alert1	qcs404.dtsi	/^				cluster_alert1: trip-point1 {$/;"	l
cluster_crit	qcs404.dtsi	/^				cluster_crit: cluster-crit {$/;"	l
cpu0_alert0	qcs404.dtsi	/^				cpu0_alert0: trip-point0 {$/;"	l
cpu0_alert1	qcs404.dtsi	/^				cpu0_alert1: trip-point1 {$/;"	l
cpu0_crit	qcs404.dtsi	/^				cpu0_crit: cpu-crit {$/;"	l
cpu1_alert0	qcs404.dtsi	/^				cpu1_alert0: trip-point0 {$/;"	l
cpu1_alert1	qcs404.dtsi	/^				cpu1_alert1: trip-point1 {$/;"	l
cpu1_crit	qcs404.dtsi	/^				cpu1_crit: cpu-crit {$/;"	l
cpu2_alert0	qcs404.dtsi	/^				cpu2_alert0: trip-point0 {$/;"	l
cpu2_alert1	qcs404.dtsi	/^				cpu2_alert1: trip-point1 {$/;"	l
cpu2_crit	qcs404.dtsi	/^				cpu2_crit: cpu-crit {$/;"	l
cpu3_alert0	qcs404.dtsi	/^				cpu3_alert0: trip-point0 {$/;"	l
cpu3_alert1	qcs404.dtsi	/^				cpu3_alert1: trip-point1 {$/;"	l
cpu3_crit	qcs404.dtsi	/^				cpu3_crit: cpu-crit {$/;"	l
gpu_alert0	qcs404.dtsi	/^				gpu_alert0: trip-point0 {$/;"	l
xo_board	qdu1000-idp.dts	/^		xo_board: xo-board-clk {$/;"	l
sleep_clk	qdu1000-idp.dts	/^		sleep_clk: sleep-clk {$/;"	l
ppvar_sys	qdu1000-idp.dts	/^	ppvar_sys: ppvar-sys-regulator {$/;"	l
vph_pwr	qdu1000-idp.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
vreg_s2a_0p5	qdu1000-idp.dts	/^		vreg_s2a_0p5: smps2 {$/;"	l
vreg_s3a_1p05	qdu1000-idp.dts	/^		vreg_s3a_1p05: smps3 {$/;"	l
vreg_s4a_1p8	qdu1000-idp.dts	/^		vreg_s4a_1p8: smps4 {$/;"	l
vreg_s5a_2p0	qdu1000-idp.dts	/^		vreg_s5a_2p0: smps5 {$/;"	l
vreg_s6a_0p9	qdu1000-idp.dts	/^		vreg_s6a_0p9: smps6 {$/;"	l
vreg_s7a_1p2	qdu1000-idp.dts	/^		vreg_s7a_1p2: smps7 {$/;"	l
vreg_s8a_1p3	qdu1000-idp.dts	/^		vreg_s8a_1p3: smps8 {$/;"	l
vreg_l1a_0p91	qdu1000-idp.dts	/^		vreg_l1a_0p91: ldo1 {$/;"	l
vreg_l2a_2p3	qdu1000-idp.dts	/^		vreg_l2a_2p3: ldo2 {$/;"	l
vreg_l3a_1p2	qdu1000-idp.dts	/^		vreg_l3a_1p2: ldo3 {$/;"	l
vreg_l5a_0p8	qdu1000-idp.dts	/^		vreg_l5a_0p8: ldo5 {$/;"	l
vreg_l6a_0p91	qdu1000-idp.dts	/^		vreg_l6a_0p91: ldo6 {$/;"	l
vreg_l7a_1p8	qdu1000-idp.dts	/^		vreg_l7a_1p8: ldo7 {$/;"	l
vreg_l8a_0p91	qdu1000-idp.dts	/^		vreg_l8a_0p91: ldo8 {$/;"	l
vreg_l9a_0p91	qdu1000-idp.dts	/^		vreg_l9a_0p91: ldo9 {$/;"	l
vreg_l10a_2p95	qdu1000-idp.dts	/^		vreg_l10a_2p95: ldo10 {$/;"	l
vreg_l11a_0p91	qdu1000-idp.dts	/^		vreg_l11a_0p91: ldo11 {$/;"	l
vreg_l12a_1p8	qdu1000-idp.dts	/^		vreg_l12a_1p8: ldo12 {$/;"	l
vreg_l14a_1p8	qdu1000-idp.dts	/^		vreg_l14a_1p8: ldo14 {$/;"	l
vreg_l15a_1p8	qdu1000-idp.dts	/^		vreg_l15a_1p8: ldo15 {$/;"	l
vreg_l16a_1p8	qdu1000-idp.dts	/^		vreg_l16a_1p8: ldo16 {$/;"	l
vreg_l17a_3p3	qdu1000-idp.dts	/^		vreg_l17a_3p3: ldo17 {$/;"	l
vreg_l18a_1p2	qdu1000-idp.dts	/^		vreg_l18a_1p2: ldo18 {$/;"	l
chosen	qdu1000.dtsi	/^	chosen: chosen { };$/;"	l
CPU0	qdu1000.dtsi	/^		CPU0: cpu@0 {$/;"	l
L2_0	qdu1000.dtsi	/^			L2_0: l2-cache {$/;"	l	label:CPU0
L3_0	qdu1000.dtsi	/^				L3_0: l3-cache {$/;"	l	label:CPU0.L2_0
CPU1	qdu1000.dtsi	/^		CPU1: cpu@100 {$/;"	l
L2_100	qdu1000.dtsi	/^			L2_100: l2-cache {$/;"	l	label:CPU1
CPU2	qdu1000.dtsi	/^		CPU2: cpu@200 {$/;"	l
L2_200	qdu1000.dtsi	/^			L2_200: l2-cache {$/;"	l	label:CPU2
CPU3	qdu1000.dtsi	/^		CPU3: cpu@300 {$/;"	l
L2_300	qdu1000.dtsi	/^			L2_300: l2-cache {$/;"	l	label:CPU3
CPU_OFF	qdu1000.dtsi	/^		CPU_OFF: cpu-sleep-0 {$/;"	l
CLUSTER_SLEEP_0	qdu1000.dtsi	/^		CLUSTER_SLEEP_0: cluster-sleep-0 {$/;"	l
CLUSTER_SLEEP_1	qdu1000.dtsi	/^		CLUSTER_SLEEP_1: cluster-sleep-1 {$/;"	l
mc_virt	qdu1000.dtsi	/^	mc_virt: interconnect-0 {$/;"	l
clk_virt	qdu1000.dtsi	/^	clk_virt: interconnect-1 {$/;"	l
CPU_PD0	qdu1000.dtsi	/^		CPU_PD0: power-domain-cpu0 {$/;"	l
CPU_PD1	qdu1000.dtsi	/^		CPU_PD1: power-domain-cpu1 {$/;"	l
CPU_PD2	qdu1000.dtsi	/^		CPU_PD2: power-domain-cpu2 {$/;"	l
CPU_PD3	qdu1000.dtsi	/^		CPU_PD3: power-domain-cpu3 {$/;"	l
CLUSTER_PD	qdu1000.dtsi	/^		CLUSTER_PD: power-domain-cluster {$/;"	l
reserved_memory	qdu1000.dtsi	/^	reserved_memory: reserved-memory {$/;"	l
hyp_mem	qdu1000.dtsi	/^		hyp_mem: hyp@80000000 {$/;"	l	label:reserved_memory
xbl_dt_log_mem	qdu1000.dtsi	/^		xbl_dt_log_mem: xbl-dt-log@80600000 {$/;"	l	label:reserved_memory
xbl_ramdump_mem	qdu1000.dtsi	/^		xbl_ramdump_mem: xbl-ramdump@80640000 {$/;"	l	label:reserved_memory
aop_image_mem	qdu1000.dtsi	/^		aop_image_mem: aop-image@80800000 {$/;"	l	label:reserved_memory
aop_cmd_db_mem	qdu1000.dtsi	/^		aop_cmd_db_mem: aop-cmd-db@80860000 {$/;"	l	label:reserved_memory
aop_config_mem	qdu1000.dtsi	/^		aop_config_mem: aop-config@80880000 {$/;"	l	label:reserved_memory
tme_crash_dump_mem	qdu1000.dtsi	/^		tme_crash_dump_mem: tme-crash-dump@808a0000 {$/;"	l	label:reserved_memory
tme_log_mem	qdu1000.dtsi	/^		tme_log_mem: tme-log@808e0000 {$/;"	l	label:reserved_memory
uefi_log_mem	qdu1000.dtsi	/^		uefi_log_mem: uefi-log@808e4000 {$/;"	l	label:reserved_memory
smem_mem	qdu1000.dtsi	/^		smem_mem: smem@80900000 {$/;"	l	label:reserved_memory
cpucp_fw_mem	qdu1000.dtsi	/^		cpucp_fw_mem: cpucp-fw@80b00000 {$/;"	l	label:reserved_memory
xbl_sc_mem	qdu1000.dtsi	/^		xbl_sc_mem: memory@80c00000 {$/;"	l	label:reserved_memory
tz_stat_mem	qdu1000.dtsi	/^		tz_stat_mem: tz-stat@81d00000 {$/;"	l	label:reserved_memory
tags_mem	qdu1000.dtsi	/^		tags_mem: tags@81e00000 {$/;"	l	label:reserved_memory
qtee_mem	qdu1000.dtsi	/^		qtee_mem: qtee@82300000 {$/;"	l	label:reserved_memory
ta_mem	qdu1000.dtsi	/^		ta_mem: ta@82800000 {$/;"	l	label:reserved_memory
fs1_mem	qdu1000.dtsi	/^		fs1_mem: fs1@83200000 {$/;"	l	label:reserved_memory
fs2_mem	qdu1000.dtsi	/^		fs2_mem: fs2@83600000 {$/;"	l	label:reserved_memory
fs3_mem	qdu1000.dtsi	/^		fs3_mem: fs3@83a00000 {$/;"	l	label:reserved_memory
ipa_fw_mem	qdu1000.dtsi	/^		ipa_fw_mem: ipa-fw@8be00000 {$/;"	l	label:reserved_memory
ipa_gsi_mem	qdu1000.dtsi	/^		ipa_gsi_mem: ipa-gsi@8be10000 {$/;"	l	label:reserved_memory
mpss_mem	qdu1000.dtsi	/^		mpss_mem: mpss@8c000000 {$/;"	l	label:reserved_memory
q6_mpss_dtb_mem	qdu1000.dtsi	/^		q6_mpss_dtb_mem: q6-mpss-dtb@9ec00000 {$/;"	l	label:reserved_memory
tenx_mem	qdu1000.dtsi	/^		tenx_mem: tenx@a0000000 {$/;"	l	label:reserved_memory
oem_tenx_mem	qdu1000.dtsi	/^		oem_tenx_mem: oem-tenx@b9600000 {$/;"	l	label:reserved_memory
tenx_q6_buffer_mem	qdu1000.dtsi	/^		tenx_q6_buffer_mem: tenx-q6-buffer@c0000000 {$/;"	l	label:reserved_memory
ipa_buffer_mem	qdu1000.dtsi	/^		ipa_buffer_mem: ipa-buffer@c3200000 {$/;"	l	label:reserved_memory
soc	qdu1000.dtsi	/^	soc: soc@0 {$/;"	l
gcc	qdu1000.dtsi	/^		gcc: clock-controller@80000 {$/;"	l	label:soc
gpi_dma0	qdu1000.dtsi	/^		gpi_dma0: dma-controller@900000  {$/;"	l	label:soc
qupv3_id_0	qdu1000.dtsi	/^		qupv3_id_0: geniqup@9c0000 {$/;"	l	label:soc
uart0	qdu1000.dtsi	/^			uart0: serial@980000 {$/;"	l	label:soc.qupv3_id_0
i2c1	qdu1000.dtsi	/^			i2c1: i2c@984000 {$/;"	l	label:soc.qupv3_id_0
spi1	qdu1000.dtsi	/^			spi1: spi@984000 {$/;"	l	label:soc.qupv3_id_0
i2c2	qdu1000.dtsi	/^			i2c2: i2c@988000 {$/;"	l	label:soc.qupv3_id_0
spi2	qdu1000.dtsi	/^			spi2: spi@988000 {$/;"	l	label:soc.qupv3_id_0
i2c3	qdu1000.dtsi	/^			i2c3: i2c@98c000 {$/;"	l	label:soc.qupv3_id_0
spi3	qdu1000.dtsi	/^			spi3: spi@98c000 {$/;"	l	label:soc.qupv3_id_0
i2c4	qdu1000.dtsi	/^			i2c4: i2c@990000 {$/;"	l	label:soc.qupv3_id_0
spi4	qdu1000.dtsi	/^			spi4: spi@990000 {$/;"	l	label:soc.qupv3_id_0
i2c5	qdu1000.dtsi	/^			i2c5: i2c@994000 {$/;"	l	label:soc.qupv3_id_0
spi5	qdu1000.dtsi	/^			spi5: spi@994000 {$/;"	l	label:soc.qupv3_id_0
i2c6	qdu1000.dtsi	/^			i2c6: i2c@998000 {$/;"	l	label:soc.qupv3_id_0
spi6	qdu1000.dtsi	/^			spi6: spi@998000 {$/;"	l	label:soc.qupv3_id_0
uart7	qdu1000.dtsi	/^			uart7: serial@99c000 {$/;"	l	label:soc.qupv3_id_0
gpi_dma1	qdu1000.dtsi	/^		gpi_dma1: dma-controller@a00000  {$/;"	l	label:soc
qupv3_id_1	qdu1000.dtsi	/^		qupv3_id_1: geniqup@ac0000 {$/;"	l	label:soc
uart8	qdu1000.dtsi	/^			uart8: serial@a80000 {$/;"	l	label:soc.qupv3_id_1
i2c9	qdu1000.dtsi	/^			i2c9: i2c@a84000 {$/;"	l	label:soc.qupv3_id_1
spi9	qdu1000.dtsi	/^			spi9: spi@a84000 {$/;"	l	label:soc.qupv3_id_1
i2c10	qdu1000.dtsi	/^			i2c10: i2c@a88000 {$/;"	l	label:soc.qupv3_id_1
spi10	qdu1000.dtsi	/^			spi10: spi@a88000 {$/;"	l	label:soc.qupv3_id_1
i2c11	qdu1000.dtsi	/^			i2c11: i2c@a8c000 {$/;"	l	label:soc.qupv3_id_1
spi11	qdu1000.dtsi	/^			spi11: spi@a8c000 {$/;"	l	label:soc.qupv3_id_1
i2c12	qdu1000.dtsi	/^			i2c12: i2c@a90000 {$/;"	l	label:soc.qupv3_id_1
spi12	qdu1000.dtsi	/^			spi12: spi@a90000 {$/;"	l	label:soc.qupv3_id_1
i2c13	qdu1000.dtsi	/^			i2c13: i2c@a94000 {$/;"	l	label:soc.qupv3_id_1
uart13	qdu1000.dtsi	/^			uart13: serial@a94000 {$/;"	l	label:soc.qupv3_id_1
spi13	qdu1000.dtsi	/^			spi13: spi@a94000 {$/;"	l	label:soc.qupv3_id_1
i2c14	qdu1000.dtsi	/^			i2c14: i2c@a98000 {$/;"	l	label:soc.qupv3_id_1
spi14	qdu1000.dtsi	/^			spi14: spi@a98000 {$/;"	l	label:soc.qupv3_id_1
i2c15	qdu1000.dtsi	/^			i2c15: i2c@a9c000 {$/;"	l	label:soc.qupv3_id_1
spi15	qdu1000.dtsi	/^			spi15: spi@a9c000 {$/;"	l	label:soc.qupv3_id_1
system_noc	qdu1000.dtsi	/^		system_noc: interconnect@1640000 {$/;"	l	label:soc
tcsr_mutex	qdu1000.dtsi	/^		tcsr_mutex: hwlock@1f40000 {$/;"	l	label:soc
pdc	qdu1000.dtsi	/^		pdc: interrupt-controller@b220000 {$/;"	l	label:soc
spmi_bus	qdu1000.dtsi	/^		spmi_bus: spmi@c400000 {$/;"	l	label:soc
tlmm	qdu1000.dtsi	/^		tlmm: pinctrl@f000000 {$/;"	l	label:soc
qup_uart0_default	qdu1000.dtsi	/^			qup_uart0_default: qup-uart0-default-state {$/;"	l	label:soc.tlmm
qup_i2c1_data_clk	qdu1000.dtsi	/^			qup_i2c1_data_clk: qup-i2c1-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi1_data_clk	qdu1000.dtsi	/^			qup_spi1_data_clk: qup-spi1-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi1_cs	qdu1000.dtsi	/^			qup_spi1_cs: qup-spi1-cs-state {$/;"	l	label:soc.tlmm
qup_i2c2_data_clk	qdu1000.dtsi	/^			qup_i2c2_data_clk: qup-i2c2-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi2_data_clk	qdu1000.dtsi	/^			qup_spi2_data_clk: qup-spi2-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi2_cs	qdu1000.dtsi	/^			qup_spi2_cs: qup-spi2-cs-state {$/;"	l	label:soc.tlmm
qup_i2c3_data_clk	qdu1000.dtsi	/^			qup_i2c3_data_clk: qup-i2c3-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi3_data_clk	qdu1000.dtsi	/^			qup_spi3_data_clk: qup-spi3-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi3_cs	qdu1000.dtsi	/^			qup_spi3_cs: qup-spi3-cs-state {$/;"	l	label:soc.tlmm
qup_i2c4_data_clk	qdu1000.dtsi	/^			qup_i2c4_data_clk: qup-i2c4-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi4_data_clk	qdu1000.dtsi	/^			qup_spi4_data_clk: qup-spi4-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi4_cs	qdu1000.dtsi	/^			qup_spi4_cs: qup-spi4-cs-state {$/;"	l	label:soc.tlmm
qup_i2c5_data_clk	qdu1000.dtsi	/^			qup_i2c5_data_clk: qup-i2c5-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi5_data_clk	qdu1000.dtsi	/^			qup_spi5_data_clk: qup-spi5-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi5_cs	qdu1000.dtsi	/^			qup_spi5_cs: qup-spi5-cs-state {$/;"	l	label:soc.tlmm
qup_i2c6_data_clk	qdu1000.dtsi	/^			qup_i2c6_data_clk: qup-i2c6-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi6_data_clk	qdu1000.dtsi	/^			qup_spi6_data_clk: qup-spi6-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi6_cs	qdu1000.dtsi	/^			qup_spi6_cs: qup-spi6-cs-state {$/;"	l	label:soc.tlmm
qup_uart7_rx	qdu1000.dtsi	/^			qup_uart7_rx: qup-uart7-rx-state {$/;"	l	label:soc.tlmm
qup_uart7_tx	qdu1000.dtsi	/^			qup_uart7_tx: qup-uart7-tx-state  {$/;"	l	label:soc.tlmm
qup_uart8_default	qdu1000.dtsi	/^			qup_uart8_default: qup-uart8-default-state {$/;"	l	label:soc.tlmm
qup_i2c9_data_clk	qdu1000.dtsi	/^			qup_i2c9_data_clk: qup-i2c9-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi9_data_clk	qdu1000.dtsi	/^			qup_spi9_data_clk: qup-spi9-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi9_cs	qdu1000.dtsi	/^			qup_spi9_cs: qup-spi9-cs-state {$/;"	l	label:soc.tlmm
qup_i2c10_data_clk	qdu1000.dtsi	/^			qup_i2c10_data_clk: qup-i2c10-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi10_data_clk	qdu1000.dtsi	/^			qup_spi10_data_clk: qup-spi10-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi10_cs	qdu1000.dtsi	/^			qup_spi10_cs: qup-spi10-cs-state {$/;"	l	label:soc.tlmm
qup_i2c11_data_clk	qdu1000.dtsi	/^			qup_i2c11_data_clk: qup-i2c11-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi11_data_clk	qdu1000.dtsi	/^			qup_spi11_data_clk: qup-spi11-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi11_cs	qdu1000.dtsi	/^			qup_spi11_cs: qup-spi11-cs-state {$/;"	l	label:soc.tlmm
qup_i2c12_data_clk	qdu1000.dtsi	/^			qup_i2c12_data_clk: qup-i2c12-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi12_data_clk	qdu1000.dtsi	/^			qup_spi12_data_clk: qup-spi12-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi12_cs	qdu1000.dtsi	/^			qup_spi12_cs: qup-spi12-cs-state {$/;"	l	label:soc.tlmm
qup_i2c13_data_clk	qdu1000.dtsi	/^			qup_i2c13_data_clk: qup-i2c13-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi13_data_clk	qdu1000.dtsi	/^			qup_spi13_data_clk: qup-spi13-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi13_cs	qdu1000.dtsi	/^			qup_spi13_cs: qup-spi13-cs-state {$/;"	l	label:soc.tlmm
qup_uart13_default	qdu1000.dtsi	/^			qup_uart13_default: qup-uart13-default-state {$/;"	l	label:soc.tlmm
qup_i2c14_data_clk	qdu1000.dtsi	/^			qup_i2c14_data_clk: qup-i2c14-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi14_data_clk	qdu1000.dtsi	/^			qup_spi14_data_clk: qup-spi14-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi14_cs	qdu1000.dtsi	/^			qup_spi14_cs: qup-spi14-cs-state {$/;"	l	label:soc.tlmm
qup_i2c15_data_clk	qdu1000.dtsi	/^			qup_i2c15_data_clk: qup-i2c15-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi15_data_clk	qdu1000.dtsi	/^			qup_spi15_data_clk: qup-spi15-data-clk-state {$/;"	l	label:soc.tlmm
qup_spi15_cs	qdu1000.dtsi	/^			qup_spi15_cs: qup-spi15-cs-state {$/;"	l	label:soc.tlmm
apps_smmu	qdu1000.dtsi	/^		apps_smmu: iommu@15000000 {$/;"	l	label:soc
intc	qdu1000.dtsi	/^		intc: interrupt-controller@17200000 {$/;"	l	label:soc
apps_rsc	qdu1000.dtsi	/^		apps_rsc: rsc@17a00000 {$/;"	l
apps_bcm_voter	qdu1000.dtsi	/^			apps_bcm_voter: bcm-voter {$/;"	l	label:apps_rsc
rpmhcc	qdu1000.dtsi	/^			rpmhcc: clock-controller {$/;"	l	label:apps_rsc
rpmhpd	qdu1000.dtsi	/^			rpmhpd: power-controller {$/;"	l	label:apps_rsc
rpmhpd_opp_table	qdu1000.dtsi	/^				rpmhpd_opp_table: opp-table {$/;"	l	label:apps_rsc.rpmhpd
rpmhpd_opp_ret	qdu1000.dtsi	/^					rpmhpd_opp_ret: opp1 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_min_svs	qdu1000.dtsi	/^					rpmhpd_opp_min_svs: opp2 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_low_svs	qdu1000.dtsi	/^					rpmhpd_opp_low_svs: opp3 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_svs	qdu1000.dtsi	/^					rpmhpd_opp_svs: opp4 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_svs_l1	qdu1000.dtsi	/^					rpmhpd_opp_svs_l1: opp5 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_nom	qdu1000.dtsi	/^					rpmhpd_opp_nom: opp6 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_nom_l1	qdu1000.dtsi	/^					rpmhpd_opp_nom_l1: opp7 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_nom_l2	qdu1000.dtsi	/^					rpmhpd_opp_nom_l2: opp8 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_turbo	qdu1000.dtsi	/^					rpmhpd_opp_turbo: opp9 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_turbo_l1	qdu1000.dtsi	/^					rpmhpd_opp_turbo_l1: opp10 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
cpufreq_hw	qdu1000.dtsi	/^		cpufreq_hw: cpufreq@17d90000 {$/;"	l
gem_noc	qdu1000.dtsi	/^		gem_noc: interconnect@19100000 {$/;"	l
csiphy2_ep	qrb5165-rb5-vision-mezzanine.dts	/^			csiphy2_ep: endpoint {$/;"	l
imx577_ep	qrb5165-rb5-vision-mezzanine.dts	/^			imx577_ep: endpoint {$/;"	l
clk40M	qrb5165-rb5.dts	/^	clk40M: can-clock {$/;"	l
dc12v	qrb5165-rb5.dts	/^	dc12v: dc12v-regulator {$/;"	l
hdmi_con	qrb5165-rb5.dts	/^			hdmi_con: endpoint {$/;"	l
lt9611_1v2	qrb5165-rb5.dts	/^	lt9611_1v2: lt9611-vdd12-regulator {$/;"	l
lt9611_3v3	qrb5165-rb5.dts	/^	lt9611_3v3: lt9611-3v3 {$/;"	l
vbat	qrb5165-rb5.dts	/^	vbat: vbat-regulator {$/;"	l
vbat_som	qrb5165-rb5.dts	/^	vbat_som: vbat-som-regulator {$/;"	l
vdc_3v3	qrb5165-rb5.dts	/^	vdc_3v3: vdc-3v3-regulator {$/;"	l
vdc_5v	qrb5165-rb5.dts	/^	vdc_5v: vdc-5v-regulator {$/;"	l
vph_pwr	qrb5165-rb5.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
vreg_s4a_1p8	qrb5165-rb5.dts	/^	vreg_s4a_1p8: vreg-s4a-1p8 {$/;"	l
vreg_s2f_0p95	qrb5165-rb5.dts	/^		vreg_s2f_0p95: smps2 {$/;"	l
vreg_l1f_1p1	qrb5165-rb5.dts	/^		vreg_l1f_1p1: ldo1 {$/;"	l
vreg_l2f_1p2	qrb5165-rb5.dts	/^		vreg_l2f_1p2: ldo2 {$/;"	l
vreg_l6f_2p8	qrb5165-rb5.dts	/^		vreg_l6f_2p8: ldo6 {$/;"	l
vreg_l7f_1p8	qrb5165-rb5.dts	/^		vreg_l7f_1p8: ldo7 {$/;"	l
vreg_l2a_3p1	qrb5165-rb5.dts	/^		vreg_l2a_3p1: ldo2 {$/;"	l
vreg_l3a_0p9	qrb5165-rb5.dts	/^		vreg_l3a_0p9: ldo3 {$/;"	l
vreg_l5a_0p88	qrb5165-rb5.dts	/^		vreg_l5a_0p88: ldo5 {$/;"	l
vreg_l6a_1p2	qrb5165-rb5.dts	/^		vreg_l6a_1p2: ldo6 {$/;"	l
vreg_l7a_1p7	qrb5165-rb5.dts	/^		vreg_l7a_1p7: ldo7 {$/;"	l
vreg_l9a_1p2	qrb5165-rb5.dts	/^		vreg_l9a_1p2: ldo9 {$/;"	l
vreg_l10a_1p8	qrb5165-rb5.dts	/^		vreg_l10a_1p8: ldo10 {$/;"	l
vreg_l12a_1p8	qrb5165-rb5.dts	/^		vreg_l12a_1p8: ldo12 {$/;"	l
vreg_l13a_ts_3p0	qrb5165-rb5.dts	/^		vreg_l13a_ts_3p0: ldo13 {$/;"	l
vreg_l14a_1p8	qrb5165-rb5.dts	/^		vreg_l14a_1p8: ldo14 {$/;"	l
vreg_l15a_1p8	qrb5165-rb5.dts	/^		vreg_l15a_1p8: ldo15 {$/;"	l
vreg_l16a_2p7	qrb5165-rb5.dts	/^		vreg_l16a_2p7: ldo16 {$/;"	l
vreg_l17a_3p0	qrb5165-rb5.dts	/^		vreg_l17a_3p0: ldo17 {$/;"	l
vreg_l18a_0p92	qrb5165-rb5.dts	/^		vreg_l18a_0p92: ldo18 {$/;"	l
vreg_s5a_1p9	qrb5165-rb5.dts	/^		vreg_s5a_1p9: smps5 {$/;"	l
vreg_s6a_0p95	qrb5165-rb5.dts	/^		vreg_s6a_0p95: smps6 {$/;"	l
vreg_bob	qrb5165-rb5.dts	/^		vreg_bob: bob {$/;"	l
vreg_l1c_1p8	qrb5165-rb5.dts	/^		vreg_l1c_1p8: ldo1 {$/;"	l
vreg_l2c_1p2	qrb5165-rb5.dts	/^		vreg_l2c_1p2: ldo2 {$/;"	l
vreg_l3c_0p8	qrb5165-rb5.dts	/^		vreg_l3c_0p8: ldo3 {$/;"	l
vreg_l4c_1p7	qrb5165-rb5.dts	/^		vreg_l4c_1p7: ldo4 {$/;"	l
vreg_l5c_1p8	qrb5165-rb5.dts	/^		vreg_l5c_1p8: ldo5 {$/;"	l
vreg_l6c_2p96	qrb5165-rb5.dts	/^		vreg_l6c_2p96: ldo6 {$/;"	l
vreg_l7c_cam_vcm0_2p85	qrb5165-rb5.dts	/^		vreg_l7c_cam_vcm0_2p85: ldo7 {$/;"	l
vreg_l8c_1p8	qrb5165-rb5.dts	/^		vreg_l8c_1p8: ldo8 {$/;"	l
vreg_l9c_2p96	qrb5165-rb5.dts	/^		vreg_l9c_2p96: ldo9 {$/;"	l
vreg_l10c_3p0	qrb5165-rb5.dts	/^		vreg_l10c_3p0: ldo10 {$/;"	l
vreg_l11c_3p3	qrb5165-rb5.dts	/^		vreg_l11c_3p3: ldo11 {$/;"	l
vreg_s8c_1p3	qrb5165-rb5.dts	/^		vreg_s8c_1p3: smps8 {$/;"	l
lt9611_codec	qrb5165-rb5.dts	/^	lt9611_codec: hdmi-bridge@2b {$/;"	l
lt9611_a	qrb5165-rb5.dts	/^				lt9611_a: endpoint {$/;"	l	label:lt9611_codec
lt9611_b	qrb5165-rb5.dts	/^				lt9611_b: endpoint {$/;"	l
lt9611_out	qrb5165-rb5.dts	/^				lt9611_out: endpoint {$/;"	l
lt9611_rst_pin	qrb5165-rb5.dts	/^	lt9611_rst_pin: lt9611-rst-state {$/;"	l
left_spkr	qrb5165-rb5.dts	/^	left_spkr: speaker@0,3 {$/;"	l
right_spkr	qrb5165-rb5.dts	/^	right_spkr: speaker@0,4 {$/;"	l
lt9611_irq_pin	qrb5165-rb5.dts	/^	lt9611_irq_pin: lt9611-irq-state {$/;"	l
sdc2_default_state	qrb5165-rb5.dts	/^	sdc2_default_state: sdc2-default-state {$/;"	l
sdc2_card_det_n	qrb5165-rb5.dts	/^	sdc2_card_det_n: sd-card-det-n-state {$/;"	l
xo_board	qru1000-idp.dts	/^		xo_board: xo-board-clk {$/;"	l
sleep_clk	qru1000-idp.dts	/^		sleep_clk: sleep-clk {$/;"	l
ppvar_sys	qru1000-idp.dts	/^	ppvar_sys: ppvar-sys-regulator {$/;"	l
vph_pwr	qru1000-idp.dts	/^	vph_pwr: vph-pwr-regulator {$/;"	l
vreg_s2a_0p5	qru1000-idp.dts	/^		vreg_s2a_0p5: smps2 {$/;"	l
vreg_s3a_1p05	qru1000-idp.dts	/^		vreg_s3a_1p05: smps3 {$/;"	l
vreg_s4a_1p8	qru1000-idp.dts	/^		vreg_s4a_1p8: smps4 {$/;"	l
vreg_s5a_2p0	qru1000-idp.dts	/^		vreg_s5a_2p0: smps5 {$/;"	l
vreg_s6a_0p9	qru1000-idp.dts	/^		vreg_s6a_0p9: smps6 {$/;"	l
vreg_s7a_1p2	qru1000-idp.dts	/^		vreg_s7a_1p2: smps7 {$/;"	l
vreg_s8a_1p3	qru1000-idp.dts	/^		vreg_s8a_1p3: smps8 {$/;"	l
vreg_l1a_0p91	qru1000-idp.dts	/^		vreg_l1a_0p91: ldo1 {$/;"	l
vreg_l2a_2p3	qru1000-idp.dts	/^		vreg_l2a_2p3: ldo2 {$/;"	l
vreg_l3a_1p2	qru1000-idp.dts	/^		vreg_l3a_1p2: ldo3 {$/;"	l
vreg_l5a_0p8	qru1000-idp.dts	/^		vreg_l5a_0p8: ldo5 {$/;"	l
vreg_l6a_0p91	qru1000-idp.dts	/^		vreg_l6a_0p91: ldo6 {$/;"	l
vreg_l7a_1p8	qru1000-idp.dts	/^		vreg_l7a_1p8: ldo7 {$/;"	l
vreg_l8a_0p91	qru1000-idp.dts	/^		vreg_l8a_0p91: ldo8 {$/;"	l
vreg_l9a_0p91	qru1000-idp.dts	/^		vreg_l9a_0p91: ldo9 {$/;"	l
vreg_l10a_2p95	qru1000-idp.dts	/^		vreg_l10a_2p95: ldo10 {$/;"	l
vreg_l11a_0p91	qru1000-idp.dts	/^		vreg_l11a_0p91: ldo11 {$/;"	l
vreg_l12a_1p8	qru1000-idp.dts	/^		vreg_l12a_1p8: ldo12 {$/;"	l
vreg_l14a_1p8	qru1000-idp.dts	/^		vreg_l14a_1p8: ldo14 {$/;"	l
vreg_l15a_1p8	qru1000-idp.dts	/^		vreg_l15a_1p8: ldo15 {$/;"	l
vreg_l16a_1p8	qru1000-idp.dts	/^		vreg_l16a_1p8: ldo16 {$/;"	l
vreg_l17a_3p3	qru1000-idp.dts	/^		vreg_l17a_3p3: ldo17 {$/;"	l
vreg_l18a_1p2	qru1000-idp.dts	/^		vreg_l18a_1p2: ldo18 {$/;"	l
oem_tenx_mem	qru1000.dtsi	/^	oem_tenx_mem: oem-tenx@a0000000 {$/;"	l
mpss_diag_buffer_mem	qru1000.dtsi	/^	mpss_diag_buffer_mem: mpss-diag-buffer@aea00000 {$/;"	l
tenx_q6_buffer_mem	qru1000.dtsi	/^	tenx_q6_buffer_mem: tenx-q6-buffer@b4e00000 {$/;"	l
vreg_3p3	sa8155p-adp.dts	/^	vreg_3p3: vreg-3p3-regulator {$/;"	l
vreg_s4a_1p8	sa8155p-adp.dts	/^	vreg_s4a_1p8: smps4 {$/;"	l
mtl_rx_setup	sa8155p-adp.dts	/^	mtl_rx_setup: rx-queues-config {$/;"	l
mtl_tx_setup	sa8155p-adp.dts	/^	mtl_tx_setup: tx-queues-config {$/;"	l
vreg_s5a_2p04	sa8155p-adp.dts	/^		vreg_s5a_2p04: smps5 {$/;"	l
vreg_s6a_0p92	sa8155p-adp.dts	/^		vreg_s6a_0p92: smps6 {$/;"	l
vreg_l1a_0p752	sa8155p-adp.dts	/^		vreg_l1a_0p752: ldo1 {$/;"	l
vdda_usb_hs_3p1	sa8155p-adp.dts	/^		vdda_usb_hs_3p1:$/;"	l
vreg_l2a_3p072	sa8155p-adp.dts	/^		vreg_l2a_3p072: ldo2 {$/;"	l	label:vdda_usb_hs_3p1
vreg_l3a_0p8	sa8155p-adp.dts	/^		vreg_l3a_0p8: ldo3 {$/;"	l	label:vdda_usb_hs_3p1
vdd_usb_hs_core	sa8155p-adp.dts	/^		vdd_usb_hs_core:$/;"	l	label:vdda_usb_hs_3p1
vdda_usb_ss_dp_core_1	sa8155p-adp.dts	/^		vdda_usb_ss_dp_core_1:$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core
vreg_l5a_0p88	sa8155p-adp.dts	/^		vreg_l5a_0p88: ldo5 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l7a_1p8	sa8155p-adp.dts	/^		vreg_l7a_1p8: ldo7 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l10a_2p96	sa8155p-adp.dts	/^		vreg_l10a_2p96: ldo10 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l11a_0p8	sa8155p-adp.dts	/^		vreg_l11a_0p8: ldo11 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vdda_usb_hs_1p8	sa8155p-adp.dts	/^		vdda_usb_hs_1p8:$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l12a_1p8	sa8155p-adp.dts	/^		vreg_l12a_1p8: ldo12 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1.vdda_usb_hs_1p8
vreg_l13a_2p7	sa8155p-adp.dts	/^		vreg_l13a_2p7: ldo13 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1.vdda_usb_hs_1p8
vreg_l15a_1p7	sa8155p-adp.dts	/^		vreg_l15a_1p7: ldo15 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1.vdda_usb_hs_1p8
vreg_l16a_2p7	sa8155p-adp.dts	/^		vreg_l16a_2p7: ldo16 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1.vdda_usb_hs_1p8
vreg_l17a_2p96	sa8155p-adp.dts	/^		vreg_l17a_2p96: ldo17 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1.vdda_usb_hs_1p8
vreg_s4c_1p352	sa8155p-adp.dts	/^		vreg_s4c_1p352: smps4 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_s5c_2p04	sa8155p-adp.dts	/^		vreg_s5c_2p04: smps5 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_s6c_1p128	sa8155p-adp.dts	/^		vreg_s6c_1p128: smps6 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l1c_1p304	sa8155p-adp.dts	/^		vreg_l1c_1p304: ldo1 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l2c_1p808	sa8155p-adp.dts	/^		vreg_l2c_1p808: ldo2 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l5c_1p2	sa8155p-adp.dts	/^		vreg_l5c_1p2: ldo5 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l7c_1p8	sa8155p-adp.dts	/^		vreg_l7c_1p8: ldo7 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l8c_1p2	sa8155p-adp.dts	/^		vreg_l8c_1p2: ldo8 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l10c_3p3	sa8155p-adp.dts	/^		vreg_l10c_3p3: ldo10 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l11c_0p8	sa8155p-adp.dts	/^		vreg_l11c_0p8: ldo11 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l12c_1p808	sa8155p-adp.dts	/^		vreg_l12c_1p808: ldo12 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l13c_2p96	sa8155p-adp.dts	/^		vreg_l13c_2p96: ldo13 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l15c_1p9	sa8155p-adp.dts	/^		vreg_l15c_1p9: ldo15 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l16c_3p008	sa8155p-adp.dts	/^		vreg_l16c_3p008: ldo16 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
vreg_l18c_0p88	sa8155p-adp.dts	/^		vreg_l18c_0p88: ldo18 {$/;"	l	label:vdda_usb_hs_3p1.vdd_usb_hs_core.vdda_usb_ss_dp_core_1
rgmii_phy	sa8155p-adp.dts	/^		rgmii_phy: phy@7 {$/;"	l	label:vdda_usb_hs_3p1
sdc2_on	sa8155p-adp.dts	/^	sdc2_on: sdc2-on-state {$/;"	l
sdc2_off	sa8155p-adp.dts	/^	sdc2_off: sdc2-off-state {$/;"	l
usb2phy_ac_en1_default	sa8155p-adp.dts	/^	usb2phy_ac_en1_default: usb2phy-ac-en1-default-state {$/;"	l
usb2phy_ac_en2_default	sa8155p-adp.dts	/^	usb2phy_ac_en2_default: usb2phy-ac-en2-default-state {$/;"	l
ethernet_defaults	sa8155p-adp.dts	/^	ethernet_defaults: ethernet-defaults-state {$/;"	l
dp2_connector_in	sa8295p-adp.dts	/^			dp2_connector_in: endpoint {$/;"	l
dp3_connector_in	sa8295p-adp.dts	/^			dp3_connector_in: endpoint {$/;"	l
edp0_connector_in	sa8295p-adp.dts	/^			edp0_connector_in: endpoint {$/;"	l
edp1_connector_in	sa8295p-adp.dts	/^			edp1_connector_in: endpoint {$/;"	l
edp2_connector_in	sa8295p-adp.dts	/^			edp2_connector_in: endpoint {$/;"	l
edp3_connector_in	sa8295p-adp.dts	/^			edp3_connector_in: endpoint {$/;"	l
vreg_l3a	sa8295p-adp.dts	/^		vreg_l3a: ldo3 {$/;"	l
vreg_l5a	sa8295p-adp.dts	/^		vreg_l5a: ldo5 {$/;"	l
vreg_l7a	sa8295p-adp.dts	/^		vreg_l7a: ldo7 {$/;"	l
vreg_l13a	sa8295p-adp.dts	/^		vreg_l13a: ldo13 {$/;"	l
vreg_l11a	sa8295p-adp.dts	/^		vreg_l11a: ldo11 {$/;"	l
vreg_l1c	sa8295p-adp.dts	/^		vreg_l1c: ldo1 {$/;"	l
vreg_l2c	sa8295p-adp.dts	/^		vreg_l2c: ldo2 {$/;"	l
vreg_l3c	sa8295p-adp.dts	/^		vreg_l3c: ldo3 {$/;"	l
vreg_l4c	sa8295p-adp.dts	/^		vreg_l4c: ldo4 {$/;"	l
vreg_l6c	sa8295p-adp.dts	/^		vreg_l6c: ldo6 {$/;"	l
vreg_l7c	sa8295p-adp.dts	/^		vreg_l7c: ldo7 {$/;"	l
vreg_l10c	sa8295p-adp.dts	/^		vreg_l10c: ldo10 {$/;"	l
vreg_l17c	sa8295p-adp.dts	/^		vreg_l17c: ldo17 {$/;"	l
vreg_l3g	sa8295p-adp.dts	/^		vreg_l3g: ldo3 {$/;"	l
vreg_l7g	sa8295p-adp.dts	/^		vreg_l7g: ldo7 {$/;"	l
vreg_l8g	sa8295p-adp.dts	/^		vreg_l8g: ldo8 {$/;"	l
vreg_l11g	sa8295p-adp.dts	/^		vreg_l11g: ldo11 {$/;"	l
mdss0_dp2_phy_out	sa8295p-adp.dts	/^			mdss0_dp2_phy_out: endpoint {$/;"	l
mdss0_dp3_phy_out	sa8295p-adp.dts	/^			mdss0_dp3_phy_out: endpoint {$/;"	l
mdss1_dp0_phy_out	sa8295p-adp.dts	/^			mdss1_dp0_phy_out: endpoint {$/;"	l
mdss1_dp1_phy_out	sa8295p-adp.dts	/^			mdss1_dp1_phy_out: endpoint {$/;"	l
mdss1_dp2_phy_out	sa8295p-adp.dts	/^			mdss1_dp2_phy_out: endpoint {$/;"	l
mdss1_dp3_phy_out	sa8295p-adp.dts	/^			mdss1_dp3_phy_out: endpoint {$/;"	l
pcie2a_default	sa8295p-adp.dts	/^	pcie2a_default: pcie2a-default-state {$/;"	l
pcie3a_default	sa8295p-adp.dts	/^	pcie3a_default: pcie3a-default-state {$/;"	l
pcie3b_default	sa8295p-adp.dts	/^	pcie3b_default: pcie3b-default-state {$/;"	l
pcie4_default	sa8295p-adp.dts	/^	pcie4_default: pcie4-default-state {$/;"	l
pmm8540a	sa8540p-pmics.dtsi	/^	pmm8540a: pmic@0 {$/;"	l
pmm8540a_gpios	sa8540p-pmics.dtsi	/^		pmm8540a_gpios: gpio@c000 {$/;"	l
pmm8540c	sa8540p-pmics.dtsi	/^	pmm8540c: pmic@4 {$/;"	l
pmm8540c_gpios	sa8540p-pmics.dtsi	/^		pmm8540c_gpios: gpio@c000 {$/;"	l	label:pmm8540c
pmm8540e	sa8540p-pmics.dtsi	/^	pmm8540e: pmic@8 {$/;"	l
pmm8540e_gpios	sa8540p-pmics.dtsi	/^		pmm8540e_gpios: gpio@c000 {$/;"	l	label:pmm8540e
pmm8540g	sa8540p-pmics.dtsi	/^	pmm8540g: pmic@c {$/;"	l
pmm8540g_gpios	sa8540p-pmics.dtsi	/^		pmm8540g_gpios: gpio@c000 {$/;"	l	label:pmm8540g
vreg_l3a	sa8540p-ride.dts	/^		vreg_l3a: ldo3 {$/;"	l
vreg_l5a	sa8540p-ride.dts	/^		vreg_l5a: ldo5 {$/;"	l
vreg_l7a	sa8540p-ride.dts	/^		vreg_l7a: ldo7 {$/;"	l
vreg_l11a	sa8540p-ride.dts	/^		vreg_l11a: ldo11 {$/;"	l
vreg_l13a	sa8540p-ride.dts	/^		vreg_l13a: ldo13 {$/;"	l
vreg_l1c	sa8540p-ride.dts	/^		vreg_l1c: ldo1 {$/;"	l
vreg_l2c	sa8540p-ride.dts	/^		vreg_l2c: ldo2 {$/;"	l
vreg_l4c	sa8540p-ride.dts	/^		vreg_l4c: ldo4 {$/;"	l
vreg_l6c	sa8540p-ride.dts	/^		vreg_l6c: ldo6 {$/;"	l
vreg_l7c	sa8540p-ride.dts	/^		vreg_l7c: ldo7 {$/;"	l
vreg_l17c	sa8540p-ride.dts	/^		vreg_l17c: ldo17 {$/;"	l
vreg_l3g	sa8540p-ride.dts	/^		vreg_l3g: ldo3 {$/;"	l
vreg_l7g	sa8540p-ride.dts	/^		vreg_l7g: ldo7 {$/;"	l
vreg_l8g	sa8540p-ride.dts	/^		vreg_l8g: ldo8 {$/;"	l
i2c0_default	sa8540p-ride.dts	/^	i2c0_default: i2c0-default-state {$/;"	l
i2c1_default	sa8540p-ride.dts	/^	i2c1_default: i2c1-default-state {$/;"	l
i2c12_default	sa8540p-ride.dts	/^	i2c12_default: i2c12-default-state {$/;"	l
i2c15_default	sa8540p-ride.dts	/^	i2c15_default: i2c15-default-state {$/;"	l
i2c18_default	sa8540p-ride.dts	/^	i2c18_default: i2c18-default-state {$/;"	l
pcie2a_default	sa8540p-ride.dts	/^	pcie2a_default: pcie2a-default-state {$/;"	l
pcie3a_default	sa8540p-ride.dts	/^	pcie3a_default: pcie3a-default-state {$/;"	l
cpu0_opp_table	sa8540p.dtsi	/^	cpu0_opp_table: opp-table-cpu0 {$/;"	l
cpu4_opp_table	sa8540p.dtsi	/^	cpu4_opp_table: opp-table-cpu4 {$/;"	l
atf_mem	sc7180-idp.dts	/^		atf_mem: memory@80b00000 {$/;"	l
mpss_mem	sc7180-idp.dts	/^		mpss_mem: memory@86000000 {$/;"	l
camera_mem	sc7180-idp.dts	/^		camera_mem: memory@8ec00000 {$/;"	l
venus_mem	sc7180-idp.dts	/^		venus_mem: memory@8f600000 {$/;"	l
wlan_mem	sc7180-idp.dts	/^		wlan_mem: memory@94100000 {$/;"	l
mba_mem	sc7180-idp.dts	/^		mba_mem: memory@94400000 {$/;"	l
mdata_mem	sc7180-idp.dts	/^		mdata_mem: mpss-metadata {$/;"	l
vreg_s1a_1p1	sc7180-idp.dts	/^		vreg_s1a_1p1: smps1 {$/;"	l
vreg_s4a_1p0	sc7180-idp.dts	/^		vreg_s4a_1p0: smps4 {$/;"	l
vreg_s5a_2p0	sc7180-idp.dts	/^		vreg_s5a_2p0: smps5 {$/;"	l
vreg_l1a_1p2	sc7180-idp.dts	/^		vreg_l1a_1p2: ldo1 {$/;"	l
vreg_l2a_1p0	sc7180-idp.dts	/^		vreg_l2a_1p0: ldo2 {$/;"	l
vreg_l3a_1p0	sc7180-idp.dts	/^		vreg_l3a_1p0: ldo3 {$/;"	l
vreg_l4a_0p8	sc7180-idp.dts	/^		vreg_l4a_0p8: ldo4 {$/;"	l
vreg_l5a_2p7	sc7180-idp.dts	/^		vreg_l5a_2p7: ldo5 {$/;"	l
vreg_l6a_0p6	sc7180-idp.dts	/^		vreg_l6a_0p6: ldo6 {$/;"	l
vreg_l9a_0p6	sc7180-idp.dts	/^		vreg_l9a_0p6: ldo9 {$/;"	l
vreg_l10a_1p8	sc7180-idp.dts	/^		vreg_l10a_1p8: ldo10 {$/;"	l
vreg_l11a_1p8	sc7180-idp.dts	/^		vreg_l11a_1p8: ldo11 {$/;"	l
vreg_l12a_1p8	sc7180-idp.dts	/^		vreg_l12a_1p8: ldo12 {$/;"	l
vreg_l13a_1p8	sc7180-idp.dts	/^		vreg_l13a_1p8: ldo13 {$/;"	l
vreg_l14a_1p8	sc7180-idp.dts	/^		vreg_l14a_1p8: ldo14 {$/;"	l
vreg_l15a_1p8	sc7180-idp.dts	/^		vreg_l15a_1p8: ldo15 {$/;"	l
vreg_l16a_2p7	sc7180-idp.dts	/^		vreg_l16a_2p7: ldo16 {$/;"	l
vreg_l17a_3p0	sc7180-idp.dts	/^		vreg_l17a_3p0: ldo17 {$/;"	l
vreg_l18a_2p8	sc7180-idp.dts	/^		vreg_l18a_2p8: ldo18 {$/;"	l
vreg_l19a_2p9	sc7180-idp.dts	/^		vreg_l19a_2p9: ldo19 {$/;"	l
vreg_s8c_1p3	sc7180-idp.dts	/^		vreg_s8c_1p3: smps8 {$/;"	l
vreg_l1c_1p8	sc7180-idp.dts	/^		vreg_l1c_1p8: ldo1 {$/;"	l
vreg_l2c_1p3	sc7180-idp.dts	/^		vreg_l2c_1p3: ldo2 {$/;"	l
vreg_l3c_1p2	sc7180-idp.dts	/^		vreg_l3c_1p2: ldo3 {$/;"	l
vreg_l4c_1p8	sc7180-idp.dts	/^		vreg_l4c_1p8: ldo4 {$/;"	l
vreg_l5c_1p8	sc7180-idp.dts	/^		vreg_l5c_1p8: ldo5 {$/;"	l
vreg_l6c_2p9	sc7180-idp.dts	/^		vreg_l6c_2p9: ldo6 {$/;"	l
vreg_l7c_3p0	sc7180-idp.dts	/^		vreg_l7c_3p0: ldo7 {$/;"	l
vreg_l8c_1p8	sc7180-idp.dts	/^		vreg_l8c_1p8: ldo8 {$/;"	l
vreg_l9c_2p9	sc7180-idp.dts	/^		vreg_l9c_2p9: ldo9 {$/;"	l
vreg_l10c_3p3	sc7180-idp.dts	/^		vreg_l10c_3p3: ldo10 {$/;"	l
vreg_l11c_3p3	sc7180-idp.dts	/^		vreg_l11c_3p3: ldo11 {$/;"	l
vreg_bob	sc7180-idp.dts	/^		vreg_bob: bob {$/;"	l
panel0_in	sc7180-idp.dts	/^				panel0_in: endpoint {$/;"	l
bluetooth	sc7180-idp.dts	/^	bluetooth: bluetooth {$/;"	l
disp_pins	sc7180-idp.dts	/^	disp_pins: disp-state {$/;"	l
qup_uart3_sleep	sc7180-idp.dts	/^	qup_uart3_sleep: qup-uart3-sleep-state {$/;"	l
sdc1_on	sc7180-idp.dts	/^	sdc1_on: sdc1-on-state {$/;"	l
sdc1_off	sc7180-idp.dts	/^	sdc1_off: sdc1-off-state {$/;"	l
sdc2_on	sc7180-idp.dts	/^	sdc2_on: sdc2-on-state {$/;"	l
sdc2_off	sc7180-idp.dts	/^	sdc2_off: sdc2-off-state {$/;"	l
adau7002	sc7180-trogdor-coachz.dtsi	/^	adau7002: audio-codec-1 {$/;"	l
skin_temp_thermal	sc7180-trogdor-coachz.dtsi	/^		skin_temp_thermal: skin-temp-thermal {$/;"	l
skin_temp_alert0	sc7180-trogdor-coachz.dtsi	/^				skin_temp_alert0: trip-point0 {$/;"	l	label:skin_temp_thermal
skin_temp_alert1	sc7180-trogdor-coachz.dtsi	/^				skin_temp_alert1: trip-point1 {$/;"	l	label:skin_temp_thermal
cros_ec_proximity	sc7180-trogdor-coachz.dtsi	/^	cros_ec_proximity: proximity {$/;"	l
ap_ts_pen_1v8	sc7180-trogdor-coachz.dtsi	/^ap_ts_pen_1v8: &i2c4 {$/;"	l
ap_ts	sc7180-trogdor-coachz.dtsi	/^	ap_ts: touchscreen@5d {$/;"	l	label:ap_ts_pen_1v8
dmic_clk_en	sc7180-trogdor-coachz.dtsi	/^	dmic_clk_en: dmic-clk-en-state {$/;"	l
max98360a_1	sc7180-trogdor-homestar.dtsi	/^	max98360a_1: amplifier-1 {$/;"	l
max98360a_2	sc7180-trogdor-homestar.dtsi	/^	max98360a_2: amplifier-2 {$/;"	l
max98360a_3	sc7180-trogdor-homestar.dtsi	/^	max98360a_3: amplifier-3 {$/;"	l
pp3300_touch	sc7180-trogdor-homestar.dtsi	/^	pp3300_touch: pp3300-touch-regulator {$/;"	l
skin_temp_thermal	sc7180-trogdor-homestar.dtsi	/^		skin_temp_thermal: skin-temp-thermal {$/;"	l
skin_temp_alert0	sc7180-trogdor-homestar.dtsi	/^				skin_temp_alert0: trip-point0 {$/;"	l	label:skin_temp_thermal
skin_temp_alert1	sc7180-trogdor-homestar.dtsi	/^				skin_temp_alert1: trip-point1 {$/;"	l	label:skin_temp_thermal
ap_ts_pen_1v8	sc7180-trogdor-homestar.dtsi	/^ap_ts_pen_1v8: &i2c4 {$/;"	l
ap_ts	sc7180-trogdor-homestar.dtsi	/^	ap_ts: touchscreen@14 {$/;"	l	label:ap_ts_pen_1v8
en_pp3300_touch	sc7180-trogdor-homestar.dtsi	/^	en_pp3300_touch: en-pp3300-touch-state {$/;"	l
en_fp_rails	sc7180-trogdor-kingoftown-r0.dts	/^	en_fp_rails: en-fp-rails-state {$/;"	l
ap_ts_pen_1v8	sc7180-trogdor-kingoftown.dtsi	/^ap_ts_pen_1v8: &i2c4 {$/;"	l
ap_ts	sc7180-trogdor-kingoftown.dtsi	/^	ap_ts: touchscreen@10 {$/;"	l	label:ap_ts_pen_1v8
ap_ts_pen_1v8	sc7180-trogdor-lazor.dtsi	/^ap_ts_pen_1v8: &i2c4 {$/;"	l
ap_ts	sc7180-trogdor-lazor.dtsi	/^	ap_ts: touchscreen@10 {$/;"	l	label:ap_ts_pen_1v8
avdd_lcd	sc7180-trogdor-mrbland.dtsi	/^	avdd_lcd: avdd-lcd-regulator {$/;"	l
avee_lcd	sc7180-trogdor-mrbland.dtsi	/^	avee_lcd: avee-lcd-regulator {$/;"	l
v1p8_mipi	sc7180-trogdor-mrbland.dtsi	/^	v1p8_mipi: v1p8-mipi-regulator {$/;"	l
panel	sc7180-trogdor-mrbland.dtsi	/^	panel: panel@0 {$/;"	l
panel_in	sc7180-trogdor-mrbland.dtsi	/^				panel_in: endpoint {$/;"	l	label:panel
ap_ts	sc7180-trogdor-mrbland.dtsi	/^	ap_ts: touchscreen@5d {$/;"	l
pp3300_disp_on	sc7180-trogdor-mrbland.dtsi	/^pp3300_disp_on: &pp3300_dx_edp {$/;"	l
tp_en	sc7180-trogdor-mrbland.dtsi	/^tp_en: &en_pp3300_dx_edp {$/;"	l
avdd_lcd_en	sc7180-trogdor-mrbland.dtsi	/^	avdd_lcd_en: avdd-lcd-en-state {$/;"	l
avee_lcd_en	sc7180-trogdor-mrbland.dtsi	/^	avee_lcd_en: avee-lcd-en-state {$/;"	l
mipi_1800_en	sc7180-trogdor-mrbland.dtsi	/^	mipi_1800_en: mipi-1800-en-state {$/;"	l
vdd_reset_1800	sc7180-trogdor-mrbland.dtsi	/^	vdd_reset_1800: vdd-reset-1800-state {$/;"	l
pp3300_brij_ps8640	sc7180-trogdor-parade-ps8640.dtsi	/^	pp3300_brij_ps8640: pp3300-brij-ps8640-regulator {$/;"	l
edp_brij_i2c	sc7180-trogdor-parade-ps8640.dtsi	/^edp_brij_i2c: &i2c2 {$/;"	l
ps8640_bridge	sc7180-trogdor-parade-ps8640.dtsi	/^	ps8640_bridge: bridge@8 {$/;"	l	label:edp_brij_i2c
ps8640_in	sc7180-trogdor-parade-ps8640.dtsi	/^				ps8640_in: endpoint {$/;"	l	label:edp_brij_i2c.ps8640_bridge
ps8640_out	sc7180-trogdor-parade-ps8640.dtsi	/^				ps8640_out: endpoint {$/;"	l	label:edp_brij_i2c
panel	sc7180-trogdor-parade-ps8640.dtsi	/^			panel: panel {$/;"	l
panel_in_edp	sc7180-trogdor-parade-ps8640.dtsi	/^					panel_in_edp: endpoint {$/;"	l	label:panel
edp_brij_ps8640_rst	sc7180-trogdor-parade-ps8640.dtsi	/^	edp_brij_ps8640_rst: edp-brij-ps8640-rst-state {$/;"	l
en_pp3300_edp_brij_ps8640	sc7180-trogdor-parade-ps8640.dtsi	/^	en_pp3300_edp_brij_ps8640: en-pp3300-edp-brij-ps8640-state {$/;"	l
trackpad	sc7180-trogdor-pazquel.dtsi	/^	trackpad: trackpad@15 {$/;"	l
ap_ts_pen_1v8	sc7180-trogdor-pazquel360.dtsi	/^ap_ts_pen_1v8: &i2c4 {$/;"	l
ap_ts	sc7180-trogdor-pazquel360.dtsi	/^	ap_ts: touchscreen@10 {$/;"	l	label:ap_ts_pen_1v8
ap_ts_pen_1v8	sc7180-trogdor-pompom.dtsi	/^ap_ts_pen_1v8: &i2c4 {$/;"	l
ap_ts	sc7180-trogdor-pompom.dtsi	/^	ap_ts: touchscreen@10 {$/;"	l	label:ap_ts_pen_1v8
dmic_sel	sc7180-trogdor-pompom.dtsi	/^	dmic_sel: dmic-sel-state {$/;"	l
ppvar_lcd	sc7180-trogdor-quackingstick.dtsi	/^	ppvar_lcd: ppvar-lcd-regulator {$/;"	l
v1p8_disp	sc7180-trogdor-quackingstick.dtsi	/^	v1p8_disp: v1p8-disp-regulator {$/;"	l
panel	sc7180-trogdor-quackingstick.dtsi	/^	panel: panel@0 {$/;"	l
panel_in	sc7180-trogdor-quackingstick.dtsi	/^				panel_in: endpoint {$/;"	l	label:panel
ap_ts	sc7180-trogdor-quackingstick.dtsi	/^	ap_ts: touchscreen@10 {$/;"	l
pp3300_disp_on	sc7180-trogdor-quackingstick.dtsi	/^pp3300_disp_on: &pp3300_dx_edp {$/;"	l
tp_en	sc7180-trogdor-quackingstick.dtsi	/^tp_en: &en_pp3300_dx_edp {$/;"	l
lcd_rst	sc7180-trogdor-quackingstick.dtsi	/^	lcd_rst: lcd-rst-state {$/;"	l
ppvar_lcd_en	sc7180-trogdor-quackingstick.dtsi	/^	ppvar_lcd_en: ppvar-lcd-en-state {$/;"	l
pp1800_disp_on	sc7180-trogdor-quackingstick.dtsi	/^	pp1800_disp_on: pp1800-disp-on-state {$/;"	l
ap_ts_pen_1v8	sc7180-trogdor-r1.dts	/^ap_ts_pen_1v8: &i2c4 {$/;"	l
ap_ts	sc7180-trogdor-r1.dts	/^	ap_ts: touchscreen@10 {$/;"	l	label:ap_ts_pen_1v8
edp_brij_i2c	sc7180-trogdor-ti-sn65dsi86.dtsi	/^edp_brij_i2c: &i2c2 {$/;"	l
sn65dsi86_bridge	sc7180-trogdor-ti-sn65dsi86.dtsi	/^	sn65dsi86_bridge: bridge@2d {$/;"	l	label:edp_brij_i2c
sn65dsi86_in	sc7180-trogdor-ti-sn65dsi86.dtsi	/^				sn65dsi86_in: endpoint {$/;"	l	label:edp_brij_i2c.sn65dsi86_bridge
sn65dsi86_out	sc7180-trogdor-ti-sn65dsi86.dtsi	/^				sn65dsi86_out: endpoint {$/;"	l	label:edp_brij_i2c
panel	sc7180-trogdor-ti-sn65dsi86.dtsi	/^			panel: panel {$/;"	l
panel_in_edp	sc7180-trogdor-ti-sn65dsi86.dtsi	/^					panel_in_edp: endpoint {$/;"	l	label:panel
edp_brij_irq	sc7180-trogdor-ti-sn65dsi86.dtsi	/^	edp_brij_irq: edp-brij-irq-state {$/;"	l
avdd_lcd	sc7180-trogdor-wormdingler.dtsi	/^	avdd_lcd: avdd-lcd-regulator {$/;"	l
avee_lcd	sc7180-trogdor-wormdingler.dtsi	/^	avee_lcd: avee-lcd-regulator {$/;"	l
pp1800_ts	sc7180-trogdor-wormdingler.dtsi	/^	pp1800_ts:$/;"	l
v1p8_mipi	sc7180-trogdor-wormdingler.dtsi	/^	v1p8_mipi: v1p8-mipi-regulator {$/;"	l	label:pp1800_ts
skin_temp_thermal	sc7180-trogdor-wormdingler.dtsi	/^		skin_temp_thermal: skin-temp-thermal {$/;"	l	label:pp1800_ts
skin_temp_alert0	sc7180-trogdor-wormdingler.dtsi	/^				skin_temp_alert0: trip-point0 {$/;"	l	label:pp1800_ts.skin_temp_thermal
skin_temp_alert1	sc7180-trogdor-wormdingler.dtsi	/^				skin_temp_alert1: trip-point1 {$/;"	l	label:pp1800_ts.skin_temp_thermal
base_detection	sc7180-trogdor-wormdingler.dtsi	/^	base_detection: cbas {$/;"	l
panel	sc7180-trogdor-wormdingler.dtsi	/^	panel: panel@0 {$/;"	l
panel_in	sc7180-trogdor-wormdingler.dtsi	/^				panel_in: endpoint {$/;"	l	label:panel
ap_ts	sc7180-trogdor-wormdingler.dtsi	/^	ap_ts: touchscreen@1 {$/;"	l
pp3300_disp_on	sc7180-trogdor-wormdingler.dtsi	/^pp3300_disp_on: &pp3300_dx_edp {$/;"	l
tp_en	sc7180-trogdor-wormdingler.dtsi	/^tp_en: &en_pp3300_dx_edp {$/;"	l
avdd_lcd_en	sc7180-trogdor-wormdingler.dtsi	/^	avdd_lcd_en: avdd-lcd-en-state {$/;"	l
avee_lcd_en	sc7180-trogdor-wormdingler.dtsi	/^	avee_lcd_en: avee-lcd-en-state {$/;"	l
mipi_1800_en	sc7180-trogdor-wormdingler.dtsi	/^	mipi_1800_en: mipi-1800-en-state {$/;"	l
vdd_reset_1800	sc7180-trogdor-wormdingler.dtsi	/^	vdd_reset_1800: vdd-reset-1800-state {$/;"	l
charger_thermal	sc7180-trogdor.dtsi	/^		charger_thermal: charger-thermal {$/;"	l
atf_mem	sc7180-trogdor.dtsi	/^		atf_mem: memory@80b00000 {$/;"	l
mpss_mem	sc7180-trogdor.dtsi	/^		mpss_mem: memory@86000000 {$/;"	l
venus_mem	sc7180-trogdor.dtsi	/^		venus_mem: memory@8f600000 {$/;"	l
wlan_mem	sc7180-trogdor.dtsi	/^		wlan_mem: memory@94100000 {$/;"	l
mba_mem	sc7180-trogdor.dtsi	/^		mba_mem: memory@94400000 {$/;"	l
mdata_mem	sc7180-trogdor.dtsi	/^		mdata_mem: mpss-metadata {$/;"	l
ppvar_sys	sc7180-trogdor.dtsi	/^	ppvar_sys: ppvar-sys-regulator {$/;"	l
src_vph_pwr	sc7180-trogdor.dtsi	/^	src_vph_pwr: src-vph-pwr-regulator {$/;"	l
pp5000_a	sc7180-trogdor.dtsi	/^	pp5000_a: pp5000-a-regulator {$/;"	l
pp3300_a	sc7180-trogdor.dtsi	/^	pp3300_a: pp3300-a-regulator {$/;"	l
pp1800_ec	sc7180-trogdor.dtsi	/^	pp1800_ec:$/;"	l
pp1800_sensors	sc7180-trogdor.dtsi	/^	pp1800_sensors:$/;"	l	label:pp1800_ec
pp1800_ldo	sc7180-trogdor.dtsi	/^	pp1800_ldo: pp1800-ldo-regulator {$/;"	l	label:pp1800_ec.pp1800_sensors
pp1800_uf_cam	sc7180-trogdor.dtsi	/^	pp1800_uf_cam: pp1800-uf-cam-regulator {$/;"	l	label:pp1800_ec.pp1800_sensors
pp1800_wf_cam	sc7180-trogdor.dtsi	/^	pp1800_wf_cam: pp1800-wf-cam-regulator {$/;"	l	label:pp1800_ec.pp1800_sensors
pp2800_uf_cam	sc7180-trogdor.dtsi	/^	pp2800_uf_cam: pp2800-uf-cam-regulator {$/;"	l	label:pp1800_ec.pp1800_sensors
pp2800_vcm_wf_cam	sc7180-trogdor.dtsi	/^	pp2800_vcm_wf_cam:$/;"	l	label:pp1800_ec.pp1800_sensors
pp2800_wf_cam	sc7180-trogdor.dtsi	/^	pp2800_wf_cam: pp2800-wf-cam-regulator {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam
pp3300_audio	sc7180-trogdor.dtsi	/^	pp3300_audio:$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam
pp3300_codec	sc7180-trogdor.dtsi	/^	pp3300_codec: pp3300-codec-regulator {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio
pp3300_dx_edp	sc7180-trogdor.dtsi	/^	pp3300_dx_edp:$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio
pp3300_ts	sc7180-trogdor.dtsi	/^	pp3300_ts: pp3300-dx-edp-regulator {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio.pp3300_dx_edp
pp3300_fp_tp	sc7180-trogdor.dtsi	/^	pp3300_fp_tp: pp3300-fp-tp-regulator {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio.pp3300_dx_edp
pp3300_hub	sc7180-trogdor.dtsi	/^	pp3300_hub: pp3300-hub-regulator {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio.pp3300_dx_edp
backlight	sc7180-trogdor.dtsi	/^	backlight: backlight {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio.pp3300_dx_edp
gpio_keys	sc7180-trogdor.dtsi	/^	gpio_keys: gpio-keys {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio.pp3300_dx_edp
pen_insert	sc7180-trogdor.dtsi	/^		pen_insert: switch-pen-insert {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio.pp3300_dx_edp.gpio_keys
max98360a	sc7180-trogdor.dtsi	/^	max98360a: audio-codec-0 {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio.pp3300_dx_edp
keyboard_backlight	sc7180-trogdor.dtsi	/^		keyboard_backlight: led-0 {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio.pp3300_dx_edp
sound	sc7180-trogdor.dtsi	/^	sound: sound {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio
sound_multimedia0_codec	sc7180-trogdor.dtsi	/^			sound_multimedia0_codec: codec {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio.sound
sound_multimedia1_codec	sc7180-trogdor.dtsi	/^			sound_multimedia1_codec: codec {$/;"	l	label:pp1800_ec.pp1800_sensors.pp2800_vcm_wf_cam.pp3300_audio
vddpx_1	sc7180-trogdor.dtsi	/^		vddpx_1:$/;"	l
vdd2	sc7180-trogdor.dtsi	/^		vdd2:$/;"	l	label:vddpx_1
pp1125_s1a	sc7180-trogdor.dtsi	/^		pp1125_s1a: smps1 {$/;"	l	label:vddpx_1.vdd2
vdd_qlink_lv	sc7180-trogdor.dtsi	/^		vdd_qlink_lv:$/;"	l	label:vddpx_1.vdd2
vdd_qlink_lv_ck	sc7180-trogdor.dtsi	/^		vdd_qlink_lv_ck:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv
vdd_qusb_hs0_core	sc7180-trogdor.dtsi	/^		vdd_qusb_hs0_core:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck
vdd_ufs1_core	sc7180-trogdor.dtsi	/^		vdd_ufs1_core:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core
vdda_mipi_csi0_0p9	sc7180-trogdor.dtsi	/^		vdda_mipi_csi0_0p9:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core
vdda_mipi_csi1_0p9	sc7180-trogdor.dtsi	/^		vdda_mipi_csi1_0p9:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9
vdda_mipi_csi2_0p9	sc7180-trogdor.dtsi	/^		vdda_mipi_csi2_0p9:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9
vdda_mipi_csi3_0p9	sc7180-trogdor.dtsi	/^		vdda_mipi_csi3_0p9:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9
vdda_mipi_dsi0_pll	sc7180-trogdor.dtsi	/^		vdda_mipi_dsi0_pll:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9
vdda_pll_cc_ebi01	sc7180-trogdor.dtsi	/^		vdda_pll_cc_ebi01:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll
vdda_qrefs_0p9	sc7180-trogdor.dtsi	/^		vdda_qrefs_0p9:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01
vdda_usb_ss_dp_core	sc7180-trogdor.dtsi	/^		vdda_usb_ss_dp_core:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9
pp900_l4a	sc7180-trogdor.dtsi	/^		pp900_l4a: ldo4 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core
vdd_cx_wlan	sc7180-trogdor.dtsi	/^		vdd_cx_wlan:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core
pp800_l9a	sc7180-trogdor.dtsi	/^		pp800_l9a: ldo9 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan
vdd1	sc7180-trogdor.dtsi	/^		vdd1:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan
vddpx_3	sc7180-trogdor.dtsi	/^		vddpx_3:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1
vddpx_7	sc7180-trogdor.dtsi	/^		vddpx_7:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3
vio_in	sc7180-trogdor.dtsi	/^		vio_in:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7
pp1800_l10a	sc7180-trogdor.dtsi	/^		pp1800_l10a: ldo10 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in
vdd_qfprom	sc7180-trogdor.dtsi	/^		vdd_qfprom:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in
vdda_apc1_cs_1p8	sc7180-trogdor.dtsi	/^		vdda_apc1_cs_1p8:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom
vdda_qrefs_1p8	sc7180-trogdor.dtsi	/^		vdda_qrefs_1p8:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8
vdda_qusb_hs0_1p8	sc7180-trogdor.dtsi	/^		vdda_qusb_hs0_1p8:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8
vddpx_11	sc7180-trogdor.dtsi	/^		vddpx_11:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8
vreg_bb_clk	sc7180-trogdor.dtsi	/^		vreg_bb_clk:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11
pp1800_l11a	sc7180-trogdor.dtsi	/^		pp1800_l11a: ldo11 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk
mcp_vccq	sc7180-trogdor.dtsi	/^		mcp_vccq:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk
pp1800_l12a_r	sc7180-trogdor.dtsi	/^		pp1800_l12a_r: ldo12 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq
pp1800_l13a	sc7180-trogdor.dtsi	/^		pp1800_l13a: ldo13 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq
pp1800_prox	sc7180-trogdor.dtsi	/^		pp1800_prox:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq
pp1800_l14a	sc7180-trogdor.dtsi	/^		pp1800_l14a: ldo14 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox
pp1800_alc5682	sc7180-trogdor.dtsi	/^		pp1800_alc5682:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox
pp1800_l15a	sc7180-trogdor.dtsi	/^		pp1800_l15a: ldo15 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682
vdda_qusb_hs0_3p1	sc7180-trogdor.dtsi	/^		vdda_qusb_hs0_3p1:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682
vdd_pdphy	sc7180-trogdor.dtsi	/^		vdd_pdphy:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1
pp3100_l17a	sc7180-trogdor.dtsi	/^		pp3100_l17a: ldo17 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy
pp1800_pen	sc7180-trogdor.dtsi	/^		pp1800_pen:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy
pp1800_l18a	sc7180-trogdor.dtsi	/^		pp1800_l18a: ldo18 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen
mcp_vcc	sc7180-trogdor.dtsi	/^		mcp_vcc:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen
pp2850_l19a	sc7180-trogdor.dtsi	/^		pp2850_l19a: ldo19 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.mcp_vcc
pp1300_s8c	sc7180-trogdor.dtsi	/^		pp1300_s8c: smps8 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen
pp1800_l1c	sc7180-trogdor.dtsi	/^		pp1800_l1c: ldo1 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen
vdd_wcss_adc_dac	sc7180-trogdor.dtsi	/^		vdd_wcss_adc_dac:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen
pp1300_l2c	sc7180-trogdor.dtsi	/^		pp1300_l2c: ldo2 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac
pp1200_brij	sc7180-trogdor.dtsi	/^		pp1200_brij:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac
vdd_ufs1_1p2	sc7180-trogdor.dtsi	/^		vdd_ufs1_1p2:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij
vdda_csi0_1p25	sc7180-trogdor.dtsi	/^		vdda_csi0_1p25:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2
vdda_csi1_1p25	sc7180-trogdor.dtsi	/^		vdda_csi1_1p25:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25
vdda_csi2_1p25	sc7180-trogdor.dtsi	/^		vdda_csi2_1p25:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25
vdda_csi3_1p25	sc7180-trogdor.dtsi	/^		vdda_csi3_1p25:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25
vdda_hv_ebi0	sc7180-trogdor.dtsi	/^		vdda_hv_ebi0:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25
vdda_mipi_dsi0_1p2	sc7180-trogdor.dtsi	/^		vdda_mipi_dsi0_1p2:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0
vdda_usb_ss_dp_1p2	sc7180-trogdor.dtsi	/^		vdda_usb_ss_dp_1p2:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2
vddpx_10	sc7180-trogdor.dtsi	/^		vddpx_10:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2
pp1200_l3c	sc7180-trogdor.dtsi	/^		pp1200_l3c: ldo3 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10
vddpx_2	sc7180-trogdor.dtsi	/^		vddpx_2:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10
ppvar_l6c	sc7180-trogdor.dtsi	/^		ppvar_l6c: ldo6 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2
pp3300_l7c	sc7180-trogdor.dtsi	/^		pp3300_l7c: ldo7 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2
pp1800_brij_vccio	sc7180-trogdor.dtsi	/^		pp1800_brij_vccio:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2
pp1800_edp_vpll	sc7180-trogdor.dtsi	/^		pp1800_edp_vpll:$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2.pp1800_brij_vccio
pp1800_l8c	sc7180-trogdor.dtsi	/^		pp1800_l8c: ldo8 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2.pp1800_brij_vccio.pp1800_edp_vpll
pp2950_l9c	sc7180-trogdor.dtsi	/^		pp2950_l9c: ldo9 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2.pp1800_brij_vccio.pp1800_edp_vpll
pp3300_l10c	sc7180-trogdor.dtsi	/^		pp3300_l10c: ldo10 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2.pp1800_brij_vccio.pp1800_edp_vpll
pp3300_l11c	sc7180-trogdor.dtsi	/^		pp3300_l11c: ldo11 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2.pp1800_brij_vccio.pp1800_edp_vpll
src_vreg_bob	sc7180-trogdor.dtsi	/^		src_vreg_bob: bob {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2.pp1800_brij_vccio.pp1800_edp_vpll
ap_ec_spi	sc7180-trogdor.dtsi	/^ap_ec_spi: &spi6 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2
cros_ec	sc7180-trogdor.dtsi	/^	cros_ec: ec@0 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2.ap_ec_spi
cros_ec_pwm	sc7180-trogdor.dtsi	/^		cros_ec_pwm: pwm {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2.ap_ec_spi.cros_ec
i2c_tunnel	sc7180-trogdor.dtsi	/^		i2c_tunnel: i2c-tunnel {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2.ap_ec_spi.cros_ec
usb_c0	sc7180-trogdor.dtsi	/^			usb_c0: connector@0 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2.ap_ec_spi.cros_ec
usb_c1	sc7180-trogdor.dtsi	/^			usb_c1: connector@1 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.vddpx_2.ap_ec_spi.cros_ec
ap_h1_spi	sc7180-trogdor.dtsi	/^ap_h1_spi: &spi0 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10
cr50	sc7180-trogdor.dtsi	/^	cr50: tpm@0 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.vdda_hv_ebi0.vdda_mipi_dsi0_1p2.vdda_usb_ss_dp_1p2.vddpx_10.ap_h1_spi
ap_sar_sensor_i2c	sc7180-trogdor.dtsi	/^ap_sar_sensor_i2c: &i2c5 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25
ap_sar_sensor	sc7180-trogdor.dtsi	/^	ap_sar_sensor: proximity@28 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.ap_sar_sensor_i2c
ap_tp_i2c	sc7180-trogdor.dtsi	/^ap_tp_i2c: &i2c7 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25
trackpad	sc7180-trogdor.dtsi	/^	trackpad: trackpad@15 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.ap_tp_i2c
hp_i2c	sc7180-trogdor.dtsi	/^hp_i2c: &i2c9 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25
alc5682	sc7180-trogdor.dtsi	/^	alc5682: codec@1a {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25.vdda_csi3_1p25.hp_i2c
secondary_mi2s	sc7180-trogdor.dtsi	/^	secondary_mi2s: dai-link@1 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.vdd_qfprom.vdda_apc1_cs_1p8.vdda_qrefs_1p8.vdda_qusb_hs0_1p8.vddpx_11.vreg_bb_clk.mcp_vccq.pp1800_prox.pp1800_alc5682.vdda_qusb_hs0_3p1.vdd_pdphy.pp1800_pen.vdd_wcss_adc_dac.pp1200_brij.vdd_ufs1_1p2.vdda_csi0_1p25.vdda_csi1_1p25.vdda_csi2_1p25
ap_spi_fp	sc7180-trogdor.dtsi	/^ap_spi_fp: &spi10 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in
cros_ec_fp	sc7180-trogdor.dtsi	/^	cros_ec_fp: ec@0 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in.ap_spi_fp
bluetooth	sc7180-trogdor.dtsi	/^	bluetooth: bluetooth {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1.vddpx_3.vddpx_7.vio_in
usb_hub_2_x	sc7180-trogdor.dtsi	/^	usb_hub_2_x: hub@1 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1
usb_hub_3_x	sc7180-trogdor.dtsi	/^	usb_hub_3_x: hub@2 {$/;"	l	label:vddpx_1.vdd2.vdd_qlink_lv.vdd_qlink_lv_ck.vdd_qusb_hs0_core.vdd_ufs1_core.vdda_mipi_csi0_0p9.vdda_mipi_csi1_0p9.vdda_mipi_csi2_0p9.vdda_mipi_csi3_0p9.vdda_mipi_dsi0_pll.vdda_pll_cc_ebi01.vdda_qrefs_0p9.vdda_usb_ss_dp_core.vdd_cx_wlan.vdd1
amp_en	sc7180-trogdor.dtsi	/^	amp_en: amp-en-state {$/;"	l
ap_ec_int_l	sc7180-trogdor.dtsi	/^	ap_ec_int_l: ap-ec-int-l-state {$/;"	l
ap_edp_bklten	sc7180-trogdor.dtsi	/^	ap_edp_bklten: ap-edp-bklten-state {$/;"	l
ap_suspend_l_neuter	sc7180-trogdor.dtsi	/^	ap_suspend_l_neuter: ap-suspend-l-neuter-state {$/;"	l
bios_flash_wp_l	sc7180-trogdor.dtsi	/^	bios_flash_wp_l: bios-flash-wp-l-state {$/;"	l
edp_brij_en	sc7180-trogdor.dtsi	/^	edp_brij_en: edp-brij-en-state {$/;"	l
en_pp3300_codec	sc7180-trogdor.dtsi	/^	en_pp3300_codec: en-pp3300-codec-state {$/;"	l
en_pp3300_dx_edp	sc7180-trogdor.dtsi	/^	en_pp3300_dx_edp: en-pp3300-dx-edp-state {$/;"	l
en_pp3300_hub	sc7180-trogdor.dtsi	/^	en_pp3300_hub: en-pp3300-hub-state {$/;"	l
fp_rst_l	sc7180-trogdor.dtsi	/^	fp_rst_l: fp-rst-l-state {$/;"	l
fp_to_ap_irq_l	sc7180-trogdor.dtsi	/^	fp_to_ap_irq_l: fp-to-ap-irq-l-state {$/;"	l
fpmcu_boot0	sc7180-trogdor.dtsi	/^	fpmcu_boot0: fpmcu-boot0-state {$/;"	l
h1_ap_int_odl	sc7180-trogdor.dtsi	/^	h1_ap_int_odl: h1-ap-int-odl-state {$/;"	l
hp_irq	sc7180-trogdor.dtsi	/^	hp_irq: hp-irq-state {$/;"	l
pen_irq_l	sc7180-trogdor.dtsi	/^	pen_irq_l: pen-irq-l-state {$/;"	l
pen_pdct_l	sc7180-trogdor.dtsi	/^	pen_pdct_l: pen-pdct-l-state-state {$/;"	l
pen_rst_odl	sc7180-trogdor.dtsi	/^	pen_rst_odl: pen-rst-odl-state {$/;"	l
p_sensor_int_l	sc7180-trogdor.dtsi	/^	p_sensor_int_l: p-sensor-int-l-state {$/;"	l
qup_uart3_sleep	sc7180-trogdor.dtsi	/^	qup_uart3_sleep: qup-uart3-sleep-state {$/;"	l
trackpad_int_1v8_odl	sc7180-trogdor.dtsi	/^	trackpad_int_1v8_odl:$/;"	l
tp_int_odl	sc7180-trogdor.dtsi	/^	tp_int_odl: tp-int-odl-state {$/;"	l	label:trackpad_int_1v8_odl
ts_int_l	sc7180-trogdor.dtsi	/^	ts_int_l: ts-int-l-state {$/;"	l	label:trackpad_int_1v8_odl
ts_reset_l	sc7180-trogdor.dtsi	/^	ts_reset_l: ts-reset-l-state {$/;"	l	label:trackpad_int_1v8_odl
sdc1_on	sc7180-trogdor.dtsi	/^	sdc1_on: sdc1-on-state {$/;"	l	label:trackpad_int_1v8_odl
sdc1_off	sc7180-trogdor.dtsi	/^	sdc1_off: sdc1-off-state {$/;"	l
sdc2_on	sc7180-trogdor.dtsi	/^	sdc2_on: sdc2-on-state {$/;"	l
sdc2_off	sc7180-trogdor.dtsi	/^	sdc2_off: sdc2-off-state {$/;"	l
uf_cam_en	sc7180-trogdor.dtsi	/^	uf_cam_en: uf-cam-en-state {$/;"	l
wf_cam_en	sc7180-trogdor.dtsi	/^	wf_cam_en: wf-cam-en-state {$/;"	l
xo_board	sc7180.dtsi	/^		xo_board: xo-board {$/;"	l
sleep_clk	sc7180.dtsi	/^		sleep_clk: sleep-clk {$/;"	l
CPU0	sc7180.dtsi	/^		CPU0: cpu@0 {$/;"	l
L2_0	sc7180.dtsi	/^			L2_0: l2-cache {$/;"	l	label:CPU0
L3_0	sc7180.dtsi	/^				L3_0: l3-cache {$/;"	l	label:CPU0.L2_0
CPU1	sc7180.dtsi	/^		CPU1: cpu@100 {$/;"	l
L2_100	sc7180.dtsi	/^			L2_100: l2-cache {$/;"	l	label:CPU1
CPU2	sc7180.dtsi	/^		CPU2: cpu@200 {$/;"	l
L2_200	sc7180.dtsi	/^			L2_200: l2-cache {$/;"	l	label:CPU2
CPU3	sc7180.dtsi	/^		CPU3: cpu@300 {$/;"	l
L2_300	sc7180.dtsi	/^			L2_300: l2-cache {$/;"	l	label:CPU3
CPU4	sc7180.dtsi	/^		CPU4: cpu@400 {$/;"	l
L2_400	sc7180.dtsi	/^			L2_400: l2-cache {$/;"	l	label:CPU4
CPU5	sc7180.dtsi	/^		CPU5: cpu@500 {$/;"	l
L2_500	sc7180.dtsi	/^			L2_500: l2-cache {$/;"	l	label:CPU5
CPU6	sc7180.dtsi	/^		CPU6: cpu@600 {$/;"	l
L2_600	sc7180.dtsi	/^			L2_600: l2-cache {$/;"	l	label:CPU6
CPU7	sc7180.dtsi	/^		CPU7: cpu@700 {$/;"	l
L2_700	sc7180.dtsi	/^			L2_700: l2-cache {$/;"	l	label:CPU7
LITTLE_CPU_SLEEP_0	sc7180.dtsi	/^			LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {$/;"	l
LITTLE_CPU_SLEEP_1	sc7180.dtsi	/^			LITTLE_CPU_SLEEP_1: cpu-sleep-0-1 {$/;"	l
BIG_CPU_SLEEP_0	sc7180.dtsi	/^			BIG_CPU_SLEEP_0: cpu-sleep-1-0 {$/;"	l
BIG_CPU_SLEEP_1	sc7180.dtsi	/^			BIG_CPU_SLEEP_1: cpu-sleep-1-1 {$/;"	l
CLUSTER_SLEEP_0	sc7180.dtsi	/^			CLUSTER_SLEEP_0: cluster-sleep-0 {$/;"	l
cpu0_opp_table	sc7180.dtsi	/^	cpu0_opp_table: opp-table-cpu0 {$/;"	l
cpu0_opp1	sc7180.dtsi	/^		cpu0_opp1: opp-300000000 {$/;"	l	label:cpu0_opp_table
cpu0_opp2	sc7180.dtsi	/^		cpu0_opp2: opp-576000000 {$/;"	l	label:cpu0_opp_table
cpu0_opp3	sc7180.dtsi	/^		cpu0_opp3: opp-768000000 {$/;"	l	label:cpu0_opp_table
cpu0_opp4	sc7180.dtsi	/^		cpu0_opp4: opp-1017600000 {$/;"	l	label:cpu0_opp_table
cpu0_opp5	sc7180.dtsi	/^		cpu0_opp5: opp-1248000000 {$/;"	l	label:cpu0_opp_table
cpu0_opp6	sc7180.dtsi	/^		cpu0_opp6: opp-1324800000 {$/;"	l	label:cpu0_opp_table
cpu0_opp7	sc7180.dtsi	/^		cpu0_opp7: opp-1516800000 {$/;"	l	label:cpu0_opp_table
cpu0_opp8	sc7180.dtsi	/^		cpu0_opp8: opp-1612800000 {$/;"	l	label:cpu0_opp_table
cpu0_opp9	sc7180.dtsi	/^		cpu0_opp9: opp-1708800000 {$/;"	l	label:cpu0_opp_table
cpu0_opp10	sc7180.dtsi	/^		cpu0_opp10: opp-1804800000 {$/;"	l	label:cpu0_opp_table
cpu6_opp_table	sc7180.dtsi	/^	cpu6_opp_table: opp-table-cpu6 {$/;"	l
cpu6_opp1	sc7180.dtsi	/^		cpu6_opp1: opp-300000000 {$/;"	l	label:cpu6_opp_table
cpu6_opp2	sc7180.dtsi	/^		cpu6_opp2: opp-652800000 {$/;"	l	label:cpu6_opp_table
cpu6_opp3	sc7180.dtsi	/^		cpu6_opp3: opp-825600000 {$/;"	l	label:cpu6_opp_table
cpu6_opp4	sc7180.dtsi	/^		cpu6_opp4: opp-979200000 {$/;"	l	label:cpu6_opp_table
cpu6_opp5	sc7180.dtsi	/^		cpu6_opp5: opp-1113600000 {$/;"	l	label:cpu6_opp_table
cpu6_opp6	sc7180.dtsi	/^		cpu6_opp6: opp-1267200000 {$/;"	l	label:cpu6_opp_table
cpu6_opp7	sc7180.dtsi	/^		cpu6_opp7: opp-1555200000 {$/;"	l	label:cpu6_opp_table
cpu6_opp8	sc7180.dtsi	/^		cpu6_opp8: opp-1708800000 {$/;"	l	label:cpu6_opp_table
cpu6_opp9	sc7180.dtsi	/^		cpu6_opp9: opp-1843200000 {$/;"	l	label:cpu6_opp_table
cpu6_opp10	sc7180.dtsi	/^		cpu6_opp10: opp-1900800000 {$/;"	l	label:cpu6_opp_table
cpu6_opp11	sc7180.dtsi	/^		cpu6_opp11: opp-1996800000 {$/;"	l	label:cpu6_opp_table
cpu6_opp12	sc7180.dtsi	/^		cpu6_opp12: opp-2112000000 {$/;"	l	label:cpu6_opp_table
cpu6_opp13	sc7180.dtsi	/^		cpu6_opp13: opp-2208000000 {$/;"	l	label:cpu6_opp_table
cpu6_opp14	sc7180.dtsi	/^		cpu6_opp14: opp-2323200000 {$/;"	l	label:cpu6_opp_table
cpu6_opp15	sc7180.dtsi	/^		cpu6_opp15: opp-2400000000 {$/;"	l	label:cpu6_opp_table
cpu6_opp16	sc7180.dtsi	/^		cpu6_opp16: opp-2553600000 {$/;"	l	label:cpu6_opp_table
qspi_opp_table	sc7180.dtsi	/^	qspi_opp_table: opp-table-qspi {$/;"	l
qup_opp_table	sc7180.dtsi	/^	qup_opp_table: opp-table-qup {$/;"	l
reserved_memory	sc7180.dtsi	/^	reserved_memory: reserved-memory {$/;"	l
hyp_mem	sc7180.dtsi	/^		hyp_mem: memory@80000000 {$/;"	l	label:reserved_memory
xbl_mem	sc7180.dtsi	/^		xbl_mem: memory@80600000 {$/;"	l	label:reserved_memory
aop_mem	sc7180.dtsi	/^		aop_mem: memory@80800000 {$/;"	l	label:reserved_memory
aop_cmd_db_mem	sc7180.dtsi	/^		aop_cmd_db_mem: memory@80820000 {$/;"	l	label:reserved_memory
sec_apps_mem	sc7180.dtsi	/^		sec_apps_mem: memory@808ff000 {$/;"	l	label:reserved_memory
smem_mem	sc7180.dtsi	/^		smem_mem: memory@80900000 {$/;"	l	label:reserved_memory
tz_mem	sc7180.dtsi	/^		tz_mem: memory@80b00000 {$/;"	l	label:reserved_memory
ipa_fw_mem	sc7180.dtsi	/^		ipa_fw_mem: memory@8b700000 {$/;"	l	label:reserved_memory
rmtfs_mem	sc7180.dtsi	/^		rmtfs_mem: memory@94600000 {$/;"	l	label:reserved_memory
cdsp_smp2p_out	sc7180.dtsi	/^		cdsp_smp2p_out: master-kernel {$/;"	l
cdsp_smp2p_in	sc7180.dtsi	/^		cdsp_smp2p_in: slave-kernel {$/;"	l
adsp_smp2p_out	sc7180.dtsi	/^		adsp_smp2p_out: master-kernel {$/;"	l
adsp_smp2p_in	sc7180.dtsi	/^		adsp_smp2p_in: slave-kernel {$/;"	l
modem_smp2p_out	sc7180.dtsi	/^		modem_smp2p_out: master-kernel {$/;"	l
modem_smp2p_in	sc7180.dtsi	/^		modem_smp2p_in: slave-kernel {$/;"	l
ipa_smp2p_out	sc7180.dtsi	/^		ipa_smp2p_out: ipa-ap-to-modem {$/;"	l
ipa_smp2p_in	sc7180.dtsi	/^		ipa_smp2p_in: ipa-modem-to-ap {$/;"	l
soc	sc7180.dtsi	/^	soc: soc@0 {$/;"	l
gcc	sc7180.dtsi	/^		gcc: clock-controller@100000 {$/;"	l	label:soc
qfprom	sc7180.dtsi	/^		qfprom: efuse@784000 {$/;"	l	label:soc
qusb2p_hstx_trim	sc7180.dtsi	/^			qusb2p_hstx_trim: hstx-trim-primary@25b {$/;"	l	label:soc.qfprom
gpu_speed_bin	sc7180.dtsi	/^			gpu_speed_bin: gpu_speed_bin@1d2 {$/;"	l	label:soc.qfprom
sdhc_1	sc7180.dtsi	/^		sdhc_1: mmc@7c4000 {$/;"	l	label:soc
sdhc1_opp_table	sc7180.dtsi	/^			sdhc1_opp_table: opp-table {$/;"	l	label:soc.sdhc_1
qupv3_id_0	sc7180.dtsi	/^		qupv3_id_0: geniqup@8c0000 {$/;"	l
i2c0	sc7180.dtsi	/^			i2c0: i2c@880000 {$/;"	l	label:qupv3_id_0
spi0	sc7180.dtsi	/^			spi0: spi@880000 {$/;"	l	label:qupv3_id_0
uart0	sc7180.dtsi	/^			uart0: serial@880000 {$/;"	l	label:qupv3_id_0
i2c1	sc7180.dtsi	/^			i2c1: i2c@884000 {$/;"	l	label:qupv3_id_0
spi1	sc7180.dtsi	/^			spi1: spi@884000 {$/;"	l	label:qupv3_id_0
uart1	sc7180.dtsi	/^			uart1: serial@884000 {$/;"	l	label:qupv3_id_0
i2c2	sc7180.dtsi	/^			i2c2: i2c@888000 {$/;"	l	label:qupv3_id_0
uart2	sc7180.dtsi	/^			uart2: serial@888000 {$/;"	l	label:qupv3_id_0
i2c3	sc7180.dtsi	/^			i2c3: i2c@88c000 {$/;"	l	label:qupv3_id_0
spi3	sc7180.dtsi	/^			spi3: spi@88c000 {$/;"	l	label:qupv3_id_0
uart3	sc7180.dtsi	/^			uart3: serial@88c000 {$/;"	l	label:qupv3_id_0
i2c4	sc7180.dtsi	/^			i2c4: i2c@890000 {$/;"	l	label:qupv3_id_0
uart4	sc7180.dtsi	/^			uart4: serial@890000 {$/;"	l	label:qupv3_id_0
i2c5	sc7180.dtsi	/^			i2c5: i2c@894000 {$/;"	l	label:qupv3_id_0
spi5	sc7180.dtsi	/^			spi5: spi@894000 {$/;"	l	label:qupv3_id_0
uart5	sc7180.dtsi	/^			uart5: serial@894000 {$/;"	l	label:qupv3_id_0
qupv3_id_1	sc7180.dtsi	/^		qupv3_id_1: geniqup@ac0000 {$/;"	l
i2c6	sc7180.dtsi	/^			i2c6: i2c@a80000 {$/;"	l	label:qupv3_id_1
spi6	sc7180.dtsi	/^			spi6: spi@a80000 {$/;"	l	label:qupv3_id_1
uart6	sc7180.dtsi	/^			uart6: serial@a80000 {$/;"	l	label:qupv3_id_1
i2c7	sc7180.dtsi	/^			i2c7: i2c@a84000 {$/;"	l	label:qupv3_id_1
uart7	sc7180.dtsi	/^			uart7: serial@a84000 {$/;"	l	label:qupv3_id_1
i2c8	sc7180.dtsi	/^			i2c8: i2c@a88000 {$/;"	l	label:qupv3_id_1
spi8	sc7180.dtsi	/^			spi8: spi@a88000 {$/;"	l	label:qupv3_id_1
uart8	sc7180.dtsi	/^			uart8: serial@a88000 {$/;"	l	label:qupv3_id_1
i2c9	sc7180.dtsi	/^			i2c9: i2c@a8c000 {$/;"	l	label:qupv3_id_1
uart9	sc7180.dtsi	/^			uart9: serial@a8c000 {$/;"	l	label:qupv3_id_1
i2c10	sc7180.dtsi	/^			i2c10: i2c@a90000 {$/;"	l	label:qupv3_id_1
spi10	sc7180.dtsi	/^			spi10: spi@a90000 {$/;"	l	label:qupv3_id_1
uart10	sc7180.dtsi	/^			uart10: serial@a90000 {$/;"	l	label:qupv3_id_1
i2c11	sc7180.dtsi	/^			i2c11: i2c@a94000 {$/;"	l	label:qupv3_id_1
spi11	sc7180.dtsi	/^			spi11: spi@a94000 {$/;"	l	label:qupv3_id_1
uart11	sc7180.dtsi	/^			uart11: serial@a94000 {$/;"	l	label:qupv3_id_1
config_noc	sc7180.dtsi	/^		config_noc: interconnect@1500000 {$/;"	l
system_noc	sc7180.dtsi	/^		system_noc: interconnect@1620000 {$/;"	l
mc_virt	sc7180.dtsi	/^		mc_virt: interconnect@1638000 {$/;"	l
qup_virt	sc7180.dtsi	/^		qup_virt: interconnect@1650000 {$/;"	l
aggre1_noc	sc7180.dtsi	/^		aggre1_noc: interconnect@16e0000 {$/;"	l
aggre2_noc	sc7180.dtsi	/^		aggre2_noc: interconnect@1705000 {$/;"	l
compute_noc	sc7180.dtsi	/^		compute_noc: interconnect@170e000 {$/;"	l
mmss_noc	sc7180.dtsi	/^		mmss_noc: interconnect@1740000 {$/;"	l
ipa	sc7180.dtsi	/^		ipa: ipa@1e40000 {$/;"	l
tcsr_mutex	sc7180.dtsi	/^		tcsr_mutex: hwlock@1f40000 {$/;"	l
tcsr_regs_1	sc7180.dtsi	/^		tcsr_regs_1: syscon@1f60000 {$/;"	l
tcsr_regs_2	sc7180.dtsi	/^		tcsr_regs_2: syscon@1fc0000 {$/;"	l
tlmm	sc7180.dtsi	/^		tlmm: pinctrl@3500000 {$/;"	l
dp_hot_plug_det	sc7180.dtsi	/^			dp_hot_plug_det: dp-hot-plug-det-state {$/;"	l	label:tlmm
qspi_clk	sc7180.dtsi	/^			qspi_clk: qspi-clk-state {$/;"	l	label:tlmm
qspi_cs0	sc7180.dtsi	/^			qspi_cs0: qspi-cs0-state {$/;"	l	label:tlmm
qspi_cs1	sc7180.dtsi	/^			qspi_cs1: qspi-cs1-state {$/;"	l	label:tlmm
qspi_data01	sc7180.dtsi	/^			qspi_data01: qspi-data01-state {$/;"	l	label:tlmm
qspi_data12	sc7180.dtsi	/^			qspi_data12: qspi-data12-state {$/;"	l	label:tlmm
qup_i2c0_default	sc7180.dtsi	/^			qup_i2c0_default: qup-i2c0-default-state {$/;"	l	label:tlmm
qup_i2c1_default	sc7180.dtsi	/^			qup_i2c1_default: qup-i2c1-default-state {$/;"	l	label:tlmm
qup_i2c2_default	sc7180.dtsi	/^			qup_i2c2_default: qup-i2c2-default-state {$/;"	l	label:tlmm
qup_i2c3_default	sc7180.dtsi	/^			qup_i2c3_default: qup-i2c3-default-state {$/;"	l	label:tlmm
qup_i2c4_default	sc7180.dtsi	/^			qup_i2c4_default: qup-i2c4-default-state {$/;"	l	label:tlmm
qup_i2c5_default	sc7180.dtsi	/^			qup_i2c5_default: qup-i2c5-default-state {$/;"	l	label:tlmm
qup_i2c6_default	sc7180.dtsi	/^			qup_i2c6_default: qup-i2c6-default-state {$/;"	l	label:tlmm
qup_i2c7_default	sc7180.dtsi	/^			qup_i2c7_default: qup-i2c7-default-state {$/;"	l	label:tlmm
qup_i2c8_default	sc7180.dtsi	/^			qup_i2c8_default: qup-i2c8-default-state {$/;"	l	label:tlmm
qup_i2c9_default	sc7180.dtsi	/^			qup_i2c9_default: qup-i2c9-default-state {$/;"	l	label:tlmm
qup_i2c10_default	sc7180.dtsi	/^			qup_i2c10_default: qup-i2c10-default-state {$/;"	l	label:tlmm
qup_i2c11_default	sc7180.dtsi	/^			qup_i2c11_default: qup-i2c11-default-state {$/;"	l	label:tlmm
qup_spi0_spi	sc7180.dtsi	/^			qup_spi0_spi: qup-spi0-spi-state {$/;"	l	label:tlmm
qup_spi0_cs	sc7180.dtsi	/^			qup_spi0_cs: qup-spi0-cs-state {$/;"	l	label:tlmm
qup_spi0_cs_gpio	sc7180.dtsi	/^			qup_spi0_cs_gpio: qup-spi0-cs-gpio-state {$/;"	l	label:tlmm
qup_spi1_spi	sc7180.dtsi	/^			qup_spi1_spi: qup-spi1-spi-state {$/;"	l	label:tlmm
qup_spi1_cs	sc7180.dtsi	/^			qup_spi1_cs: qup-spi1-cs-state {$/;"	l	label:tlmm
qup_spi1_cs_gpio	sc7180.dtsi	/^			qup_spi1_cs_gpio: qup-spi1-cs-gpio-state {$/;"	l	label:tlmm
qup_spi3_spi	sc7180.dtsi	/^			qup_spi3_spi: qup-spi3-spi-state {$/;"	l	label:tlmm
qup_spi3_cs	sc7180.dtsi	/^			qup_spi3_cs: qup-spi3-cs-state {$/;"	l	label:tlmm
qup_spi3_cs_gpio	sc7180.dtsi	/^			qup_spi3_cs_gpio: qup-spi3-cs-gpio-state {$/;"	l	label:tlmm
qup_spi5_spi	sc7180.dtsi	/^			qup_spi5_spi: qup-spi5-spi-state {$/;"	l	label:tlmm
qup_spi5_cs	sc7180.dtsi	/^			qup_spi5_cs: qup-spi5-cs-state {$/;"	l	label:tlmm
qup_spi5_cs_gpio	sc7180.dtsi	/^			qup_spi5_cs_gpio: qup-spi5-cs-gpio-state {$/;"	l	label:tlmm
qup_spi6_spi	sc7180.dtsi	/^			qup_spi6_spi: qup-spi6-spi-state {$/;"	l	label:tlmm
qup_spi6_cs	sc7180.dtsi	/^			qup_spi6_cs: qup-spi6-cs-state {$/;"	l	label:tlmm
qup_spi6_cs_gpio	sc7180.dtsi	/^			qup_spi6_cs_gpio: qup-spi6-cs-gpio-state {$/;"	l	label:tlmm
qup_spi8_spi	sc7180.dtsi	/^			qup_spi8_spi: qup-spi8-spi-state {$/;"	l	label:tlmm
qup_spi8_cs	sc7180.dtsi	/^			qup_spi8_cs: qup-spi8-cs-state {$/;"	l	label:tlmm
qup_spi8_cs_gpio	sc7180.dtsi	/^			qup_spi8_cs_gpio: qup-spi8-cs-gpio-state {$/;"	l	label:tlmm
qup_spi10_spi	sc7180.dtsi	/^			qup_spi10_spi: qup-spi10-spi-state {$/;"	l	label:tlmm
qup_spi10_cs	sc7180.dtsi	/^			qup_spi10_cs: qup-spi10-cs-state {$/;"	l	label:tlmm
qup_spi10_cs_gpio	sc7180.dtsi	/^			qup_spi10_cs_gpio: qup-spi10-cs-gpio-state {$/;"	l	label:tlmm
qup_spi11_spi	sc7180.dtsi	/^			qup_spi11_spi: qup-spi11-spi-state {$/;"	l	label:tlmm
qup_spi11_cs	sc7180.dtsi	/^			qup_spi11_cs: qup-spi11-cs-state {$/;"	l	label:tlmm
qup_spi11_cs_gpio	sc7180.dtsi	/^			qup_spi11_cs_gpio: qup-spi11-cs-gpio-state {$/;"	l	label:tlmm
qup_uart0_default	sc7180.dtsi	/^			qup_uart0_default: qup-uart0-default-state {$/;"	l	label:tlmm
qup_uart0_cts	sc7180.dtsi	/^				qup_uart0_cts: cts-pins {$/;"	l	label:tlmm.qup_uart0_default
qup_uart0_rts	sc7180.dtsi	/^				qup_uart0_rts: rts-pins {$/;"	l	label:tlmm.qup_uart0_default
qup_uart0_tx	sc7180.dtsi	/^				qup_uart0_tx: tx-pins {$/;"	l	label:tlmm.qup_uart0_default
qup_uart0_rx	sc7180.dtsi	/^				qup_uart0_rx: rx-pins {$/;"	l	label:tlmm.qup_uart0_default
qup_uart1_default	sc7180.dtsi	/^			qup_uart1_default: qup-uart1-default-state {$/;"	l	label:tlmm
qup_uart1_cts	sc7180.dtsi	/^				qup_uart1_cts: cts-pins {$/;"	l	label:tlmm.qup_uart1_default
qup_uart1_rts	sc7180.dtsi	/^				qup_uart1_rts: rts-pins {$/;"	l	label:tlmm.qup_uart1_default
qup_uart1_tx	sc7180.dtsi	/^				qup_uart1_tx: tx-pins {$/;"	l	label:tlmm.qup_uart1_default
qup_uart1_rx	sc7180.dtsi	/^				qup_uart1_rx: rx-pins {$/;"	l	label:tlmm.qup_uart1_default
qup_uart2_default	sc7180.dtsi	/^			qup_uart2_default: qup-uart2-default-state {$/;"	l	label:tlmm
qup_uart2_tx	sc7180.dtsi	/^				qup_uart2_tx: tx-pins {$/;"	l	label:tlmm.qup_uart2_default
qup_uart2_rx	sc7180.dtsi	/^				qup_uart2_rx: rx-pins {$/;"	l	label:tlmm.qup_uart2_default
qup_uart3_default	sc7180.dtsi	/^			qup_uart3_default: qup-uart3-default-state {$/;"	l	label:tlmm
qup_uart3_cts	sc7180.dtsi	/^				qup_uart3_cts: cts-pins {$/;"	l	label:tlmm.qup_uart3_default
qup_uart3_rts	sc7180.dtsi	/^				qup_uart3_rts: rts-pins {$/;"	l	label:tlmm.qup_uart3_default
qup_uart3_tx	sc7180.dtsi	/^				qup_uart3_tx: tx-pins {$/;"	l	label:tlmm.qup_uart3_default
qup_uart3_rx	sc7180.dtsi	/^				qup_uart3_rx: rx-pins {$/;"	l	label:tlmm.qup_uart3_default
qup_uart4_default	sc7180.dtsi	/^			qup_uart4_default: qup-uart4-default-state {$/;"	l	label:tlmm
qup_uart4_tx	sc7180.dtsi	/^				qup_uart4_tx: tx-pins {$/;"	l	label:tlmm.qup_uart4_default
qup_uart4_rx	sc7180.dtsi	/^				qup_uart4_rx: rx-pins {$/;"	l	label:tlmm.qup_uart4_default
qup_uart5_default	sc7180.dtsi	/^			qup_uart5_default: qup-uart5-default-state {$/;"	l	label:tlmm
qup_uart5_cts	sc7180.dtsi	/^				qup_uart5_cts: cts-pins {$/;"	l	label:tlmm.qup_uart5_default
qup_uart5_rts	sc7180.dtsi	/^				qup_uart5_rts: rts-pins {$/;"	l	label:tlmm.qup_uart5_default
qup_uart5_tx	sc7180.dtsi	/^				qup_uart5_tx: tx-pins {$/;"	l	label:tlmm.qup_uart5_default
qup_uart5_rx	sc7180.dtsi	/^				qup_uart5_rx: rx-pins {$/;"	l	label:tlmm.qup_uart5_default
qup_uart6_default	sc7180.dtsi	/^			qup_uart6_default: qup-uart6-default-state {$/;"	l	label:tlmm
qup_uart6_cts	sc7180.dtsi	/^				qup_uart6_cts: cts-pins {$/;"	l	label:tlmm.qup_uart6_default
qup_uart6_rts	sc7180.dtsi	/^				qup_uart6_rts: rts-pins {$/;"	l	label:tlmm.qup_uart6_default
qup_uart6_tx	sc7180.dtsi	/^				qup_uart6_tx: tx-pins {$/;"	l	label:tlmm.qup_uart6_default
qup_uart6_rx	sc7180.dtsi	/^				qup_uart6_rx: rx-pins {$/;"	l	label:tlmm.qup_uart6_default
qup_uart7_default	sc7180.dtsi	/^			qup_uart7_default: qup-uart7-default-state {$/;"	l	label:tlmm
qup_uart7_tx	sc7180.dtsi	/^				qup_uart7_tx: tx-pins {$/;"	l	label:tlmm.qup_uart7_default
qup_uart7_rx	sc7180.dtsi	/^				qup_uart7_rx: rx-pins {$/;"	l	label:tlmm.qup_uart7_default
qup_uart8_default	sc7180.dtsi	/^			qup_uart8_default: qup-uart8-default-state {$/;"	l	label:tlmm
qup_uart8_tx	sc7180.dtsi	/^				qup_uart8_tx: tx-pins {$/;"	l	label:tlmm.qup_uart8_default
qup_uart8_rx	sc7180.dtsi	/^				qup_uart8_rx: rx-pins {$/;"	l	label:tlmm.qup_uart8_default
qup_uart9_default	sc7180.dtsi	/^			qup_uart9_default: qup-uart9-default-state {$/;"	l	label:tlmm
qup_uart9_tx	sc7180.dtsi	/^				qup_uart9_tx: tx-pins {$/;"	l	label:tlmm.qup_uart9_default
qup_uart9_rx	sc7180.dtsi	/^				qup_uart9_rx: rx-pins {$/;"	l	label:tlmm.qup_uart9_default
qup_uart10_default	sc7180.dtsi	/^			qup_uart10_default: qup-uart10-default-state {$/;"	l	label:tlmm
qup_uart10_cts	sc7180.dtsi	/^				qup_uart10_cts: cts-pins {$/;"	l	label:tlmm.qup_uart10_default
qup_uart10_rts	sc7180.dtsi	/^				qup_uart10_rts: rts-pins {$/;"	l	label:tlmm.qup_uart10_default
qup_uart10_tx	sc7180.dtsi	/^				qup_uart10_tx: tx-pins {$/;"	l	label:tlmm.qup_uart10_default
qup_uart10_rx	sc7180.dtsi	/^				qup_uart10_rx: rx-pins {$/;"	l	label:tlmm.qup_uart10_default
qup_uart11_default	sc7180.dtsi	/^			qup_uart11_default: qup-uart11-default-state {$/;"	l	label:tlmm
qup_uart11_cts	sc7180.dtsi	/^				qup_uart11_cts: cts-pins {$/;"	l	label:tlmm.qup_uart11_default
qup_uart11_rts	sc7180.dtsi	/^				qup_uart11_rts: rts-pins {$/;"	l	label:tlmm.qup_uart11_default
qup_uart11_tx	sc7180.dtsi	/^				qup_uart11_tx: tx-pins {$/;"	l	label:tlmm.qup_uart11_default
qup_uart11_rx	sc7180.dtsi	/^				qup_uart11_rx: rx-pins {$/;"	l	label:tlmm.qup_uart11_default
sec_mi2s_active	sc7180.dtsi	/^			sec_mi2s_active: sec-mi2s-active-state {$/;"	l	label:tlmm
pri_mi2s_active	sc7180.dtsi	/^			pri_mi2s_active: pri-mi2s-active-state {$/;"	l	label:tlmm
pri_mi2s_mclk_active	sc7180.dtsi	/^			pri_mi2s_mclk_active: pri-mi2s-mclk-active-state {$/;"	l	label:tlmm
remoteproc_mpss	sc7180.dtsi	/^		remoteproc_mpss: remoteproc@4080000 {$/;"	l
gpu	sc7180.dtsi	/^		gpu: gpu@5000000 {$/;"	l
gpu_opp_table	sc7180.dtsi	/^			gpu_opp_table: opp-table {$/;"	l	label:gpu
adreno_smmu	sc7180.dtsi	/^		adreno_smmu: iommu@5040000 {$/;"	l
gmu	sc7180.dtsi	/^		gmu: gmu@506a000 {$/;"	l
gmu_opp_table	sc7180.dtsi	/^			gmu_opp_table: opp-table {$/;"	l	label:gmu
gpucc	sc7180.dtsi	/^		gpucc: clock-controller@5090000 {$/;"	l
stm_out	sc7180.dtsi	/^					stm_out: endpoint {$/;"	l
funnel0_out	sc7180.dtsi	/^					funnel0_out: endpoint {$/;"	l
funnel0_in7	sc7180.dtsi	/^					funnel0_in7: endpoint {$/;"	l
funnel1_out	sc7180.dtsi	/^					funnel1_out: endpoint {$/;"	l
funnel1_in4	sc7180.dtsi	/^					funnel1_in4: endpoint {$/;"	l
merge_funnel_out	sc7180.dtsi	/^					merge_funnel_out: endpoint {$/;"	l
merge_funnel_in0	sc7180.dtsi	/^					merge_funnel_in0: endpoint {$/;"	l
merge_funnel_in1	sc7180.dtsi	/^					merge_funnel_in1: endpoint {$/;"	l
replicator_out	sc7180.dtsi	/^					replicator_out: endpoint {$/;"	l
replicator_in	sc7180.dtsi	/^					replicator_in: endpoint {$/;"	l
etr_in	sc7180.dtsi	/^					etr_in: endpoint {$/;"	l
swao_funnel_out	sc7180.dtsi	/^					swao_funnel_out: endpoint {$/;"	l
swao_funnel_in	sc7180.dtsi	/^					swao_funnel_in: endpoint {$/;"	l
etf_out	sc7180.dtsi	/^					etf_out: endpoint {$/;"	l
etf_in	sc7180.dtsi	/^					etf_in: endpoint {$/;"	l
swao_replicator_out	sc7180.dtsi	/^					swao_replicator_out: endpoint {$/;"	l
swao_replicator_in	sc7180.dtsi	/^					swao_replicator_in: endpoint {$/;"	l
etm0_out	sc7180.dtsi	/^					etm0_out: endpoint {$/;"	l
etm1_out	sc7180.dtsi	/^					etm1_out: endpoint {$/;"	l
etm2_out	sc7180.dtsi	/^					etm2_out: endpoint {$/;"	l
etm3_out	sc7180.dtsi	/^					etm3_out: endpoint {$/;"	l
etm4_out	sc7180.dtsi	/^					etm4_out: endpoint {$/;"	l
etm5_out	sc7180.dtsi	/^					etm5_out: endpoint {$/;"	l
etm6_out	sc7180.dtsi	/^					etm6_out: endpoint {$/;"	l
etm7_out	sc7180.dtsi	/^					etm7_out: endpoint {$/;"	l
apss_funnel_out	sc7180.dtsi	/^					apss_funnel_out: endpoint {$/;"	l
apss_funnel_in0	sc7180.dtsi	/^					apss_funnel_in0: endpoint {$/;"	l
apss_funnel_in1	sc7180.dtsi	/^					apss_funnel_in1: endpoint {$/;"	l
apss_funnel_in2	sc7180.dtsi	/^					apss_funnel_in2: endpoint {$/;"	l
apss_funnel_in3	sc7180.dtsi	/^					apss_funnel_in3: endpoint {$/;"	l
apss_funnel_in4	sc7180.dtsi	/^					apss_funnel_in4: endpoint {$/;"	l
apss_funnel_in5	sc7180.dtsi	/^					apss_funnel_in5: endpoint {$/;"	l
apss_funnel_in6	sc7180.dtsi	/^					apss_funnel_in6: endpoint {$/;"	l
apss_funnel_in7	sc7180.dtsi	/^					apss_funnel_in7: endpoint {$/;"	l
apss_merge_funnel_out	sc7180.dtsi	/^					apss_merge_funnel_out: endpoint {$/;"	l
apss_merge_funnel_in	sc7180.dtsi	/^					apss_merge_funnel_in: endpoint {$/;"	l
sdhc_2	sc7180.dtsi	/^		sdhc_2: mmc@8804000 {$/;"	l
sdhc2_opp_table	sc7180.dtsi	/^			sdhc2_opp_table: opp-table {$/;"	l	label:sdhc_2
qspi	sc7180.dtsi	/^		qspi: spi@88dc000 {$/;"	l
usb_1_hsphy	sc7180.dtsi	/^		usb_1_hsphy: phy@88e3000 {$/;"	l
usb_1_qmpphy	sc7180.dtsi	/^		usb_1_qmpphy: phy-wrapper@88e9000 {$/;"	l
usb_1_ssphy	sc7180.dtsi	/^			usb_1_ssphy: usb3-phy@88e9200 {$/;"	l	label:usb_1_qmpphy
dp_phy	sc7180.dtsi	/^			dp_phy: dp-phy@88ea200 {$/;"	l	label:usb_1_qmpphy
dc_noc	sc7180.dtsi	/^		dc_noc: interconnect@9160000 {$/;"	l
gem_noc	sc7180.dtsi	/^		gem_noc: interconnect@9680000 {$/;"	l
npu_noc	sc7180.dtsi	/^		npu_noc: interconnect@9990000 {$/;"	l
usb_1	sc7180.dtsi	/^		usb_1: usb@a6f8800 {$/;"	l
usb_1_dwc3	sc7180.dtsi	/^			usb_1_dwc3: usb@a600000 {$/;"	l	label:usb_1
venus	sc7180.dtsi	/^		venus: video-codec@aa00000 {$/;"	l
venus_opp_table	sc7180.dtsi	/^			venus_opp_table: opp-table {$/;"	l
videocc	sc7180.dtsi	/^		videocc: clock-controller@ab00000 {$/;"	l
camnoc_virt	sc7180.dtsi	/^		camnoc_virt: interconnect@ac00000 {$/;"	l
camcc	sc7180.dtsi	/^		camcc: clock-controller@ad00000 {$/;"	l
mdss	sc7180.dtsi	/^		mdss: display-subsystem@ae00000 {$/;"	l
mdp	sc7180.dtsi	/^			mdp: display-controller@ae01000 {$/;"	l	label:mdss
dpu_intf1_out	sc7180.dtsi	/^						dpu_intf1_out: endpoint {$/;"	l	label:mdss.mdp
dpu_intf0_out	sc7180.dtsi	/^						dpu_intf0_out: endpoint {$/;"	l	label:mdss
mdp_opp_table	sc7180.dtsi	/^				mdp_opp_table: opp-table {$/;"	l
dsi0	sc7180.dtsi	/^			dsi0: dsi@ae94000 {$/;"	l
dsi0_in	sc7180.dtsi	/^						dsi0_in: endpoint {$/;"	l	label:dsi0
dsi0_out	sc7180.dtsi	/^						dsi0_out: endpoint {$/;"	l
dsi_opp_table	sc7180.dtsi	/^				dsi_opp_table: opp-table {$/;"	l
dsi_phy	sc7180.dtsi	/^			dsi_phy: phy@ae94400 {$/;"	l
mdss_dp	sc7180.dtsi	/^			mdss_dp: displayport-controller@ae90000 {$/;"	l
dp_in	sc7180.dtsi	/^						dp_in: endpoint {$/;"	l	label:mdss_dp
mdss_dp_out	sc7180.dtsi	/^						mdss_dp_out: endpoint { };$/;"	l
dp_opp_table	sc7180.dtsi	/^				dp_opp_table: opp-table {$/;"	l
dispcc	sc7180.dtsi	/^		dispcc: clock-controller@af00000 {$/;"	l
pdc	sc7180.dtsi	/^		pdc: interrupt-controller@b220000 {$/;"	l
pdc_reset	sc7180.dtsi	/^		pdc_reset: reset-controller@b2e0000 {$/;"	l
tsens0	sc7180.dtsi	/^		tsens0: thermal-sensor@c263000 {$/;"	l
tsens1	sc7180.dtsi	/^		tsens1: thermal-sensor@c265000 {$/;"	l
aoss_reset	sc7180.dtsi	/^		aoss_reset: reset-controller@c2a0000 {$/;"	l
aoss_qmp	sc7180.dtsi	/^		aoss_qmp: power-management@c300000 {$/;"	l
spmi_bus	sc7180.dtsi	/^		spmi_bus: spmi@c440000 {$/;"	l
apps_smmu	sc7180.dtsi	/^		apps_smmu: iommu@15000000 {$/;"	l
intc	sc7180.dtsi	/^		intc: interrupt-controller@17a00000 {$/;"	l
apss_shared	sc7180.dtsi	/^		apss_shared: mailbox@17c00000 {$/;"	l
apps_rsc	sc7180.dtsi	/^		apps_rsc: rsc@18200000 {$/;"	l
rpmhcc	sc7180.dtsi	/^			rpmhcc: clock-controller {$/;"	l	label:apps_rsc
rpmhpd	sc7180.dtsi	/^			rpmhpd: power-controller {$/;"	l	label:apps_rsc
rpmhpd_opp_table	sc7180.dtsi	/^				rpmhpd_opp_table: opp-table {$/;"	l	label:apps_rsc.rpmhpd
rpmhpd_opp_ret	sc7180.dtsi	/^					rpmhpd_opp_ret: opp1 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_min_svs	sc7180.dtsi	/^					rpmhpd_opp_min_svs: opp2 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_low_svs	sc7180.dtsi	/^					rpmhpd_opp_low_svs: opp3 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_svs	sc7180.dtsi	/^					rpmhpd_opp_svs: opp4 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_svs_l1	sc7180.dtsi	/^					rpmhpd_opp_svs_l1: opp5 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_svs_l2	sc7180.dtsi	/^					rpmhpd_opp_svs_l2: opp6 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_nom	sc7180.dtsi	/^					rpmhpd_opp_nom: opp7 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_nom_l1	sc7180.dtsi	/^					rpmhpd_opp_nom_l1: opp8 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_nom_l2	sc7180.dtsi	/^					rpmhpd_opp_nom_l2: opp9 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_turbo	sc7180.dtsi	/^					rpmhpd_opp_turbo: opp10 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
rpmhpd_opp_turbo_l1	sc7180.dtsi	/^					rpmhpd_opp_turbo_l1: opp11 {$/;"	l	label:apps_rsc.rpmhpd.rpmhpd_opp_table
apps_bcm_voter	sc7180.dtsi	/^			apps_bcm_voter: bcm-voter {$/;"	l	label:apps_rsc
osm_l3	sc7180.dtsi	/^		osm_l3: interconnect@18321000 {$/;"	l
cpufreq_hw	sc7180.dtsi	/^		cpufreq_hw: cpufreq@18323000 {$/;"	l
wifi	sc7180.dtsi	/^		wifi: wifi@18800000 {$/;"	l
lpasscc	sc7180.dtsi	/^		lpasscc: clock-controller@62d00000 {$/;"	l
lpass_cpu	sc7180.dtsi	/^		lpass_cpu: lpass@62d87000 {$/;"	l
lpass_hm	sc7180.dtsi	/^		lpass_hm: clock-controller@63000000 {$/;"	l
cpu0_thermal	sc7180.dtsi	/^		cpu0_thermal: cpu0-thermal {$/;"	l
cpu0_alert0	sc7180.dtsi	/^				cpu0_alert0: trip-point0 {$/;"	l	label:cpu0_thermal
cpu0_alert1	sc7180.dtsi	/^				cpu0_alert1: trip-point1 {$/;"	l	label:cpu0_thermal
cpu0_crit	sc7180.dtsi	/^				cpu0_crit: cpu-crit {$/;"	l	label:cpu0_thermal
cpu1_thermal	sc7180.dtsi	/^		cpu1_thermal: cpu1-thermal {$/;"	l
cpu1_alert0	sc7180.dtsi	/^				cpu1_alert0: trip-point0 {$/;"	l	label:cpu1_thermal
cpu1_alert1	sc7180.dtsi	/^				cpu1_alert1: trip-point1 {$/;"	l	label:cpu1_thermal
cpu1_crit	sc7180.dtsi	/^				cpu1_crit: cpu-crit {$/;"	l	label:cpu1_thermal
cpu2_thermal	sc7180.dtsi	/^		cpu2_thermal: cpu2-thermal {$/;"	l
cpu2_alert0	sc7180.dtsi	/^				cpu2_alert0: trip-point0 {$/;"	l	label:cpu2_thermal
cpu2_alert1	sc7180.dtsi	/^				cpu2_alert1: trip-point1 {$/;"	l	label:cpu2_thermal
cpu2_crit	sc7180.dtsi	/^				cpu2_crit: cpu-crit {$/;"	l	label:cpu2_thermal
cpu3_thermal	sc7180.dtsi	/^		cpu3_thermal: cpu3-thermal {$/;"	l
cpu3_alert0	sc7180.dtsi	/^				cpu3_alert0: trip-point0 {$/;"	l	label:cpu3_thermal
cpu3_alert1	sc7180.dtsi	/^				cpu3_alert1: trip-point1 {$/;"	l	label:cpu3_thermal
cpu3_crit	sc7180.dtsi	/^				cpu3_crit: cpu-crit {$/;"	l	label:cpu3_thermal
cpu4_thermal	sc7180.dtsi	/^		cpu4_thermal: cpu4-thermal {$/;"	l
cpu4_alert0	sc7180.dtsi	/^				cpu4_alert0: trip-point0 {$/;"	l	label:cpu4_thermal
cpu4_alert1	sc7180.dtsi	/^				cpu4_alert1: trip-point1 {$/;"	l	label:cpu4_thermal
cpu4_crit	sc7180.dtsi	/^				cpu4_crit: cpu-crit {$/;"	l	label:cpu4_thermal
cpu5_thermal	sc7180.dtsi	/^		cpu5_thermal: cpu5-thermal {$/;"	l
cpu5_alert0	sc7180.dtsi	/^				cpu5_alert0: trip-point0 {$/;"	l	label:cpu5_thermal
cpu5_alert1	sc7180.dtsi	/^				cpu5_alert1: trip-point1 {$/;"	l	label:cpu5_thermal
cpu5_crit	sc7180.dtsi	/^				cpu5_crit: cpu-crit {$/;"	l	label:cpu5_thermal
cpu6_thermal	sc7180.dtsi	/^		cpu6_thermal: cpu6-thermal {$/;"	l
cpu6_alert0	sc7180.dtsi	/^				cpu6_alert0: trip-point0 {$/;"	l	label:cpu6_thermal
cpu6_alert1	sc7180.dtsi	/^				cpu6_alert1: trip-point1 {$/;"	l	label:cpu6_thermal
cpu6_crit	sc7180.dtsi	/^				cpu6_crit: cpu-crit {$/;"	l	label:cpu6_thermal
cpu7_thermal	sc7180.dtsi	/^		cpu7_thermal: cpu7-thermal {$/;"	l
cpu7_alert0	sc7180.dtsi	/^				cpu7_alert0: trip-point0 {$/;"	l	label:cpu7_thermal
cpu7_alert1	sc7180.dtsi	/^				cpu7_alert1: trip-point1 {$/;"	l	label:cpu7_thermal
cpu7_crit	sc7180.dtsi	/^				cpu7_crit: cpu-crit {$/;"	l	label:cpu7_thermal
cpu8_thermal	sc7180.dtsi	/^		cpu8_thermal: cpu8-thermal {$/;"	l
cpu8_alert0	sc7180.dtsi	/^				cpu8_alert0: trip-point0 {$/;"	l	label:cpu8_thermal
cpu8_alert1	sc7180.dtsi	/^				cpu8_alert1: trip-point1 {$/;"	l	label:cpu8_thermal
cpu8_crit	sc7180.dtsi	/^				cpu8_crit: cpu-crit {$/;"	l	label:cpu8_thermal
cpu9_thermal	sc7180.dtsi	/^		cpu9_thermal: cpu9-thermal {$/;"	l
cpu9_alert0	sc7180.dtsi	/^				cpu9_alert0: trip-point0 {$/;"	l	label:cpu9_thermal
cpu9_alert1	sc7180.dtsi	/^				cpu9_alert1: trip-point1 {$/;"	l	label:cpu9_thermal
cpu9_crit	sc7180.dtsi	/^				cpu9_crit: cpu-crit {$/;"	l	label:cpu9_thermal
aoss0_alert0	sc7180.dtsi	/^				aoss0_alert0: trip-point0 {$/;"	l
aoss0_crit	sc7180.dtsi	/^				aoss0_crit: aoss0-crit {$/;"	l
cpuss0_alert0	sc7180.dtsi	/^				cpuss0_alert0: trip-point0 {$/;"	l
cpuss0_crit	sc7180.dtsi	/^				cpuss0_crit: cluster0-crit {$/;"	l
cpuss1_alert0	sc7180.dtsi	/^				cpuss1_alert0: trip-point0 {$/;"	l
cpuss1_crit	sc7180.dtsi	/^				cpuss1_crit: cluster0-crit {$/;"	l
gpuss0_alert0	sc7180.dtsi	/^				gpuss0_alert0: trip-point0 {$/;"	l
gpuss0_crit	sc7180.dtsi	/^				gpuss0_crit: gpuss0-crit {$/;"	l
gpuss1_alert0	sc7180.dtsi	/^				gpuss1_alert0: trip-point0 {$/;"	l
gpuss1_crit	sc7180.dtsi	/^				gpuss1_crit: gpuss1-crit {$/;"	l
aoss1_alert0	sc7180.dtsi	/^				aoss1_alert0: trip-point0 {$/;"	l
aoss1_crit	sc7180.dtsi	/^				aoss1_crit: aoss1-crit {$/;"	l
cwlan_alert0	sc7180.dtsi	/^				cwlan_alert0: trip-point0 {$/;"	l
cwlan_crit	sc7180.dtsi	/^				cwlan_crit: cwlan-crit {$/;"	l
audio_alert0	sc7180.dtsi	/^				audio_alert0: trip-point0 {$/;"	l
audio_crit	sc7180.dtsi	/^				audio_crit: audio-crit {$/;"	l
ddr_alert0	sc7180.dtsi	/^				ddr_alert0: trip-point0 {$/;"	l
ddr_crit	sc7180.dtsi	/^				ddr_crit: ddr-crit {$/;"	l
q6_hvx_alert0	sc7180.dtsi	/^				q6_hvx_alert0: trip-point0 {$/;"	l
q6_hvx_crit	sc7180.dtsi	/^				q6_hvx_crit: q6-hvx-crit {$/;"	l
camera_alert0	sc7180.dtsi	/^				camera_alert0: trip-point0 {$/;"	l
camera_crit	sc7180.dtsi	/^				camera_crit: camera-crit {$/;"	l
mdm_alert0	sc7180.dtsi	/^				mdm_alert0: trip-point0 {$/;"	l
mdm_crit	sc7180.dtsi	/^				mdm_crit: mdm-crit {$/;"	l
mdm_dsp_alert0	sc7180.dtsi	/^				mdm_dsp_alert0: trip-point0 {$/;"	l
mdm_dsp_crit	sc7180.dtsi	/^				mdm_dsp_crit: mdm-dsp-crit {$/;"	l
npu_alert0	sc7180.dtsi	/^				npu_alert0: trip-point0 {$/;"	l
npu_crit	sc7180.dtsi	/^				npu_crit: npu-crit {$/;"	l
video_alert0	sc7180.dtsi	/^				video_alert0: trip-point0 {$/;"	l
video_crit	sc7180.dtsi	/^				video_crit: video-crit {$/;"	l
adsp_mem	sc7280-chrome-common.dtsi	/^		adsp_mem: memory@86700000 {$/;"	l
camera_mem	sc7280-chrome-common.dtsi	/^		camera_mem: memory@8ad00000 {$/;"	l
venus_mem	sc7280-chrome-common.dtsi	/^		venus_mem: memory@8b200000 {$/;"	l
wpss_mem	sc7280-chrome-common.dtsi	/^		wpss_mem: memory@9ae00000 {$/;"	l
spi_flash	sc7280-chrome-common.dtsi	/^	spi_flash: flash@0 {$/;"	l
vreg_s1k_1p0	sc7280-crd-r3.dts	/^		vreg_s1k_1p0: smps1 {$/;"	l
ap_tp_i2c	sc7280-crd-r3.dts	/^ap_tp_i2c: &i2c0 {$/;"	l
trackpad	sc7280-crd-r3.dts	/^	trackpad: trackpad@15 {$/;"	l	label:ap_tp_i2c
ap_ts_pen_1v8	sc7280-crd-r3.dts	/^ap_ts_pen_1v8: &i2c13 {$/;"	l
ap_ts	sc7280-crd-r3.dts	/^	ap_ts: touchscreen@5c {$/;"	l	label:ap_ts_pen_1v8
tp_int_odl	sc7280-crd-r3.dts	/^	tp_int_odl: tp-int-odl-state {$/;"	l
ts_int_l	sc7280-crd-r3.dts	/^	ts_int_l: ts-int-l-state {$/;"	l
ts_reset_l	sc7280-crd-r3.dts	/^	ts_reset_l: ts-reset-l-state {$/;"	l
us_euro_hs_sel	sc7280-crd-r3.dts	/^	us_euro_hs_sel: us-euro-hs-sel-state {$/;"	l
sound	sc7280-herobrine-audio-rt5682-3mic.dtsi	/^	sound: sound {$/;"	l
hp_i2c	sc7280-herobrine-audio-rt5682-3mic.dtsi	/^hp_i2c: &i2c2 {$/;"	l
alc5682	sc7280-herobrine-audio-rt5682-3mic.dtsi	/^	alc5682: codec@1a {$/;"	l	label:hp_i2c
sound	sc7280-herobrine-audio-rt5682.dtsi	/^	sound: sound {$/;"	l
hp_i2c	sc7280-herobrine-audio-rt5682.dtsi	/^hp_i2c: &i2c2 {$/;"	l
alc5682	sc7280-herobrine-audio-rt5682.dtsi	/^	alc5682: codec@1a {$/;"	l	label:hp_i2c
sound	sc7280-herobrine-audio-wcd9385.dtsi	/^	sound: sound {$/;"	l
vreg_edp_bl_crd	sc7280-herobrine-crd.dts	/^	vreg_edp_bl_crd: vreg-edp-bl-crd-regulator {$/;"	l
vreg_s1k_1p0	sc7280-herobrine-crd.dts	/^		vreg_s1k_1p0: smps1 {$/;"	l
ap_tp_i2c	sc7280-herobrine-crd.dts	/^ap_tp_i2c: &i2c0 {$/;"	l
trackpad	sc7280-herobrine-crd.dts	/^	trackpad: trackpad@15 {$/;"	l	label:ap_tp_i2c
ap_ts_pen_1v8	sc7280-herobrine-crd.dts	/^ap_ts_pen_1v8: &i2c13 {$/;"	l
ap_ts	s