INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:40:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.570ns period=5.140ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.570ns period=5.140ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.140ns  (clk rise@5.140ns - clk rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 1.676ns (34.174%)  route 3.228ns (65.826%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.623 - 5.140 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=739, unset)          0.508     0.508    mem_controller2/read_arbiter/data/clk
    SLICE_X9Y108         FDRE                                         r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=105, routed)         0.366     1.090    mem_controller2/read_arbiter/data/sel_prev
    SLICE_X11Y108        LUT5 (Prop_lut5_I2_O)        0.043     1.133 f  mem_controller2/read_arbiter/data/ltOp_carry__2_i_20/O
                         net (fo=8, routed)           0.344     1.477    mem_controller2/read_arbiter/data/hist_loadData_24_sn_1
    SLICE_X11Y106        LUT4 (Prop_lut4_I0_O)        0.043     1.520 f  mem_controller2/read_arbiter/data/level4_c1[25]_i_13/O
                         net (fo=2, routed)           0.179     1.699    mem_controller2/read_arbiter/data/level4_c1[25]_i_13_n_0
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.043     1.742 r  mem_controller2/read_arbiter/data/level5_c1[15]_i_7/O
                         net (fo=1, routed)           0.152     1.894    mem_controller2/read_arbiter/data/addf0/ieee2nfloat_0/eqOp1_in
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.043     1.937 r  mem_controller2/read_arbiter/data/level5_c1[15]_i_4/O
                         net (fo=39, routed)          0.210     2.146    mem_controller2/read_arbiter/data/addf0/ieee2nfloat_0/sfracX1__0
    SLICE_X11Y106        LUT3 (Prop_lut3_I1_O)        0.043     2.189 f  mem_controller2/read_arbiter/data/level4_c1[11]_i_3/O
                         net (fo=4, routed)           0.466     2.656    mem_controller3/read_arbiter/data/X_1_c3_reg[24][9]
    SLICE_X7Y106         LUT6 (Prop_lut6_I2_O)        0.043     2.699 r  mem_controller3/read_arbiter/data/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.173     2.871    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X6Y107         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     3.147 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.147    addf0/operator/ltOp_carry__0_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.197 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.197    addf0/operator/ltOp_carry__1_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.247 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.247    addf0/operator/ltOp_carry__2_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.369 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=91, routed)          0.339     3.708    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.127     3.835 r  mem_controller2/read_arbiter/data/i__carry_i_4/O
                         net (fo=1, routed)           0.168     4.003    addf0/operator/p_1_in[0]
    SLICE_X5Y110         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     4.265 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.265    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.418 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.341     4.759    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X3Y110         LUT6 (Prop_lut6_I4_O)        0.119     4.878 r  addf0/operator/RightShifterComponent/level4_c1[9]_i_2/O
                         net (fo=7, routed)           0.195     5.072    mem_controller2/read_arbiter/data/ps_c1_reg[4]
    SLICE_X4Y111         LUT4 (Prop_lut4_I0_O)        0.043     5.115 r  mem_controller2/read_arbiter/data/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.297     5.412    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X3Y111         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.140     5.140 r  
                                                      0.000     5.140 r  clk (IN)
                         net (fo=739, unset)          0.483     5.623    addf0/operator/RightShifterComponent/clk
    SLICE_X3Y111         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     5.623    
                         clock uncertainty           -0.035     5.587    
    SLICE_X3Y111         FDRE (Setup_fdre_C_R)       -0.295     5.292    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          5.292    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 -0.120    




