// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Erode_32_32_1080_1920_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg    ap_done_reg = 1'b0;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [11:0] p_025_0_i_i_reg_547;
reg   [0:0] tmp_156_0_pr1_reg_558;
reg   [0:0] ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it2;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] tmp_32_reg_2735;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2735_pp0_it5;
reg   [0:0] brmerge_reg_2765;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2765_pp0_it5;
reg   [0:0] or_cond4_reg_2773;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_2773_pp0_it5;
reg   [0:0] or_cond4_1_reg_2796;
reg   [0:0] ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5;
reg   [0:0] or_cond4_2_reg_2819;
reg   [0:0] ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5;
reg    ap_sig_bdd_100;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2735_pp0_it11;
reg   [0:0] or_cond217_i_i_reg_2744;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11;
reg    ap_sig_bdd_130;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it5;
reg   [0:0] tmp_156_1_pr1_reg_578;
reg   [0:0] ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it5;
reg   [0:0] tmp_156_2_pr1_reg_598;
reg   [0:0] ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it5;
reg   [0:0] tmp_156_0_pr_reg_618;
reg   [0:0] ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it5;
reg   [0:0] tmp_156_1_pr_reg_634;
reg   [0:0] ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it5;
reg   [0:0] tmp_156_2_pr_reg_650;
reg   [0:0] ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it5;
reg    ap_sig_bdd_184;
wire   [13:0] cols_cast2_fu_923_p1;
reg   [13:0] cols_cast2_reg_2618;
wire   [12:0] heightloop_fu_931_p2;
reg   [12:0] heightloop_reg_2625;
wire   [12:0] widthloop_fu_937_p2;
reg   [12:0] widthloop_reg_2630;
wire   [12:0] tmp_s_fu_943_p2;
reg   [12:0] tmp_s_reg_2635;
wire   [1:0] p_neg218_i_i_cast_fu_953_p2;
reg   [1:0] p_neg218_i_i_cast_reg_2642;
wire   [12:0] ref_fu_959_p2;
reg   [12:0] ref_reg_2658;
wire   [1:0] tmp_57_fu_965_p1;
reg   [1:0] tmp_57_reg_2663;
wire   [11:0] i_V_fu_978_p2;
reg   [11:0] i_V_reg_2671;
wire   [0:0] tmp_29_fu_984_p2;
reg   [0:0] tmp_29_reg_2676;
wire   [0:0] tmp_25_fu_973_p2;
wire   [12:0] ImagLoc_y_fu_990_p2;
reg   [12:0] ImagLoc_y_reg_2681;
wire   [0:0] tmp_31_fu_996_p2;
reg   [0:0] tmp_31_reg_2688;
wire   [0:0] or_cond_2_fu_1023_p2;
reg   [0:0] or_cond_2_reg_2693;
reg   [0:0] tmp_59_reg_2698;
wire   [1:0] p_i_i_2_cast_cast_fu_1037_p3;
reg   [1:0] p_i_i_2_cast_cast_reg_2702;
wire   [12:0] y_2_2_fu_1044_p2;
reg   [12:0] y_2_2_reg_2721;
wire   [12:0] y_2_2_1_fu_1050_p2;
reg   [12:0] y_2_2_1_reg_2728;
wire   [0:0] tmp_32_fu_1060_p2;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2735_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2735_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2735_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2735_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2735_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2735_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2735_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2735_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_32_reg_2735_pp0_it10;
wire   [11:0] j_V_fu_1065_p2;
wire   [0:0] or_cond217_i_i_fu_1087_p2;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it10;
wire   [12:0] ImagLoc_x_fu_1092_p2;
reg   [12:0] ImagLoc_x_reg_2748;
wire   [1:0] tmp_61_fu_1102_p1;
reg   [1:0] tmp_61_reg_2755;
reg   [1:0] ap_reg_ppstg_tmp_61_reg_2755_pp0_it1;
wire   [0:0] brmerge_fu_1106_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2765_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2765_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2765_pp0_it3;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2765_pp0_it4;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2765_pp0_it6;
wire   [0:0] tmp_35_fu_1124_p2;
reg   [0:0] tmp_35_reg_2769;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_2769_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_2769_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_2769_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_2769_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_2769_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_2769_pp0_it6;
wire   [0:0] or_cond4_fu_1129_p2;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_2773_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_2773_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_2773_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_2773_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_2773_pp0_it6;
reg   [0:0] tmp_64_reg_2777;
reg   [0:0] ap_reg_ppstg_tmp_64_reg_2777_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_64_reg_2777_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_64_reg_2777_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_64_reg_2777_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_64_reg_2777_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_64_reg_2777_pp0_it6;
wire   [0:0] tmp_36_fu_1143_p2;
reg   [0:0] tmp_36_reg_2781;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_2781_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_2781_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_2781_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_2781_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_2781_pp0_it5;
wire   [1:0] col_assign_fu_1148_p2;
reg   [1:0] col_assign_reg_2788;
reg   [1:0] ap_reg_ppstg_col_assign_reg_2788_pp0_it1;
reg   [1:0] ap_reg_ppstg_col_assign_reg_2788_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_reg_2788_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_reg_2788_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_reg_2788_pp0_it5;
wire   [0:0] tmp_153_1_fu_1167_p2;
reg   [0:0] tmp_153_1_reg_2792;
reg   [0:0] ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6;
wire   [0:0] or_cond4_1_fu_1172_p2;
reg   [0:0] ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6;
reg   [0:0] tmp_71_reg_2800;
reg   [0:0] ap_reg_ppstg_tmp_71_reg_2800_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_71_reg_2800_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_71_reg_2800_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_71_reg_2800_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_71_reg_2800_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_71_reg_2800_pp0_it6;
wire   [0:0] tmp_156_1_fu_1186_p2;
reg   [0:0] tmp_156_1_reg_2804;
reg   [0:0] ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it5;
wire   [1:0] col_assign_1_fu_1191_p2;
reg   [1:0] col_assign_1_reg_2811;
reg   [1:0] ap_reg_ppstg_col_assign_1_reg_2811_pp0_it1;
reg   [1:0] ap_reg_ppstg_col_assign_1_reg_2811_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_1_reg_2811_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_1_reg_2811_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5;
wire   [0:0] tmp_153_2_fu_1210_p2;
reg   [0:0] tmp_153_2_reg_2815;
reg   [0:0] ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6;
wire   [0:0] or_cond4_2_fu_1215_p2;
reg   [0:0] ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6;
reg   [0:0] tmp_78_reg_2823;
reg   [0:0] ap_reg_ppstg_tmp_78_reg_2823_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_78_reg_2823_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_78_reg_2823_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_78_reg_2823_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_78_reg_2823_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_78_reg_2823_pp0_it6;
wire   [0:0] tmp_156_2_fu_1229_p2;
reg   [0:0] tmp_156_2_reg_2827;
reg   [0:0] ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it5;
wire   [1:0] col_assign_2_fu_1234_p2;
reg   [1:0] col_assign_2_reg_2834;
reg   [1:0] ap_reg_ppstg_col_assign_2_reg_2834_pp0_it1;
reg   [1:0] ap_reg_ppstg_col_assign_2_reg_2834_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_2_reg_2834_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_2_reg_2834_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5;
wire   [1:0] col_assign_9_fu_1239_p2;
reg   [1:0] col_assign_9_reg_2838;
wire   [0:0] tmp_156_0_pr1_phi_fu_563_p8;
reg   [1:0] ap_reg_ppstg_col_assign_9_reg_2838_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_9_reg_2838_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_9_reg_2838_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5;
wire   [1:0] col_assign_9_1_fu_1243_p2;
reg   [1:0] col_assign_9_1_reg_2842;
wire   [0:0] tmp_156_1_pr1_phi_fu_583_p8;
reg   [1:0] ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5;
wire   [1:0] col_assign_9_2_fu_1247_p2;
reg   [1:0] col_assign_9_2_reg_2846;
wire   [0:0] tmp_156_2_pr1_phi_fu_603_p8;
reg   [1:0] ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it2;
reg   [1:0] ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5;
wire   [1:0] col_assign_9_0_1_fu_1251_p2;
reg   [1:0] col_assign_9_0_1_reg_2850;
wire   [0:0] tmp_156_0_pr_phi_fu_622_p8;
reg   [1:0] ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5;
wire   [1:0] col_assign_9_1_1_fu_1255_p2;
reg   [1:0] col_assign_9_1_1_reg_2854;
wire   [0:0] tmp_156_1_pr_phi_fu_638_p8;
reg   [1:0] ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5;
wire   [1:0] col_assign_9_2_1_fu_1259_p2;
reg   [1:0] col_assign_9_2_1_reg_2858;
wire   [0:0] tmp_156_2_pr_phi_fu_654_p8;
reg   [1:0] ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it3;
reg   [1:0] ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it4;
reg   [1:0] ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5;
wire   [1:0] tmp_67_fu_1263_p1;
reg   [1:0] tmp_67_reg_2862;
wire   [1:0] tmp_74_fu_1267_p1;
reg   [1:0] tmp_74_reg_2867;
wire   [1:0] tmp_81_fu_1271_p1;
reg   [1:0] tmp_81_reg_2872;
wire   [14:0] grp_borderInterpolate_fu_757_ap_return;
reg   [14:0] x_reg_2877;
wire   [1:0] tmp_62_fu_1275_p1;
reg   [1:0] tmp_62_reg_2882;
wire   [1:0] locy_0_2_fu_1279_p2;
reg   [1:0] locy_0_2_reg_2887;
reg   [1:0] ap_reg_ppstg_locy_0_2_reg_2887_pp0_it5;
reg   [1:0] ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6;
wire   [14:0] grp_borderInterpolate_fu_765_ap_return;
reg   [14:0] x_1_reg_2891;
wire   [1:0] tmp_69_fu_1283_p1;
reg   [1:0] tmp_69_reg_2896;
wire   [1:0] locy_1_2_fu_1287_p2;
reg   [1:0] locy_1_2_reg_2901;
reg   [1:0] ap_reg_ppstg_locy_1_2_reg_2901_pp0_it5;
reg   [1:0] ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6;
wire   [14:0] grp_borderInterpolate_fu_773_ap_return;
reg   [14:0] x_2_reg_2905;
wire   [1:0] tmp_76_fu_1291_p1;
reg   [1:0] tmp_76_reg_2910;
wire   [1:0] locy_2_2_fu_1295_p2;
reg   [1:0] locy_2_2_reg_2915;
reg   [1:0] ap_reg_ppstg_locy_2_2_reg_2915_pp0_it5;
reg   [1:0] ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6;
reg   [10:0] k_buf_0_val_0_addr_reg_2919;
reg   [10:0] k_buf_0_val_1_addr_reg_2925;
reg   [10:0] k_buf_0_val_2_addr_reg_2931;
wire   [1:0] col_assign_8_fu_1309_p2;
reg   [1:0] col_assign_8_reg_2937;
reg   [1:0] ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6;
reg   [10:0] k_buf_1_val_0_addr_reg_2941;
reg   [10:0] k_buf_1_val_1_addr_reg_2947;
reg   [10:0] k_buf_1_val_2_addr_reg_2953;
wire   [1:0] col_assign_8_1_fu_1323_p2;
reg   [1:0] col_assign_8_1_reg_2959;
reg   [1:0] ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6;
reg   [10:0] k_buf_2_val_0_addr_reg_2963;
reg   [10:0] k_buf_2_val_1_addr_reg_2969;
reg   [10:0] k_buf_2_val_2_addr_reg_2975;
wire   [1:0] col_assign_8_2_fu_1337_p2;
reg   [1:0] col_assign_8_2_reg_2981;
reg   [1:0] ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] right_border_buf_0_val_2_0_reg_3075;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] right_border_buf_0_val_1_0_reg_3080;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] src_kernel_win_0_val_2_0_reg_3088;
wire   [1:0] tmp_65_fu_1400_p1;
reg   [1:0] tmp_65_reg_3095;
wire   [1:0] tmp_66_fu_1404_p1;
reg   [1:0] tmp_66_reg_3101;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] right_border_buf_1_val_2_0_reg_3107;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] right_border_buf_1_val_1_0_reg_3112;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] src_kernel_win_1_val_2_0_reg_3120;
wire   [1:0] tmp_72_fu_1458_p1;
reg   [1:0] tmp_72_reg_3127;
wire   [1:0] tmp_73_fu_1462_p1;
reg   [1:0] tmp_73_reg_3133;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] right_border_buf_2_val_2_0_reg_3139;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] right_border_buf_2_val_1_0_reg_3144;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] src_kernel_win_2_val_2_0_reg_3152;
wire   [1:0] tmp_79_fu_1516_p1;
reg   [1:0] tmp_79_reg_3159;
wire   [1:0] tmp_80_fu_1520_p1;
reg   [1:0] tmp_80_reg_3165;
reg   [7:0] src_kernel_win_0_val_0_1_12_reg_3171;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it10;
reg   [7:0] src_kernel_win_0_val_1_1_12_reg_3178;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3178_pp0_it8;
reg   [7:0] src_kernel_win_1_val_0_1_12_reg_3185;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it10;
reg   [7:0] src_kernel_win_1_val_1_1_12_reg_3192;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_12_reg_3192_pp0_it8;
reg   [7:0] src_kernel_win_2_val_0_1_12_reg_3199;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it10;
reg   [7:0] src_kernel_win_2_val_1_1_12_reg_3206;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_12_reg_3206_pp0_it8;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_0_1_fu_1705_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_0_0_1_reg_3213;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_0_1_fu_1822_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_1_0_1_reg_3219;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_0_1_fu_1939_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_2_0_1_reg_3225;
reg   [7:0] src_kernel_win_0_val_0_1_load_reg_3231;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it11;
reg   [7:0] src_kernel_win_0_val_1_1_load_reg_3237;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_load_reg_3237_pp0_it9;
reg   [7:0] src_kernel_win_0_val_1_2_load_reg_3243;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_0_2_fu_1979_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_0_0_2_reg_3248;
wire   [0:0] tmp_203_0_1_fu_1986_p2;
reg   [0:0] tmp_203_0_1_reg_3253;
reg   [7:0] src_kernel_win_1_val_0_1_load_reg_3258;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it11;
reg   [7:0] src_kernel_win_1_val_1_1_load_reg_3264;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_load_reg_3264_pp0_it9;
reg   [7:0] src_kernel_win_1_val_1_2_load_reg_3270;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_0_2_fu_2009_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_1_0_2_reg_3275;
wire   [0:0] tmp_203_1_1_fu_2016_p2;
reg   [0:0] tmp_203_1_1_reg_3280;
reg   [7:0] src_kernel_win_2_val_0_1_load_reg_3285;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it11;
reg   [7:0] src_kernel_win_2_val_1_1_load_reg_3291;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_load_reg_3291_pp0_it9;
reg   [7:0] src_kernel_win_2_val_1_2_load_reg_3297;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_0_2_fu_2039_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_2_0_2_reg_3302;
wire   [0:0] tmp_203_2_1_fu_2046_p2;
reg   [0:0] tmp_203_2_1_reg_3307;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_1_fu_2074_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_0_1_1_reg_3312;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_1_fu_2091_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_1_1_1_reg_3318;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_1_fu_2108_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_2_1_1_reg_3324;
reg   [7:0] src_kernel_win_0_val_0_2_load_reg_3330;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_2_fu_2122_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_0_1_2_reg_3335;
wire   [0:0] tmp_203_0_2_fu_2128_p2;
reg   [0:0] tmp_203_0_2_reg_3340;
reg   [7:0] src_kernel_win_1_val_0_2_load_reg_3345;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_2_fu_2141_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_1_1_2_reg_3350;
wire   [0:0] tmp_203_1_2_fu_2147_p2;
reg   [0:0] tmp_203_1_2_reg_3355;
reg   [7:0] src_kernel_win_2_val_0_2_load_reg_3360;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_2_fu_2160_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_2_1_2_reg_3365;
wire   [0:0] tmp_203_2_2_fu_2166_p2;
reg   [0:0] tmp_203_2_2_reg_3370;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_2_1_fu_2194_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_0_2_1_reg_3375;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_2_1_fu_2211_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_1_2_1_reg_3381;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_2_1_fu_2228_p3;
reg   [7:0] temp_0_i_i_i_057_i_i_1_2_2_1_reg_3387;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
wire   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
wire   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
wire   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
wire   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
wire   [12:0] grp_borderInterpolate_fu_733_p;
wire   [11:0] grp_borderInterpolate_fu_733_len;
wire   [4:0] grp_borderInterpolate_fu_733_borderType;
wire   [14:0] grp_borderInterpolate_fu_733_ap_return;
reg    grp_borderInterpolate_fu_733_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_741_p;
wire   [11:0] grp_borderInterpolate_fu_741_len;
wire   [4:0] grp_borderInterpolate_fu_741_borderType;
wire   [14:0] grp_borderInterpolate_fu_741_ap_return;
reg    grp_borderInterpolate_fu_741_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_749_p;
wire   [11:0] grp_borderInterpolate_fu_749_len;
wire   [4:0] grp_borderInterpolate_fu_749_borderType;
wire   [14:0] grp_borderInterpolate_fu_749_ap_return;
reg    grp_borderInterpolate_fu_749_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_757_p;
wire   [11:0] grp_borderInterpolate_fu_757_len;
wire   [4:0] grp_borderInterpolate_fu_757_borderType;
reg    grp_borderInterpolate_fu_757_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_765_p;
wire   [11:0] grp_borderInterpolate_fu_765_len;
wire   [4:0] grp_borderInterpolate_fu_765_borderType;
reg    grp_borderInterpolate_fu_765_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_773_p;
wire   [11:0] grp_borderInterpolate_fu_773_len;
wire   [4:0] grp_borderInterpolate_fu_773_borderType;
reg    grp_borderInterpolate_fu_773_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_781_p;
wire   [11:0] grp_borderInterpolate_fu_781_len;
wire   [4:0] grp_borderInterpolate_fu_781_borderType;
wire   [14:0] grp_borderInterpolate_fu_781_ap_return;
reg    grp_borderInterpolate_fu_781_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_789_p;
wire   [11:0] grp_borderInterpolate_fu_789_len;
wire   [4:0] grp_borderInterpolate_fu_789_borderType;
wire   [14:0] grp_borderInterpolate_fu_789_ap_return;
reg    grp_borderInterpolate_fu_789_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_797_p;
wire   [11:0] grp_borderInterpolate_fu_797_len;
wire   [4:0] grp_borderInterpolate_fu_797_borderType;
wire   [14:0] grp_borderInterpolate_fu_797_ap_return;
reg    grp_borderInterpolate_fu_797_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_805_p;
wire   [11:0] grp_borderInterpolate_fu_805_len;
wire   [4:0] grp_borderInterpolate_fu_805_borderType;
wire   [14:0] grp_borderInterpolate_fu_805_ap_return;
reg    grp_borderInterpolate_fu_805_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_813_p;
wire   [11:0] grp_borderInterpolate_fu_813_len;
wire   [4:0] grp_borderInterpolate_fu_813_borderType;
wire   [14:0] grp_borderInterpolate_fu_813_ap_return;
reg    grp_borderInterpolate_fu_813_ap_ce;
wire   [12:0] grp_borderInterpolate_fu_821_p;
wire   [11:0] grp_borderInterpolate_fu_821_len;
wire   [4:0] grp_borderInterpolate_fu_821_borderType;
wire   [14:0] grp_borderInterpolate_fu_821_ap_return;
reg    grp_borderInterpolate_fu_821_ap_ce;
reg   [11:0] p_012_0_i_i_reg_536;
wire   [0:0] ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1;
wire   [0:0] ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1;
wire   [0:0] ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1;
wire   [0:0] ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it1;
reg   [0:0] ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2;
wire   [0:0] ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it1;
reg   [0:0] ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2;
wire   [0:0] ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it1;
reg   [0:0] ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it6;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7;
wire   [63:0] tmp_34_fu_1302_p1;
wire   [63:0] tmp_146_1_fu_1316_p1;
wire   [63:0] tmp_146_2_fu_1330_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_122;
wire   [7:0] src_kernel_win_0_val_0_1_9_fu_1620_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_126;
reg   [7:0] col_buf_2_val_0_0_7_fu_130;
reg   [7:0] src_kernel_win_0_val_2_1_fu_134;
reg   [7:0] src_kernel_win_0_val_1_1_fu_138;
wire   [7:0] src_kernel_win_0_val_1_1_9_fu_1652_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_142;
reg   [7:0] col_buf_2_val_0_0_8_fu_146;
reg   [7:0] src_kernel_win_0_val_2_2_fu_150;
reg   [7:0] col_buf_2_val_0_0_9_fu_154;
reg   [7:0] src_kernel_win_1_val_0_1_fu_158;
wire   [7:0] src_kernel_win_1_val_0_1_9_fu_1737_p3;
reg   [7:0] src_kernel_win_1_val_0_2_fu_162;
reg   [7:0] right_border_buf_2_val_1_2_fu_166;
reg   [7:0] src_kernel_win_1_val_2_1_fu_170;
reg   [7:0] src_kernel_win_1_val_1_1_fu_174;
wire   [7:0] src_kernel_win_1_val_1_1_9_fu_1769_p3;
reg   [7:0] src_kernel_win_1_val_1_2_fu_178;
reg   [7:0] right_border_buf_2_val_1_2_5_fu_182;
reg   [7:0] src_kernel_win_1_val_2_2_fu_186;
reg   [7:0] right_border_buf_2_val_1_2_6_fu_190;
reg   [7:0] src_kernel_win_2_val_0_1_fu_194;
wire   [7:0] src_kernel_win_2_val_0_1_9_fu_1854_p3;
reg   [7:0] src_kernel_win_2_val_0_2_fu_198;
reg   [7:0] col_buf_1_val_0_0_7_fu_202;
reg   [7:0] src_kernel_win_2_val_2_1_fu_206;
reg   [7:0] src_kernel_win_2_val_1_1_fu_210;
wire   [7:0] src_kernel_win_2_val_1_1_9_fu_1886_p3;
reg   [7:0] src_kernel_win_2_val_1_2_fu_214;
reg   [7:0] col_buf_1_val_0_0_8_fu_218;
reg   [7:0] src_kernel_win_2_val_2_2_fu_222;
reg   [7:0] col_buf_1_val_0_0_9_fu_226;
reg   [7:0] right_border_buf_0_val_1_2_fu_230;
reg   [7:0] right_border_buf_0_val_1_2_5_fu_234;
reg   [7:0] right_border_buf_0_val_1_2_6_fu_238;
reg   [7:0] col_buf_0_val_0_0_7_fu_242;
reg   [7:0] col_buf_0_val_0_0_8_fu_246;
reg   [7:0] col_buf_0_val_0_0_9_fu_250;
reg   [7:0] right_border_buf_1_val_1_2_fu_254;
reg   [7:0] right_border_buf_1_val_1_2_5_fu_258;
reg   [7:0] right_border_buf_1_val_1_2_6_fu_262;
reg   [7:0] right_border_buf_0_val_0_0_fu_302;
reg   [7:0] right_border_buf_0_val_0_1_fu_306;
reg   [7:0] right_border_buf_0_val_0_2_fu_310;
reg   [7:0] right_border_buf_1_val_0_0_fu_314;
reg   [7:0] right_border_buf_1_val_0_1_fu_318;
reg   [7:0] right_border_buf_1_val_0_2_fu_322;
reg   [7:0] right_border_buf_2_val_0_0_fu_326;
reg   [7:0] right_border_buf_2_val_0_1_fu_330;
reg   [7:0] right_border_buf_2_val_0_2_fu_334;
reg   [7:0] col_buf_0_val_0_0_fu_338;
reg   [7:0] col_buf_1_val_0_0_fu_342;
reg   [7:0] col_buf_2_val_0_0_fu_346;
wire   [12:0] rows_cast_fu_919_p1;
wire   [12:0] cols_cast_fu_927_p1;
wire   [1:0] tmp_fu_949_p1;
wire   [12:0] tmp_31_cast_fu_969_p1;
wire   [11:0] tmp_58_fu_1002_p4;
wire   [0:0] icmp_fu_1012_p2;
wire   [0:0] tmp_148_2_fu_1018_p2;
wire   [12:0] tmp_36_cast_fu_1056_p1;
wire   [10:0] tmp_60_fu_1071_p4;
wire   [0:0] icmp2_fu_1081_p2;
wire   [0:0] tmp_63_fu_1110_p3;
wire   [13:0] tmp_35_fu_1124_p0;
wire   [13:0] ImagLoc_x_cast_fu_1098_p1;
wire   [0:0] rev_fu_1118_p2;
wire   [0:0] tmp_70_fu_1153_p3;
wire   [13:0] tmp_153_1_fu_1167_p0;
wire   [0:0] rev3_fu_1161_p2;
wire   [0:0] tmp_77_fu_1196_p3;
wire   [13:0] tmp_153_2_fu_1210_p0;
wire   [0:0] rev4_fu_1204_p2;
wire   [31:0] tmp_34_fu_1302_p0;
wire   [31:0] tmp_146_1_fu_1316_p0;
wire   [31:0] tmp_146_2_fu_1330_p0;
wire   [0:0] sel_tmp_fu_1603_p2;
wire   [1:0] locy_fu_1596_p2;
wire   [0:0] sel_tmp2_fu_1614_p2;
wire   [7:0] sel_tmp1_fu_1607_p3;
wire   [0:0] sel_tmp4_fu_1635_p2;
wire   [1:0] locy_0_1_fu_1628_p2;
wire   [0:0] sel_tmp6_fu_1646_p2;
wire   [7:0] sel_tmp5_fu_1639_p3;
wire   [0:0] tmp_203_0_0_1_fu_1699_p2;
wire   [0:0] sel_tmp8_fu_1720_p2;
wire   [1:0] locy_1_fu_1713_p2;
wire   [0:0] sel_tmp10_fu_1731_p2;
wire   [7:0] sel_tmp9_fu_1724_p3;
wire   [0:0] sel_tmp12_fu_1752_p2;
wire   [1:0] locy_1_1_fu_1745_p2;
wire   [0:0] sel_tmp14_fu_1763_p2;
wire   [7:0] sel_tmp13_fu_1756_p3;
wire   [0:0] tmp_203_1_0_1_fu_1816_p2;
wire   [0:0] sel_tmp16_fu_1837_p2;
wire   [1:0] locy_2_fu_1830_p2;
wire   [0:0] sel_tmp18_fu_1848_p2;
wire   [7:0] sel_tmp17_fu_1841_p3;
wire   [0:0] sel_tmp19_fu_1869_p2;
wire   [1:0] locy_2_1_fu_1862_p2;
wire   [0:0] sel_tmp21_fu_1880_p2;
wire   [7:0] sel_tmp20_fu_1873_p3;
wire   [0:0] tmp_203_2_0_1_fu_1933_p2;
wire   [0:0] tmp_203_0_0_2_fu_1974_p2;
wire   [0:0] tmp_203_1_0_2_fu_2004_p2;
wire   [0:0] tmp_203_2_0_2_fu_2034_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_fu_2064_p3;
wire   [0:0] tmp_203_0_1_1_fu_2069_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_fu_2081_p3;
wire   [0:0] tmp_203_1_1_1_fu_2086_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_fu_2098_p3;
wire   [0:0] tmp_203_2_1_1_fu_2103_p2;
wire   [0:0] tmp_203_0_1_2_fu_2118_p2;
wire   [0:0] tmp_203_1_1_2_fu_2137_p2;
wire   [0:0] tmp_203_2_1_2_fu_2156_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_2_fu_2184_p3;
wire   [0:0] tmp_203_0_2_1_fu_2189_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_2_fu_2201_p3;
wire   [0:0] tmp_203_1_2_1_fu_2206_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_2_fu_2218_p3;
wire   [0:0] tmp_203_2_2_1_fu_2223_p2;
wire   [0:0] tmp_203_0_2_2_fu_2235_p2;
wire   [0:0] tmp_203_1_2_2_fu_2246_p2;
wire   [0:0] tmp_203_2_2_2_fu_2257_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_bdd_1174;
reg    ap_sig_bdd_1178;
reg    ap_sig_bdd_1185;
reg    ap_sig_bdd_632;
reg    ap_sig_bdd_1196;
reg    ap_sig_bdd_1200;
reg    ap_sig_bdd_1207;
reg    ap_sig_bdd_1218;
reg    ap_sig_bdd_1222;
reg    ap_sig_bdd_1229;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_ST_st16_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_4 = 12'b100;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_true = 1'b1;


Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);

borderInterpolate grp_borderInterpolate_fu_733(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_733_p ),
    .len( grp_borderInterpolate_fu_733_len ),
    .borderType( grp_borderInterpolate_fu_733_borderType ),
    .ap_return( grp_borderInterpolate_fu_733_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_733_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_741(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_741_p ),
    .len( grp_borderInterpolate_fu_741_len ),
    .borderType( grp_borderInterpolate_fu_741_borderType ),
    .ap_return( grp_borderInterpolate_fu_741_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_741_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_749(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_749_p ),
    .len( grp_borderInterpolate_fu_749_len ),
    .borderType( grp_borderInterpolate_fu_749_borderType ),
    .ap_return( grp_borderInterpolate_fu_749_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_749_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_757(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_757_p ),
    .len( grp_borderInterpolate_fu_757_len ),
    .borderType( grp_borderInterpolate_fu_757_borderType ),
    .ap_return( grp_borderInterpolate_fu_757_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_757_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_765(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_765_p ),
    .len( grp_borderInterpolate_fu_765_len ),
    .borderType( grp_borderInterpolate_fu_765_borderType ),
    .ap_return( grp_borderInterpolate_fu_765_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_765_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_773(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_773_p ),
    .len( grp_borderInterpolate_fu_773_len ),
    .borderType( grp_borderInterpolate_fu_773_borderType ),
    .ap_return( grp_borderInterpolate_fu_773_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_773_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_781(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_781_p ),
    .len( grp_borderInterpolate_fu_781_len ),
    .borderType( grp_borderInterpolate_fu_781_borderType ),
    .ap_return( grp_borderInterpolate_fu_781_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_781_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_789(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_789_p ),
    .len( grp_borderInterpolate_fu_789_len ),
    .borderType( grp_borderInterpolate_fu_789_borderType ),
    .ap_return( grp_borderInterpolate_fu_789_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_789_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_797(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_797_p ),
    .len( grp_borderInterpolate_fu_797_len ),
    .borderType( grp_borderInterpolate_fu_797_borderType ),
    .ap_return( grp_borderInterpolate_fu_797_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_797_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_805(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_805_p ),
    .len( grp_borderInterpolate_fu_805_len ),
    .borderType( grp_borderInterpolate_fu_805_borderType ),
    .ap_return( grp_borderInterpolate_fu_805_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_805_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_813(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_813_p ),
    .len( grp_borderInterpolate_fu_813_len ),
    .borderType( grp_borderInterpolate_fu_813_borderType ),
    .ap_return( grp_borderInterpolate_fu_813_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_813_ap_ce )
);

borderInterpolate grp_borderInterpolate_fu_821(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_borderInterpolate_fu_821_p ),
    .len( grp_borderInterpolate_fu_821_len ),
    .borderType( grp_borderInterpolate_fu_821_borderType ),
    .ap_return( grp_borderInterpolate_fu_821_ap_return ),
    .ap_ce( grp_borderInterpolate_fu_821_ap_ce )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_32_fu_1060_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_632) begin
        if (ap_sig_bdd_1185) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7 <= col_buf_0_val_0_0_7_fu_242;
        end else if (ap_sig_bdd_1178) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7 <= col_buf_0_val_0_0_8_fu_246;
        end else if (ap_sig_bdd_1174) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7 <= col_buf_0_val_0_0_9_fu_250;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_632) begin
        if (ap_sig_bdd_1185) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7 <= right_border_buf_0_val_1_2_fu_230;
        end else if (ap_sig_bdd_1178) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7 <= right_border_buf_0_val_1_2_5_fu_234;
        end else if (ap_sig_bdd_1174) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7 <= right_border_buf_0_val_1_2_6_fu_238;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_632) begin
        if (ap_sig_bdd_1207) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7 <= col_buf_1_val_0_0_9_fu_226;
        end else if (ap_sig_bdd_1200) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7 <= col_buf_1_val_0_0_8_fu_218;
        end else if (ap_sig_bdd_1196) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7 <= col_buf_1_val_0_0_7_fu_202;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_632) begin
        if (ap_sig_bdd_1207) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7 <= right_border_buf_1_val_1_2_fu_254;
        end else if (ap_sig_bdd_1200) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7 <= right_border_buf_1_val_1_2_5_fu_258;
        end else if (ap_sig_bdd_1196) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7 <= right_border_buf_1_val_1_2_6_fu_262;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_632) begin
        if (ap_sig_bdd_1229) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7 <= col_buf_2_val_0_0_9_fu_154;
        end else if (ap_sig_bdd_1222) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7 <= col_buf_2_val_0_0_8_fu_146;
        end else if (ap_sig_bdd_1218) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7 <= col_buf_2_val_0_0_7_fu_130;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_632) begin
        if (ap_sig_bdd_1229) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7 <= right_border_buf_2_val_1_2_6_fu_190;
        end else if (ap_sig_bdd_1222) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7 <= right_border_buf_2_val_1_2_5_fu_182;
        end else if (ap_sig_bdd_1218) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7 <= right_border_buf_2_val_1_2_fu_166;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1129_p2) & ~(ap_const_lv1_0 == tmp_36_fu_1143_p2))) begin
        ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1129_p2) & (ap_const_lv1_0 == tmp_36_fu_1143_p2) & ~(col_assign_fu_1148_p2 == ap_const_lv2_1) & ~(col_assign_fu_1148_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1129_p2) & (ap_const_lv1_0 == tmp_36_fu_1143_p2) & (col_assign_fu_1148_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1129_p2) & (ap_const_lv1_0 == tmp_36_fu_1143_p2) & (col_assign_fu_1148_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_reg_2773) & ~(ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8))) begin
        ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_reg_2773) & (ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8) & ~(col_assign_9_fu_1239_p2 == ap_const_lv2_1) & ~(col_assign_9_fu_1239_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_reg_2773) & (ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8) & (col_assign_9_fu_1239_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_reg_2773) & (ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8) & (col_assign_9_fu_1239_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2 <= tmp_36_reg_2781;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2 <= ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1172_p2) & ~(ap_const_lv1_0 == tmp_156_1_fu_1186_p2))) begin
        ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1172_p2) & (ap_const_lv1_0 == tmp_156_1_fu_1186_p2) & ~(col_assign_1_fu_1191_p2 == ap_const_lv2_1) & ~(col_assign_1_fu_1191_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1172_p2) & (ap_const_lv1_0 == tmp_156_1_fu_1186_p2) & (col_assign_1_fu_1191_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1172_p2) & (ap_const_lv1_0 == tmp_156_1_fu_1186_p2) & (col_assign_1_fu_1191_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1 <= ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_1_reg_2796) & ~(ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_583_p8))) begin
        ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_1_reg_2796) & (ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_583_p8) & ~(col_assign_9_1_fu_1243_p2 == ap_const_lv2_1) & ~(col_assign_9_1_fu_1243_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_1_reg_2796) & (ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_583_p8) & (col_assign_9_1_fu_1243_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_1_reg_2796) & (ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_583_p8) & (col_assign_9_1_fu_1243_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2 <= tmp_156_1_reg_2804;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2 <= ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1215_p2) & ~(ap_const_lv1_0 == tmp_156_2_fu_1229_p2))) begin
        ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1215_p2) & (ap_const_lv1_0 == tmp_156_2_fu_1229_p2) & ~(col_assign_2_fu_1234_p2 == ap_const_lv2_1) & ~(col_assign_2_fu_1234_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1215_p2) & (ap_const_lv1_0 == tmp_156_2_fu_1229_p2) & (col_assign_2_fu_1234_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1215_p2) & (ap_const_lv1_0 == tmp_156_2_fu_1229_p2) & (col_assign_2_fu_1234_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1 <= ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_2_reg_2819) & ~(ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_603_p8))) begin
        ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_2_reg_2819) & (ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_603_p8) & ~(col_assign_9_2_fu_1247_p2 == ap_const_lv2_1) & ~(col_assign_9_2_fu_1247_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_2_reg_2819) & (ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_603_p8) & (col_assign_9_2_fu_1247_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_2_reg_2819) & (ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_603_p8) & (col_assign_9_2_fu_1247_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2 <= tmp_156_2_reg_2827;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2 <= ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st16_fsm_3 == ap_CS_fsm)) begin
        p_012_0_i_i_reg_536 <= i_V_reg_2671;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_184)) begin
        p_012_0_i_i_reg_536 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2))) begin
        p_025_0_i_i_reg_547 <= j_V_fu_1065_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
        p_025_0_i_i_reg_547 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6)))) begin
        src_kernel_win_0_val_0_1_fu_122 <= right_border_buf_0_val_2_0_reg_3075;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) & (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) & (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) & ~(ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_122 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_122 <= src_kernel_win_0_val_0_1_9_fu_1620_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6)))) begin
        src_kernel_win_0_val_1_1_fu_138 <= right_border_buf_0_val_1_0_reg_3080;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) & (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) & (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) & ~(ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_138 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_138 <= src_kernel_win_0_val_1_1_9_fu_1652_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) & ~(ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_2_fu_310;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) & (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_0_fu_302;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it6) & (ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_1_fu_306;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it6)))) begin
        src_kernel_win_0_val_2_1_fu_134 <= src_kernel_win_0_val_2_0_reg_3088;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_134 <= col_buf_0_val_0_0_fu_338;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_1_0_reg_3080;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6)))) begin
        src_kernel_win_1_val_0_1_fu_158 <= right_border_buf_1_val_2_0_reg_3107;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) & (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) & (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) & ~(ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_158 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_158 <= src_kernel_win_1_val_0_1_9_fu_1737_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6)))) begin
        src_kernel_win_1_val_1_1_fu_174 <= right_border_buf_1_val_1_0_reg_3112;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) & (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) & (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) & ~(ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_174 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_174 <= src_kernel_win_1_val_1_1_9_fu_1769_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) & ~(ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_2_fu_322;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) & (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_0_fu_314;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6) & (ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_1_fu_318;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6)))) begin
        src_kernel_win_1_val_2_1_fu_170 <= src_kernel_win_1_val_2_0_reg_3120;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_170 <= col_buf_1_val_0_0_fu_342;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_1_0_reg_3112;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6)))) begin
        src_kernel_win_2_val_0_1_fu_194 <= right_border_buf_2_val_2_0_reg_3139;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) & (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) & (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) & ~(ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_194 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_194 <= src_kernel_win_2_val_0_1_9_fu_1854_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6)))) begin
        src_kernel_win_2_val_1_1_fu_210 <= right_border_buf_2_val_1_0_reg_3144;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) & (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) & (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) & ~(ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_210 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it7;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_210 <= src_kernel_win_2_val_1_1_9_fu_1886_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) & ~(ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_2_fu_334;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) & (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_0_fu_326;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6) & (ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_1_fu_330;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6)))) begin
        src_kernel_win_2_val_2_1_fu_206 <= src_kernel_win_2_val_2_0_reg_3152;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_206 <= col_buf_2_val_0_0_fu_346;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it6) & (ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_1_0_reg_3144;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2))) begin
        ImagLoc_x_reg_2748 <= ImagLoc_x_fu_1092_p2;
        brmerge_reg_2765 <= brmerge_fu_1106_p2;
        or_cond217_i_i_reg_2744 <= or_cond217_i_i_fu_1087_p2;
        tmp_61_reg_2755 <= tmp_61_fu_1102_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
        ImagLoc_y_reg_2681 <= ImagLoc_y_fu_990_p2;
        or_cond_2_reg_2693 <= or_cond_2_fu_1023_p2;
        p_i_i_2_cast_cast_reg_2702 <= p_i_i_2_cast_cast_fu_1037_p3;
        tmp_29_reg_2676 <= tmp_29_fu_984_p2;
        tmp_31_reg_2688 <= tmp_31_fu_996_p2;
        tmp_59_reg_2698 <= ImagLoc_y_fu_990_p2[ap_const_lv32_C];
        y_2_2_1_reg_2728 <= y_2_2_1_fu_1050_p2;
        y_2_2_reg_2721 <= y_2_2_fu_1044_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        ap_reg_ppstg_brmerge_reg_2765_pp0_it1 <= brmerge_reg_2765;
        ap_reg_ppstg_brmerge_reg_2765_pp0_it2 <= ap_reg_ppstg_brmerge_reg_2765_pp0_it1;
        ap_reg_ppstg_brmerge_reg_2765_pp0_it3 <= ap_reg_ppstg_brmerge_reg_2765_pp0_it2;
        ap_reg_ppstg_brmerge_reg_2765_pp0_it4 <= ap_reg_ppstg_brmerge_reg_2765_pp0_it3;
        ap_reg_ppstg_brmerge_reg_2765_pp0_it5 <= ap_reg_ppstg_brmerge_reg_2765_pp0_it4;
        ap_reg_ppstg_brmerge_reg_2765_pp0_it6 <= ap_reg_ppstg_brmerge_reg_2765_pp0_it5;
        ap_reg_ppstg_col_assign_1_reg_2811_pp0_it1 <= col_assign_1_reg_2811;
        ap_reg_ppstg_col_assign_1_reg_2811_pp0_it2 <= ap_reg_ppstg_col_assign_1_reg_2811_pp0_it1;
        ap_reg_ppstg_col_assign_1_reg_2811_pp0_it3 <= ap_reg_ppstg_col_assign_1_reg_2811_pp0_it2;
        ap_reg_ppstg_col_assign_1_reg_2811_pp0_it4 <= ap_reg_ppstg_col_assign_1_reg_2811_pp0_it3;
        ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5 <= ap_reg_ppstg_col_assign_1_reg_2811_pp0_it4;
        ap_reg_ppstg_col_assign_2_reg_2834_pp0_it1 <= col_assign_2_reg_2834;
        ap_reg_ppstg_col_assign_2_reg_2834_pp0_it2 <= ap_reg_ppstg_col_assign_2_reg_2834_pp0_it1;
        ap_reg_ppstg_col_assign_2_reg_2834_pp0_it3 <= ap_reg_ppstg_col_assign_2_reg_2834_pp0_it2;
        ap_reg_ppstg_col_assign_2_reg_2834_pp0_it4 <= ap_reg_ppstg_col_assign_2_reg_2834_pp0_it3;
        ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5 <= ap_reg_ppstg_col_assign_2_reg_2834_pp0_it4;
        ap_reg_ppstg_col_assign_8_1_reg_2959_pp0_it6 <= col_assign_8_1_reg_2959;
        ap_reg_ppstg_col_assign_8_2_reg_2981_pp0_it6 <= col_assign_8_2_reg_2981;
        ap_reg_ppstg_col_assign_8_reg_2937_pp0_it6 <= col_assign_8_reg_2937;
        ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it3 <= col_assign_9_0_1_reg_2850;
        ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it4 <= ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it3;
        ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5 <= ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it4;
        ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it3 <= col_assign_9_1_1_reg_2854;
        ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it4 <= ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it3;
        ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5 <= ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it4;
        ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it2 <= col_assign_9_1_reg_2842;
        ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it3 <= ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it2;
        ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it4 <= ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it3;
        ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5 <= ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it4;
        ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it3 <= col_assign_9_2_1_reg_2858;
        ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it4 <= ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it3;
        ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5 <= ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it4;
        ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it2 <= col_assign_9_2_reg_2846;
        ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it3 <= ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it2;
        ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it4 <= ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it3;
        ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5 <= ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it4;
        ap_reg_ppstg_col_assign_9_reg_2838_pp0_it2 <= col_assign_9_reg_2838;
        ap_reg_ppstg_col_assign_9_reg_2838_pp0_it3 <= ap_reg_ppstg_col_assign_9_reg_2838_pp0_it2;
        ap_reg_ppstg_col_assign_9_reg_2838_pp0_it4 <= ap_reg_ppstg_col_assign_9_reg_2838_pp0_it3;
        ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5 <= ap_reg_ppstg_col_assign_9_reg_2838_pp0_it4;
        ap_reg_ppstg_col_assign_reg_2788_pp0_it1 <= col_assign_reg_2788;
        ap_reg_ppstg_col_assign_reg_2788_pp0_it2 <= ap_reg_ppstg_col_assign_reg_2788_pp0_it1;
        ap_reg_ppstg_col_assign_reg_2788_pp0_it3 <= ap_reg_ppstg_col_assign_reg_2788_pp0_it2;
        ap_reg_ppstg_col_assign_reg_2788_pp0_it4 <= ap_reg_ppstg_col_assign_reg_2788_pp0_it3;
        ap_reg_ppstg_col_assign_reg_2788_pp0_it5 <= ap_reg_ppstg_col_assign_reg_2788_pp0_it4;
        ap_reg_ppstg_locy_0_2_reg_2887_pp0_it5 <= locy_0_2_reg_2887;
        ap_reg_ppstg_locy_0_2_reg_2887_pp0_it6 <= ap_reg_ppstg_locy_0_2_reg_2887_pp0_it5;
        ap_reg_ppstg_locy_1_2_reg_2901_pp0_it5 <= locy_1_2_reg_2901;
        ap_reg_ppstg_locy_1_2_reg_2901_pp0_it6 <= ap_reg_ppstg_locy_1_2_reg_2901_pp0_it5;
        ap_reg_ppstg_locy_2_2_reg_2915_pp0_it5 <= locy_2_2_reg_2915;
        ap_reg_ppstg_locy_2_2_reg_2915_pp0_it6 <= ap_reg_ppstg_locy_2_2_reg_2915_pp0_it5;
        ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it1 <= or_cond217_i_i_reg_2744;
        ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it10 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it9;
        ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it10;
        ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it2 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it1;
        ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it3 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it2;
        ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it4 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it3;
        ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it5 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it4;
        ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it6 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it5;
        ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it7 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it6;
        ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it8 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it7;
        ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it9 <= ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it8;
        ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it1 <= or_cond4_1_reg_2796;
        ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it2 <= ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it1;
        ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it3 <= ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it2;
        ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it4 <= ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it3;
        ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 <= ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it4;
        ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it6 <= ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5;
        ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it1 <= or_cond4_2_reg_2819;
        ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it2 <= ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it1;
        ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it3 <= ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it2;
        ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it4 <= ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it3;
        ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 <= ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it4;
        ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it6 <= ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5;
        ap_reg_ppstg_or_cond4_reg_2773_pp0_it1 <= or_cond4_reg_2773;
        ap_reg_ppstg_or_cond4_reg_2773_pp0_it2 <= ap_reg_ppstg_or_cond4_reg_2773_pp0_it1;
        ap_reg_ppstg_or_cond4_reg_2773_pp0_it3 <= ap_reg_ppstg_or_cond4_reg_2773_pp0_it2;
        ap_reg_ppstg_or_cond4_reg_2773_pp0_it4 <= ap_reg_ppstg_or_cond4_reg_2773_pp0_it3;
        ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 <= ap_reg_ppstg_or_cond4_reg_2773_pp0_it4;
        ap_reg_ppstg_or_cond4_reg_2773_pp0_it6 <= ap_reg_ppstg_or_cond4_reg_2773_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it8 <= src_kernel_win_0_val_0_1_12_reg_3171;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it9 <= src_kernel_win_0_val_0_1_load_reg_3231;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3178_pp0_it8 <= src_kernel_win_0_val_1_1_12_reg_3178;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_load_reg_3237_pp0_it9 <= src_kernel_win_0_val_1_1_load_reg_3237;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it10 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it9;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it8 <= src_kernel_win_1_val_0_1_12_reg_3185;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it9 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it8;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it10 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it9;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it11 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it10;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it9 <= src_kernel_win_1_val_0_1_load_reg_3258;
        ap_reg_ppstg_src_kernel_win_1_val_1_1_12_reg_3192_pp0_it8 <= src_kernel_win_1_val_1_1_12_reg_3192;
        ap_reg_ppstg_src_kernel_win_1_val_1_1_load_reg_3264_pp0_it9 <= src_kernel_win_1_val_1_1_load_reg_3264;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it10 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it9;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it8 <= src_kernel_win_2_val_0_1_12_reg_3199;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it9 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it8;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it10 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it9;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it11 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it10;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it9 <= src_kernel_win_2_val_0_1_load_reg_3285;
        ap_reg_ppstg_src_kernel_win_2_val_1_1_12_reg_3206_pp0_it8 <= src_kernel_win_2_val_1_1_12_reg_3206;
        ap_reg_ppstg_src_kernel_win_2_val_1_1_load_reg_3291_pp0_it9 <= src_kernel_win_2_val_1_1_load_reg_3291;
        ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it1 <= tmp_153_1_reg_2792;
        ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it2 <= ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it1;
        ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it3 <= ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it2;
        ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it4 <= ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it3;
        ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5 <= ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it4;
        ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it6 <= ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5;
        ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it1 <= tmp_153_2_reg_2815;
        ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it2 <= ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it1;
        ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it3 <= ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it2;
        ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it4 <= ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it3;
        ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5 <= ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it4;
        ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it6 <= ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5;
        ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it2 <= tmp_156_0_pr1_reg_558;
        ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it3 <= ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it2;
        ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it4 <= ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it3;
        ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it5 <= ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it4;
        ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it3 <= tmp_156_0_pr_reg_618;
        ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it4 <= ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it3;
        ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it5 <= ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it4;
        ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it2 <= tmp_156_1_pr1_reg_578;
        ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it3 <= ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it2;
        ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it4 <= ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it3;
        ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it5 <= ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it4;
        ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it3 <= tmp_156_1_pr_reg_634;
        ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it4 <= ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it3;
        ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it5 <= ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it4;
        ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it1 <= tmp_156_1_reg_2804;
        ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it2 <= ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it1;
        ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it3 <= ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it2;
        ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it4 <= ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it3;
        ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it5 <= ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it4;
        ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it2 <= tmp_156_2_pr1_reg_598;
        ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it3 <= ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it2;
        ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it4 <= ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it3;
        ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it5 <= ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it4;
        ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it3 <= tmp_156_2_pr_reg_650;
        ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it4 <= ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it3;
        ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it5 <= ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it4;
        ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it1 <= tmp_156_2_reg_2827;
        ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it2 <= ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it1;
        ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it3 <= ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it2;
        ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it4 <= ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it3;
        ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it5 <= ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it4;
        ap_reg_ppstg_tmp_32_reg_2735_pp0_it1 <= tmp_32_reg_2735;
        ap_reg_ppstg_tmp_32_reg_2735_pp0_it10 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it9;
        ap_reg_ppstg_tmp_32_reg_2735_pp0_it11 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it10;
        ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it1;
        ap_reg_ppstg_tmp_32_reg_2735_pp0_it3 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it2;
        ap_reg_ppstg_tmp_32_reg_2735_pp0_it4 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it3;
        ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it4;
        ap_reg_ppstg_tmp_32_reg_2735_pp0_it6 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it5;
        ap_reg_ppstg_tmp_32_reg_2735_pp0_it7 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it6;
        ap_reg_ppstg_tmp_32_reg_2735_pp0_it8 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it7;
        ap_reg_ppstg_tmp_32_reg_2735_pp0_it9 <= ap_reg_ppstg_tmp_32_reg_2735_pp0_it8;
        ap_reg_ppstg_tmp_35_reg_2769_pp0_it1 <= tmp_35_reg_2769;
        ap_reg_ppstg_tmp_35_reg_2769_pp0_it2 <= ap_reg_ppstg_tmp_35_reg_2769_pp0_it1;
        ap_reg_ppstg_tmp_35_reg_2769_pp0_it3 <= ap_reg_ppstg_tmp_35_reg_2769_pp0_it2;
        ap_reg_ppstg_tmp_35_reg_2769_pp0_it4 <= ap_reg_ppstg_tmp_35_reg_2769_pp0_it3;
        ap_reg_ppstg_tmp_35_reg_2769_pp0_it5 <= ap_reg_ppstg_tmp_35_reg_2769_pp0_it4;
        ap_reg_ppstg_tmp_35_reg_2769_pp0_it6 <= ap_reg_ppstg_tmp_35_reg_2769_pp0_it5;
        ap_reg_ppstg_tmp_36_reg_2781_pp0_it1 <= tmp_36_reg_2781;
        ap_reg_ppstg_tmp_36_reg_2781_pp0_it2 <= ap_reg_ppstg_tmp_36_reg_2781_pp0_it1;
        ap_reg_ppstg_tmp_36_reg_2781_pp0_it3 <= ap_reg_ppstg_tmp_36_reg_2781_pp0_it2;
        ap_reg_ppstg_tmp_36_reg_2781_pp0_it4 <= ap_reg_ppstg_tmp_36_reg_2781_pp0_it3;
        ap_reg_ppstg_tmp_36_reg_2781_pp0_it5 <= ap_reg_ppstg_tmp_36_reg_2781_pp0_it4;
        ap_reg_ppstg_tmp_61_reg_2755_pp0_it1 <= tmp_61_reg_2755;
        ap_reg_ppstg_tmp_64_reg_2777_pp0_it1 <= tmp_64_reg_2777;
        ap_reg_ppstg_tmp_64_reg_2777_pp0_it2 <= ap_reg_ppstg_tmp_64_reg_2777_pp0_it1;
        ap_reg_ppstg_tmp_64_reg_2777_pp0_it3 <= ap_reg_ppstg_tmp_64_reg_2777_pp0_it2;
        ap_reg_ppstg_tmp_64_reg_2777_pp0_it4 <= ap_reg_ppstg_tmp_64_reg_2777_pp0_it3;
        ap_reg_ppstg_tmp_64_reg_2777_pp0_it5 <= ap_reg_ppstg_tmp_64_reg_2777_pp0_it4;
        ap_reg_ppstg_tmp_64_reg_2777_pp0_it6 <= ap_reg_ppstg_tmp_64_reg_2777_pp0_it5;
        ap_reg_ppstg_tmp_71_reg_2800_pp0_it1 <= tmp_71_reg_2800;
        ap_reg_ppstg_tmp_71_reg_2800_pp0_it2 <= ap_reg_ppstg_tmp_71_reg_2800_pp0_it1;
        ap_reg_ppstg_tmp_71_reg_2800_pp0_it3 <= ap_reg_ppstg_tmp_71_reg_2800_pp0_it2;
        ap_reg_ppstg_tmp_71_reg_2800_pp0_it4 <= ap_reg_ppstg_tmp_71_reg_2800_pp0_it3;
        ap_reg_ppstg_tmp_71_reg_2800_pp0_it5 <= ap_reg_ppstg_tmp_71_reg_2800_pp0_it4;
        ap_reg_ppstg_tmp_71_reg_2800_pp0_it6 <= ap_reg_ppstg_tmp_71_reg_2800_pp0_it5;
        ap_reg_ppstg_tmp_78_reg_2823_pp0_it1 <= tmp_78_reg_2823;
        ap_reg_ppstg_tmp_78_reg_2823_pp0_it2 <= ap_reg_ppstg_tmp_78_reg_2823_pp0_it1;
        ap_reg_ppstg_tmp_78_reg_2823_pp0_it3 <= ap_reg_ppstg_tmp_78_reg_2823_pp0_it2;
        ap_reg_ppstg_tmp_78_reg_2823_pp0_it4 <= ap_reg_ppstg_tmp_78_reg_2823_pp0_it3;
        ap_reg_ppstg_tmp_78_reg_2823_pp0_it5 <= ap_reg_ppstg_tmp_78_reg_2823_pp0_it4;
        ap_reg_ppstg_tmp_78_reg_2823_pp0_it6 <= ap_reg_ppstg_tmp_78_reg_2823_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1172_p2) & (ap_const_lv1_0 == tmp_156_1_fu_1186_p2))) begin
        col_assign_1_reg_2811 <= col_assign_1_fu_1191_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1215_p2) & (ap_const_lv1_0 == tmp_156_2_fu_1229_p2))) begin
        col_assign_2_reg_2834 <= col_assign_2_fu_1234_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it4))) begin
        col_assign_8_1_reg_2959 <= col_assign_8_1_fu_1323_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it4))) begin
        col_assign_8_2_reg_2981 <= col_assign_8_2_fu_1337_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it4))) begin
        col_assign_8_reg_2937 <= col_assign_8_fu_1309_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it1) & (ap_const_lv1_0 == tmp_156_0_pr_phi_fu_622_p8))) begin
        col_assign_9_0_1_reg_2850 <= col_assign_9_0_1_fu_1251_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it1) & (ap_const_lv1_0 == tmp_156_1_pr_phi_fu_638_p8))) begin
        col_assign_9_1_1_reg_2854 <= col_assign_9_1_1_fu_1255_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_1_reg_2796) & (ap_const_lv1_0 == tmp_156_1_pr1_phi_fu_583_p8))) begin
        col_assign_9_1_reg_2842 <= col_assign_9_1_fu_1243_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it1) & (ap_const_lv1_0 == tmp_156_2_pr_phi_fu_654_p8))) begin
        col_assign_9_2_1_reg_2858 <= col_assign_9_2_1_fu_1259_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_2_reg_2819) & (ap_const_lv1_0 == tmp_156_2_pr1_phi_fu_603_p8))) begin
        col_assign_9_2_reg_2846 <= col_assign_9_2_fu_1247_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(tmp_32_reg_2735 == ap_const_lv1_0) & ~(ap_const_lv1_0 == brmerge_reg_2765) & ~(ap_const_lv1_0 == or_cond4_reg_2773) & (ap_const_lv1_0 == tmp_156_0_pr1_phi_fu_563_p8))) begin
        col_assign_9_reg_2838 <= col_assign_9_fu_1239_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1129_p2) & (ap_const_lv1_0 == tmp_36_fu_1143_p2))) begin
        col_assign_reg_2788 <= col_assign_fu_1148_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it5) & (ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_0_val_0_0_7_fu_242 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it5) & (ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5 == ap_const_lv2_1))) begin
        col_buf_0_val_0_0_8_fu_246 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_0_pr_reg_618_pp0_it5) & ~(ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_9_0_1_reg_2850_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_0_val_0_0_9_fu_250 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        col_buf_0_val_0_0_fu_338 <= k_buf_0_val_0_q0;
        col_buf_1_val_0_0_fu_342 <= k_buf_1_val_0_q0;
        col_buf_2_val_0_0_fu_346 <= k_buf_2_val_0_q0;
        right_border_buf_0_val_1_0_reg_3080 <= k_buf_0_val_1_q0;
        right_border_buf_0_val_2_0_reg_3075 <= k_buf_0_val_0_q0;
        right_border_buf_1_val_1_0_reg_3112 <= k_buf_1_val_1_q0;
        right_border_buf_1_val_2_0_reg_3107 <= k_buf_1_val_0_q0;
        right_border_buf_2_val_1_0_reg_3144 <= k_buf_2_val_1_q0;
        right_border_buf_2_val_2_0_reg_3139 <= k_buf_2_val_0_q0;
        src_kernel_win_0_val_2_0_reg_3088 <= k_buf_0_val_2_q0;
        src_kernel_win_1_val_2_0_reg_3120 <= k_buf_1_val_2_q0;
        src_kernel_win_2_val_2_0_reg_3152 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it5) & ~(ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_1_val_0_0_7_fu_202 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it5) & (ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5 == ap_const_lv2_1))) begin
        col_buf_1_val_0_0_8_fu_218 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_1_pr_reg_634_pp0_it5) & (ap_reg_ppstg_col_assign_9_1_1_reg_2854_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_1_val_0_0_9_fu_226 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it5) & ~(ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_2_val_0_0_7_fu_130 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it5) & (ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5 == ap_const_lv2_1))) begin
        col_buf_2_val_0_0_8_fu_146 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_2_pr_reg_650_pp0_it5) & (ap_reg_ppstg_col_assign_9_2_1_reg_2858_pp0_it5 == ap_const_lv2_0))) begin
        col_buf_2_val_0_0_9_fu_154 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_184)) begin
        cols_cast2_reg_2618[0] <= cols_cast2_fu_923_p1[0];
cols_cast2_reg_2618[1] <= cols_cast2_fu_923_p1[1];
cols_cast2_reg_2618[2] <= cols_cast2_fu_923_p1[2];
cols_cast2_reg_2618[3] <= cols_cast2_fu_923_p1[3];
cols_cast2_reg_2618[4] <= cols_cast2_fu_923_p1[4];
cols_cast2_reg_2618[5] <= cols_cast2_fu_923_p1[5];
cols_cast2_reg_2618[6] <= cols_cast2_fu_923_p1[6];
cols_cast2_reg_2618[7] <= cols_cast2_fu_923_p1[7];
cols_cast2_reg_2618[8] <= cols_cast2_fu_923_p1[8];
cols_cast2_reg_2618[9] <= cols_cast2_fu_923_p1[9];
cols_cast2_reg_2618[10] <= cols_cast2_fu_923_p1[10];
cols_cast2_reg_2618[11] <= cols_cast2_fu_923_p1[11];
        heightloop_reg_2625 <= heightloop_fu_931_p2;
        p_neg218_i_i_cast_reg_2642 <= p_neg218_i_i_cast_fu_953_p2;
        ref_reg_2658 <= ref_fu_959_p2;
        tmp_57_reg_2663 <= tmp_57_fu_965_p1;
        tmp_s_reg_2635 <= tmp_s_fu_943_p2;
        widthloop_reg_2630 <= widthloop_fu_937_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_V_reg_2671 <= i_V_fu_978_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4))) begin
        k_buf_0_val_0_addr_reg_2919 <= tmp_34_fu_1302_p1;
        k_buf_0_val_1_addr_reg_2925 <= tmp_34_fu_1302_p1;
        k_buf_0_val_2_addr_reg_2931 <= tmp_34_fu_1302_p1;
        k_buf_1_val_0_addr_reg_2941 <= tmp_146_1_fu_1316_p1;
        k_buf_1_val_1_addr_reg_2947 <= tmp_146_1_fu_1316_p1;
        k_buf_1_val_2_addr_reg_2953 <= tmp_146_1_fu_1316_p1;
        k_buf_2_val_0_addr_reg_2963 <= tmp_146_2_fu_1330_p1;
        k_buf_2_val_1_addr_reg_2969 <= tmp_146_2_fu_1330_p1;
        k_buf_2_val_2_addr_reg_2975 <= tmp_146_2_fu_1330_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it3))) begin
        locy_0_2_reg_2887 <= locy_0_2_fu_1279_p2;
        locy_1_2_reg_2901 <= locy_1_2_fu_1287_p2;
        locy_2_2_reg_2915 <= locy_2_2_fu_1295_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2))) begin
        or_cond4_1_reg_2796 <= or_cond4_1_fu_1172_p2;
        or_cond4_2_reg_2819 <= or_cond4_2_fu_1215_p2;
        or_cond4_reg_2773 <= or_cond4_fu_1129_p2;
        tmp_153_1_reg_2792 <= tmp_153_1_fu_1167_p2;
        tmp_153_2_reg_2815 <= tmp_153_2_fu_1210_p2;
        tmp_35_reg_2769 <= tmp_35_fu_1124_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2781_pp0_it5) & (ap_reg_ppstg_col_assign_reg_2788_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_302 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2781_pp0_it5) & (ap_reg_ppstg_col_assign_reg_2788_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_306 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2781_pp0_it5) & ~(ap_reg_ppstg_col_assign_reg_2788_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_reg_2788_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_310 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it5) & (ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_0_val_1_2_5_fu_234 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it5) & ~(ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_0_val_1_2_6_fu_238 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_0_pr1_reg_558_pp0_it5) & (ap_reg_ppstg_col_assign_9_reg_2838_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_0_val_1_2_fu_230 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it5) & (ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_314 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it5) & (ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_318 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_1_reg_2804_pp0_it5) & ~(ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_1_reg_2811_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_322 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it5) & (ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_1_val_1_2_5_fu_258 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it5) & ~(ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_1_val_1_2_6_fu_262 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_1_pr1_reg_578_pp0_it5) & (ap_reg_ppstg_col_assign_9_1_reg_2842_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_1_val_1_2_fu_254 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it5) & (ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_326 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it5) & (ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_330 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_2_reg_2827_pp0_it5) & ~(ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_2_reg_2834_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_334 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it5) & (ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5 == ap_const_lv2_1))) begin
        right_border_buf_2_val_1_2_5_fu_182 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it5) & (ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_2_val_1_2_6_fu_190 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_156_2_pr1_reg_598_pp0_it5) & ~(ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_9_2_reg_2846_pp0_it5 == ap_const_lv2_0))) begin
        right_border_buf_2_val_1_2_fu_166 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        src_kernel_win_0_val_0_1_12_reg_3171 <= src_kernel_win_0_val_0_1_fu_122;
        src_kernel_win_0_val_1_1_12_reg_3178 <= src_kernel_win_0_val_1_1_fu_138;
        src_kernel_win_1_val_0_1_12_reg_3185 <= src_kernel_win_1_val_0_1_fu_158;
        src_kernel_win_1_val_1_1_12_reg_3192 <= src_kernel_win_1_val_1_1_fu_174;
        src_kernel_win_2_val_0_1_12_reg_3199 <= src_kernel_win_2_val_0_1_fu_194;
        src_kernel_win_2_val_1_1_12_reg_3206 <= src_kernel_win_2_val_1_1_fu_210;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it7) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it7))) begin
        src_kernel_win_0_val_0_1_load_reg_3231 <= src_kernel_win_0_val_0_1_fu_122;
        src_kernel_win_0_val_1_1_load_reg_3237 <= src_kernel_win_0_val_1_1_fu_138;
        src_kernel_win_0_val_1_2_load_reg_3243 <= src_kernel_win_0_val_1_2_fu_142;
        src_kernel_win_1_val_0_1_load_reg_3258 <= src_kernel_win_1_val_0_1_fu_158;
        src_kernel_win_1_val_1_1_load_reg_3264 <= src_kernel_win_1_val_1_1_fu_174;
        src_kernel_win_1_val_1_2_load_reg_3270 <= src_kernel_win_1_val_1_2_fu_178;
        src_kernel_win_2_val_0_1_load_reg_3285 <= src_kernel_win_2_val_0_1_fu_194;
        src_kernel_win_2_val_1_1_load_reg_3291 <= src_kernel_win_2_val_1_1_fu_210;
        src_kernel_win_2_val_1_2_load_reg_3297 <= src_kernel_win_2_val_1_2_fu_214;
        temp_0_i_i_i_057_i_i_1_0_0_2_reg_3248 <= temp_0_i_i_i_057_i_i_1_0_0_2_fu_1979_p3;
        temp_0_i_i_i_057_i_i_1_1_0_2_reg_3275 <= temp_0_i_i_i_057_i_i_1_1_0_2_fu_2009_p3;
        temp_0_i_i_i_057_i_i_1_2_0_2_reg_3302 <= temp_0_i_i_i_057_i_i_1_2_0_2_fu_2039_p3;
        tmp_203_0_1_reg_3253 <= tmp_203_0_1_fu_1986_p2;
        tmp_203_1_1_reg_3280 <= tmp_203_1_1_fu_2016_p2;
        tmp_203_2_1_reg_3307 <= tmp_203_2_1_fu_2046_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it9))) begin
        src_kernel_win_0_val_0_2_fu_126 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it9;
        src_kernel_win_1_val_0_2_fu_162 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it9;
        src_kernel_win_2_val_0_2_fu_198 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it9;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it9))) begin
        src_kernel_win_0_val_0_2_load_reg_3330 <= src_kernel_win_0_val_0_2_fu_126;
        src_kernel_win_1_val_0_2_load_reg_3345 <= src_kernel_win_1_val_0_2_fu_162;
        src_kernel_win_2_val_0_2_load_reg_3360 <= src_kernel_win_2_val_0_2_fu_198;
        temp_0_i_i_i_057_i_i_1_0_1_2_reg_3335 <= temp_0_i_i_i_057_i_i_1_0_1_2_fu_2122_p3;
        temp_0_i_i_i_057_i_i_1_1_1_2_reg_3350 <= temp_0_i_i_i_057_i_i_1_1_1_2_fu_2141_p3;
        temp_0_i_i_i_057_i_i_1_2_1_2_reg_3365 <= temp_0_i_i_i_057_i_i_1_2_1_2_fu_2160_p3;
        tmp_203_0_2_reg_3340 <= tmp_203_0_2_fu_2128_p2;
        tmp_203_1_2_reg_3355 <= tmp_203_1_2_fu_2147_p2;
        tmp_203_2_2_reg_3370 <= tmp_203_2_2_fu_2166_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it7))) begin
        src_kernel_win_0_val_1_2_fu_142 <= src_kernel_win_0_val_1_1_12_reg_3178;
        src_kernel_win_1_val_1_2_fu_178 <= src_kernel_win_1_val_1_1_12_reg_3192;
        src_kernel_win_2_val_1_2_fu_214 <= src_kernel_win_2_val_1_1_12_reg_3206;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6))) begin
        src_kernel_win_0_val_2_2_fu_150 <= src_kernel_win_0_val_2_1_fu_134;
        src_kernel_win_1_val_2_2_fu_186 <= src_kernel_win_1_val_2_1_fu_170;
        src_kernel_win_2_val_2_2_fu_222 <= src_kernel_win_2_val_2_1_fu_206;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it6))) begin
        temp_0_i_i_i_057_i_i_1_0_0_1_reg_3213 <= temp_0_i_i_i_057_i_i_1_0_0_1_fu_1705_p3;
        temp_0_i_i_i_057_i_i_1_1_0_1_reg_3219 <= temp_0_i_i_i_057_i_i_1_1_0_1_fu_1822_p3;
        temp_0_i_i_i_057_i_i_1_2_0_1_reg_3225 <= temp_0_i_i_i_057_i_i_1_2_0_1_fu_1939_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it8))) begin
        temp_0_i_i_i_057_i_i_1_0_1_1_reg_3312 <= temp_0_i_i_i_057_i_i_1_0_1_1_fu_2074_p3;
        temp_0_i_i_i_057_i_i_1_1_1_1_reg_3318 <= temp_0_i_i_i_057_i_i_1_1_1_1_fu_2091_p3;
        temp_0_i_i_i_057_i_i_1_2_1_1_reg_3324 <= temp_0_i_i_i_057_i_i_1_2_1_1_fu_2108_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it10) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it10))) begin
        temp_0_i_i_i_057_i_i_1_0_2_1_reg_3375 <= temp_0_i_i_i_057_i_i_1_0_2_1_fu_2194_p3;
        temp_0_i_i_i_057_i_i_1_1_2_1_reg_3381 <= temp_0_i_i_i_057_i_i_1_1_2_1_fu_2211_p3;
        temp_0_i_i_i_057_i_i_1_2_2_1_reg_3387 <= temp_0_i_i_i_057_i_i_1_2_2_1_fu_2228_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        tmp_156_0_pr1_reg_558 <= ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1;
        tmp_156_1_pr1_reg_578 <= ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1;
        tmp_156_2_pr1_reg_598 <= ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        tmp_156_0_pr_reg_618 <= ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2;
        tmp_156_1_pr_reg_634 <= ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2;
        tmp_156_2_pr_reg_650 <= ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1172_p2))) begin
        tmp_156_1_reg_2804 <= tmp_156_1_fu_1186_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1215_p2))) begin
        tmp_156_2_reg_2827 <= tmp_156_2_fu_1229_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        tmp_32_reg_2735 <= tmp_32_fu_1060_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1129_p2))) begin
        tmp_36_reg_2781 <= tmp_36_fu_1143_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it3))) begin
        tmp_62_reg_2882 <= tmp_62_fu_1275_p1;
        tmp_69_reg_2896 <= tmp_69_fu_1283_p1;
        tmp_76_reg_2910 <= tmp_76_fu_1291_p1;
        x_1_reg_2891 <= grp_borderInterpolate_fu_765_ap_return;
        x_2_reg_2905 <= grp_borderInterpolate_fu_773_ap_return;
        x_reg_2877 <= grp_borderInterpolate_fu_757_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & (ap_const_lv1_0 == or_cond4_fu_1129_p2))) begin
        tmp_64_reg_2777 <= ImagLoc_x_fu_1092_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_59_reg_2698))) begin
        tmp_65_reg_3095 <= tmp_65_fu_1400_p1;
        tmp_66_reg_3101 <= tmp_66_fu_1404_p1;
        tmp_72_reg_3127 <= tmp_72_fu_1458_p1;
        tmp_73_reg_3133 <= tmp_73_fu_1462_p1;
        tmp_79_reg_3159 <= tmp_79_fu_1516_p1;
        tmp_80_reg_3165 <= tmp_80_fu_1520_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it2) & (ap_const_lv1_0 == tmp_59_reg_2698))) begin
        tmp_67_reg_2862 <= tmp_67_fu_1263_p1;
        tmp_74_reg_2867 <= tmp_74_fu_1267_p1;
        tmp_81_reg_2872 <= tmp_81_fu_1271_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & (ap_const_lv1_0 == or_cond4_1_fu_1172_p2))) begin
        tmp_71_reg_2800 <= ImagLoc_x_fu_1092_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & ~(ap_const_lv1_0 == brmerge_fu_1106_p2) & (ap_const_lv1_0 == or_cond4_2_fu_1215_p2))) begin
        tmp_78_reg_2823 <= ImagLoc_x_fu_1092_p2[ap_const_lv32_C];
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm or tmp_25_fu_973_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_25_fu_973_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_25_fu_973_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_25_fu_973_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_733_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2735 or brmerge_reg_2765 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or tmp_59_reg_2698 or tmp_32_fu_1060_p2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or brmerge_fu_1106_p2 or ap_reg_ppstg_brmerge_reg_2765_pp0_it1 or ap_reg_ppstg_brmerge_reg_2765_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | (~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & (ap_const_lv1_0 == brmerge_fu_1106_p2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | (~(tmp_32_reg_2735 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_2765) & (ap_const_lv1_0 == tmp_59_reg_2698)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it1) & (ap_const_lv1_0 == tmp_59_reg_2698))))) begin
        grp_borderInterpolate_fu_733_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_733_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_741_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2735 or brmerge_reg_2765 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or tmp_59_reg_2698 or tmp_32_fu_1060_p2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or brmerge_fu_1106_p2 or ap_reg_ppstg_brmerge_reg_2765_pp0_it1 or ap_reg_ppstg_brmerge_reg_2765_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | (~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & (ap_const_lv1_0 == brmerge_fu_1106_p2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | (~(tmp_32_reg_2735 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_2765) & (ap_const_lv1_0 == tmp_59_reg_2698)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it1) & (ap_const_lv1_0 == tmp_59_reg_2698))))) begin
        grp_borderInterpolate_fu_741_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_741_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_749_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2735 or brmerge_reg_2765 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or tmp_59_reg_2698 or tmp_32_fu_1060_p2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or brmerge_fu_1106_p2 or ap_reg_ppstg_brmerge_reg_2765_pp0_it1 or ap_reg_ppstg_brmerge_reg_2765_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | (~(ap_const_lv1_0 == tmp_32_fu_1060_p2) & (ap_const_lv1_0 == brmerge_fu_1106_p2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | (~(tmp_32_reg_2735 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_2765) & (ap_const_lv1_0 == tmp_59_reg_2698)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it1) & (ap_const_lv1_0 == tmp_59_reg_2698))))) begin
        grp_borderInterpolate_fu_749_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_749_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_757_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2735 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (~(tmp_32_reg_2735 == ap_const_lv1_0) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it1) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)))) begin
        grp_borderInterpolate_fu_757_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_757_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_765_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2735 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (~(tmp_32_reg_2735 == ap_const_lv1_0) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it1) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)))) begin
        grp_borderInterpolate_fu_765_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_765_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_773_ap_ce assign process. ///
always @ (ap_CS_fsm or tmp_32_reg_2735 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it1 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (~(tmp_32_reg_2735 == ap_const_lv1_0) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it1) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it3)))) begin
        grp_borderInterpolate_fu_773_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_773_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_781_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or tmp_59_reg_2698 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it3 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4 or ap_reg_ppstg_brmerge_reg_2765_pp0_it2 or ap_reg_ppstg_brmerge_reg_2765_pp0_it3 or ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) | (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) begin
        grp_borderInterpolate_fu_781_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_781_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_789_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or tmp_59_reg_2698 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it3 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4 or ap_reg_ppstg_brmerge_reg_2765_pp0_it2 or ap_reg_ppstg_brmerge_reg_2765_pp0_it3 or ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) | (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) begin
        grp_borderInterpolate_fu_789_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_789_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_797_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or tmp_59_reg_2698 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it3 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4 or ap_reg_ppstg_brmerge_reg_2765_pp0_it2 or ap_reg_ppstg_brmerge_reg_2765_pp0_it3 or ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) | (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) begin
        grp_borderInterpolate_fu_797_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_797_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_805_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or tmp_59_reg_2698 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it3 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4 or ap_reg_ppstg_brmerge_reg_2765_pp0_it2 or ap_reg_ppstg_brmerge_reg_2765_pp0_it3 or ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) | (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) begin
        grp_borderInterpolate_fu_805_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_805_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_813_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or tmp_59_reg_2698 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it3 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4 or ap_reg_ppstg_brmerge_reg_2765_pp0_it2 or ap_reg_ppstg_brmerge_reg_2765_pp0_it3 or ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) | (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) begin
        grp_borderInterpolate_fu_813_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_813_ap_ce = ap_const_logic_0;
    end
end

/// grp_borderInterpolate_fu_821_ap_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or tmp_59_reg_2698 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it2 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it3 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4 or ap_reg_ppstg_brmerge_reg_2765_pp0_it2 or ap_reg_ppstg_brmerge_reg_2765_pp0_it3 or ap_reg_ppstg_brmerge_reg_2765_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it2) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it3)) | (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == tmp_59_reg_2698)) | ((ap_const_lv1_0 == tmp_59_reg_2698) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it4))))) begin
        grp_borderInterpolate_fu_821_ap_ce = ap_const_logic_1;
    end else begin
        grp_borderInterpolate_fu_821_ap_ce = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it4))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it11 or ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it11 or ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_tmp_32_reg_2735_pp0_it11 or ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it11 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12 or ap_sig_bdd_184 or tmp_25_fu_973_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_184) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == tmp_25_fu_973_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if ((~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & ~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) begin
                ap_NS_fsm = ap_ST_st16_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_st16_fsm_3 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_cast_fu_1098_p1 = $signed(ImagLoc_x_fu_1092_p2);
assign ImagLoc_x_fu_1092_p2 = (tmp_36_cast_fu_1056_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_fu_990_p2 = (tmp_31_cast_fu_969_p1 + ap_const_lv13_1FFC);
assign ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_666pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_677pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_688pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_699pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_710pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_721pp0_it6 = ap_const_lv8_1;
assign ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it1 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it1 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it1 = ap_const_lv1_1;

/// ap_sig_bdd_100 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 or ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 or ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)
begin
    ap_sig_bdd_100 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5)) | (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5)) | (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5)));
end

/// ap_sig_bdd_1174 assign process. ///
always @ (ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 or ap_reg_ppstg_tmp_35_reg_2769_pp0_it5 or ap_reg_ppstg_tmp_64_reg_2777_pp0_it5)
begin
    ap_sig_bdd_1174 = (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it5));
end

/// ap_sig_bdd_1178 assign process. ///
always @ (ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 or ap_reg_ppstg_tmp_35_reg_2769_pp0_it5 or ap_reg_ppstg_tmp_64_reg_2777_pp0_it5 or col_assign_8_reg_2937)
begin
    ap_sig_bdd_1178 = (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it5) & (col_assign_8_reg_2937 == ap_const_lv2_1));
end

/// ap_sig_bdd_1185 assign process. ///
always @ (ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_reg_2773_pp0_it5 or ap_reg_ppstg_tmp_35_reg_2769_pp0_it5 or ap_reg_ppstg_tmp_64_reg_2777_pp0_it5 or col_assign_8_reg_2937)
begin
    ap_sig_bdd_1185 = (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_2773_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_64_reg_2777_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_2769_pp0_it5) & (col_assign_8_reg_2937 == ap_const_lv2_0));
end

/// ap_sig_bdd_1196 assign process. ///
always @ (ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 or ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5 or ap_reg_ppstg_tmp_71_reg_2800_pp0_it5)
begin
    ap_sig_bdd_1196 = (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5));
end

/// ap_sig_bdd_1200 assign process. ///
always @ (ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 or ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5 or ap_reg_ppstg_tmp_71_reg_2800_pp0_it5 or col_assign_8_1_reg_2959)
begin
    ap_sig_bdd_1200 = (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5) & (col_assign_8_1_reg_2959 == ap_const_lv2_1));
end

/// ap_sig_bdd_1207 assign process. ///
always @ (ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5 or ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5 or ap_reg_ppstg_tmp_71_reg_2800_pp0_it5 or col_assign_8_1_reg_2959)
begin
    ap_sig_bdd_1207 = (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_2796_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_2800_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_1_reg_2792_pp0_it5) & (col_assign_8_1_reg_2959 == ap_const_lv2_0));
end

/// ap_sig_bdd_1218 assign process. ///
always @ (ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 or ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5 or ap_reg_ppstg_tmp_78_reg_2823_pp0_it5)
begin
    ap_sig_bdd_1218 = (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5));
end

/// ap_sig_bdd_1222 assign process. ///
always @ (ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 or ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5 or ap_reg_ppstg_tmp_78_reg_2823_pp0_it5 or col_assign_8_2_reg_2981)
begin
    ap_sig_bdd_1222 = (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5) & (col_assign_8_2_reg_2981 == ap_const_lv2_1));
end

/// ap_sig_bdd_1229 assign process. ///
always @ (ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 or ap_reg_ppstg_brmerge_reg_2765_pp0_it5 or ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5 or ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5 or ap_reg_ppstg_tmp_78_reg_2823_pp0_it5 or col_assign_8_2_reg_2981)
begin
    ap_sig_bdd_1229 = (~(ap_reg_ppstg_tmp_32_reg_2735_pp0_it5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2765_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_2819_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_78_reg_2823_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_153_2_reg_2815_pp0_it5) & (col_assign_8_2_reg_2981 == ap_const_lv2_0));
end

/// ap_sig_bdd_130 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_32_reg_2735_pp0_it11 or ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11)
begin
    ap_sig_bdd_130 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_32_reg_2735_pp0_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2744_pp0_it11) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_184 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_184 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_632 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_130 or ap_reg_ppiten_pp0_it12)
begin
    ap_sig_bdd_632 = ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | (ap_sig_bdd_130 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))));
end
assign brmerge_fu_1106_p2 = (tmp_31_reg_2688 | or_cond_2_reg_2693);
assign col_assign_1_fu_1191_p2 = (tmp_61_fu_1102_p1 + p_neg218_i_i_cast_reg_2642);
assign col_assign_2_fu_1234_p2 = (tmp_61_fu_1102_p1 + p_neg218_i_i_cast_reg_2642);
assign col_assign_8_1_fu_1323_p2 = (tmp_69_reg_2896 + p_neg218_i_i_cast_reg_2642);
assign col_assign_8_2_fu_1337_p2 = (tmp_76_reg_2910 + p_neg218_i_i_cast_reg_2642);
assign col_assign_8_fu_1309_p2 = (tmp_62_reg_2882 + p_neg218_i_i_cast_reg_2642);
assign col_assign_9_0_1_fu_1251_p2 = (ap_reg_ppstg_tmp_61_reg_2755_pp0_it1 + p_neg218_i_i_cast_reg_2642);
assign col_assign_9_1_1_fu_1255_p2 = (ap_reg_ppstg_tmp_61_reg_2755_pp0_it1 + p_neg218_i_i_cast_reg_2642);
assign col_assign_9_1_fu_1243_p2 = (tmp_61_reg_2755 + p_neg218_i_i_cast_reg_2642);
assign col_assign_9_2_1_fu_1259_p2 = (ap_reg_ppstg_tmp_61_reg_2755_pp0_it1 + p_neg218_i_i_cast_reg_2642);
assign col_assign_9_2_fu_1247_p2 = (tmp_61_reg_2755 + p_neg218_i_i_cast_reg_2642);
assign col_assign_9_fu_1239_p2 = (tmp_61_reg_2755 + p_neg218_i_i_cast_reg_2642);
assign col_assign_fu_1148_p2 = (tmp_61_fu_1102_p1 + p_neg218_i_i_cast_reg_2642);
assign cols_cast2_fu_923_p1 = $unsigned(p_src_cols_V_read);
assign cols_cast_fu_927_p1 = $unsigned(p_src_cols_V_read);
assign grp_borderInterpolate_fu_733_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_733_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_733_p = y_2_2_1_reg_2728;
assign grp_borderInterpolate_fu_741_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_741_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_741_p = y_2_2_1_reg_2728;
assign grp_borderInterpolate_fu_749_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_749_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_749_p = y_2_2_1_reg_2728;
assign grp_borderInterpolate_fu_757_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_757_len = p_src_cols_V_read;
assign grp_borderInterpolate_fu_757_p = ImagLoc_x_reg_2748;
assign grp_borderInterpolate_fu_765_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_765_len = p_src_cols_V_read;
assign grp_borderInterpolate_fu_765_p = ImagLoc_x_reg_2748;
assign grp_borderInterpolate_fu_773_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_773_len = p_src_cols_V_read;
assign grp_borderInterpolate_fu_773_p = ImagLoc_x_reg_2748;
assign grp_borderInterpolate_fu_781_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_781_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_781_p = ImagLoc_y_reg_2681;
assign grp_borderInterpolate_fu_789_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_789_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_789_p = y_2_2_reg_2721;
assign grp_borderInterpolate_fu_797_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_797_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_797_p = ImagLoc_y_reg_2681;
assign grp_borderInterpolate_fu_805_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_805_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_805_p = y_2_2_reg_2721;
assign grp_borderInterpolate_fu_813_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_813_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_813_p = ImagLoc_y_reg_2681;
assign grp_borderInterpolate_fu_821_borderType = ap_const_lv5_1;
assign grp_borderInterpolate_fu_821_len = p_src_rows_V_read;
assign grp_borderInterpolate_fu_821_p = y_2_2_reg_2721;
assign heightloop_fu_931_p2 = (rows_cast_fu_919_p1 + ap_const_lv13_5);
assign i_V_fu_978_p2 = (p_012_0_i_i_reg_536 + ap_const_lv12_1);
assign icmp2_fu_1081_p2 = (tmp_60_fu_1071_p4 != ap_const_lv11_0? 1'b1: 1'b0);
assign icmp_fu_1012_p2 = ($signed(tmp_58_fu_1002_p4) > $signed(12'b000000000000)? 1'b1: 1'b0);
assign j_V_fu_1065_p2 = (p_025_0_i_i_reg_547 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_34_fu_1302_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_2919;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_34_fu_1302_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_2925;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_34_fu_1302_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_2931;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_146_1_fu_1316_p1;
assign k_buf_1_val_0_address1 = k_buf_1_val_0_addr_reg_2941;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_146_1_fu_1316_p1;
assign k_buf_1_val_1_address1 = k_buf_1_val_1_addr_reg_2947;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_146_1_fu_1316_p1;
assign k_buf_1_val_2_address1 = k_buf_1_val_2_addr_reg_2953;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_146_2_fu_1330_p1;
assign k_buf_2_val_0_address1 = k_buf_2_val_0_addr_reg_2963;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_146_2_fu_1330_p1;
assign k_buf_2_val_1_address1 = k_buf_2_val_1_addr_reg_2969;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_146_2_fu_1330_p1;
assign k_buf_2_val_2_address1 = k_buf_2_val_2_addr_reg_2975;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_1_fu_1628_p2 = (p_i_i_2_cast_cast_reg_2702 - tmp_66_reg_3101);
assign locy_0_2_fu_1279_p2 = (p_i_i_2_cast_cast_reg_2702 - tmp_67_reg_2862);
assign locy_1_1_fu_1745_p2 = (p_i_i_2_cast_cast_reg_2702 - tmp_73_reg_3133);
assign locy_1_2_fu_1287_p2 = (p_i_i_2_cast_cast_reg_2702 - tmp_74_reg_2867);
assign locy_1_fu_1713_p2 = (p_i_i_2_cast_cast_reg_2702 - tmp_72_reg_3127);
assign locy_2_1_fu_1862_p2 = (p_i_i_2_cast_cast_reg_2702 - tmp_80_reg_3165);
assign locy_2_2_fu_1295_p2 = (p_i_i_2_cast_cast_reg_2702 - tmp_81_reg_2872);
assign locy_2_fu_1830_p2 = (p_i_i_2_cast_cast_reg_2702 - tmp_79_reg_3159);
assign locy_fu_1596_p2 = (p_i_i_2_cast_cast_reg_2702 - tmp_65_reg_3095);
assign or_cond217_i_i_fu_1087_p2 = (tmp_29_reg_2676 & icmp2_fu_1081_p2);
assign or_cond4_1_fu_1172_p2 = (tmp_153_1_fu_1167_p2 & rev3_fu_1161_p2);
assign or_cond4_2_fu_1215_p2 = (tmp_153_2_fu_1210_p2 & rev4_fu_1204_p2);
assign or_cond4_fu_1129_p2 = (tmp_35_fu_1124_p2 & rev_fu_1118_p2);
assign or_cond_2_fu_1023_p2 = (icmp_fu_1012_p2 & tmp_148_2_fu_1018_p2);
assign p_dst_data_stream_0_V_din = ((tmp_203_0_2_2_fu_2235_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it11: temp_0_i_i_i_057_i_i_1_0_2_1_reg_3375);
assign p_dst_data_stream_1_V_din = ((tmp_203_1_2_2_fu_2246_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it11: temp_0_i_i_i_057_i_i_1_1_2_1_reg_3381);
assign p_dst_data_stream_2_V_din = ((tmp_203_2_2_2_fu_2257_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it11: temp_0_i_i_i_057_i_i_1_2_2_1_reg_3387);
assign p_i_i_2_cast_cast_fu_1037_p3 = ((tmp_148_2_fu_1018_p2)? ap_const_lv2_2: tmp_57_reg_2663);
assign p_neg218_i_i_cast_fu_953_p2 = (tmp_fu_949_p1 ^ ap_const_lv2_3);
assign ref_fu_959_p2 = (rows_cast_fu_919_p1 + ap_const_lv13_1FFF);
assign rev3_fu_1161_p2 = (tmp_70_fu_1153_p3 ^ ap_const_lv1_1);
assign rev4_fu_1204_p2 = (tmp_77_fu_1196_p3 ^ ap_const_lv1_1);
assign rev_fu_1118_p2 = (tmp_63_fu_1110_p3 ^ ap_const_lv1_1);
assign rows_cast_fu_919_p1 = $unsigned(p_src_rows_V_read);
assign sel_tmp10_fu_1731_p2 = (locy_1_fu_1713_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp12_fu_1752_p2 = (p_i_i_2_cast_cast_reg_2702 == tmp_73_reg_3133? 1'b1: 1'b0);
assign sel_tmp13_fu_1756_p3 = ((sel_tmp12_fu_1752_p2)? col_buf_1_val_0_0_fu_342: src_kernel_win_1_val_2_0_reg_3120);
assign sel_tmp14_fu_1763_p2 = (locy_1_1_fu_1745_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp16_fu_1837_p2 = (p_i_i_2_cast_cast_reg_2702 == tmp_79_reg_3159? 1'b1: 1'b0);
assign sel_tmp17_fu_1841_p3 = ((sel_tmp16_fu_1837_p2)? col_buf_2_val_0_0_fu_346: src_kernel_win_2_val_2_0_reg_3152);
assign sel_tmp18_fu_1848_p2 = (locy_2_fu_1830_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp19_fu_1869_p2 = (p_i_i_2_cast_cast_reg_2702 == tmp_80_reg_3165? 1'b1: 1'b0);
assign sel_tmp1_fu_1607_p3 = ((sel_tmp_fu_1603_p2)? col_buf_0_val_0_0_fu_338: src_kernel_win_0_val_2_0_reg_3088);
assign sel_tmp20_fu_1873_p3 = ((sel_tmp19_fu_1869_p2)? col_buf_2_val_0_0_fu_346: src_kernel_win_2_val_2_0_reg_3152);
assign sel_tmp21_fu_1880_p2 = (locy_2_1_fu_1862_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp2_fu_1614_p2 = (locy_fu_1596_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp4_fu_1635_p2 = (p_i_i_2_cast_cast_reg_2702 == tmp_66_reg_3101? 1'b1: 1'b0);
assign sel_tmp5_fu_1639_p3 = ((sel_tmp4_fu_1635_p2)? col_buf_0_val_0_0_fu_338: src_kernel_win_0_val_2_0_reg_3088);
assign sel_tmp6_fu_1646_p2 = (locy_0_1_fu_1628_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp8_fu_1720_p2 = (p_i_i_2_cast_cast_reg_2702 == tmp_72_reg_3127? 1'b1: 1'b0);
assign sel_tmp9_fu_1724_p3 = ((sel_tmp8_fu_1720_p2)? col_buf_1_val_0_0_fu_342: src_kernel_win_1_val_2_0_reg_3120);
assign sel_tmp_fu_1603_p2 = (p_i_i_2_cast_cast_reg_2702 == tmp_65_reg_3095? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_1_9_fu_1620_p3 = ((sel_tmp2_fu_1614_p2)? right_border_buf_0_val_1_0_reg_3080: sel_tmp1_fu_1607_p3);
assign src_kernel_win_0_val_1_1_9_fu_1652_p3 = ((sel_tmp6_fu_1646_p2)? right_border_buf_0_val_1_0_reg_3080: sel_tmp5_fu_1639_p3);
assign src_kernel_win_1_val_0_1_9_fu_1737_p3 = ((sel_tmp10_fu_1731_p2)? right_border_buf_1_val_1_0_reg_3112: sel_tmp9_fu_1724_p3);
assign src_kernel_win_1_val_1_1_9_fu_1769_p3 = ((sel_tmp14_fu_1763_p2)? right_border_buf_1_val_1_0_reg_3112: sel_tmp13_fu_1756_p3);
assign src_kernel_win_2_val_0_1_9_fu_1854_p3 = ((sel_tmp18_fu_1848_p2)? right_border_buf_2_val_1_0_reg_3144: sel_tmp17_fu_1841_p3);
assign src_kernel_win_2_val_1_1_9_fu_1886_p3 = ((sel_tmp21_fu_1880_p2)? right_border_buf_2_val_1_0_reg_3144: sel_tmp20_fu_1873_p3);
assign temp_0_i_i_i_057_i_i_1_0_0_1_fu_1705_p3 = ((tmp_203_0_0_1_fu_1699_p2)? src_kernel_win_0_val_2_1_fu_134: src_kernel_win_0_val_2_2_fu_150);
assign temp_0_i_i_i_057_i_i_1_0_0_2_fu_1979_p3 = ((tmp_203_0_0_2_fu_1974_p2)? src_kernel_win_0_val_2_1_fu_134: temp_0_i_i_i_057_i_i_1_0_0_1_reg_3213);
assign temp_0_i_i_i_057_i_i_1_0_1_1_fu_2074_p3 = ((tmp_203_0_1_1_fu_2069_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3178_pp0_it8: temp_0_i_i_i_057_i_i_1_0_1_fu_2064_p3);
assign temp_0_i_i_i_057_i_i_1_0_1_2_fu_2122_p3 = ((tmp_203_0_1_2_fu_2118_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_1_load_reg_3237_pp0_it9: temp_0_i_i_i_057_i_i_1_0_1_1_reg_3312);
assign temp_0_i_i_i_057_i_i_1_0_1_fu_2064_p3 = ((tmp_203_0_1_reg_3253)? src_kernel_win_0_val_1_2_load_reg_3243: temp_0_i_i_i_057_i_i_1_0_0_2_reg_3248);
assign temp_0_i_i_i_057_i_i_1_0_2_1_fu_2194_p3 = ((tmp_203_0_2_1_fu_2189_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it10: temp_0_i_i_i_057_i_i_1_0_2_fu_2184_p3);
assign temp_0_i_i_i_057_i_i_1_0_2_fu_2184_p3 = ((tmp_203_0_2_reg_3340)? src_kernel_win_0_val_0_2_load_reg_3330: temp_0_i_i_i_057_i_i_1_0_1_2_reg_3335);
assign temp_0_i_i_i_057_i_i_1_1_0_1_fu_1822_p3 = ((tmp_203_1_0_1_fu_1816_p2)? src_kernel_win_1_val_2_1_fu_170: src_kernel_win_1_val_2_2_fu_186);
assign temp_0_i_i_i_057_i_i_1_1_0_2_fu_2009_p3 = ((tmp_203_1_0_2_fu_2004_p2)? src_kernel_win_1_val_2_1_fu_170: temp_0_i_i_i_057_i_i_1_1_0_1_reg_3219);
assign temp_0_i_i_i_057_i_i_1_1_1_1_fu_2091_p3 = ((tmp_203_1_1_1_fu_2086_p2)? ap_reg_ppstg_src_kernel_win_1_val_1_1_12_reg_3192_pp0_it8: temp_0_i_i_i_057_i_i_1_1_1_fu_2081_p3);
assign temp_0_i_i_i_057_i_i_1_1_1_2_fu_2141_p3 = ((tmp_203_1_1_2_fu_2137_p2)? ap_reg_ppstg_src_kernel_win_1_val_1_1_load_reg_3264_pp0_it9: temp_0_i_i_i_057_i_i_1_1_1_1_reg_3318);
assign temp_0_i_i_i_057_i_i_1_1_1_fu_2081_p3 = ((tmp_203_1_1_reg_3280)? src_kernel_win_1_val_1_2_load_reg_3270: temp_0_i_i_i_057_i_i_1_1_0_2_reg_3275);
assign temp_0_i_i_i_057_i_i_1_1_2_1_fu_2211_p3 = ((tmp_203_1_2_1_fu_2206_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it10: temp_0_i_i_i_057_i_i_1_1_2_fu_2201_p3);
assign temp_0_i_i_i_057_i_i_1_1_2_fu_2201_p3 = ((tmp_203_1_2_reg_3355)? src_kernel_win_1_val_0_2_load_reg_3345: temp_0_i_i_i_057_i_i_1_1_1_2_reg_3350);
assign temp_0_i_i_i_057_i_i_1_2_0_1_fu_1939_p3 = ((tmp_203_2_0_1_fu_1933_p2)? src_kernel_win_2_val_2_1_fu_206: src_kernel_win_2_val_2_2_fu_222);
assign temp_0_i_i_i_057_i_i_1_2_0_2_fu_2039_p3 = ((tmp_203_2_0_2_fu_2034_p2)? src_kernel_win_2_val_2_1_fu_206: temp_0_i_i_i_057_i_i_1_2_0_1_reg_3225);
assign temp_0_i_i_i_057_i_i_1_2_1_1_fu_2108_p3 = ((tmp_203_2_1_1_fu_2103_p2)? ap_reg_ppstg_src_kernel_win_2_val_1_1_12_reg_3206_pp0_it8: temp_0_i_i_i_057_i_i_1_2_1_fu_2098_p3);
assign temp_0_i_i_i_057_i_i_1_2_1_2_fu_2160_p3 = ((tmp_203_2_1_2_fu_2156_p2)? ap_reg_ppstg_src_kernel_win_2_val_1_1_load_reg_3291_pp0_it9: temp_0_i_i_i_057_i_i_1_2_1_1_reg_3324);
assign temp_0_i_i_i_057_i_i_1_2_1_fu_2098_p3 = ((tmp_203_2_1_reg_3307)? src_kernel_win_2_val_1_2_load_reg_3297: temp_0_i_i_i_057_i_i_1_2_0_2_reg_3302);
assign temp_0_i_i_i_057_i_i_1_2_2_1_fu_2228_p3 = ((tmp_203_2_2_1_fu_2223_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it10: temp_0_i_i_i_057_i_i_1_2_2_fu_2218_p3);
assign temp_0_i_i_i_057_i_i_1_2_2_fu_2218_p3 = ((tmp_203_2_2_reg_3370)? src_kernel_win_2_val_0_2_load_reg_3360: temp_0_i_i_i_057_i_i_1_2_1_2_reg_3365);
assign tmp_146_1_fu_1316_p0 = $signed(x_1_reg_2891);
assign tmp_146_1_fu_1316_p1 = $unsigned(tmp_146_1_fu_1316_p0);
assign tmp_146_2_fu_1330_p0 = $signed(x_2_reg_2905);
assign tmp_146_2_fu_1330_p1 = $unsigned(tmp_146_2_fu_1330_p0);
assign tmp_148_2_fu_1018_p2 = ($signed(ImagLoc_y_fu_990_p2) < $signed(ref_reg_2658)? 1'b1: 1'b0);
assign tmp_153_1_fu_1167_p0 = ImagLoc_x_cast_fu_1098_p1;
assign tmp_153_1_fu_1167_p2 = ($signed(tmp_153_1_fu_1167_p0) < $signed(cols_cast2_reg_2618)? 1'b1: 1'b0);
assign tmp_153_2_fu_1210_p0 = ImagLoc_x_cast_fu_1098_p1;
assign tmp_153_2_fu_1210_p2 = ($signed(tmp_153_2_fu_1210_p0) < $signed(cols_cast2_reg_2618)? 1'b1: 1'b0);
assign tmp_156_0_pr1_phi_fu_563_p8 = ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1;
assign tmp_156_0_pr_phi_fu_622_p8 = ap_reg_phiprechg_tmp_156_0_pr_reg_618pp0_it2;
assign tmp_156_1_fu_1186_p2 = ($signed(ImagLoc_x_fu_1092_p2) < $signed(tmp_s_reg_2635)? 1'b1: 1'b0);
assign tmp_156_1_pr1_phi_fu_583_p8 = ap_reg_phiprechg_tmp_156_1_pr1_reg_578pp0_it1;
assign tmp_156_1_pr_phi_fu_638_p8 = ap_reg_phiprechg_tmp_156_1_pr_reg_634pp0_it2;
assign tmp_156_2_fu_1229_p2 = ($signed(ImagLoc_x_fu_1092_p2) < $signed(tmp_s_reg_2635)? 1'b1: 1'b0);
assign tmp_156_2_pr1_phi_fu_603_p8 = ap_reg_phiprechg_tmp_156_2_pr1_reg_598pp0_it1;
assign tmp_156_2_pr_phi_fu_654_p8 = ap_reg_phiprechg_tmp_156_2_pr_reg_650pp0_it2;
assign tmp_203_0_0_1_fu_1699_p2 = (src_kernel_win_0_val_2_1_fu_134 < src_kernel_win_0_val_2_2_fu_150? 1'b1: 1'b0);
assign tmp_203_0_0_2_fu_1974_p2 = (src_kernel_win_0_val_2_1_fu_134 < temp_0_i_i_i_057_i_i_1_0_0_1_reg_3213? 1'b1: 1'b0);
assign tmp_203_0_1_1_fu_2069_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3178_pp0_it8 < temp_0_i_i_i_057_i_i_1_0_1_fu_2064_p3? 1'b1: 1'b0);
assign tmp_203_0_1_2_fu_2118_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_load_reg_3237_pp0_it9 < temp_0_i_i_i_057_i_i_1_0_1_1_reg_3312? 1'b1: 1'b0);
assign tmp_203_0_1_fu_1986_p2 = (src_kernel_win_0_val_1_2_fu_142 < temp_0_i_i_i_057_i_i_1_0_0_2_fu_1979_p3? 1'b1: 1'b0);
assign tmp_203_0_2_1_fu_2189_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3171_pp0_it10 < temp_0_i_i_i_057_i_i_1_0_2_fu_2184_p3? 1'b1: 1'b0);
assign tmp_203_0_2_2_fu_2235_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_load_reg_3231_pp0_it11 < temp_0_i_i_i_057_i_i_1_0_2_1_reg_3375? 1'b1: 1'b0);
assign tmp_203_0_2_fu_2128_p2 = (src_kernel_win_0_val_0_2_fu_126 < temp_0_i_i_i_057_i_i_1_0_1_2_fu_2122_p3? 1'b1: 1'b0);
assign tmp_203_1_0_1_fu_1816_p2 = (src_kernel_win_1_val_2_1_fu_170 < src_kernel_win_1_val_2_2_fu_186? 1'b1: 1'b0);
assign tmp_203_1_0_2_fu_2004_p2 = (src_kernel_win_1_val_2_1_fu_170 < temp_0_i_i_i_057_i_i_1_1_0_1_reg_3219? 1'b1: 1'b0);
assign tmp_203_1_1_1_fu_2086_p2 = (ap_reg_ppstg_src_kernel_win_1_val_1_1_12_reg_3192_pp0_it8 < temp_0_i_i_i_057_i_i_1_1_1_fu_2081_p3? 1'b1: 1'b0);
assign tmp_203_1_1_2_fu_2137_p2 = (ap_reg_ppstg_src_kernel_win_1_val_1_1_load_reg_3264_pp0_it9 < temp_0_i_i_i_057_i_i_1_1_1_1_reg_3318? 1'b1: 1'b0);
assign tmp_203_1_1_fu_2016_p2 = (src_kernel_win_1_val_1_2_fu_178 < temp_0_i_i_i_057_i_i_1_1_0_2_fu_2009_p3? 1'b1: 1'b0);
assign tmp_203_1_2_1_fu_2206_p2 = (ap_reg_ppstg_src_kernel_win_1_val_0_1_12_reg_3185_pp0_it10 < temp_0_i_i_i_057_i_i_1_1_2_fu_2201_p3? 1'b1: 1'b0);
assign tmp_203_1_2_2_fu_2246_p2 = (ap_reg_ppstg_src_kernel_win_1_val_0_1_load_reg_3258_pp0_it11 < temp_0_i_i_i_057_i_i_1_1_2_1_reg_3381? 1'b1: 1'b0);
assign tmp_203_1_2_fu_2147_p2 = (src_kernel_win_1_val_0_2_fu_162 < temp_0_i_i_i_057_i_i_1_1_1_2_fu_2141_p3? 1'b1: 1'b0);
assign tmp_203_2_0_1_fu_1933_p2 = (src_kernel_win_2_val_2_1_fu_206 < src_kernel_win_2_val_2_2_fu_222? 1'b1: 1'b0);
assign tmp_203_2_0_2_fu_2034_p2 = (src_kernel_win_2_val_2_1_fu_206 < temp_0_i_i_i_057_i_i_1_2_0_1_reg_3225? 1'b1: 1'b0);
assign tmp_203_2_1_1_fu_2103_p2 = (ap_reg_ppstg_src_kernel_win_2_val_1_1_12_reg_3206_pp0_it8 < temp_0_i_i_i_057_i_i_1_2_1_fu_2098_p3? 1'b1: 1'b0);
assign tmp_203_2_1_2_fu_2156_p2 = (ap_reg_ppstg_src_kernel_win_2_val_1_1_load_reg_3291_pp0_it9 < temp_0_i_i_i_057_i_i_1_2_1_1_reg_3324? 1'b1: 1'b0);
assign tmp_203_2_1_fu_2046_p2 = (src_kernel_win_2_val_1_2_fu_214 < temp_0_i_i_i_057_i_i_1_2_0_2_fu_2039_p3? 1'b1: 1'b0);
assign tmp_203_2_2_1_fu_2223_p2 = (ap_reg_ppstg_src_kernel_win_2_val_0_1_12_reg_3199_pp0_it10 < temp_0_i_i_i_057_i_i_1_2_2_fu_2218_p3? 1'b1: 1'b0);
assign tmp_203_2_2_2_fu_2257_p2 = (ap_reg_ppstg_src_kernel_win_2_val_0_1_load_reg_3285_pp0_it11 < temp_0_i_i_i_057_i_i_1_2_2_1_reg_3387? 1'b1: 1'b0);
assign tmp_203_2_2_fu_2166_p2 = (src_kernel_win_2_val_0_2_fu_198 < temp_0_i_i_i_057_i_i_1_2_1_2_fu_2160_p3? 1'b1: 1'b0);
assign tmp_25_fu_973_p2 = (tmp_31_cast_fu_969_p1 < heightloop_reg_2625? 1'b1: 1'b0);
assign tmp_29_fu_984_p2 = (p_012_0_i_i_reg_536 > ap_const_lv12_4? 1'b1: 1'b0);
assign tmp_31_cast_fu_969_p1 = $unsigned(p_012_0_i_i_reg_536);
assign tmp_31_fu_996_p2 = ($signed(ImagLoc_y_fu_990_p2) < $signed(13'b1111111111111)? 1'b1: 1'b0);
assign tmp_32_fu_1060_p2 = (tmp_36_cast_fu_1056_p1 < widthloop_reg_2630? 1'b1: 1'b0);
assign tmp_34_fu_1302_p0 = $signed(x_reg_2877);
assign tmp_34_fu_1302_p1 = $unsigned(tmp_34_fu_1302_p0);
assign tmp_35_fu_1124_p0 = ImagLoc_x_cast_fu_1098_p1;
assign tmp_35_fu_1124_p2 = ($signed(tmp_35_fu_1124_p0) < $signed(cols_cast2_reg_2618)? 1'b1: 1'b0);
assign tmp_36_cast_fu_1056_p1 = $unsigned(p_025_0_i_i_reg_547);
assign tmp_36_fu_1143_p2 = ($signed(ImagLoc_x_fu_1092_p2) < $signed(tmp_s_reg_2635)? 1'b1: 1'b0);
assign tmp_57_fu_965_p1 = ref_fu_959_p2[1:0];
assign tmp_58_fu_1002_p4 = {{ImagLoc_y_fu_990_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tmp_60_fu_1071_p4 = {{p_025_0_i_i_reg_547[ap_const_lv32_B : ap_const_lv32_1]}};
assign tmp_61_fu_1102_p1 = ImagLoc_x_fu_1092_p2[1:0];
assign tmp_62_fu_1275_p1 = grp_borderInterpolate_fu_757_ap_return[1:0];
assign tmp_63_fu_1110_p3 = ImagLoc_x_fu_1092_p2[ap_const_lv32_C];
assign tmp_65_fu_1400_p1 = grp_borderInterpolate_fu_781_ap_return[1:0];
assign tmp_66_fu_1404_p1 = grp_borderInterpolate_fu_789_ap_return[1:0];
assign tmp_67_fu_1263_p1 = grp_borderInterpolate_fu_733_ap_return[1:0];
assign tmp_69_fu_1283_p1 = grp_borderInterpolate_fu_765_ap_return[1:0];
assign tmp_70_fu_1153_p3 = ImagLoc_x_fu_1092_p2[ap_const_lv32_C];
assign tmp_72_fu_1458_p1 = grp_borderInterpolate_fu_797_ap_return[1:0];
assign tmp_73_fu_1462_p1 = grp_borderInterpolate_fu_805_ap_return[1:0];
assign tmp_74_fu_1267_p1 = grp_borderInterpolate_fu_741_ap_return[1:0];
assign tmp_76_fu_1291_p1 = grp_borderInterpolate_fu_773_ap_return[1:0];
assign tmp_77_fu_1196_p3 = ImagLoc_x_fu_1092_p2[ap_const_lv32_C];
assign tmp_79_fu_1516_p1 = grp_borderInterpolate_fu_813_ap_return[1:0];
assign tmp_80_fu_1520_p1 = grp_borderInterpolate_fu_821_ap_return[1:0];
assign tmp_81_fu_1271_p1 = grp_borderInterpolate_fu_749_ap_return[1:0];
assign tmp_fu_949_p1 = p_src_cols_V_read[1:0];
assign tmp_s_fu_943_p2 = (cols_cast_fu_927_p1 + ap_const_lv13_1FFD);
assign widthloop_fu_937_p2 = (cols_cast_fu_927_p1 + ap_const_lv13_2);
assign y_2_2_1_fu_1050_p2 = (tmp_31_cast_fu_969_p1 + ap_const_lv13_1FFA);
assign y_2_2_fu_1044_p2 = (tmp_31_cast_fu_969_p1 + ap_const_lv13_1FFB);
always @ (posedge ap_clk)
begin
    cols_cast2_reg_2618[13:12] <= 2'b00;
end



endmodule //Erode_32_32_1080_1920_s

