#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Oct 25 15:56:28 2018
# Process ID: 27271
# Current directory: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/top.vds
# Journal file: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7vx690tffg1761-3
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/identifier_ip/identifier_ip.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in -390 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27278 
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:67]
WARNING: [Synth 8-2306] macro REG_ID_DEFAULT redefined [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_cpu_regs_defines.v:44]
WARNING: [Synth 8-2306] macro REG_PKTIN_ADDR redefined [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_cpu_regs_defines.v:75]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1262.758 ; gain = 332.293 ; free physical = 57739 ; free virtual = 126386
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:43]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:432]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (4#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'axi_clocking' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/axi_clocking.v:44]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (5#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_ip' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.v:70]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_ip_clk_wiz' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v:68]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v:124]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (8#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (9#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_ip_clk_wiz' (10#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_ip' (11#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.v:70]
INFO: [Synth 8-256] done synthesizing module 'axi_clocking' (12#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/axi_clocking.v:44]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_ip' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/synth/proc_sys_reset_ip.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/synth/proc_sys_reset_ip.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (13#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (14#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (15#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (16#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (17#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (18#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_ip' (19#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/synth/proc_sys_reset_ip.vhd:71]
INFO: [Synth 8-638] synthesizing module 'nf_datapath' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/nf_datapath.v:44]
INFO: [Synth 8-638] synthesizing module 'parser' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser.v:28]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo' (20#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo' (21#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser.v:239]
INFO: [Synth 8-638] synthesizing module 'parser_cpu_regs' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser_cpu_regs.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser_cpu_regs.v:308]
INFO: [Synth 8-256] done synthesizing module 'parser_cpu_regs' (22#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser_cpu_regs.v:42]
WARNING: [Synth 8-3848] Net nearly_full in module/entity parser does not have driver. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser.v:197]
INFO: [Synth 8-256] done synthesizing module 'parser' (23#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser.v:28]
INFO: [Synth 8-256] done synthesizing module 'nf_datapath' (24#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/nf_datapath.v:44]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_0_tdata' does not match port width (256) of module 'nf_datapath' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:606]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_0_tkeep' does not match port width (32) of module 'nf_datapath' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:607]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_0_tuser' does not match port width (128) of module 'nf_datapath' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:608]
INFO: [Synth 8-638] synthesizing module 'control_sub' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:13]
INFO: [Synth 8-638] synthesizing module 'dma_sub_imp_ETY9Q3' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:3121]
INFO: [Synth 8-638] synthesizing module 'control_sub_axi_clock_converter_0_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axi_clock_converter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axi_clock_converter_0_0' (25#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axi_clock_converter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_clock_converter_0' of module 'control_sub_axi_clock_converter_0_0' requires 42 connections, but only 40 given [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4046]
INFO: [Synth 8-638] synthesizing module 'control_sub_axi_interconnect_0_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:953]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CKXUZB' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4591]
INFO: [Synth 8-638] synthesizing module 'control_sub_m00_data_fifo_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m00_data_fifo_0' (26#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CKXUZB' (27#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4591]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_DJHRIH' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5065]
INFO: [Synth 8-638] synthesizing module 'control_sub_m01_data_fifo_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m01_data_fifo_0' (28#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_DJHRIH' (29#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5065]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_L1EJCA' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5407]
INFO: [Synth 8-638] synthesizing module 'control_sub_m02_data_fifo_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m02_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m02_data_fifo_0' (30#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m02_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_L1EJCA' (31#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5407]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1MTZV90' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5617]
INFO: [Synth 8-638] synthesizing module 'control_sub_m03_data_fifo_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m03_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m03_data_fifo_0' (32#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m03_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1MTZV90' (33#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5617]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1GP65RG' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5827]
INFO: [Synth 8-638] synthesizing module 'control_sub_m04_data_fifo_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m04_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m04_data_fifo_0' (34#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m04_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1GP65RG' (35#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5827]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_9HOIEQ' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6037]
INFO: [Synth 8-638] synthesizing module 'control_sub_m05_data_fifo_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m05_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m05_data_fifo_0' (36#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m05_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_9HOIEQ' (37#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6037]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_OQNG0H' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6247]
INFO: [Synth 8-638] synthesizing module 'control_sub_m06_data_fifo_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m06_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m06_data_fifo_0' (38#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m06_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_OQNG0H' (39#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6247]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1J7605R' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6457]
INFO: [Synth 8-638] synthesizing module 'control_sub_m07_data_fifo_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m07_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m07_data_fifo_0' (40#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m07_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1J7605R' (41#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6457]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_12JE735' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6667]
INFO: [Synth 8-638] synthesizing module 'control_sub_m08_data_fifo_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m08_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_m08_data_fifo_0' (42#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_m08_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_12JE735' (43#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6667]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IM4VT3' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7888]
INFO: [Synth 8-638] synthesizing module 'control_sub_auto_cc_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_auto_cc_0' (44#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_auto_cc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_s00_data_fifo_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_s00_data_fifo_0' (45#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IM4VT3' (46#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7888]
INFO: [Synth 8-638] synthesizing module 'control_sub_s00_mmu_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_s00_mmu_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_s00_mmu_0' (47#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_s00_mmu_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_xbar_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_xbar_0' (48#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axi_interconnect_0_0' (49#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:953]
INFO: [Synth 8-638] synthesizing module 'control_sub_axis_dwidth_dma_rx_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axis_dwidth_dma_rx_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axis_dwidth_dma_rx_0' (50#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axis_dwidth_dma_rx_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_axis_dwidth_dma_tx_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axis_dwidth_dma_tx_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axis_dwidth_dma_tx_0' (51#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axis_dwidth_dma_tx_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_axis_fifo_10g_rx_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axis_fifo_10g_rx_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axis_fifo_10g_rx_0' (52#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axis_fifo_10g_rx_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_fifo_10g_rx' of module 'control_sub_axis_fifo_10g_rx_0' requires 19 connections, but only 16 given [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4330]
INFO: [Synth 8-638] synthesizing module 'control_sub_axis_fifo_10g_tx_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axis_fifo_10g_tx_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axis_fifo_10g_tx_0' (53#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axis_fifo_10g_tx_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_fifo_10g_tx' of module 'control_sub_axis_fifo_10g_tx_0' requires 19 connections, but only 16 given [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4347]
INFO: [Synth 8-638] synthesizing module 'control_sub_nf_riffa_dma_1_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_nf_riffa_dma_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_nf_riffa_dma_1_0' (54#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_nf_riffa_dma_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'nf_riffa_dma_1' of module 'control_sub_nf_riffa_dma_1_0' requires 133 connections, but only 132 given [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4364]
INFO: [Synth 8-638] synthesizing module 'control_sub_pcie3_7x_1_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_pcie3_7x_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_pcie3_7x_1_0' (55#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_pcie3_7x_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pcie3_7x_1' of module 'control_sub_pcie3_7x_1_0' requires 90 connections, but only 88 given [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4497]
INFO: [Synth 8-638] synthesizing module 'control_sub_pcie_reset_inv_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_pcie_reset_inv_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_pcie_reset_inv_0' (56#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_pcie_reset_inv_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dma_sub_imp_ETY9Q3' (57#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:3121]
INFO: [Synth 8-638] synthesizing module 'nf_mbsys_imp_UPW3WD' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7557]
INFO: [Synth 8-638] synthesizing module 'control_sub_axi_iic_0_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axi_iic_0_0' (58#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_axi_uartlite_0_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_axi_uartlite_0_0' (59#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_clk_wiz_1_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'control_sub_clk_wiz_1_0' (60#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'mbsys_imp_PO32LV' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6877]
INFO: [Synth 8-638] synthesizing module 'control_sub_mdm_1_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_mdm_1_0' (61#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_microblaze_0_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_microblaze_0_0' (62#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_microblaze_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_microblaze_0_axi_intc_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_microblaze_0_axi_intc_0' (63#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_microblaze_0_axi_periph_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:2527]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_M3U6M4' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4801]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_M3U6M4' (64#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4801]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1LUAMW2' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4933]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1LUAMW2' (65#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4933]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1BK5AWX' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5275]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1BK5AWX' (66#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5275]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_19EXVQK' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7742]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_19EXVQK' (67#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7742]
INFO: [Synth 8-638] synthesizing module 'control_sub_xbar_1' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_xbar_1' (68#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'control_sub_xbar_1' requires 40 connections, but only 38 given [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:3080]
INFO: [Synth 8-256] done synthesizing module 'control_sub_microblaze_0_axi_periph_0' (69#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:2527]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_106435D' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7323]
INFO: [Synth 8-638] synthesizing module 'control_sub_dlmb_bram_if_cntlr_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_dlmb_bram_if_cntlr_0' (70#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_dlmb_v10_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_dlmb_v10_0' (71#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'control_sub_dlmb_v10_0' requires 25 connections, but only 24 given [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7469]
INFO: [Synth 8-638] synthesizing module 'control_sub_ilmb_bram_if_cntlr_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_ilmb_bram_if_cntlr_0' (72#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_ilmb_v10_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_ilmb_v10_0' (73#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'control_sub_ilmb_v10_0' requires 25 connections, but only 24 given [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7515]
INFO: [Synth 8-638] synthesizing module 'control_sub_lmb_bram_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_lmb_bram_0' (74#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_106435D' (75#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7323]
INFO: [Synth 8-638] synthesizing module 'control_sub_microblaze_0_xlconcat_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_microblaze_0_xlconcat_0' (76#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'control_sub_rst_clk_wiz_1_100M_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'control_sub_rst_clk_wiz_1_100M_0' (77#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/realtime/control_sub_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'control_sub_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7311]
INFO: [Synth 8-256] done synthesizing module 'mbsys_imp_PO32LV' (78#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6877]
INFO: [Synth 8-256] done synthesizing module 'nf_mbsys_imp_UPW3WD' (79#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7557]
INFO: [Synth 8-256] done synthesizing module 'control_sub' (80#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:13]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_shared_ip' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_shared_ip/synth/nf_10g_interface_shared_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_shared' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared.v:38]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_shared_block' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_block.v:35]
INFO: [Synth 8-638] synthesizing module 'axi_10g_ethernet_shared' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/synth/axi_10g_ethernet_shared.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/hdl/bd_a1aa.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_dcm_locked_driver_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_2/sim/bd_a1aa_dcm_locked_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (81#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_dcm_locked_driver_0' (82#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_2/sim/bd_a1aa_dcm_locked_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_pma_pmd_type_driver_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_3/sim/bd_a1aa_pma_pmd_type_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (82#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_pma_pmd_type_driver_0' (83#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_3/sim/bd_a1aa_pma_pmd_type_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xmac_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xmac_0_block' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xmac_0_block' (113#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xmac_0' (114#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_support' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_support.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_gt_common' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gt_common.v:58]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:5668]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (115#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:5668]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_gt_common' (116#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gt_common.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_shared_clock_and_reset' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_shared_clock_and_reset.v:59]
INFO: [Synth 8-638] synthesizing module 'IBUF__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF__parameterized0' (116#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'IBUF__parameterized1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF__parameterized1' (116#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2__parameterized0' (116#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:72]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst' (117#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized0' (117#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_shared_clock_and_reset' (118#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_shared_clock_and_reset.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_block' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_block.v:59]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_block.v:199]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_block.v:201]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_local_clock_and_reset' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_sim_speedup_controller' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (119#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-638] synthesizing module 'LDCE' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19915]
INFO: [Synth 8-256] done synthesizing module 'LDCE' (120#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19915]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_sim_speedup_controller' (121#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized1' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized1' (121#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer.v:59]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer.v:68]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer.v:68]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer' (122#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_local_clock_and_reset' (123#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (126#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized2' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized2' (168#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized3' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized3' (168#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized4' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_ff_synchronizer_rst__parameterized4' (168#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_cable_pull_logic' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_cable_pull_logic.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_cable_pull_logic' (169#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_cable_pull_logic.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_multi_GT' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_GT' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4834]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (170#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4834]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_GT' (171#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_multi_GT' (172#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_block' (173#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_block.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0_support' (174#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_support.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa_xpcs_0' (175#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'bd_a1aa' (176#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/hdl/bd_a1aa.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_10g_ethernet_shared' (177#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/synth/axi_10g_ethernet_shared.v:58]
WARNING: [Synth 8-350] instance 'axi_10g_ethernet_i' of module 'axi_10g_ethernet_shared' requires 51 connections, but only 50 given [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_block.v:145]
INFO: [Synth 8-638] synthesizing module 'inverter_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/inverter_0/synth/inverter_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/inverter_0/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/inverter_0/synth/inverter_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/inverter_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (178#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/inverter_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'inverter_0' (179#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/inverter_0/synth/inverter_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'nf_10g_attachment' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_attachment.v:39]
INFO: [Synth 8-638] synthesizing module 'data_sync_block' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/data_synch.v:32]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/data_synch.v:41]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/data_synch.v:41]
INFO: [Synth 8-256] done synthesizing module 'data_sync_block' (180#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/data_synch.v:32]
INFO: [Synth 8-638] synthesizing module 'rx_queue' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/rx_queue.v:36]
INFO: [Synth 8-638] synthesizing module 'FIFO36E1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-256] done synthesizing module 'FIFO36E1' (181#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_1_9' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/synth/fifo_generator_1_9.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_3' declared at '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_3' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/synth/fifo_generator_1_9.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_1_9' (208#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/synth/fifo_generator_1_9.vhd:73]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/rx_queue.v:175]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/rx_queue.v:247]
INFO: [Synth 8-256] done synthesizing module 'rx_queue' (209#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/rx_queue.v:36]
INFO: [Synth 8-638] synthesizing module 'nf_axis_converter' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_axis_converter.v:53]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized0' (209#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized0' (209#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized1' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized1' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized1' (209#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized1' (209#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-256] done synthesizing module 'nf_axis_converter' (210#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_axis_converter.v:53]
INFO: [Synth 8-638] synthesizing module 'nf_axis_converter__parameterized0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_axis_converter.v:53]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized2' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized2' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized2' (210#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized2' (210#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo__parameterized3' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-638] synthesizing module 'small_fifo__parameterized3' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'small_fifo__parameterized3' (210#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:44]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo__parameterized3' (210#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [Synth 8-256] done synthesizing module 'nf_axis_converter__parameterized0' (210#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_axis_converter.v:53]
INFO: [Synth 8-638] synthesizing module 'tx_queue' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/tx_queue.v:36]
INFO: [Synth 8-638] synthesizing module 'FIFO36E1__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-256] done synthesizing module 'FIFO36E1__parameterized0' (210#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4497]
INFO: [Synth 8-226] default block is never used [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/tx_queue.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/tx_queue.v:267]
INFO: [Synth 8-256] done synthesizing module 'tx_queue' (211#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/tx_queue.v:36]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_attachment' (212#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_attachment.v:39]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_status' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/synth/fifo_generator_status.vhd:72]
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_3' declared at '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_3' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/synth/fifo_generator_status.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_status' (213#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/synth/fifo_generator_status.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_shared_block' (214#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_block.v:35]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_shared_cpu_regs' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_cpu_regs.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_cpu_regs.v:322]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_shared_cpu_regs' (215#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared_cpu_regs.v:42]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_shared' (216#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared.v:38]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_shared_ip' (217#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_shared_ip/synth/nf_10g_interface_shared_ip.v:56]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tdata' does not match port width (256) of module 'nf_10g_interface_shared_ip' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:948]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tkeep' does not match port width (32) of module 'nf_10g_interface_shared_ip' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:949]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tuser' does not match port width (128) of module 'nf_10g_interface_shared_ip' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:950]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_ip' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/synth/nf_10g_interface_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface.v:35]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_block' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_block.v:35]
INFO: [Synth 8-638] synthesizing module 'axi_10g_ethernet_nonshared' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/synth/axi_10g_ethernet_nonshared.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/hdl/bd_7ad4.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_dcm_locked_driver_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/sim/bd_7ad4_dcm_locked_driver_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_dcm_locked_driver_0' (218#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/sim/bd_7ad4_dcm_locked_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_pma_pmd_type_driver_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_3/sim/bd_7ad4_pma_pmd_type_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (218#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_2/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_pma_pmd_type_driver_0' (219#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_3/sim/bd_7ad4_pma_pmd_type_driver_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xmac_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xmac_0_block' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xmac_0_block' (221#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xmac_0' (222#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_block' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_block.v:59]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_block.v:199]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_block.v:201]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_local_clock_and_reset' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_sim_speedup_controller' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_sim_speedup_controller.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_sim_speedup_controller' (223#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:72]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst' (224#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized0' (224#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer.v:59]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer.v:68]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer.v:68]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer' (225#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_local_clock_and_reset' (226#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized1' (226#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized2' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized2' (226#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized3' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_ff_synchronizer_rst__parameterized3' (226#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_cable_pull_logic' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_cable_pull_logic.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_cable_pull_logic' (227#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_cable_pull_logic.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_multi_GT' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_GT' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_GT' (228#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_multi_GT' (229#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0_block' (230#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_block.v:59]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4_xpcs_0' (231#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'bd_7ad4' (232#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/hdl/bd_7ad4.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_10g_ethernet_nonshared' (233#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/synth/axi_10g_ethernet_nonshared.v:58]
WARNING: [Synth 8-689] width (2) of port connection 'mac_status_vector' does not match port width (3) of module 'axi_10g_ethernet_nonshared' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_block.v:164]
WARNING: [Synth 8-350] instance 'axi_10g_ethernet_i' of module 'axi_10g_ethernet_nonshared' requires 51 connections, but only 50 given [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_block.v:148]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_block' (234#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_block.v:35]
INFO: [Synth 8-638] synthesizing module 'nf_10g_interface_cpu_regs' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_cpu_regs.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_cpu_regs.v:322]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_cpu_regs' (235#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface_cpu_regs.v:42]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface' (236#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface.v:35]
INFO: [Synth 8-256] done synthesizing module 'nf_10g_interface_ip' (237#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/synth/nf_10g_interface_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'identifier_ip' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/identifier_ip/synth/identifier_ip.vhd:83]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_5' declared at '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_5' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/identifier_ip/synth/identifier_ip.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'identifier_ip' (245#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/identifier_ip/synth/identifier_ip.vhd:83]
WARNING: [Synth 8-689] width (12) of port connection 's_axi_awaddr' does not match port width (32) of module 'identifier_ip' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:1230]
WARNING: [Synth 8-689] width (12) of port connection 's_axi_araddr' does not match port width (32) of module 'identifier_ip' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:1240]
WARNING: [Synth 8-3848] Net axis_dma_i_tready in module/entity top does not have driver. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:206]
WARNING: [Synth 8-3848] Net axis_dma_o_tdata in module/entity top does not have driver. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:210]
WARNING: [Synth 8-3848] Net axis_dma_o_tkeep in module/entity top does not have driver. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:211]
WARNING: [Synth 8-3848] Net axis_dma_o_tlast in module/entity top does not have driver. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:212]
WARNING: [Synth 8-3848] Net axis_dma_o_tuser in module/entity top does not have driver. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:214]
WARNING: [Synth 8-3848] Net axis_dma_o_tvalid in module/entity top does not have driver. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:215]
INFO: [Synth 8-256] done synthesizing module 'top' (246#1) [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:43]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_RLAST
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_R_LAST_INT
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design blk_mem_axi_read_fsm has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARSIZE[2]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARSIZE[1]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARSIZE[0]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARBURST[1]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARBURST[0]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARID[3]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARID[2]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARID[1]
WARNING: [Synth 8-3331] design blk_mem_axi_read_wrapper has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port DINB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1638.758 ; gain = 708.293 ; free physical = 57365 ; free virtual = 126007
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin arbiter_cpu_regs_inst:cpu_resetn_soft to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser.v:306]
WARNING: [Synth 8-3295] tying undriven pin nf_10g_interface_shared_cpu_regs_inst:cpu_resetn_soft to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_shared_ip/hdl/nf_10g_interface_shared.v:263]
WARNING: [Synth 8-3295] tying undriven pin nf_10g_interface_cpu_regs_inst:cpu_resetn_soft to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/nf_10g_interface_ip/hdl/nf_10g_interface.v:261]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_arready to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_awready to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_bresp[1] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_bresp[0] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_bvalid to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[31] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[30] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[29] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[28] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[27] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[26] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[25] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[24] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[23] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[22] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[21] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[20] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[19] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[18] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[17] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[16] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[15] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[14] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[13] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[12] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[11] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[10] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[9] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[8] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[7] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[6] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[5] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[4] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[3] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[2] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[1] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rdata[0] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rresp[1] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rresp[0] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_rvalid to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M04_AXI_wready to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_arready to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_awready to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_bresp[1] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_bresp[0] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_bvalid to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[31] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[30] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[29] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[28] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[27] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[26] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[25] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[24] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[23] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[22] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[21] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[20] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[19] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[18] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[17] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[16] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[15] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[14] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[13] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[12] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[11] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[10] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[9] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[8] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[7] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[6] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[5] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[4] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[3] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[2] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[1] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rdata[0] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rresp[1] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rresp[0] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_rvalid to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M05_AXI_wready to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_arready to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_awready to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_bresp[1] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_bresp[0] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_bvalid to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_rdata[31] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_rdata[30] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_rdata[29] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_rdata[28] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_rdata[27] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_rdata[26] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_rdata[25] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_rdata[24] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_rdata[23] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
WARNING: [Synth 8-3295] tying undriven pin control_sub_i:M06_AXI_rdata[22] to constant 0 [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/hdl/top.v:697]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1638.758 ; gain = 708.293 ; free physical = 57365 ; free virtual = 126006
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_auto_cc_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:8078]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axi_clock_converter_0_0' instantiated as 'control_sub_i/dma_sub/axi_clock_converter_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4046]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axi_iic_0_0' instantiated as 'control_sub_i/nf_mbsys/axi_iic_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7643]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axi_uartlite_0_0' instantiated as 'control_sub_i/nf_mbsys/axi_uartlite_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7671]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axis_dwidth_dma_rx_0' instantiated as 'control_sub_i/dma_sub/axis_dwidth_dma_rx' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4300]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axis_dwidth_dma_tx_0' instantiated as 'control_sub_i/dma_sub/axis_dwidth_dma_tx' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4315]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axis_fifo_10g_rx_0' instantiated as 'control_sub_i/dma_sub/axis_fifo_10g_rx' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4330]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_axis_fifo_10g_tx_0' instantiated as 'control_sub_i/dma_sub/axis_fifo_10g_tx' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4347]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_clk_wiz_1_0' instantiated as 'control_sub_i/nf_mbsys/clk_wiz_1' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7694]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_dlmb_bram_if_cntlr_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7448]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_dlmb_v10_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_v10' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7469]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_ilmb_bram_if_cntlr_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7494]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_ilmb_v10_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_v10' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7515]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_lmb_bram_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7540]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m00_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m00_couplers/m00_data_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4758]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m01_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m01_couplers/m01_data_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5232]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m02_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m02_couplers/m02_data_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5574]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m03_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m03_couplers/m03_data_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5784]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m04_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m04_couplers/m04_data_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:5994]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m05_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m05_couplers/m05_data_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6204]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m06_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m06_couplers/m06_data_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6414]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m07_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m07_couplers/m07_data_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6624]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_m08_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/m08_couplers/m08_data_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:6834]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_mdm_1_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/mdm_1' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7112]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_microblaze_0_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7125]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_microblaze_0_axi_intc_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7178]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_microblaze_0_xlconcat_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_xlconcat' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7307]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_nf_riffa_dma_1_0' instantiated as 'control_sub_i/dma_sub/nf_riffa_dma_1' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4364]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_pcie3_7x_1_0' instantiated as 'control_sub_i/dma_sub/pcie3_7x_1' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4497]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_pcie_reset_inv_0' instantiated as 'control_sub_i/dma_sub/pcie_reset_inv' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:4586]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_rst_clk_wiz_1_100M_0' instantiated as 'control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:7311]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_s00_data_fifo_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/s00_data_fifo' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:8121]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_s00_mmu_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/s00_mmu' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:2443]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_xbar_0' instantiated as 'control_sub_i/dma_sub/axi_interconnect_0/xbar' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:2484]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'control_sub_xbar_1' instantiated as 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/bd/control_sub/hdl/control_sub.v:3080]
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp/control_sub_xbar_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp/control_sub_xbar_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/xbar'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_2/control_sub_pcie_reset_inv_0_in_context.xdc] for cell 'control_sub_i/dma_sub/pcie_reset_inv'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_2/control_sub_pcie_reset_inv_0_in_context.xdc] for cell 'control_sub_i/dma_sub/pcie_reset_inv'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_3/control_sub_axis_dwidth_dma_tx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_dwidth_dma_tx'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_3/control_sub_axis_dwidth_dma_tx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_dwidth_dma_tx'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_4/control_sub_axis_dwidth_dma_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_dwidth_dma_rx'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_4/control_sub_axis_dwidth_dma_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_dwidth_dma_rx'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_5/control_sub_axis_fifo_10g_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_rx'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_5/control_sub_axis_fifo_10g_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_rx'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_6/control_sub_axis_fifo_10g_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_tx'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_6/control_sub_axis_fifo_10g_rx_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axis_fifo_10g_tx'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_7/control_sub_nf_riffa_dma_1_0_in_context.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_7/control_sub_nf_riffa_dma_1_0_in_context.xdc] for cell 'control_sub_i/dma_sub/nf_riffa_dma_1'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_8/control_sub_axi_clock_converter_0_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_clock_converter_0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_8/control_sub_axi_clock_converter_0_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_clock_converter_0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_9/control_sub_pcie3_7x_1_0_in_context.xdc] for cell 'control_sub_i/dma_sub/pcie3_7x_1'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_9/control_sub_pcie3_7x_1_0_in_context.xdc] for cell 'control_sub_i/dma_sub/pcie3_7x_1'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_10/control_sub_axi_iic_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/axi_iic_0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_10/control_sub_axi_iic_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/axi_iic_0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_11/control_sub_axi_uartlite_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/axi_uartlite_0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_11/control_sub_axi_uartlite_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/axi_uartlite_0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_12/control_sub_clk_wiz_1_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/clk_wiz_1'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_12/control_sub_clk_wiz_1_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/clk_wiz_1'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_13/control_sub_mdm_1_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/mdm_1'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_13/control_sub_mdm_1_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/mdm_1'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_14/control_sub_microblaze_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_14/control_sub_microblaze_0_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_15/control_sub_microblaze_0_axi_intc_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_15/control_sub_microblaze_0_axi_intc_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_16/control_sub_xbar_1_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_16/control_sub_xbar_1_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_17/control_sub_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_17/control_sub_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_18/control_sub_ilmb_v10_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_18/control_sub_ilmb_v10_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_19/control_sub_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_19/control_sub_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_20/control_sub_ilmb_v10_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_20/control_sub_ilmb_v10_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_21/control_sub_lmb_bram_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_21/control_sub_lmb_bram_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_22/control_sub_microblaze_0_xlconcat_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_xlconcat'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_22/control_sub_microblaze_0_xlconcat_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/microblaze_0_xlconcat'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_23/control_sub_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_23/control_sub_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_24/control_sub_s00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_24/control_sub_s00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_25/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_25/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m00_couplers/m00_data_fifo'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_26/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m01_couplers/m01_data_fifo'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_26/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m01_couplers/m01_data_fifo'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_27/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m02_couplers/m02_data_fifo'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_27/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m02_couplers/m02_data_fifo'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_28/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m03_couplers/m03_data_fifo'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_28/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m03_couplers/m03_data_fifo'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_29/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m04_couplers/m04_data_fifo'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_29/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m04_couplers/m04_data_fifo'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_30/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m05_couplers/m05_data_fifo'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_30/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m05_couplers/m05_data_fifo'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_31/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m06_couplers/m06_data_fifo'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_31/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m06_couplers/m06_data_fifo'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_32/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m07_couplers/m07_data_fifo'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_32/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m07_couplers/m07_data_fifo'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_33/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m08_couplers/m08_data_fifo'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_33/control_sub_m00_data_fifo_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/m08_couplers/m08_data_fifo'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_34/control_sub_auto_cc_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_34/control_sub_auto_cc_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_35/control_sub_s00_mmu_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_mmu'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/.Xil/Vivado-27271-PRIME/dcp_35/control_sub_s00_mmu_0_in_context.xdc] for cell 'control_sub_i/dma_sub/axi_interconnect_0/s00_mmu'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_0/synth/bd_7ad4_xmac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:70]
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_0/synth/bd_a1aa_xmac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc:71]
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip_board.xdc] for cell 'proc_sys_reset_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip_board.xdc] for cell 'proc_sys_reset_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip.xdc] for cell 'proc_sys_reset_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip.xdc] for cell 'proc_sys_reset_i/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/lib/my_hw/std/constraints/generic_bit.xdc]
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/lib/my_hw/std/constraints/generic_bit.xdc]
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_general.xdc]
WARNING: [Vivado 12-507] No nets matched 'control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_general.xdc:116]
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_general.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_general.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_general.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc]
WARNING: [Vivado 12-584] No ports matched 'sfp2_tx_disable'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'sfp2_tx_disable'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'sfp2_tx_fault'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'sfp2_tx_fault'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'sfp2_tx_abs'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'sfp2_tx_abs'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'sfp3_tx_disable'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'sfp3_tx_disable'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'sfp3_tx_fault'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'sfp3_tx_fault'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'sfp3_tx_abs'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'sfp3_tx_abs'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:82]
WARNING: [Constraints 18-619] A clock with name 'xphy_refclk_p' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'sfp2_tx_led'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'sfp3_tx_led'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'sfp2_rx_led'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'sfp3_rx_led'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:107]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:114]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:115]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:116]
WARNING: [Constraints 18-619] A clock with name 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:117]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*interface_2*gthe2_i/RXOUTCLK'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:118]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*interface_2*gthe2_i/TXOUTCLK'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:119]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*interface_3*gthe2_i/RXOUTCLK'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:120]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*interface_3*gthe2_i/TXOUTCLK'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:121]
WARNING: [Vivado 12-627] No clocks matched 'clk_250mhz_mux_x0y1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:134]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:134]
WARNING: [Vivado 12-627] No clocks matched 'clk_125mhz_x0y1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:134]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:134]
WARNING: [Vivado 12-627] No clocks matched 'clk_125mhz_x0y1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:135]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:135]
WARNING: [Vivado 12-627] No clocks matched 'clk_250mhz_mux_x0y1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:135]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:135]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:137]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:137]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:138]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:138]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:140]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:140]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:141]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:141]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:143]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:143]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:144]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:144]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:146]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:146]
WARNING: [Vivado 12-627] No clocks matched 'userclk1'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:147]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc:147]
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/constraints/nf_sume_10g.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==pswitch_parser_ip || ORIG_REF_NAME==pswitch_parser_ip}'. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc:11]
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_status/fifo_generator_status/fifo_generator_status_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9/fifo_generator_1_9_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0_clocks.xdc] for cell 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst'
Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_late.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Finished Parsing XDC File [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_late.xdc] for cell 'axi_clocking_i/clk_wiz_i/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FDR => FDRE: 12 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 88 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2029.844 ; gain = 2.000 ; free physical = 57102 ; free virtual = 125758
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_clock_converter_0' at clock pin 's_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axis_dwidth_dma_rx' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axis_dwidth_dma_tx' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axis_fifo_10g_rx' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axis_fifo_10g_tx' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/xbar' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m00_couplers/m00_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m01_couplers/m01_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m02_couplers/m02_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m03_couplers/m03_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m04_couplers/m04_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m05_couplers/m05_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m06_couplers/m06_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m07_couplers/m07_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/m08_couplers/m08_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc' at clock pin 'm_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/s00_data_fifo' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 2029.844 ; gain = 1099.379 ; free physical = 57110 ; free virtual = 125756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 2029.844 ; gain = 1099.379 ; free physical = 57110 ; free virtual = 125756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 195).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 207).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 207).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 213).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 213).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 213).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 213).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 219).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 224).
Applied set_property DONT_TOUCH = true for axi_clocking_i/clk_wiz_i/inst. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 236).
Applied set_property DONT_TOUCH = true for proc_sys_reset_i/U0. (constraint file  /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/dont_touch.xdc, line 247).
Applied set_property DONT_TOUCH = true for axi_clocking_i/clk_wiz_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_clock_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m01_couplers/m01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m02_couplers/m02_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m03_couplers/m03_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m04_couplers/m04_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m05_couplers/m05_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m06_couplers/m06_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m07_couplers/m07_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/m08_couplers/m08_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/s00_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axis_dwidth_dma_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axis_dwidth_dma_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axis_fifo_10g_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/axis_fifo_10g_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/nf_riffa_dma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/pcie3_7x_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/dma_sub/pcie_reset_inv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for identifier. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/areset_inverter_shared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/dcm_locked_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/pma_pmd_type_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/tx_abs_inverter_shared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/areset_inverter_nonshared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/dcm_locked_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/pma_pmd_type_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/tx_abs_inverter_nonshared_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_sys_reset_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 2029.844 ; gain = 1099.379 ; free physical = 57110 ; free virtual = 125756
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/proc_sys_reset_ip/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'parser'
INFO: [Synth 8-5544] ROM "seq_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seq_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "col_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_waiting_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_waiting_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_wr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_rd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prev_rd_state_p" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prev_rd_state_i_p" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prev_rd_state_r_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "crc_position_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "insert_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "insert_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "position_final" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_data_d1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_data_d1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_data_d1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_data_d1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_cntl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_cntl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_cntl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_cntl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dic_required" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dic_returned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "local_ifg_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "poss_ifg_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "control_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "final_byte_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "broadcast_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "control_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "final_byte_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_size" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'ten_gig_eth_mac_v15_1_2_pfc_tx_cntl'
INFO: [Synth 8-5544] ROM "pause_req" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pfc_req_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pfc_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_legacy_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_sample_addr_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_tvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_tdata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxc_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxc_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rx_state_validate_lch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "frame_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_detect" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "broadcast_frame" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "control_frame_any_add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pfc_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "special_addr_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "vlan_frame" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "early_truncate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "early_truncate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'pause_state_reg' in module 'ten_gig_eth_mac_v15_1_2_rx_control'
INFO: [Synth 8-5544] ROM "pause_quanta" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_frame_size_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "length_error_non_word_boundary" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "length_error_lt_gt_payload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_frame_size_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "length_error_non_word_boundary" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "length_error_lt_gt_payload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_tlast_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_tlast_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_tkeep" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_tkeep" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_was_v" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_was_v_long" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_was_v" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_was_v_long" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bytes_valid" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "twist" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jam_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_code_c0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_code_c4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_7_tx_pcs_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_7_rx_ber_mon_fsm'
INFO: [Synth 8-5544] ROM "mcp1_ber_count_inc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_ber_test_sh" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_hiber" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mcp1_rx_64_ctrl_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mcp1_rx_64_ctrl_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_rx_64_ctrl_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "IsValidControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IsValidControl6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "DecodeWord" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord5" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "DecodeWord6" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_7_rx_pcs_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_block_count_inc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcp1_rx_ebuff_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v6_0_7_cs_ipif_access'
INFO: [Synth 8-5544] ROM "ipif_rnw" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_cs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "gt_txd_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "gt_txc_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "gearboxslipignorecount" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx_queue__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/small_fifo.v:97]
INFO: [Synth 8-5546] ROM "tkeep_encoded_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx_queue'
INFO: [Synth 8-5546] ROM "tkeep_encoded_i" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
            PARSE_HEADER |                            00010 |                              001
        WRITE_FIRST_BEAT |                            00100 |                              010
                   WRITE |                            01000 |                              011
              CONT_WRITE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'parser'
WARNING: [Synth 8-327] inferring latch for variable 'agg_packet_reg' [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/pswitch_parser_ip/hdl/parser.v:221]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             0010 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_mac_v15_1_2_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                  LEGACY |                            00010 |                              001
                     PFC |                            00100 |                              100
                PFCQ3_Q6 |                            01000 |                              101
                   PFCQ7 |                            10000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pause_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_mac_v15_1_2_rx_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_INIT |                              000 |                              000
                    TX_E |                              001 |                              100
                    TX_C |                              010 |                              001
                    TX_D |                              011 |                              010
                    TX_T |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_7_tx_pcs_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             BER_MT_INIT |                              000 |                              000
             START_TIMER |                              001 |                              001
             BER_TEST_SH |                              010 |                              010
              BER_BAD_SH |                              011 |                              011
                  HI_BER |                              100 |                              100
                GOOD_BER |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_7_rx_ber_mon_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_INIT |                              000 |                              000
                    RX_E |                              001 |                              100
                    RX_T |                              010 |                              011
                    RX_C |                              011 |                              001
                    RX_D |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_7_rx_pcs_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                  RDREQ1 |                               01 |                              001
              RDPENDING1 |                               10 |                              010
                 RDRESP1 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ten_gig_eth_pcs_pma_v6_0_7_cs_ipif_access'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
            WAIT_FOR_EOP |                               01 |                             0001
                  BUBBLE |                               10 |                             0011
                    DROP |                               11 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rx_queue__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
            WAIT_FOR_EOP |                               01 |                             0001
                  BUBBLE |                               10 |                             0011
                    DROP |                               11 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rx_queue'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:31 ; elapsed = 00:02:33 . Memory (MB): peak = 2029.844 ; gain = 1099.379 ; free physical = 57101 ; free virtual = 125747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |clk_wiz_ip_clk_wiz__GC0                    |           1|        13|
|2     |bd_a1aa_xpcs_0_shared_clock_and_reset__GC0 |           1|        53|
|3     |ten_gig_eth_pcs_pma_v6_0_7                 |           2|     14249|
|4     |bd_a1aa_xpcs_0_block__GC0                  |           1|       897|
|5     |bd_a1aa_xpcs_0_support__GC0                |           1|         2|
|6     |bd_a1aa__GC0                               |           1|     15573|
|7     |nf_10g_interface_shared_block__GC0         |           1|      7027|
|8     |nf_10g_interface_shared__GC0               |           1|      2874|
|9     |bd_7ad4_xpcs_0_block__GC0                  |           1|       897|
|10    |bd_7ad4__GC0                               |           1|     15573|
|11    |nf_10g_interface_block__GC0                |           1|      7027|
|12    |nf_10g_interface__GC0                      |           1|      2865|
|13    |top__GC0                                   |           1|     11220|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/t_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/s_code_c4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_encoder_i/s_code_c0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_decoder_i/IsValidControl6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord4" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord5" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rx_decoder_i/DecodeWord6" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rx_decoder_i/mcp1_rx_64_ctrl_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "poss_ifg_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dic_required" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dic_returned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "frame_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_detect" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "xge_attachment/tx_fifo_intf/tkeep_encoded_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "master_watchdog_barking" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "poss_ifg_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dic_required" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dic_returned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_frame" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "crc_valid_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "frame_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "broadcast_detect" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "xge_attachment/tx_fifo_intf/tkeep_encoded_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-5730] RAM xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/queue_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-5730] RAM xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/queue_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_reg' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[3]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[2]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[4]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[5]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[8]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[7]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[9]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_66_enc_reg_reg[6]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[0]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[1]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[2]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[2]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[0]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[1]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[1]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[2]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[2]' (FDRE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/o4_reg[3]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[20]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[19]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[18]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[17]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[16]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[14]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[15]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[13]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[12]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[11]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[10]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[9]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[5]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[7]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_pcs_pma_v6_0_7:/\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[8]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[4]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[3]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[2]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[1]' (FDR) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[0]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[1]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[2]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[3]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[4]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[5]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[6]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[7]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[8]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[9]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[10]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[11]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[12]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[13]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[14]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_pcs_pma_v6_0_7:/\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ten_gig_eth_pcs_pma_v6_0_7:/\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[32] )
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[0]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[1]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[2]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[3]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[4]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[5]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[6]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[7]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[8]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[9]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[10]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[11]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[12]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[13]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[14]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[0]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[1]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[1]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[2]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[2]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[3]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[3]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[4]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[4]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[5]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[5]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[6]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[6]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[7]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[7]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[8]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[8]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[9]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[9]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[10]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[10]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[11]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[11]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[12]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[12]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[13]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[13]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[14]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[14]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_wrdata_dclk_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_pcs_pma_v6_0_7:/\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_8_10/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_pcs_pma_v6_0_7:/\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_8_11/q_reg[0] )
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[15]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[16]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[17]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[18]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[19]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[20]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[21]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[22]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[23]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[25]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[26]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[27]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[28]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[29]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[30]' (FD) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_pcs_pma_v6_0_7:/\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[16]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[17]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[18]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[19]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[20]' (FDE) to 'ten_gig_eth_pcs_pma_v6_0_7:/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_pcs_pma_v6_0_7:/\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ten_gig_eth_pcs_pma_v6_0_7:/\ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_addr_dclk_reg[15] )
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_input_was_seq_or_idle_reg[0]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_7.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_cs_i/ipif_access_inst/read_addr_reg[0]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_7.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_8_10/q_reg[0]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_7.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_8_11/q_reg[0]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_7.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[32]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_7.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[31]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_7.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[31]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_7.
INFO: [Synth 8-3332] Sequential element (ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_addr_dclk_reg[15]) is unused and will be removed from module ten_gig_eth_pcs_pma_v6_0_7.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/\inst/nf_10g_interface_shared_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_a1aa_xmac_0_core/\rx/rx_config_sync/NO_MAN.rx_inline_ts_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/\inst/nf_10g_interface_shared_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_a1aa_xmac_0_core/tx/pfc_tx_cntl/\pfc_valid_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/\inst/nf_10g_interface_shared_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_cntl/\quanta_low_hold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/\inst/nf_10g_interface_shared_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_cntl/\pause_tdata_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/\inst/nf_10g_interface_shared_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_a1aa_xmac_0_core/\rx/rx_config_sync/NO_MAN.pfc_enable_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/\inst/nf_10g_interface_shared_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_a1aa_xmac_0_core/tx/pfc_tx_cntl/pfc_req_int_reg)
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_en_int_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.auto_xon_int_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[7]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[6]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[5]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[4]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[3]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[2]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[1]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[0]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.enable_wan_int_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.inline_1588_command_int_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit__2.
INFO: [Synth 8-3332] Sequential element (idle_mux_now_reg[0]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_crc_control__2.
INFO: [Synth 8-3332] Sequential element (idle_mux_now_d1_reg[0]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_mux_final__2.
INFO: [Synth 8-3332] Sequential element (pfc_req_int_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_pfc_tx_cntl__2.
INFO: [Synth 8-3332] Sequential element (pfc_valid_reg[7]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_pfc_tx_cntl__2.
INFO: [Synth 8-3332] Sequential element (pfc_frame_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (quanta_low_hold_reg[1]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[7]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[6]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[5]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[4]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[3]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[2]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[1]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[0]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (pause_tdata_reg[33]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (pause_stats_reg[1]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl__2.
INFO: [Synth 8-3332] Sequential element (rx/rx_config_sync/NO_MAN.rx_inline_ts_out_reg) is unused and will be removed from module bd_a1aa_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_config_sync/NO_MAN.pfc_enable_out_reg) is unused and will be removed from module bd_a1aa_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_fsm/end_lane_reg[7]) is unused and will be removed from module bd_a1aa_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_decode/pfc_opcode_reg) is unused and will be removed from module bd_a1aa_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_pause_control/valid_pfc_reg) is unused and will be removed from module bd_a1aa_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_info/stats_vector_reg[30]) is unused and will be removed from module bd_a1aa_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_info/stats_valid_size_reg) is unused and will be removed from module bd_a1aa_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rs_sm/col_cnt_reg[7]) is unused and will be removed from module bd_a1aa_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rs_sm/col_cnt_reg[0]) is unused and will be removed from module bd_a1aa_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rs_sm/seq_cnt_reg[2]) is unused and will be removed from module bd_a1aa_xmac_0_core_top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/nf_10g_interface_shared_ii_0/\xge_attachment/rx_fifo_intf/err_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/nf_10g_interface_shared_ii_0/\xge_attachment/tx_fifo_intf/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_0/insti_1/\id_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\pktout_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\pktin_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\interfaceid_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\id_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\nf_10g_interface_shared_cpu_regs_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_0/insti_1/\nf_10g_interface_shared_cpu_regs_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/\inst/nf_10g_interface_block_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_7ad4_xmac_0_core/\rx/rx_config_sync/NO_MAN.rx_inline_ts_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/\inst/nf_10g_interface_block_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_7ad4_xmac_0_core/tx/pfc_tx_cntl/\pfc_valid_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/\inst/nf_10g_interface_block_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/\quanta_low_hold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/\inst/nf_10g_interface_block_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/\pause_tdata_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/\inst/nf_10g_interface_block_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_7ad4_xmac_0_core/\rx/rx_config_sync/NO_MAN.pfc_enable_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/\inst/nf_10g_interface_block_i/axi_10g_ethernet_i /inst/i_0/xmac/inst/bd_7ad4_xmac_0_core/tx/pfc_tx_cntl/pfc_req_int_reg)
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_en_int_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.auto_xon_int_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[7]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[6]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[5]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[4]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[3]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[2]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[1]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.pfc_priority_valid_int_reg[0]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.enable_wan_int_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (tx_config_sync/NO_MAN.inline_1588_command_int_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_64bit.
INFO: [Synth 8-3332] Sequential element (idle_mux_now_reg[0]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_crc_control.
INFO: [Synth 8-3332] Sequential element (idle_mux_now_d1_reg[0]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_mux_final.
INFO: [Synth 8-3332] Sequential element (pfc_req_int_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_pfc_tx_cntl.
INFO: [Synth 8-3332] Sequential element (pfc_valid_reg[7]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_pfc_tx_cntl.
INFO: [Synth 8-3332] Sequential element (pfc_frame_reg) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (quanta_low_hold_reg[1]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[7]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[6]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[5]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[4]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[3]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[2]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[1]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (pfc_valid_hold_reg[0]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (pause_tdata_reg[33]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (pause_stats_reg[1]) is unused and will be removed from module ten_gig_eth_mac_v15_1_2_tx_pause_cntl.
INFO: [Synth 8-3332] Sequential element (rx/rx_config_sync/NO_MAN.rx_inline_ts_out_reg) is unused and will be removed from module bd_7ad4_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_config_sync/NO_MAN.pfc_enable_out_reg) is unused and will be removed from module bd_7ad4_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_fsm/end_lane_reg[7]) is unused and will be removed from module bd_7ad4_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_decode/pfc_opcode_reg) is unused and will be removed from module bd_7ad4_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_pause_control/valid_pfc_reg) is unused and will be removed from module bd_7ad4_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_info/stats_vector_reg[30]) is unused and will be removed from module bd_7ad4_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rx/rx_info/stats_valid_size_reg) is unused and will be removed from module bd_7ad4_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rs_sm/col_cnt_reg[7]) is unused and will be removed from module bd_7ad4_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rs_sm/col_cnt_reg[0]) is unused and will be removed from module bd_7ad4_xmac_0_core_top.
INFO: [Synth 8-3332] Sequential element (rs_sm/seq_cnt_reg[2]) is unused and will be removed from module bd_7ad4_xmac_0_core_top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/nf_10g_interface_block_ii_0/\xge_attachment/rx_fifo_intf/err_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/nf_10g_interface_block_ii_0/\xge_attachment/tx_fifo_intf/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\version_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\pktout_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\pktin_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\interfaceid_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\version_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\id_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\nf_10g_interface_cpu_regs_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nf_10g_interface_1/insti_1/\nf_10g_interface_cpu_regs_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/version_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nf_datapath_0/pswitch_parser_ip/id_reg_reg[18] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:03:08 . Memory (MB): peak = 2029.844 ; gain = 1099.379 ; free physical = 57050 ; free virtual = 125696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |clk_wiz_ip_clk_wiz__GC0                    |           1|        13|
|2     |bd_a1aa_xpcs_0_shared_clock_and_reset__GC0 |           1|        53|
|3     |ten_gig_eth_pcs_pma_v6_0_7                 |           2|      9106|
|4     |bd_a1aa_xpcs_0_block__GC0                  |           1|       671|
|5     |bd_a1aa_xpcs_0_support__GC0                |           1|         2|
|6     |bd_a1aa__GC0                               |           1|     10091|
|7     |nf_10g_interface_shared_block__GC0         |           1|      5432|
|8     |nf_10g_interface_shared__GC0               |           1|      1833|
|9     |bd_7ad4_xpcs_0_block__GC0                  |           1|       671|
|10    |bd_7ad4__GC0                               |           1|     10091|
|11    |nf_10g_interface_block__GC0                |           1|      5432|
|12    |nf_10g_interface__GC0                      |           1|      1810|
|13    |top__GC0                                   |           1|      9792|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/dma_sub/pcie3_7x_1/user_clk' to pin 'control_sub_i/dma_sub/pcie3_7x_1/bbstub_user_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/nf_mbsys/clk_wiz_1/clk_out1' to pin 'control_sub_i/nf_mbsys/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'control_sub_i/nf_mbsys/clk_wiz_1/clk_in1' to 'axi_lite_bufg0/I'
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/nf_mbsys/mbsys/mdm_1/Dbg_Clk_0' to pin 'control_sub_i/nf_mbsys/mbsys/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/nf_mbsys/mbsys/mdm_1/Dbg_Update_0' to pin 'control_sub_i/nf_mbsys/mbsys/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 75 of /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_nonshared/bd_0/ip/ip_1/synth/bd_7ad4_xpcs_0.xdc:75]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 76 of /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc. [/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.srcs/sources_1/ip/axi_10g_ethernet_shared/bd_0/ip/ip_1/synth/bd_a1aa_xpcs_0.xdc:76]
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_clocking_i/clk_wiz_i/inst/clk_in1' to pin 'axi_clocking_i/clkin1_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_clocking_i/clk_wiz_i/clk_out1' to pin 'clkout1_buf/O'
WARNING: [Synth 8-565] redefining clock 'xphy_refclk_p'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK'
WARNING: [Synth 8-565] redefining clock 'nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:12 ; elapsed = 00:03:16 . Memory (MB): peak = 2052.828 ; gain = 1122.363 ; free physical = 56964 ; free virtual = 125621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2144.820 ; gain = 1214.355 ; free physical = 56877 ; free virtual = 125527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |clk_wiz_ip_clk_wiz__GC0                    |           1|        13|
|2     |bd_a1aa_xpcs_0_shared_clock_and_reset__GC0 |           1|        53|
|3     |ten_gig_eth_pcs_pma_v6_0_7                 |           2|      9106|
|4     |bd_a1aa_xpcs_0_block__GC0                  |           1|       671|
|5     |bd_a1aa_xpcs_0_support__GC0                |           1|         2|
|6     |bd_a1aa__GC0                               |           1|     10091|
|7     |nf_10g_interface_shared_block__GC0         |           1|      5432|
|8     |nf_10g_interface_shared__GC0               |           1|      1833|
|9     |bd_7ad4_xpcs_0_block__GC0                  |           1|       671|
|10    |bd_7ad4__GC0                               |           1|     10091|
|11    |nf_10g_interface_block__GC0                |           1|      5432|
|12    |nf_10g_interface__GC0                      |           1|      1810|
|13    |top__GC0                                   |           1|      9792|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/pswitch_parser_ip/in_arb_fifo/fifo/queue_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/pswitch_parser_ip/in_arb_fifo/fifo/queue_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/pswitch_parser_ip/in_arb_fifo/fifo/queue_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/pswitch_parser_ip/in_arb_fifo/fifo/queue_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/pswitch_parser_ip/in_arb_fifo/fifo/queue_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance nf_datapath_0/pswitch_parser_ip/in_arb_fifo/fifo/queue_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:27 ; elapsed = 00:03:31 . Memory (MB): peak = 2144.820 ; gain = 1214.355 ; free physical = 56883 ; free virtual = 125529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5778] max_fanout handling on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156 . Fanout reduced from 699 to 155 by creating 11 replicas.
INFO: [Synth 8-5778] max_fanout handling on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_en156 . Fanout reduced from 699 to 155 by creating 11 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:29 ; elapsed = 00:03:33 . Memory (MB): peak = 2144.820 ; gain = 1214.355 ; free physical = 56882 ; free virtual = 125529
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:29 ; elapsed = 00:03:33 . Memory (MB): peak = 2144.820 ; gain = 1214.355 ; free physical = 56882 ; free virtual = 125529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:31 ; elapsed = 00:03:35 . Memory (MB): peak = 2144.820 ; gain = 1214.355 ; free physical = 56873 ; free virtual = 125530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:31 ; elapsed = 00:03:35 . Memory (MB): peak = 2144.820 ; gain = 1214.355 ; free physical = 56873 ; free virtual = 125530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:32 ; elapsed = 00:03:36 . Memory (MB): peak = 2144.820 ; gain = 1214.355 ; free physical = 56873 ; free virtual = 125530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:32 ; elapsed = 00:03:36 . Memory (MB): peak = 2144.820 ; gain = 1214.355 ; free physical = 56873 ; free virtual = 125530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |control_sub_axi_clock_converter_0_0 |         1|
|2     |control_sub_s00_mmu_0               |         1|
|3     |control_sub_xbar_0                  |         1|
|4     |control_sub_m00_data_fifo_0         |         1|
|5     |control_sub_m01_data_fifo_0         |         1|
|6     |control_sub_m02_data_fifo_0         |         1|
|7     |control_sub_m03_data_fifo_0         |         1|
|8     |control_sub_m04_data_fifo_0         |         1|
|9     |control_sub_m05_data_fifo_0         |         1|
|10    |control_sub_m06_data_fifo_0         |         1|
|11    |control_sub_m07_data_fifo_0         |         1|
|12    |control_sub_m08_data_fifo_0         |         1|
|13    |control_sub_auto_cc_0               |         1|
|14    |control_sub_s00_data_fifo_0         |         1|
|15    |control_sub_axis_dwidth_dma_rx_0    |         1|
|16    |control_sub_axis_dwidth_dma_tx_0    |         1|
|17    |control_sub_axis_fifo_10g_rx_0      |         1|
|18    |control_sub_axis_fifo_10g_tx_0      |         1|
|19    |control_sub_nf_riffa_dma_1_0        |         1|
|20    |control_sub_pcie3_7x_1_0            |         1|
|21    |control_sub_pcie_reset_inv_0        |         1|
|22    |control_sub_axi_iic_0_0             |         1|
|23    |control_sub_axi_uartlite_0_0        |         1|
|24    |control_sub_clk_wiz_1_0             |         1|
|25    |control_sub_mdm_1_0                 |         1|
|26    |control_sub_microblaze_0_0          |         1|
|27    |control_sub_microblaze_0_axi_intc_0 |         1|
|28    |control_sub_xbar_1                  |         1|
|29    |control_sub_microblaze_0_xlconcat_0 |         1|
|30    |control_sub_rst_clk_wiz_1_100M_0    |         1|
|31    |control_sub_dlmb_bram_if_cntlr_0    |         1|
|32    |control_sub_dlmb_v10_0              |         1|
|33    |control_sub_ilmb_bram_if_cntlr_0    |         1|
|34    |control_sub_ilmb_v10_0              |         1|
|35    |control_sub_lmb_bram_0              |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |control_sub_auto_cc_0               |     1|
|2     |control_sub_axi_clock_converter_0_0 |     1|
|3     |control_sub_axi_iic_0_0             |     1|
|4     |control_sub_axi_uartlite_0_0        |     1|
|5     |control_sub_axis_dwidth_dma_rx_0    |     1|
|6     |control_sub_axis_dwidth_dma_tx_0    |     1|
|7     |control_sub_axis_fifo_10g_rx_0      |     1|
|8     |control_sub_axis_fifo_10g_tx_0      |     1|
|9     |control_sub_clk_wiz_1_0             |     1|
|10    |control_sub_dlmb_bram_if_cntlr_0    |     1|
|11    |control_sub_dlmb_v10_0              |     1|
|12    |control_sub_ilmb_bram_if_cntlr_0    |     1|
|13    |control_sub_ilmb_v10_0              |     1|
|14    |control_sub_lmb_bram_0              |     1|
|15    |control_sub_m00_data_fifo_0         |     1|
|16    |control_sub_m01_data_fifo_0         |     1|
|17    |control_sub_m02_data_fifo_0         |     1|
|18    |control_sub_m03_data_fifo_0         |     1|
|19    |control_sub_m04_data_fifo_0         |     1|
|20    |control_sub_m05_data_fifo_0         |     1|
|21    |control_sub_m06_data_fifo_0         |     1|
|22    |control_sub_m07_data_fifo_0         |     1|
|23    |control_sub_m08_data_fifo_0         |     1|
|24    |control_sub_mdm_1_0                 |     1|
|25    |control_sub_microblaze_0_0          |     1|
|26    |control_sub_microblaze_0_axi_intc_0 |     1|
|27    |control_sub_microblaze_0_xlconcat_0 |     1|
|28    |control_sub_nf_riffa_dma_1_0        |     1|
|29    |control_sub_pcie3_7x_1_0            |     1|
|30    |control_sub_pcie_reset_inv_0        |     1|
|31    |control_sub_rst_clk_wiz_1_100M_0    |     1|
|32    |control_sub_s00_data_fifo_0         |     1|
|33    |control_sub_s00_mmu_0               |     1|
|34    |control_sub_xbar_0                  |     1|
|35    |control_sub_xbar_1                  |     1|
|36    |BUFG                                |     4|
|37    |BUFGCE                              |     1|
|38    |BUFH                                |     3|
|39    |CARRY4                              |   264|
|40    |FIFO36E1                            |     2|
|41    |FIFO36E1_1                          |     2|
|42    |GTHE2_CHANNEL                       |     2|
|43    |GTHE2_COMMON                        |     1|
|44    |IBUFDS_GTE2                         |     2|
|45    |LUT1                                |   934|
|46    |LUT2                                |  1059|
|47    |LUT3                                |  2738|
|48    |LUT4                                |  2402|
|49    |LUT5                                |  1974|
|50    |LUT6                                |  5302|
|51    |MMCME2_ADV                          |     1|
|52    |MUXCY_L                             |    88|
|53    |MUXF7                               |   122|
|54    |RAM32M                              |    80|
|55    |RAM64X1S                            |     4|
|56    |RAMB18E1                            |     6|
|57    |RAMB18E1_1                          |     4|
|58    |RAMB36E1                            |    16|
|59    |RAMB36E1_1                          |    12|
|60    |RAMB36E1_2                          |     1|
|61    |RAMB36E1_3                          |     1|
|62    |RAMB36E1_4                          |     1|
|63    |RAMB36E1_5                          |     1|
|64    |SRL16                               |     1|
|65    |SRL16E                              |    32|
|66    |FDCE                                |   281|
|67    |FDPE                                |   272|
|68    |FDR                                 |     8|
|69    |FDRE                                | 15529|
|70    |FDSE                                |   766|
|71    |LD                                  |     1|
|72    |LDCE                                |     2|
|73    |IBUF                                |    27|
|74    |IBUFDS                              |     1|
|75    |IOBUF                               |     2|
|76    |OBUF                                |    27|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:32 ; elapsed = 00:03:36 . Memory (MB): peak = 2144.820 ; gain = 1214.355 ; free physical = 56873 ; free virtual = 125530
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 868 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:55 ; elapsed = 00:02:57 . Memory (MB): peak = 2144.820 ; gain = 583.195 ; free physical = 56873 ; free virtual = 125530
Synthesis Optimization Complete : Time (s): cpu = 00:03:32 ; elapsed = 00:03:36 . Memory (MB): peak = 2144.828 ; gain = 1214.363 ; free physical = 56874 ; free virtual = 125531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, axi_clocking_i/clk_wiz_i/inst/clkin1_ibufg, from the path connected to top-level port: fpga_sysclk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  BUFGCE => BUFGCTRL: 1 instances
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 80 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
989 Infos, 345 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:33 ; elapsed = 00:03:37 . Memory (MB): peak = 2176.836 ; gain = 1015.297 ; free physical = 56873 ; free virtual = 125530
INFO: [Common 17-1381] The checkpoint '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/projects/reference_switch_lite/hw/project/reference_switch_lite.runs/synth/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2200.848 ; gain = 0.000 ; free physical = 56865 ; free virtual = 125529
INFO: [Common 17-206] Exiting Vivado at Thu Oct 25 16:00:17 2018...
