{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632428031113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632428031113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 17:13:51 2021 " "Processing started: Thu Sep 23 17:13:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632428031113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632428031113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_2 -c Projeto_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_2 -c Projeto_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632428031113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632428031483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632428031483 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "display_resukt.vhd " "Can't analyze file -- file display_resukt.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1632428045264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_result.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_result.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_result-arch_dec " "Found design unit 1: display_result-arch_dec" {  } { { "display_result.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/display_result.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045786 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_result " "Found entity 1: display_result" {  } { { "display_result.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/display_result.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632428045786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-hardware " "Found design unit 1: test-hardware" {  } { { "test.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045788 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632428045788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.vhd 2 1 " "Using design file main.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-hardware " "Found design unit 1: main-hardware" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045894 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632428045894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632428045899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.vhd 2 1 " "Using design file display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arch_dec " "Found design unit 1: display-arch_dec" {  } { { "display.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045921 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632428045921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:disps " "Elaborating entity \"display\" for hierarchy \"display:disps\"" {  } { { "main.vhd" "disps" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632428045922 ""}
{ "Warning" "WSGN_SEARCH_FILE" "disp7seg.vhd 2 1 " "Using design file disp7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp7seg-hardware " "Found design unit 1: disp7seg-hardware" {  } { { "disp7seg.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/disp7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045950 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp7seg " "Found entity 1: disp7seg" {  } { { "disp7seg.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/disp7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632428045950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp7seg display:disps\|disp7seg:disp1 " "Elaborating entity \"disp7seg\" for hierarchy \"display:disps\|disp7seg:disp1\"" {  } { { "display.vhd" "disp1" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/display.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632428045950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switches.vhd 2 1 " "Using design file switches.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switches-hardware " "Found design unit 1: switches-hardware" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045961 ""} { "Info" "ISGN_ENTITY_NAME" "1 switches " "Found entity 1: switches" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632428045961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switches switches:sws " "Elaborating entity \"switches\" for hierarchy \"switches:sws\"" {  } { { "main.vhd" "sws" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632428045962 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remaining_lives switches.vhd(29) " "VHDL Process Statement warning at switches.vhd(29): signal \"remaining_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632428045965 "|switches"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_cs switches.vhd(119) " "VHDL Process Statement warning at switches.vhd(119): signal \"output_cs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632428045965 "|switches"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_cs switches.vhd(120) " "VHDL Process Statement warning at switches.vhd(120): signal \"output_cs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632428045965 "|switches"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_discovered_vector switches.vhd(27) " "VHDL Process Statement warning at switches.vhd(27): inferring latch(es) for signal or variable \"new_discovered_vector\", which holds its previous value in one or more paths through the process" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1632428045965 "|switches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_discovered_vector\[0\] switches.vhd(27) " "Inferred latch for \"new_discovered_vector\[0\]\" at switches.vhd(27)" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632428045965 "|switches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_discovered_vector\[1\] switches.vhd(27) " "Inferred latch for \"new_discovered_vector\[1\]\" at switches.vhd(27)" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632428045965 "|switches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_discovered_vector\[2\] switches.vhd(27) " "Inferred latch for \"new_discovered_vector\[2\]\" at switches.vhd(27)" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632428045965 "|switches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_discovered_vector\[3\] switches.vhd(27) " "Inferred latch for \"new_discovered_vector\[3\]\" at switches.vhd(27)" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632428045965 "|switches"}
{ "Warning" "WSGN_SEARCH_FILE" "lives.vhd 2 1 " "Using design file lives.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives-hardware " "Found design unit 1: lives-hardware" {  } { { "lives.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/lives.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045977 ""} { "Info" "ISGN_ENTITY_NAME" "1 lives " "Found entity 1: lives" {  } { { "lives.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/lives.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632428045977 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632428045977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lives lives:lvs " "Elaborating entity \"lives\" for hierarchy \"lives:lvs\"" {  } { { "main.vhd" "lvs" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632428045977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_result display_result:disp_result " "Elaborating entity \"display_result\" for hierarchy \"display_result:disp_result\"" {  } { { "main.vhd" "disp_result" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632428045979 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "discovered_vector display_result.vhd(21) " "VHDL Process Statement warning at display_result.vhd(21): signal \"discovered_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_result.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/display_result.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632428045980 "|main|display_result:disp_result"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "switches:sws\|new_discovered_vector\[3\] " "LATCH primitive \"switches:sws\|new_discovered_vector\[3\]\" is permanently disabled" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1632428046152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "switches:sws\|new_discovered_vector\[2\] " "LATCH primitive \"switches:sws\|new_discovered_vector\[2\]\" is permanently disabled" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1632428046152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "switches:sws\|new_discovered_vector\[1\] " "LATCH primitive \"switches:sws\|new_discovered_vector\[1\]\" is permanently disabled" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1632428046152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "switches:sws\|new_discovered_vector\[0\] " "LATCH primitive \"switches:sws\|new_discovered_vector\[0\]\" is permanently disabled" {  } { { "switches.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/switches.vhd" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1632428046152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documentos/GitHub/SD/Projeto 2/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632428046463 "|main|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632428046463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632428046537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632428046858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632428046858 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632428046887 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632428046887 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632428046887 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632428046887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632428046898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 17:14:06 2021 " "Processing ended: Thu Sep 23 17:14:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632428046898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632428046898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632428046898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632428046898 ""}
