0.6
2019.2
Nov  6 2019
21:57:16
Y:/Code/FPGA-LIB/FULL_Add/prj/full_adder_8bit/full_adder_8bit.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
Y:/Code/FPGA-LIB/FULL_Add/rtl/bit1_full_adder.v,1745570024,verilog,,Y:/Code/FPGA-LIB/FULL_Add/rtl/bit8_adder.v,,bit1_full_adder,,,,,,,,
Y:/Code/FPGA-LIB/FULL_Add/rtl/bit8_adder.v,1745573463,verilog,,,,bit8_adder,,,,,,,,
