<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="Z_system_i/pwm_w_int_0_leds[7]"/>
        <net name="Z_system_i/pwm_w_int_0_leds[6]"/>
        <net name="Z_system_i/pwm_w_int_0_leds[5]"/>
        <net name="Z_system_i/pwm_w_int_0_leds[4]"/>
        <net name="Z_system_i/pwm_w_int_0_leds[3]"/>
        <net name="Z_system_i/pwm_w_int_0_leds[2]"/>
        <net name="Z_system_i/pwm_w_int_0_leds[1]"/>
        <net name="Z_system_i/pwm_w_int_0_leds[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq20&apos;hX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="20"/>
      </probeOptions>
      <nets>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[19]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[18]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[17]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[16]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[15]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[14]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[13]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[12]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[11]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[10]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[9]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[8]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[7]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[6]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[5]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[4]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[3]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[2]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[1]"/>
        <net name="Z_system_i/pwm_w_int_0_pwm_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[31]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[30]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[29]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[28]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[27]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[26]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[25]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[24]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[23]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[22]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[21]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[20]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[19]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[18]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[17]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[16]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[15]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[14]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[13]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[12]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[11]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[10]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[9]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[8]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[7]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[6]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[5]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[4]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[3]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[2]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[1]"/>
        <net name="Z_system_i/pwm_w_int_0_dutycycle[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="Z_system_i/pwm_w_int_0_interrupt_out"/>
      </nets>
    </probe>
  </probeset>
</probeData>
