{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571508957185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571508957190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 14:15:57 2019 " "Processing started: Sat Oct 19 14:15:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571508957190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508957190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds -c dds " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508957190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571508957546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571508957546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave/synthesis/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave/synthesis/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave/synthesis/spi_slave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/spi_slave.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave/synthesis/submodules/spiphyslave.v 6 6 " "Found 6 design units, including 6 entities, in source file spi_slave/synthesis/submodules/spiphyslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPhy " "Found entity 1: SPIPhy" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964636 ""} { "Info" "ISGN_ENTITY_NAME" "2 MOSIctl " "Found entity 2: MOSIctl" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964636 ""} { "Info" "ISGN_ENTITY_NAME" "3 MISOctl " "Found entity 3: MISOctl" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964636 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_phy_internal_altera_avalon_st_idle_remover " "Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964636 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_phy_internal_altera_avalon_st_idle_inserter " "Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964636 ""} { "Info" "ISGN_ENTITY_NAME" "6 single_output_pipeline_stage " "Found entity 6: single_output_pipeline_stage" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964636 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds.v(117) " "Verilog HDL information at dds.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571508964639 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds.v(160) " "Verilog HDL information at dds.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571508964639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_table.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_table " "Found entity 1: sine_table" {  } { { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_saw.v 1 1 " "Found 1 design units, including 1 entities, in source file pos_saw.v" { { "Info" "ISGN_ENTITY_NAME" "1 pos_saw " "Found entity 1: pos_saw" {  } { { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_saw.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_saw.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_saw " "Found entity 1: neg_saw" {  } { { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_tri.v 1 1 " "Found 1 design units, including 1 entities, in source file base_tri.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_tri " "Found entity 1: base_tri" {  } { { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sq.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sq.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sq " "Found entity 1: base_sq" {  } { { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_mux " "Found entity 1: wave_mux" {  } { { "wave_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_table_addr_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_table_addr_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_table_addr_mux " "Found entity 1: rom_table_addr_mux" {  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds " "Elaborating entity \"dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571508964743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_val dds.v(43) " "Verilog HDL or VHDL warning at dds.v(43): object \"output_val\" assigned a value but never read" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571508964744 "|dds"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_val2 dds.v(44) " "Verilog HDL or VHDL warning at dds.v(44): object \"output_val2\" assigned a value but never read" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571508964744 "|dds"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_current_command dds.v(155) " "Verilog HDL or VHDL warning at dds.v(155): object \"spi_current_command\" assigned a value but never read" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571508964744 "|dds"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "midi_velocity dds.v(158) " "Verilog HDL or VHDL warning at dds.v(158): object \"midi_velocity\" assigned a value but never read" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571508964744 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dds.v(125) " "Verilog HDL assignment warning at dds.v(125): truncated value with size 32 to match size of target (5)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571508964746 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dds.v(161) " "Verilog HDL assignment warning at dds.v(161): truncated value with size 32 to match size of target (5)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571508964747 "|dds"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R2R_out dds.v(9) " "Output port \"R2R_out\" at dds.v(9) has no driver" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571508964748 "|dds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi0 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi0\"" {  } { { "dds.v" "spi0" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPhy spi_slave:spi0\|SPIPhy:spislave_0 " "Elaborating entity \"SPIPhy\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\"" {  } { { "spi_slave/synthesis/spi_slave.v" "spislave_0" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/spi_slave.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOSIctl spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl " "Elaborating entity \"MOSIctl\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_MOSIctl" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "sync_mosi_stsrcvalid" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborated megafunction instantiation \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Instantiated megafunction \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964785 ""}  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571508964785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MISOctl spi_slave:spi0\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl " "Elaborating entity \"MISOctl\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_MISOctl" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_remover spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_remover\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_remover" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_output_pipeline_stage spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage " "Elaborating entity \"single_output_pipeline_stage\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_single_output_pipeline_stage" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_inserter spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_inserter\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_inserter" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_table sine_table:sine " "Elaborating entity \"sine_table\" for hierarchy \"sine_table:sine\"" {  } { { "dds.v" "sine" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sine_table:sine\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sine_table:sine\|altsyncram:altsyncram_component\"" {  } { { "sine_table.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sine_table:sine\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sine_table:sine\|altsyncram:altsyncram_component\"" {  } { { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sine_table:sine\|altsyncram:altsyncram_component " "Instantiated megafunction \"sine_table:sine\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sine_table.mif " "Parameter \"init_file\" = \"../sine_table.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964842 ""}  } { { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571508964842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gt91 " "Found entity 1: altsyncram_gt91" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gt91 sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated " "Elaborating entity \"altsyncram_gt91\" for hierarchy \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_saw pos_saw:pos_saw_table " "Elaborating entity \"pos_saw\" for hierarchy \"pos_saw:pos_saw_table\"" {  } { { "dds.v" "pos_saw_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pos_saw:pos_saw_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\"" {  } { { "pos_saw.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\"" {  } { { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../pos_saw.mif " "Parameter \"init_file\" = \"../pos_saw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964914 ""}  } { { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571508964914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mk91 " "Found entity 1: altsyncram_mk91" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508964953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508964953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mk91 pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated " "Elaborating entity \"altsyncram_mk91\" for hierarchy \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_saw neg_saw:neg_saw_table " "Elaborating entity \"neg_saw\" for hierarchy \"neg_saw:neg_saw_table\"" {  } { { "dds.v" "neg_saw_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_tri base_tri:triangle_table " "Elaborating entity \"base_tri\" for hierarchy \"base_tri:triangle_table\"" {  } { { "dds.v" "triangle_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_tri:triangle_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"base_tri:triangle_table\|altsyncram:altsyncram_component\"" {  } { { "base_tri.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_tri:triangle_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"base_tri:triangle_table\|altsyncram:altsyncram_component\"" {  } { { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508964998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_tri:triangle_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"base_tri:triangle_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../tri.mif " "Parameter \"init_file\" = \"../tri.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508964998 ""}  } { { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571508964998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9791 " "Found entity 1: altsyncram_9791" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508965037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508965037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9791 base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated " "Elaborating entity \"altsyncram_9791\" for hierarchy \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sq base_sq:square_table " "Elaborating entity \"base_sq\" for hierarchy \"base_sq:square_table\"" {  } { { "dds.v" "square_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sq:square_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"base_sq:square_table\|altsyncram:altsyncram_component\"" {  } { { "base_sq.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sq:square_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"base_sq:square_table\|altsyncram:altsyncram_component\"" {  } { { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sq:square_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"base_sq:square_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sq.mif " "Parameter \"init_file\" = \"../sq.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965067 ""}  } { { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571508965067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u391 " "Found entity 1: altsyncram_u391" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508965106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508965106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u391 base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated " "Elaborating entity \"altsyncram_u391\" for hierarchy \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_mux wave_mux:wavetable_selector " "Elaborating entity \"wave_mux\" for hierarchy \"wave_mux:wavetable_selector\"" {  } { { "dds.v" "wavetable_selector" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\"" {  } { { "wave_mux.v" "LPM_MUX_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\"" {  } { { "wave_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965155 ""}  } { { "wave_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571508965155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4tc " "Found entity 1: mux_4tc" {  } { { "db/mux_4tc.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/mux_4tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508965194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508965194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4tc wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\|mux_4tc:auto_generated " "Elaborating entity \"mux_4tc\" for hierarchy \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\|mux_4tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_table_addr_mux rom_table_addr_mux:phase_accumulator_mux " "Elaborating entity \"rom_table_addr_mux\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\"" {  } { { "dds.v" "phase_accumulator_mux" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "rom_table_addr_mux.v" "LPM_MUX_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571508965213 ""}  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571508965213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3tc " "Found entity 1: mux_3tc" {  } { { "db/mux_3tc.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/mux_3tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571508965252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508965252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3tc rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\|mux_3tc:auto_generated " "Elaborating entity \"mux_3tc\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\|mux_3tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508965254 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[31\] " "Net \"phase_accumulator\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[30\] " "Net \"phase_accumulator\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[29\] " "Net \"phase_accumulator\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[28\] " "Net \"phase_accumulator\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[27\] " "Net \"phase_accumulator\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[26\] " "Net \"phase_accumulator\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[25\] " "Net \"phase_accumulator\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[24\] " "Net \"phase_accumulator\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[23\] " "Net \"phase_accumulator\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[22\] " "Net \"phase_accumulator\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[21\] " "Net \"phase_accumulator\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[20\] " "Net \"phase_accumulator\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[19\] " "Net \"phase_accumulator\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[18\] " "Net \"phase_accumulator\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[17\] " "Net \"phase_accumulator\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[16\] " "Net \"phase_accumulator\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[15\] " "Net \"phase_accumulator\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[14\] " "Net \"phase_accumulator\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[13\] " "Net \"phase_accumulator\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[12\] " "Net \"phase_accumulator\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[11\] " "Net \"phase_accumulator\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[10\] " "Net \"phase_accumulator\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[31\] " "Net \"phase_accumulator2\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[30\] " "Net \"phase_accumulator2\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[29\] " "Net \"phase_accumulator2\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[28\] " "Net \"phase_accumulator2\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[27\] " "Net \"phase_accumulator2\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[26\] " "Net \"phase_accumulator2\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[25\] " "Net \"phase_accumulator2\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[24\] " "Net \"phase_accumulator2\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[23\] " "Net \"phase_accumulator2\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[22\] " "Net \"phase_accumulator2\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[21\] " "Net \"phase_accumulator2\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[20\] " "Net \"phase_accumulator2\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[19\] " "Net \"phase_accumulator2\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[18\] " "Net \"phase_accumulator2\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[17\] " "Net \"phase_accumulator2\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[16\] " "Net \"phase_accumulator2\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[15\] " "Net \"phase_accumulator2\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[14\] " "Net \"phase_accumulator2\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[13\] " "Net \"phase_accumulator2\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[12\] " "Net \"phase_accumulator2\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965319 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571508965319 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[31\] " "Net \"phase_accumulator\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[30\] " "Net \"phase_accumulator\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[29\] " "Net \"phase_accumulator\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[28\] " "Net \"phase_accumulator\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[27\] " "Net \"phase_accumulator\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[26\] " "Net \"phase_accumulator\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[25\] " "Net \"phase_accumulator\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[24\] " "Net \"phase_accumulator\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[23\] " "Net \"phase_accumulator\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[22\] " "Net \"phase_accumulator\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[21\] " "Net \"phase_accumulator\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[20\] " "Net \"phase_accumulator\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[19\] " "Net \"phase_accumulator\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[18\] " "Net \"phase_accumulator\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[17\] " "Net \"phase_accumulator\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[16\] " "Net \"phase_accumulator\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[15\] " "Net \"phase_accumulator\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[14\] " "Net \"phase_accumulator\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[13\] " "Net \"phase_accumulator\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[12\] " "Net \"phase_accumulator\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[11\] " "Net \"phase_accumulator\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[10\] " "Net \"phase_accumulator\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[31\] " "Net \"phase_accumulator2\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[30\] " "Net \"phase_accumulator2\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[29\] " "Net \"phase_accumulator2\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[28\] " "Net \"phase_accumulator2\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[27\] " "Net \"phase_accumulator2\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[26\] " "Net \"phase_accumulator2\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[25\] " "Net \"phase_accumulator2\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[24\] " "Net \"phase_accumulator2\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[23\] " "Net \"phase_accumulator2\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[22\] " "Net \"phase_accumulator2\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[21\] " "Net \"phase_accumulator2\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[20\] " "Net \"phase_accumulator2\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[19\] " "Net \"phase_accumulator2\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[18\] " "Net \"phase_accumulator2\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[17\] " "Net \"phase_accumulator2\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[16\] " "Net \"phase_accumulator2\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[15\] " "Net \"phase_accumulator2\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[14\] " "Net \"phase_accumulator2\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[13\] " "Net \"phase_accumulator2\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[12\] " "Net \"phase_accumulator2\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965322 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571508965322 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[31\] " "Net \"phase_accumulator\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[30\] " "Net \"phase_accumulator\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[29\] " "Net \"phase_accumulator\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[28\] " "Net \"phase_accumulator\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[27\] " "Net \"phase_accumulator\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[26\] " "Net \"phase_accumulator\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[25\] " "Net \"phase_accumulator\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[24\] " "Net \"phase_accumulator\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[23\] " "Net \"phase_accumulator\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[22\] " "Net \"phase_accumulator\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[21\] " "Net \"phase_accumulator\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[20\] " "Net \"phase_accumulator\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[19\] " "Net \"phase_accumulator\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[18\] " "Net \"phase_accumulator\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[17\] " "Net \"phase_accumulator\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[16\] " "Net \"phase_accumulator\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[15\] " "Net \"phase_accumulator\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[14\] " "Net \"phase_accumulator\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[13\] " "Net \"phase_accumulator\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[12\] " "Net \"phase_accumulator\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[11\] " "Net \"phase_accumulator\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[10\] " "Net \"phase_accumulator\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[31\] " "Net \"phase_accumulator2\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[30\] " "Net \"phase_accumulator2\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[29\] " "Net \"phase_accumulator2\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[28\] " "Net \"phase_accumulator2\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[27\] " "Net \"phase_accumulator2\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[26\] " "Net \"phase_accumulator2\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[25\] " "Net \"phase_accumulator2\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[24\] " "Net \"phase_accumulator2\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[23\] " "Net \"phase_accumulator2\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[22\] " "Net \"phase_accumulator2\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[21\] " "Net \"phase_accumulator2\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[20\] " "Net \"phase_accumulator2\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[19\] " "Net \"phase_accumulator2\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[18\] " "Net \"phase_accumulator2\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[17\] " "Net \"phase_accumulator2\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[16\] " "Net \"phase_accumulator2\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[15\] " "Net \"phase_accumulator2\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[14\] " "Net \"phase_accumulator2\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[13\] " "Net \"phase_accumulator2\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[12\] " "Net \"phase_accumulator2\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965324 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571508965324 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[31\] " "Net \"phase_accumulator\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[30\] " "Net \"phase_accumulator\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[29\] " "Net \"phase_accumulator\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[28\] " "Net \"phase_accumulator\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[27\] " "Net \"phase_accumulator\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[26\] " "Net \"phase_accumulator\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[25\] " "Net \"phase_accumulator\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[24\] " "Net \"phase_accumulator\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[23\] " "Net \"phase_accumulator\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[22\] " "Net \"phase_accumulator\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[21\] " "Net \"phase_accumulator\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[20\] " "Net \"phase_accumulator\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[19\] " "Net \"phase_accumulator\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[18\] " "Net \"phase_accumulator\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[17\] " "Net \"phase_accumulator\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[16\] " "Net \"phase_accumulator\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[15\] " "Net \"phase_accumulator\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[14\] " "Net \"phase_accumulator\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[13\] " "Net \"phase_accumulator\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[12\] " "Net \"phase_accumulator\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[11\] " "Net \"phase_accumulator\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[10\] " "Net \"phase_accumulator\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[31\] " "Net \"phase_accumulator2\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[30\] " "Net \"phase_accumulator2\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[29\] " "Net \"phase_accumulator2\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[28\] " "Net \"phase_accumulator2\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[27\] " "Net \"phase_accumulator2\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[26\] " "Net \"phase_accumulator2\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[25\] " "Net \"phase_accumulator2\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[24\] " "Net \"phase_accumulator2\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[23\] " "Net \"phase_accumulator2\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[22\] " "Net \"phase_accumulator2\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[21\] " "Net \"phase_accumulator2\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[20\] " "Net \"phase_accumulator2\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[19\] " "Net \"phase_accumulator2\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[18\] " "Net \"phase_accumulator2\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[17\] " "Net \"phase_accumulator2\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[16\] " "Net \"phase_accumulator2\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[15\] " "Net \"phase_accumulator2\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[14\] " "Net \"phase_accumulator2\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[13\] " "Net \"phase_accumulator2\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[12\] " "Net \"phase_accumulator2\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965325 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571508965325 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[31\] " "Net \"phase_accumulator\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[30\] " "Net \"phase_accumulator\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[29\] " "Net \"phase_accumulator\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[28\] " "Net \"phase_accumulator\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[27\] " "Net \"phase_accumulator\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[26\] " "Net \"phase_accumulator\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[25\] " "Net \"phase_accumulator\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[24\] " "Net \"phase_accumulator\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[23\] " "Net \"phase_accumulator\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[22\] " "Net \"phase_accumulator\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[21\] " "Net \"phase_accumulator\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[20\] " "Net \"phase_accumulator\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[19\] " "Net \"phase_accumulator\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[18\] " "Net \"phase_accumulator\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[17\] " "Net \"phase_accumulator\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[16\] " "Net \"phase_accumulator\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[15\] " "Net \"phase_accumulator\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[14\] " "Net \"phase_accumulator\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[13\] " "Net \"phase_accumulator\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[12\] " "Net \"phase_accumulator\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[11\] " "Net \"phase_accumulator\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[10\] " "Net \"phase_accumulator\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[31\] " "Net \"phase_accumulator2\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[30\] " "Net \"phase_accumulator2\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[29\] " "Net \"phase_accumulator2\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[28\] " "Net \"phase_accumulator2\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[27\] " "Net \"phase_accumulator2\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[26\] " "Net \"phase_accumulator2\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[25\] " "Net \"phase_accumulator2\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[24\] " "Net \"phase_accumulator2\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[23\] " "Net \"phase_accumulator2\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[22\] " "Net \"phase_accumulator2\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[21\] " "Net \"phase_accumulator2\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[20\] " "Net \"phase_accumulator2\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[19\] " "Net \"phase_accumulator2\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[18\] " "Net \"phase_accumulator2\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[17\] " "Net \"phase_accumulator2\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[16\] " "Net \"phase_accumulator2\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[15\] " "Net \"phase_accumulator2\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[14\] " "Net \"phase_accumulator2\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[13\] " "Net \"phase_accumulator2\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[12\] " "Net \"phase_accumulator2\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965327 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571508965327 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[31\] " "Net \"phase_accumulator\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[30\] " "Net \"phase_accumulator\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[29\] " "Net \"phase_accumulator\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[28\] " "Net \"phase_accumulator\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[27\] " "Net \"phase_accumulator\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[26\] " "Net \"phase_accumulator\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[25\] " "Net \"phase_accumulator\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[24\] " "Net \"phase_accumulator\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[23\] " "Net \"phase_accumulator\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[22\] " "Net \"phase_accumulator\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[21\] " "Net \"phase_accumulator\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[20\] " "Net \"phase_accumulator\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[19\] " "Net \"phase_accumulator\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[18\] " "Net \"phase_accumulator\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[17\] " "Net \"phase_accumulator\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[16\] " "Net \"phase_accumulator\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[15\] " "Net \"phase_accumulator\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[14\] " "Net \"phase_accumulator\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[13\] " "Net \"phase_accumulator\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[12\] " "Net \"phase_accumulator\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[11\] " "Net \"phase_accumulator\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[10\] " "Net \"phase_accumulator\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[31\] " "Net \"phase_accumulator2\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[30\] " "Net \"phase_accumulator2\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[29\] " "Net \"phase_accumulator2\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[28\] " "Net \"phase_accumulator2\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[27\] " "Net \"phase_accumulator2\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[26\] " "Net \"phase_accumulator2\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[25\] " "Net \"phase_accumulator2\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[24\] " "Net \"phase_accumulator2\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[23\] " "Net \"phase_accumulator2\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[22\] " "Net \"phase_accumulator2\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[21\] " "Net \"phase_accumulator2\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[20\] " "Net \"phase_accumulator2\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[19\] " "Net \"phase_accumulator2\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[18\] " "Net \"phase_accumulator2\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[17\] " "Net \"phase_accumulator2\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[16\] " "Net \"phase_accumulator2\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[15\] " "Net \"phase_accumulator2\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[14\] " "Net \"phase_accumulator2\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[13\] " "Net \"phase_accumulator2\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[12\] " "Net \"phase_accumulator2\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965329 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571508965329 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[31\] " "Net \"phase_accumulator\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[30\] " "Net \"phase_accumulator\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[29\] " "Net \"phase_accumulator\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[28\] " "Net \"phase_accumulator\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[27\] " "Net \"phase_accumulator\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[26\] " "Net \"phase_accumulator\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[25\] " "Net \"phase_accumulator\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[24\] " "Net \"phase_accumulator\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[23\] " "Net \"phase_accumulator\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[22\] " "Net \"phase_accumulator\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[21\] " "Net \"phase_accumulator\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[20\] " "Net \"phase_accumulator\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[19\] " "Net \"phase_accumulator\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[18\] " "Net \"phase_accumulator\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[17\] " "Net \"phase_accumulator\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[16\] " "Net \"phase_accumulator\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[15\] " "Net \"phase_accumulator\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[14\] " "Net \"phase_accumulator\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[13\] " "Net \"phase_accumulator\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[12\] " "Net \"phase_accumulator\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[11\] " "Net \"phase_accumulator\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[10\] " "Net \"phase_accumulator\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[31\] " "Net \"phase_accumulator2\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[30\] " "Net \"phase_accumulator2\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[29\] " "Net \"phase_accumulator2\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[28\] " "Net \"phase_accumulator2\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[27\] " "Net \"phase_accumulator2\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[26\] " "Net \"phase_accumulator2\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[25\] " "Net \"phase_accumulator2\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[24\] " "Net \"phase_accumulator2\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[23\] " "Net \"phase_accumulator2\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[22\] " "Net \"phase_accumulator2\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[21\] " "Net \"phase_accumulator2\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[20\] " "Net \"phase_accumulator2\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[19\] " "Net \"phase_accumulator2\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[18\] " "Net \"phase_accumulator2\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[17\] " "Net \"phase_accumulator2\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[16\] " "Net \"phase_accumulator2\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[15\] " "Net \"phase_accumulator2\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[14\] " "Net \"phase_accumulator2\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[13\] " "Net \"phase_accumulator2\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[12\] " "Net \"phase_accumulator2\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965331 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571508965331 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[31\] " "Net \"phase_accumulator\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[30\] " "Net \"phase_accumulator\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[29\] " "Net \"phase_accumulator\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[28\] " "Net \"phase_accumulator\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[27\] " "Net \"phase_accumulator\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[26\] " "Net \"phase_accumulator\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[25\] " "Net \"phase_accumulator\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[24\] " "Net \"phase_accumulator\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[23\] " "Net \"phase_accumulator\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[22\] " "Net \"phase_accumulator\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[21\] " "Net \"phase_accumulator\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[20\] " "Net \"phase_accumulator\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[19\] " "Net \"phase_accumulator\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[18\] " "Net \"phase_accumulator\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[17\] " "Net \"phase_accumulator\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[16\] " "Net \"phase_accumulator\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[15\] " "Net \"phase_accumulator\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[14\] " "Net \"phase_accumulator\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[13\] " "Net \"phase_accumulator\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[12\] " "Net \"phase_accumulator\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[11\] " "Net \"phase_accumulator\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator\[10\] " "Net \"phase_accumulator\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[31\] " "Net \"phase_accumulator2\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[30\] " "Net \"phase_accumulator2\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[29\] " "Net \"phase_accumulator2\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[28\] " "Net \"phase_accumulator2\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[27\] " "Net \"phase_accumulator2\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[26\] " "Net \"phase_accumulator2\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[25\] " "Net \"phase_accumulator2\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[24\] " "Net \"phase_accumulator2\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[23\] " "Net \"phase_accumulator2\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[22\] " "Net \"phase_accumulator2\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[21\] " "Net \"phase_accumulator2\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[20\] " "Net \"phase_accumulator2\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[19\] " "Net \"phase_accumulator2\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[18\] " "Net \"phase_accumulator2\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[17\] " "Net \"phase_accumulator2\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[16\] " "Net \"phase_accumulator2\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[15\] " "Net \"phase_accumulator2\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[14\] " "Net \"phase_accumulator2\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[13\] " "Net \"phase_accumulator2\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[12\] " "Net \"phase_accumulator2\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571508965333 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571508965333 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[0\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[1\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[2\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[3\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[4\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[5\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[6\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[7\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[8\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[9\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[10\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[11\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[12\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[13\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[14\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[15\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[16\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[17\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[18\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[19\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[20\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[21\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[22\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[23\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[0\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[1\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[2\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[3\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[4\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[5\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[6\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[7\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[8\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[9\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[10\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[11\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[12\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[13\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[14\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[15\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[16\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[17\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[18\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[19\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[20\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[21\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[22\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[23\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[0\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[1\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[2\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[3\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[4\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[5\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[6\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[7\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[8\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[9\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[10\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[11\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[12\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[13\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[14\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[15\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[16\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[17\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[18\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[19\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[20\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[21\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[22\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[23\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[0\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[1\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[2\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[3\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[4\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[5\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[6\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[7\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[8\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[9\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[10\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[11\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[12\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[13\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[14\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[15\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[16\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[17\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[18\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[19\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[20\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[21\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[22\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[23\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 61 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[0\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[1\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[2\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[3\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[4\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[5\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[6\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[7\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[8\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[9\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[10\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[11\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[12\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[13\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[14\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[15\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[16\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[17\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[18\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[19\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[20\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[21\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[22\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[23\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571508965390 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571508965390 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571508965390 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571508965662 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 605 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571508965674 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571508965674 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R2R_out\[7\] GND " "Pin \"R2R_out\[7\]\" is stuck at GND" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571508965687 "|dds|R2R_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2R_out\[6\] GND " "Pin \"R2R_out\[6\]\" is stuck at GND" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571508965687 "|dds|R2R_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2R_out\[5\] GND " "Pin \"R2R_out\[5\]\" is stuck at GND" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571508965687 "|dds|R2R_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2R_out\[4\] GND " "Pin \"R2R_out\[4\]\" is stuck at GND" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571508965687 "|dds|R2R_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2R_out\[3\] GND " "Pin \"R2R_out\[3\]\" is stuck at GND" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571508965687 "|dds|R2R_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2R_out\[2\] GND " "Pin \"R2R_out\[2\]\" is stuck at GND" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571508965687 "|dds|R2R_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2R_out\[1\] GND " "Pin \"R2R_out\[1\]\" is stuck at GND" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571508965687 "|dds|R2R_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2R_out\[0\] GND " "Pin \"R2R_out\[0\]\" is stuck at GND" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571508965687 "|dds|R2R_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571508965687 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571508965741 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571508965989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/Engineering/Code/synth-wavetable/dds/output_files/dds.map.smsg " "Generated suppressed messages file E:/Documents/Engineering/Code/synth-wavetable/dds/output_files/dds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508966098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571508966226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571508966226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571508966283 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571508966283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571508966283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571508966283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 500 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 500 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571508966326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 14:16:06 2019 " "Processing ended: Sat Oct 19 14:16:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571508966326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571508966326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571508966326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571508966326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1571508967389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571508967393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 14:16:07 2019 " "Processing started: Sat Oct 19 14:16:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571508967393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571508967393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dds -c dds " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571508967393 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571508967493 ""}
{ "Info" "0" "" "Project  = dds" {  } {  } 0 0 "Project  = dds" 0 0 "Fitter" 0 0 1571508967493 ""}
{ "Info" "0" "" "Revision = dds" {  } {  } 0 0 "Revision = dds" 0 0 "Fitter" 0 0 1571508967493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1571508967557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1571508967558 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dds EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"dds\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571508967563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571508967604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571508967604 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571508967709 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571508967715 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571508967883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571508967883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571508967883 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571508967883 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571508967885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571508967885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571508967885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571508967885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571508967885 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571508967885 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571508967886 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 21 " "No exact pin location assignment(s) for 2 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1571508968116 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MISOctl " "Entity MISOctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MOSIctl " "Entity MOSIctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571508968236 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1571508968236 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dds.sdc " "Synopsys Design Constraints File file not found: 'dds.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571508968237 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571508968238 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571508968240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1571508968240 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571508968240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571508968249 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571508968249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "Automatically promoted node spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571508968249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " "Destination node spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 774 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571508968249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_data\[7\] " "Destination node spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_data\[7\]" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 805 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571508968249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[0\] " "Destination node mosi_data\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571508968249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[1\] " "Destination node mosi_data\[1\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571508968249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[2\] " "Destination node mosi_data\[2\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571508968249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[3\] " "Destination node mosi_data\[3\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571508968249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[4\] " "Destination node mosi_data\[4\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571508968249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[5\] " "Destination node mosi_data\[5\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571508968249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[6\] " "Destination node mosi_data\[6\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571508968249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mosi_data\[7\] " "Destination node mosi_data\[7\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571508968249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1571508968249 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571508968249 ""}  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 774 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571508968249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571508968397 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571508968397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571508968397 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571508968398 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571508968398 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571508968399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571508968399 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571508968399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571508968409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1571508968409 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571508968409 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1571508968411 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1571508968411 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1571508968411 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 7 7 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571508968412 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571508968412 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571508968412 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 4 16 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571508968412 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571508968412 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571508968412 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571508968412 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 6 18 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571508968412 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1571508968412 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1571508968412 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571508968423 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1571508968430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571508968862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571508968900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571508968911 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571508969692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571508969692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571508969840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X32_Y0 X42_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10" {  } { { "loc" "" { Generic "E:/Documents/Engineering/Code/synth-wavetable/dds/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10"} { { 12 { 0 ""} 32 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571508970426 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571508970426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571508970836 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571508970836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571508970840 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571508970946 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571508970952 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571508971055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571508971055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571508971134 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571508971389 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/Engineering/Code/synth-wavetable/dds/output_files/dds.fit.smsg " "Generated suppressed messages file E:/Documents/Engineering/Code/synth-wavetable/dds/output_files/dds.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571508971585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5660 " "Peak virtual memory: 5660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571508971829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 14:16:11 2019 " "Processing ended: Sat Oct 19 14:16:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571508971829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571508971829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571508971829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571508971829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571508972734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571508972738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 14:16:12 2019 " "Processing started: Sat Oct 19 14:16:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571508972738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571508972738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dds -c dds " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571508972738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1571508972942 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1571508973383 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571508973404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571508973535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 14:16:13 2019 " "Processing ended: Sat Oct 19 14:16:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571508973535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571508973535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571508973535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571508973535 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571508974124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571508974540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571508974544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 14:16:14 2019 " "Processing started: Sat Oct 19 14:16:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571508974544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1571508974544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dds -c dds " "Command: quartus_sta dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1571508974544 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1571508974642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1571508974850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1571508974851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508974892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508974892 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MISOctl " "Entity MISOctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MOSIctl " "Entity MOSIctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571508975042 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1571508975042 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dds.sdc " "Synopsys Design Constraints File file not found: 'dds.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1571508975045 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975045 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571508975045 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_sclk spi_sclk " "create_clock -period 1.000 -name spi_sclk spi_sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571508975045 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " "create_clock -period 1.000 -name spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571508975045 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571508975045 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1571508975047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571508975047 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1571508975048 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571508975053 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571508975077 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571508975077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.234 " "Worst-case setup slack is -1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234             -15.919 spi_sclk  " "   -1.234             -15.919 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.084             -13.745 clk  " "   -1.084             -13.745 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801              -7.360 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -0.801              -7.360 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.214 " "Worst-case hold slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "    0.214               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk  " "    0.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 spi_sclk  " "    0.381               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.166 " "Worst-case recovery slack is -1.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166             -30.814 spi_sclk  " "   -1.166             -30.814 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720              -7.550 clk  " "   -0.720              -7.550 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.926 " "Worst-case removal slack is 0.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 clk  " "    0.926               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 spi_sclk  " "    1.306               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.000 spi_sclk  " "   -3.000             -38.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.000 clk  " "   -3.000             -28.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -1.000             -18.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975101 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571508975178 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571508975178 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571508975184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571508975199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571508975443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571508975467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571508975475 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571508975475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.985 " "Worst-case setup slack is -0.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.985             -11.748 spi_sclk  " "   -0.985             -11.748 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890             -11.234 clk  " "   -0.890             -11.234 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620              -5.598 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -0.620              -5.598 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "    0.199               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 spi_sclk  " "    0.322               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.005 " "Worst-case recovery slack is -1.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005             -24.377 spi_sclk  " "   -1.005             -24.377 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550              -5.232 clk  " "   -0.550              -5.232 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.835 " "Worst-case removal slack is 0.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 clk  " "    0.835               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.114               0.000 spi_sclk  " "    1.114               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.000 spi_sclk  " "   -3.000             -38.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.000 clk  " "   -3.000             -28.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -1.000             -18.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975503 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571508975579 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571508975579 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571508975586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571508975639 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571508975641 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571508975641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.365 " "Worst-case setup slack is -0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.365              -6.098 clk  " "   -0.365              -6.098 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -1.057 spi_sclk  " "   -0.317              -1.057 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.016 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -0.002              -0.016 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.035 " "Worst-case hold slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "    0.035               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 spi_sclk  " "    0.199               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.148 " "Worst-case recovery slack is -0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148              -2.353 spi_sclk  " "   -0.148              -2.353 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 clk  " "    0.010               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.506 " "Worst-case removal slack is 0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 clk  " "    0.506               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 spi_sclk  " "    0.607               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.262 spi_sclk  " "   -3.000             -43.262 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.429 clk  " "   -3.000             -29.429 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -1.000             -18.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571508975673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571508975673 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1.43e-06 years or 45.1 seconds.\n " "Typical MTBF of Design is 1.43e-06 years or 45.1 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571508975762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571508975762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571508975762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571508975762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.481 ns " "Worst Case Available Settling Time: 0.481 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571508975762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571508975762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571508975762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571508975762 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571508975762 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571508976060 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571508976060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571508976142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 14:16:16 2019 " "Processing ended: Sat Oct 19 14:16:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571508976142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571508976142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571508976142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571508976142 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 511 s " "Quartus Prime Full Compilation was successful. 0 errors, 511 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571508976823 ""}
