# Reading pref.tcl
# OpenFile C:/Users/Steven/Desktop/TCES330_Project/Controller/ControlUnit.sv
do runrtlROM.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./InstructionMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:58 on Jun 06,2023
# vlog -reportprogress 300 -work work "+acc" ./InstructionMemory.v 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 18:45:58 on Jun 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./IR.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:58 on Jun 06,2023
# vlog -reportprogress 300 -work work "+acc" ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 18:45:58 on Jun 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./FSM.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:58 on Jun 06,2023
# vlog -reportprogress 300 -work work "+acc" ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 18:45:58 on Jun 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:58 on Jun 06,2023
# vlog -reportprogress 300 -work work "+acc" ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 18:45:58 on Jun 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:58 on Jun 06,2023
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 18:45:58 on Jun 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ControlUnit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ControlUnit_tb 
# Start time: 18:45:58 on Jun 06,2023
# Loading sv_std.std
# Loading work.ControlUnit_tb
# Loading work.ControlUnit
# Loading work.InstructionMemory
# Loading altera_mf_ver.altsyncram
# Loading work.IR
# Loading work.FSM
# Loading work.PC
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ControlUnit_tb/Clk
# add wave -noupdate /ControlUnit_tb/Reset
# add wave -noupdate /ControlUnit_tb/DUT.q
# add wave -noupdate /ControlUnit_tb/D_Wr
# add wave -noupdate /ControlUnit_tb/RF_W_en
# add wave -noupdate /ControlUnit_tb/RF_s
# add wave -noupdate /ControlUnit_tb/IR_Out
# add wave -noupdate /ControlUnit_tb/D_Addr
# add wave -noupdate /ControlUnit_tb/PC_Out
# add wave -noupdate /ControlUnit_tb/nextState
# add wave -noupdate /ControlUnit_tb/outState
# add wave -noupdate /ControlUnit_tb/RF_Ra_Addr
# add wave -noupdate /ControlUnit_tb/RF_Rb_Addr
# add wave -noupdate /ControlUnit_tb/RF_W_Addr
# add wave -noupdate /ControlUnit_tb/ALU_s0
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#                    0   Reset: 0 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: xxxxxxxxxxxxxxxx | nextState: 0000 | outState: xxxx | PC_Out: xxxxxxx | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                   10   Reset: 0 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: xxxxxxxxxxxxxxxx | nextState: 0001 | outState: 0000 | PC_Out: xxxxxxx | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                   30   Reset: 0 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: xxxxxxxxxxxxxxxx | nextState: 0001 | outState: 0000 | PC_Out: 0000000 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                   31   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: xxxxxxxxxxxxxxxx | nextState: 0001 | outState: 0000 | PC_Out: 0000000 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                   50   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: xxxxxxxxxxxxxxxx | nextState: 0010 | outState: 0001 | PC_Out: 0000000 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                   70   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0011101010111100 | nextState: 0111 | outState: 0010 | PC_Out: 0000001 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                   90   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 001 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0011101010111100 | nextState: 0001 | outState: 0111 | PC_Out: 0000001 | RF_Ra_Addr: 1010 | RF_Rb_Addr: 1011 | RF_W_Addr: 1100 | RF_W_en: 1 | RF_s: 0
#                   91   ADD PASSED
#                  110   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0011101010111100 | nextState: 0010 | outState: 0001 | PC_Out: 0000001 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  130   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0100101010111100 | nextState: 1001 | outState: 0010 | PC_Out: 0000010 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  150   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 010 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0100101010111100 | nextState: 0001 | outState: 1001 | PC_Out: 0000010 | RF_Ra_Addr: 1010 | RF_Rb_Addr: 1011 | RF_W_Addr: 1100 | RF_W_en: 1 | RF_s: 0
#                  151   SUB PASSED
#                  170   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0100101010111100 | nextState: 0010 | outState: 0001 | PC_Out: 0000010 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  190   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0010101010111100 | nextState: 0100 | outState: 0010 | PC_Out: 0000011 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  210   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 10101011 | D_wr: 0 | IR_Out: 0010101010111100 | nextState: 0101 | outState: 0100 | PC_Out: 0000011 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 1100 | RF_W_en: 0 | RF_s: 1
#                  211   LOAD A PASSED
#                  230   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 10101011 | D_wr: 0 | IR_Out: 0010101010111100 | nextState: 0001 | outState: 0101 | PC_Out: 0000011 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 1100 | RF_W_en: 1 | RF_s: 1
#                  231   LOAD B PASSED
#                  250   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0010101010111100 | nextState: 0010 | outState: 0001 | PC_Out: 0000011 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  270   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0001101010111100 | nextState: 0110 | outState: 0010 | PC_Out: 0000100 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  290   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 10111100 | D_wr: 1 | IR_Out: 0001101010111100 | nextState: 0001 | outState: 0110 | PC_Out: 0000100 | RF_Ra_Addr: 1010 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  291   STORE PASSED
#                  310   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0001101010111100 | nextState: 0010 | outState: 0001 | PC_Out: 0000100 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  330   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0000101010111100 | nextState: 0011 | outState: 0010 | PC_Out: 0000101 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  350   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0000101010111100 | nextState: 0001 | outState: 0011 | PC_Out: 0000101 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  351   NO-OP PASSED
#                  370   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0000101010111100 | nextState: 0010 | outState: 0001 | PC_Out: 0000101 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  390   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0101101010111100 | nextState: 1000 | outState: 0010 | PC_Out: 0000110 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  410   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0101101010111100 | nextState: 1000 | outState: 1000 | PC_Out: 0000110 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
#                  471   HALT PASSED
#                  471   Reset: 1 | OUTPUT SIGNALS: ALU Sel: 000 | D_Addr: 00000000 | D_wr: 0 | IR_Out: 0101101010111100 | nextState: 1000 | outState: 1000 | PC_Out: 0000110 | RF_Ra_Addr: 0000 | RF_Rb_Addr: 0000 | RF_W_Addr: 0000 | RF_W_en: 0 | RF_s: 0
# ** Note: $stop    : ./ControlUnit.sv(120)
#    Time: 476 ns  Iteration: 0  Instance: /ControlUnit_tb
# Break in Module ControlUnit_tb at ./ControlUnit.sv line 120
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 499800 ps
# 
# End
# End time: 18:46:08 on Jun 06,2023, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
