Version 4
SHEET 1 880 680
WIRE 144 -48 80 -48
WIRE 240 -48 144 -48
WIRE 144 0 144 -48
WIRE 144 0 80 0
WIRE -368 32 -384 32
WIRE 32 32 -368 32
WIRE 80 64 80 48
WIRE 144 64 80 64
WIRE 80 80 80 64
WIRE 144 128 144 64
WIRE 144 128 80 128
WIRE 0 160 -384 160
WIRE 32 160 0 160
WIRE 96 176 80 176
WIRE 240 256 144 256
WIRE 496 256 448 256
WIRE 96 272 96 176
WIRE 144 272 144 256
WIRE 144 272 96 272
WIRE 80 352 -96 352
WIRE 144 352 144 272
WIRE 144 352 80 352
WIRE -48 400 -96 400
WIRE 208 400 80 400
WIRE -368 432 -368 32
WIRE -144 432 -368 432
WIRE 0 432 0 160
WIRE 32 432 0 432
WIRE -48 448 -48 400
WIRE -48 448 -96 448
WIRE 208 448 208 400
WIRE 208 448 80 448
WIRE -96 464 -96 448
WIRE 80 464 80 448
FLAG 240 32 0
FLAG -384 32 Input1
IOPIN -384 32 In
FLAG -384 160 Input2
IOPIN -384 160 In
FLAG 496 256 Output
IOPIN 496 256 Out
FLAG 80 464 0
FLAG -96 464 0
SYMBOL pmos4 32 -48 R0
SYMATTR InstName M1
SYMATTR Value2 l=32n w=256n
SYMBOL pmos4 32 80 R0
SYMATTR InstName M2
SYMATTR Value2 l=32n w=256n
SYMBOL nmos4 32 352 R0
SYMATTR InstName M3
SYMATTR Value2 l=32n w=64n
SYMBOL nmos4 -144 352 R0
SYMATTR InstName M4
SYMATTR Value2 l=32n w=64n
SYMBOL voltage 240 -64 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V1
SYMATTR Value 1
SYMBOL Invertor1 336 256 R0
SYMATTR InstName Invertor
TEXT -632 -256 Left 2 !.lib C:\\Users\\96279\\Downloads\\Tech_models.txt
