/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [12:0] _08_;
  wire [6:0] _09_;
  wire [15:0] _10_;
  wire [26:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_51z;
  wire [11:0] celloutsig_0_52z;
  wire [12:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [22:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[57];
  assign celloutsig_0_4z = ~((celloutsig_0_2z[3] | _00_) & celloutsig_0_3z[17]);
  assign celloutsig_0_48z = ~((celloutsig_0_47z | celloutsig_0_43z) & _01_);
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_3z[14]) & in_data[48]);
  assign celloutsig_1_6z = ~((celloutsig_1_3z[1] | _02_) & celloutsig_1_5z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_17z | celloutsig_1_3z[0]) & celloutsig_1_16z);
  assign celloutsig_0_20z = ~((celloutsig_0_0z | celloutsig_0_15z) & celloutsig_0_4z);
  assign celloutsig_0_21z = ~((celloutsig_0_0z | celloutsig_0_3z[6]) & _04_);
  assign celloutsig_0_43z = ~((celloutsig_0_6z | celloutsig_0_19z) & (celloutsig_0_21z | celloutsig_0_29z[0]));
  assign celloutsig_1_17z = ~((celloutsig_1_12z[2] | in_data[191]) & (celloutsig_1_12z[0] | celloutsig_1_8z));
  assign celloutsig_0_35z = celloutsig_0_16z | ~(celloutsig_0_20z);
  assign celloutsig_0_10z = celloutsig_0_4z | ~(celloutsig_0_0z);
  assign celloutsig_0_25z = _06_ | celloutsig_0_0z;
  assign celloutsig_0_38z = celloutsig_0_26z[8] ^ celloutsig_0_21z;
  assign celloutsig_0_6z = _07_ ^ in_data[16];
  assign celloutsig_0_9z = _07_ ^ celloutsig_0_8z[3];
  assign celloutsig_0_22z = celloutsig_0_14z ^ celloutsig_0_11z[1];
  assign celloutsig_0_53z = { _08_[12:7], _01_, _06_, _08_[4:1], celloutsig_0_36z } + { celloutsig_0_51z[11:4], celloutsig_0_51z[7], celloutsig_0_51z[2:1], celloutsig_0_19z, celloutsig_0_38z };
  assign celloutsig_1_4z = { _09_[6:2], _03_, _09_[0] } + celloutsig_1_1z[6:0];
  assign celloutsig_0_2z = { in_data[21:16], _00_, _05_, _07_, _00_, _05_, _07_ } + in_data[32:21];
  reg [15:0] _32_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _32_ <= 16'h0000;
    else _32_ <= in_data[132:117];
  assign { _10_[15:13], _02_, _10_[11], _09_[6:2], _03_, _09_[0], _10_[3:0] } = _32_;
  reg [2:0] _33_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _33_ <= 3'h0;
    else _33_ <= in_data[71:69];
  assign { _00_, _05_, _07_ } = _33_;
  reg [26:0] _34_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _34_ <= 27'h0000000;
    else _34_ <= { celloutsig_0_11z[2:0], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z };
  assign { _11_[26:21], _04_, _11_[19:16], _08_[12:7], _01_, _06_, _08_[4:1], _11_[3:0] } = _34_;
  assign celloutsig_0_13z = { celloutsig_0_3z[12:4], celloutsig_0_12z, celloutsig_0_9z } === celloutsig_0_8z[17:7];
  assign celloutsig_0_15z = celloutsig_0_2z[8:6] === celloutsig_0_8z[12:10];
  assign celloutsig_0_16z = { celloutsig_0_8z[11:3], celloutsig_0_5z, celloutsig_0_9z } >= { in_data[69:66], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z, _00_, _05_, _07_ };
  assign celloutsig_0_23z = celloutsig_0_2z[10:6] % { 1'h1, _05_, _07_, celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_1_3z = in_data[142:139] * _09_[6:3];
  assign celloutsig_0_28z = celloutsig_0_3z[4:2] != _11_[23:21];
  assign celloutsig_1_9z = & in_data[141:100];
  assign celloutsig_0_47z = | { celloutsig_0_8z[15:3], celloutsig_0_19z };
  assign celloutsig_0_36z = celloutsig_0_7z[3] & celloutsig_0_16z;
  assign celloutsig_1_8z = celloutsig_1_2z[2] & celloutsig_1_5z[0];
  assign celloutsig_1_16z = celloutsig_1_8z & celloutsig_1_4z[6];
  assign celloutsig_0_12z = celloutsig_0_7z[1] & in_data[22];
  assign celloutsig_0_14z = celloutsig_0_2z[11] & celloutsig_0_10z;
  assign celloutsig_0_19z = celloutsig_0_16z & celloutsig_0_10z;
  assign celloutsig_0_52z = { celloutsig_0_26z[13:4], celloutsig_0_14z, celloutsig_0_28z } << { celloutsig_0_51z[6:4], celloutsig_0_51z[7], celloutsig_0_51z[2:1], celloutsig_0_7z, celloutsig_0_35z };
  assign celloutsig_0_8z = { celloutsig_0_2z[6:4], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z } << { celloutsig_0_3z[7:6], _00_, _05_, _07_, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_17z[7], celloutsig_0_9z, celloutsig_0_10z } << { celloutsig_0_17z[8:7], celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_8z[6:0], celloutsig_0_13z, celloutsig_0_5z } >> { celloutsig_0_7z[4:1], celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[141:133] <<< { _09_[4:2], _03_, _09_[0], _10_[3:0] };
  assign celloutsig_1_5z = celloutsig_1_3z[3:1] <<< { _03_, _09_[0], _10_[3] };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z } <<< celloutsig_1_1z[7:1];
  assign celloutsig_0_11z = celloutsig_0_8z[7:2] <<< { celloutsig_0_8z[22:19], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_26z = celloutsig_0_3z[17:3] <<< { celloutsig_0_2z[9:5], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_6z };
  assign celloutsig_0_3z = { celloutsig_0_2z[11:6], celloutsig_0_2z } >>> { in_data[23:20], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_12z = celloutsig_1_1z[7:0] >>> { in_data[178:176], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_2z = in_data[172:169] - in_data[174:171];
  assign celloutsig_0_7z = { celloutsig_0_6z, _00_, _05_, _07_, celloutsig_0_4z } - { celloutsig_0_0z, celloutsig_0_0z, _00_, _05_, _07_ };
  assign { celloutsig_0_51z[2:1], celloutsig_0_51z[7:4], celloutsig_0_51z[12:8], celloutsig_0_51z[0], celloutsig_0_51z[13] } = ~ { celloutsig_0_48z, celloutsig_0_38z, celloutsig_0_36z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_4z };
  assign { _08_[6:5], _08_[0] } = { _01_, _06_, celloutsig_0_36z };
  assign _09_[1] = _03_;
  assign { _10_[12], _10_[10:4] } = { _02_, _09_[6:2], _03_, _09_[0] };
  assign { _11_[20], _11_[15:4] } = { _04_, _08_[12:7], _01_, _06_, _08_[4:1] };
  assign celloutsig_0_51z[3] = celloutsig_0_51z[7];
  assign { out_data[134:128], out_data[96], out_data[43:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
