// Seed: 3939273250
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  generate
    assign id_5 = id_4;
  endgenerate
endmodule
module module_0 #(
    parameter id_4 = 32'd72
) (
    id_1,
    module_1,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_8,
      id_5,
      id_8
  );
  inout wire id_1;
  assign id_7[id_4] = -1;
endmodule
