#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fe6ac004080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe6ac0041f0 .scope module, "tb_iter_control" "tb_iter_control" 3 4;
 .timescale -9 -12;
v0x6000020c0a20_0 .var "clk", 0 0;
v0x6000020c0ab0_0 .var "col2", 255 0;
v0x6000020c0b40_0 .var "col_in", 4 0;
v0x6000020c0bd0_0 .net "col_out", 4 0, v0x6000020c0120_0;  1 drivers
v0x6000020c0c60_0 .net "col_req", 4 0, v0x6000020c01b0_0;  1 drivers
v0x6000020c0cf0_0 .var "complete", 0 0;
v0x6000020c0d80_0 .net "done", 0 0, v0x6000020c03f0_0;  1 drivers
v0x6000020c0e10 .array "mat1", 0 7, 1023 0;
v0x6000020c0ea0 .array "mat2", 0 7, 1023 0;
v0x6000020c0f30_0 .net "mat_out", 7 0, v0x6000020c05a0_0;  1 drivers
v0x6000020c0fc0_0 .net "new_request", 0 0, v0x6000020c0630_0;  1 drivers
v0x6000020c1050_0 .var "row1", 255 0;
v0x6000020c10e0_0 .var "row_in", 4 0;
v0x6000020c1170_0 .net "row_out", 4 0, v0x6000020c0750_0;  1 drivers
v0x6000020c1200_0 .net "row_req", 4 0, v0x6000020c07e0_0;  1 drivers
v0x6000020c1290_0 .var "rst", 0 0;
v0x6000020c1320_0 .net "val_out", 0 0, v0x6000020c0990_0;  1 drivers
v0x6000020c13b0_0 .var "val_rows", 0 0;
S_0x7fe6ac004360 .scope module, "test_alg" "dummy_alg" 3 31, 4 4 0, S_0x7fe6ac0041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "complete";
    .port_info 3 /INPUT 256 "matA_row";
    .port_info 4 /INPUT 256 "matB_col";
    .port_info 5 /INPUT 5 "row_in";
    .port_info 6 /INPUT 5 "col_in";
    .port_info 7 /INPUT 1 "val_rows";
    .port_info 8 /OUTPUT 5 "row_req";
    .port_info 9 /OUTPUT 5 "col_req";
    .port_info 10 /OUTPUT 1 "new_request";
    .port_info 11 /OUTPUT 5 "row_out";
    .port_info 12 /OUTPUT 5 "col_out";
    .port_info 13 /OUTPUT 8 "matrix_val";
    .port_info 14 /OUTPUT 1 "valid_out";
    .port_info 15 /OUTPUT 1 "done";
v0x6000020c0000_0 .net "clk_in", 0 0, v0x6000020c0a20_0;  1 drivers
v0x6000020c0090_0 .net "col_in", 4 0, v0x6000020c0b40_0;  1 drivers
v0x6000020c0120_0 .var "col_out", 4 0;
v0x6000020c01b0_0 .var "col_req", 4 0;
v0x6000020c0240_0 .net "complete", 0 0, v0x6000020c0cf0_0;  1 drivers
v0x6000020c02d0_0 .var "complete_old", 0 0;
v0x6000020c0360_0 .var "control_state", 1 0;
v0x6000020c03f0_0 .var "done", 0 0;
v0x6000020c0480_0 .net "matA_row", 255 0, v0x6000020c1050_0;  1 drivers
v0x6000020c0510_0 .net "matB_col", 255 0, v0x6000020c0ab0_0;  1 drivers
v0x6000020c05a0_0 .var "matrix_val", 7 0;
v0x6000020c0630_0 .var "new_request", 0 0;
v0x6000020c06c0_0 .net "row_in", 4 0, v0x6000020c10e0_0;  1 drivers
v0x6000020c0750_0 .var "row_out", 4 0;
v0x6000020c07e0_0 .var "row_req", 4 0;
v0x6000020c0870_0 .net "rst_in", 0 0, v0x6000020c1290_0;  1 drivers
v0x6000020c0900_0 .net "val_rows", 0 0, v0x6000020c13b0_0;  1 drivers
v0x6000020c0990_0 .var "valid_out", 0 0;
E_0x600001cc04b0 .event posedge, v0x6000020c0000_0;
    .scope S_0x7fe6ac004360;
T_0 ;
    %wait E_0x600001cc04b0;
    %load/vec4 v0x6000020c0240_0;
    %assign/vec4 v0x6000020c02d0_0, 0;
    %load/vec4 v0x6000020c0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020c0750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020c0120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020c07e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020c01b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020c03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020c05a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020c0990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000020c0360_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000020c0360_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000020c02d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x6000020c0240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000020c0360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020c07e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020c01b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020c0630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020c0990_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6000020c0360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x6000020c0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x6000020c06c0_0;
    %assign/vec4 v0x6000020c0750_0, 0;
    %load/vec4 v0x6000020c0090_0;
    %assign/vec4 v0x6000020c0120_0, 0;
    %load/vec4 v0x6000020c0480_0;
    %load/vec4 v0x6000020c0090_0;
    %pad/u 8;
    %muli 8, 0, 8;
    %part/u 8;
    %assign/vec4 v0x6000020c05a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020c0990_0, 0;
    %load/vec4 v0x6000020c0090_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x6000020c06c0_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020c03f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000020c0360_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x6000020c06c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000020c07e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020c01b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020c0630_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x6000020c06c0_0;
    %assign/vec4 v0x6000020c07e0_0, 0;
    %load/vec4 v0x6000020c0090_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000020c01b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020c0630_0, 0;
T_0.9 ;
T_0.6 ;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe6ac0041f0;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0x6000020c0a20_0;
    %nor/r;
    %store/vec4 v0x6000020c0a20_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe6ac0041f0;
T_2 ;
    %vpi_call/w 3 45 "$dumpfile", "iter_dummy.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe6ac0041f0 {0 0 0};
    %vpi_call/w 3 47 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020c0a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020c1290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020c0cf0_0, 0, 1;
    %pushi/vec4 65793, 0, 1024;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020c0e10, 4, 0;
    %pushi/vec4 131586, 0, 1024;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020c0e10, 4, 0;
    %pushi/vec4 197379, 0, 1024;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020c0e10, 4, 0;
    %pushi/vec4 65536, 0, 1024;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020c0ea0, 4, 0;
    %pushi/vec4 256, 0, 1024;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020c0ea0, 4, 0;
    %pushi/vec4 1, 0, 1024;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020c0ea0, 4, 0;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020c1290_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020c1290_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020c0cf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020c0cf0_0, 0, 1;
    %delay 60000, 0;
T_2.0 ;
    %load/vec4 v0x6000020c0d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_2.1, 8;
    %load/vec4 v0x6000020c0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000020c1200_0;
    %assign/vec4 v0x6000020c10e0_0, 0;
    %load/vec4 v0x6000020c0c60_0;
    %assign/vec4 v0x6000020c0b40_0, 0;
    %pushi/vec4 2155905152, 0, 39;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 16843009, 0, 25;
    %assign/vec4 v0x6000020c1050_0, 0;
    %pushi/vec4 2155905152, 0, 39;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 16843009, 0, 25;
    %assign/vec4 v0x6000020c0ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020c13b0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020c13b0_0, 0;
T_2.2 ;
    %delay 20000, 0;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020c13b0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 85 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 86 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/tb_iter_control.sv";
    "src/dummy_alg.sv";
