ARM R+dmb+dsb
"DMBdWW Wse DSBdWR Fre"
Cycle=Fre DMBdWW Wse DSBdWR
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0            | P1            ;
 MOV R0, #1    | MOV R0, #2    ;
 STR R0, [%x0] | STR R0, [%y1] ;
 DMB           | DSB           ;
 MOV R1, #1    | LDR R1, [%x1] ;
 STR R1, [%y0] |               ;
exists
(y=2 /\ 1:R1=0)
