# Copyright (C) 1991-2007 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version
# File: D:\v1.21\DE2_70_TOP.csv
# Generated on: Wed Nov 14 23:36:20 2007

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

From,To,Assignment Name,Value,Enabled
,iCLK_50,Location,PIN_AD15,Yes
,oHEX0_D[0],Location,PIN_AE8,Yes
,oHEX0_D[1],Location,PIN_AF9,Yes
,oHEX0_D[2],Location,PIN_AH9,Yes
,oHEX0_D[3],Location,PIN_AD10,Yes
,oHEX0_D[4],Location,PIN_AF10,Yes
,oHEX0_D[5],Location,PIN_AD11,Yes
,oHEX0_D[6],Location,PIN_AD12,Yes
,oLEDG[0],Location,PIN_W27,Yes
,oLEDG[1],Location,PIN_W25,Yes
,oLEDG[2],Location,PIN_W23,Yes
,oLEDG[3],Location,PIN_Y27,Yes
,iSW[0],Location,PIN_AA23,Yes
,iSW[1],Location,PIN_AB26,Yes
,iSW[2],Location,PIN_AB25,Yes
,iSW[3],Location,PIN_AC27,Yes
,iSW[4],Location,PIN_AC26,Yes
,iSW[5],Location,PIN_AC24,Yes
,|,Partition Hierarchy,no_file_for_top_partition,Yes
