// Seed: 2769578997
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wand id_2,
    output tri1 id_3,
    output wor id_4,
    output uwire id_5
);
  assign id_5 = id_1;
  assign #id_7 id_3 = -1;
  always @(posedge -1 or posedge id_7) #1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    inout uwire id_3,
    output supply1 id_4,
    input tri id_5,
    output wand id_6
);
  assign id_4 = -1 == id_5;
  always force id_3 = id_1;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
