// Seed: 1066290371
module module_0;
  integer id_2 = (id_2);
endmodule
module module_1 (
    input wor id_0,
    input wor void id_1
);
  tri id_3 = id_1;
  module_0 modCall_1 ();
  always id_4 <= -1'b0;
endmodule
module module_2 (
    output uwire id_0,
    input tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output supply1 id_5,
    output wor id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    input supply0 id_10,
    input tri1 id_11,
    input supply0 id_12,
    input uwire id_13,
    input supply0 id_14,
    input tri1 id_15,
    input wor id_16,
    input uwire id_17,
    output supply1 id_18,
    input supply1 id_19,
    input uwire id_20,
    output wire id_21,
    input supply0 id_22,
    input wire id_23,
    output uwire id_24,
    output wand id_25,
    input wand id_26,
    inout uwire id_27,
    input tri0 id_28,
    input wor id_29,
    input tri id_30,
    input supply0 id_31,
    output wire id_32,
    input tri id_33
);
  tri id_35 = -1 - ^id_7;
  wor id_36 = id_26;
  assign id_0 = id_23;
  module_0 modCall_1 ();
endmodule
