
**** 11/29/18 10:43:27 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-OP_point"  [ c:\users\ethan\documents\ece 3456\lab 5\step b -xnor\xnor-PSpiceFiles\SCHEMATIC1\OP_point.sim ]


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "OP_point.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.LIB "../../../xnor-PSpiceFiles/2input nand enhancement load.lib" 
.LIB "../../../xnor-PSpiceFiles/2INPUT NOR ENHANCEMENT LOAD.lib" 
* From [PSPICE NETLIST] section of C:\Users\Ethan\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source XNOR
.EXTERNAL INPUT Vout
M_M4         VOUT N02021 N01581 0 Mbreakn           
M_M5         N01581 N03121 VOUT N015633 Mbreakp           
X_U1A         N02021 N03121 $G_DPWR $G_DGND 74LS04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_Vdd         N044983 0 5V
V_A         N02021 0 5
C_C2         0 VOUT  10n  TC=0,0 
X_U1B         N01581 N04400 $G_DPWR $G_DGND 74LS04 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_Vdd1         N015633 0 5V
M_M7         N04400 N02021 VOUT N044983 Mbreakp           
M_M6         VOUT N03121 N04400 0 Mbreakn           
V_B         N01581 0 0

**** RESUMING OP_point.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node N02021
*
* Moving X_U1A.U1:IN1 from analog node N02021 to new digital node N02021$AtoD
X$N02021_AtoD1
+ N02021
+ N02021$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_LS
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N01581
*
* Moving X_U1B.U1:IN1 from analog node N01581 to new digital node N01581$AtoD
X$N01581_AtoD1
+ N01581
+ N01581$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_LS
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N03121
*
* Moving X_U1A.U1:OUT1 from analog node N03121 to new digital node N03121$DtoA
X$N03121_DtoA1
+ N03121$DtoA
+ N03121
+ $G_DPWR
+ $G_DGND
+ DtoA_LS
+       PARAMS: DRVH= 108    DRVL= 157    CAPACITANCE=   0     
*
* Analog/Digital interface for node N04400
*
* Moving X_U1B.U1:OUT1 from analog node N04400 to new digital node N04400$DtoA
X$N04400_DtoA1
+ N04400$DtoA
+ N04400
+ $G_DPWR
+ $G_DGND
+ DtoA_LS
+       PARAMS: DRVH= 108    DRVL= 157    CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR


**** 11/29/18 10:43:27 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-OP_point"  [ c:\users\ethan\documents\ece 3456\lab 5\step b -xnor\xnor-PSpiceFiles\SCHEMATIC1\OP_point.sim ]


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               Mbreakp         Mbreakn         
               PMOS            NMOS            
       LEVEL    1               1            
           L  100.000000E-06  100.000000E-06 
           W  100.000000E-06  100.000000E-06 
         VTO   -1.32             .91         
          KP  635.200000E-06  685.600000E-06 
       GAMMA    0               0            
         PHI     .6              .6          
      LAMBDA    0               0            
          IS   10.000000E-15   10.000000E-15 
          JS    0               0            
          PB     .8              .8          
        PBSW     .8              .8          
          CJ    0               0            
        CJSW    0               0            
        CGSO    0               0            
        CGDO    0               0            
        CGBO    0               0            
         TOX    0               0            
          XJ    0               0            
       UCRIT   10.000000E+03   10.000000E+03 
      DIOMOD    1               1            
         VFB    0               0            
        LETA    0               0            
        WETA    0               0            
          U0    0               0            
        TEMP    0               0            
         VDD    5               5            
       XPART    0               0            


**** 11/29/18 10:43:27 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-OP_point"  [ c:\users\ethan\documents\ece 3456\lab 5\step b -xnor\xnor-PSpiceFiles\SCHEMATIC1\OP_point.sim ]


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               DIN74LS         
      S0NAME 0               
       S0TSW    5.000000E-09 
       S0RLO    1            
       S0RHI  100.000000E+03 
      S1NAME 1               
       S1TSW    4.500000E-09 
       S1RLO  100.000000E+03 
       S1RHI    1            
      S2NAME X               
       S2TSW    4.500000E-09 
       S2RLO   30.9          
       S2RHI  100            
      S3NAME R               
       S3TSW    4.500000E-09 
       S3RLO   30.9          
       S3RHI  100            
      S4NAME F               
       S4TSW    4.500000E-09 
       S4RLO   30.9          
       S4RHI  100            
      S5NAME Z               
       S5TSW    4.500000E-09 
       S5RLO  200.000000E+03 
       S5RHI  200.000000E+03 


**** 11/29/18 10:43:27 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-OP_point"  [ c:\users\ethan\documents\ece 3456\lab 5\step b -xnor\xnor-PSpiceFiles\SCHEMATIC1\OP_point.sim ]


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO74LS          
    TIMESTEP  100.000000E-12 
      S0NAME X               
       S0VHI    2            
       S0VLO     .8          
      S1NAME 0               
       S1VHI     .8          
       S1VLO   -1.5          
      S2NAME R               
       S2VHI    1.2          
       S2VLO     .8          
      S3NAME R               
       S3VHI    2            
       S3VLO    1.1          
      S4NAME X               
       S4VHI    2            
       S4VLO     .8          
      S5NAME 1               
       S5VHI    7            
       S5VLO    2            
      S6NAME F               
       S6VHI    2            
       S6VLO    1.1          
      S7NAME F               
       S7VHI    1.2          
       S7VLO     .8          


**** 11/29/18 10:43:27 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-OP_point"  [ c:\users\ethan\documents\ece 3456\lab 5\step b -xnor\xnor-PSpiceFiles\SCHEMATIC1\OP_point.sim ]


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_LS04          
      TPLHMN    3.600000E-09 
      TPLHTY    9.000000E-09 
      TPLHMX   15.000000E-09 
      TPHLMN    4.000000E-09 
      TPHLTY   10.000000E-09 
      TPHLMX   15.000000E-09 


**** 11/29/18 10:43:27 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-OP_point"  [ c:\users\ethan\documents\ece 3456\lab 5\step b -xnor\xnor-PSpiceFiles\SCHEMATIC1\OP_point.sim ]


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_LS           
        DRVL  157            
        DRVH  108            
       AtoD1 AtoD_LS         
       AtoD2 AtoD_LS_NX      
       AtoD3 AtoD_LS         
       AtoD4 AtoD_LS_NX      
       DtoA1 DtoA_LS         
       DtoA2 DtoA_LS         
       DtoA3 DtoA_LS         
       DtoA4 DtoA_LS         
      TSWHL1    2.724000E-09 
      TSWHL2    2.724000E-09 
      TSWHL3    2.724000E-09 
      TSWHL4    2.724000E-09 
      TSWLH1    2.104000E-09 
      TSWLH2    2.104000E-09 
      TSWLH3    2.104000E-09 
      TSWLH4    2.104000E-09 
       TPWRT  100.000000E+03 


**** 11/29/18 10:43:27 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-OP_point"  [ c:\users\ethan\documents\ece 3456\lab 5\step b -xnor\xnor-PSpiceFiles\SCHEMATIC1\OP_point.sim ]


 ****     SMALL SIGNAL BIAS SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


( VOUT) 3.573E-09  (N01581)    0.0000 (N02021)    5.0000 (N03121)     .1015     

(N04400)    3.4493 ($G_DGND)    0.0000                   ($G_DPWR)    5.0000    

(N015633)    5.0000                   (N044983)    5.0000                       

(X$N03121_DtoA1.DGND_OL)     .1014    (X$N03121_DtoA1.DPWR_OH)    3.4493        

(X$N04400_DtoA1.DGND_OL)     .1014    (X$N04400_DtoA1.DPWR_OH)    3.4493    



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(N01581$AtoD) : 0  (N03121$DtoA) : 0  (N04400$DtoA) : 1  (N02021$AtoD) : 1  




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_Vdd       -6.571E-12
    V_A         -1.000E-11
    V_Vdd1      -1.002E-11
    V_B          2.250E-04
    X$DIGIFPWR.VDPWR  -7.196E-05
    X$DIGIFPWR.VDGND  -2.300E-04

    TOTAL POWER DISSIPATION   3.60E-04  WATTS



          JOB CONCLUDED

**** 11/29/18 10:43:27 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-OP_point"  [ c:\users\ethan\documents\ece 3456\lab 5\step b -xnor\xnor-PSpiceFiles\SCHEMATIC1\OP_point.sim ]


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =         .06
