|mips_pipelined
prog_count_output[0] <= register_32:IF_program_counter.data_out[0]
prog_count_output[1] <= register_32:IF_program_counter.data_out[1]
prog_count_output[2] <= register_32:IF_program_counter.data_out[2]
prog_count_output[3] <= register_32:IF_program_counter.data_out[3]
prog_count_output[4] <= register_32:IF_program_counter.data_out[4]
prog_count_output[5] <= register_32:IF_program_counter.data_out[5]
prog_count_output[6] <= register_32:IF_program_counter.data_out[6]
prog_count_output[7] <= register_32:IF_program_counter.data_out[7]
prog_count_output[8] <= register_32:IF_program_counter.data_out[8]
prog_count_output[9] <= register_32:IF_program_counter.data_out[9]
ins_cache_output[0] <= ins_cache:IF_instruction_cache.q[0]
ins_cache_output[1] <= ins_cache:IF_instruction_cache.q[1]
ins_cache_output[2] <= ins_cache:IF_instruction_cache.q[2]
ins_cache_output[3] <= ins_cache:IF_instruction_cache.q[3]
ins_cache_output[4] <= ins_cache:IF_instruction_cache.q[4]
ins_cache_output[5] <= ins_cache:IF_instruction_cache.q[5]
ins_cache_output[6] <= ins_cache:IF_instruction_cache.q[6]
ins_cache_output[7] <= ins_cache:IF_instruction_cache.q[7]
ins_cache_output[8] <= ins_cache:IF_instruction_cache.q[8]
ins_cache_output[9] <= ins_cache:IF_instruction_cache.q[9]
ins_cache_output[10] <= ins_cache:IF_instruction_cache.q[10]
ins_cache_output[11] <= ins_cache:IF_instruction_cache.q[11]
ins_cache_output[12] <= ins_cache:IF_instruction_cache.q[12]
ins_cache_output[13] <= ins_cache:IF_instruction_cache.q[13]
ins_cache_output[14] <= ins_cache:IF_instruction_cache.q[14]
ins_cache_output[15] <= ins_cache:IF_instruction_cache.q[15]
ins_cache_output[16] <= ins_cache:IF_instruction_cache.q[16]
ins_cache_output[17] <= ins_cache:IF_instruction_cache.q[17]
ins_cache_output[18] <= ins_cache:IF_instruction_cache.q[18]
ins_cache_output[19] <= ins_cache:IF_instruction_cache.q[19]
ins_cache_output[20] <= ins_cache:IF_instruction_cache.q[20]
ins_cache_output[21] <= ins_cache:IF_instruction_cache.q[21]
ins_cache_output[22] <= ins_cache:IF_instruction_cache.q[22]
ins_cache_output[23] <= ins_cache:IF_instruction_cache.q[23]
ins_cache_output[24] <= ins_cache:IF_instruction_cache.q[24]
ins_cache_output[25] <= ins_cache:IF_instruction_cache.q[25]
ins_cache_output[26] <= ins_cache:IF_instruction_cache.q[26]
ins_cache_output[27] <= ins_cache:IF_instruction_cache.q[27]
ins_cache_output[28] <= ins_cache:IF_instruction_cache.q[28]
ins_cache_output[29] <= ins_cache:IF_instruction_cache.q[29]
ins_cache_output[30] <= ins_cache:IF_instruction_cache.q[30]
ins_cache_output[31] <= ins_cache:IF_instruction_cache.q[31]
data_cache_input[0] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[0]
data_cache_input[1] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[1]
data_cache_input[2] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[2]
data_cache_input[3] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[3]
data_cache_input[4] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[4]
data_cache_input[5] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[5]
data_cache_input[6] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[6]
data_cache_input[7] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[7]
data_cache_input[8] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[8]
data_cache_input[9] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[9]
data_cache_input[10] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[10]
data_cache_input[11] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[11]
data_cache_input[12] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[12]
data_cache_input[13] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[13]
data_cache_input[14] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[14]
data_cache_input[15] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[15]
data_cache_input[16] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[16]
data_cache_input[17] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[17]
data_cache_input[18] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[18]
data_cache_input[19] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[19]
data_cache_input[20] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[20]
data_cache_input[21] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[21]
data_cache_input[22] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[22]
data_cache_input[23] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[23]
data_cache_input[24] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[24]
data_cache_input[25] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[25]
data_cache_input[26] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[26]
data_cache_input[27] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[27]
data_cache_input[28] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[28]
data_cache_input[29] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[29]
data_cache_input[30] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[30]
data_cache_input[31] <= register_EX_MEM_buffer:EX_MEM_buffer.reg_read_data_2_out[31]
data_cache_output[0] <= dat_cache:MEM_data_cache.q[0]
data_cache_output[1] <= dat_cache:MEM_data_cache.q[1]
data_cache_output[2] <= dat_cache:MEM_data_cache.q[2]
data_cache_output[3] <= dat_cache:MEM_data_cache.q[3]
data_cache_output[4] <= dat_cache:MEM_data_cache.q[4]
data_cache_output[5] <= dat_cache:MEM_data_cache.q[5]
data_cache_output[6] <= dat_cache:MEM_data_cache.q[6]
data_cache_output[7] <= dat_cache:MEM_data_cache.q[7]
data_cache_output[8] <= dat_cache:MEM_data_cache.q[8]
data_cache_output[9] <= dat_cache:MEM_data_cache.q[9]
data_cache_output[10] <= dat_cache:MEM_data_cache.q[10]
data_cache_output[11] <= dat_cache:MEM_data_cache.q[11]
data_cache_output[12] <= dat_cache:MEM_data_cache.q[12]
data_cache_output[13] <= dat_cache:MEM_data_cache.q[13]
data_cache_output[14] <= dat_cache:MEM_data_cache.q[14]
data_cache_output[15] <= dat_cache:MEM_data_cache.q[15]
data_cache_output[16] <= dat_cache:MEM_data_cache.q[16]
data_cache_output[17] <= dat_cache:MEM_data_cache.q[17]
data_cache_output[18] <= dat_cache:MEM_data_cache.q[18]
data_cache_output[19] <= dat_cache:MEM_data_cache.q[19]
data_cache_output[20] <= dat_cache:MEM_data_cache.q[20]
data_cache_output[21] <= dat_cache:MEM_data_cache.q[21]
data_cache_output[22] <= dat_cache:MEM_data_cache.q[22]
data_cache_output[23] <= dat_cache:MEM_data_cache.q[23]
data_cache_output[24] <= dat_cache:MEM_data_cache.q[24]
data_cache_output[25] <= dat_cache:MEM_data_cache.q[25]
data_cache_output[26] <= dat_cache:MEM_data_cache.q[26]
data_cache_output[27] <= dat_cache:MEM_data_cache.q[27]
data_cache_output[28] <= dat_cache:MEM_data_cache.q[28]
data_cache_output[29] <= dat_cache:MEM_data_cache.q[29]
data_cache_output[30] <= dat_cache:MEM_data_cache.q[30]
data_cache_output[31] <= dat_cache:MEM_data_cache.q[31]
rst => mux_2_to_1_by_32:IF_pc_rst_mux.selection
rst => pipelined_control_box:control_box.rst
clk => register_32:IF_program_counter.clk
clk => ins_cache:IF_instruction_cache.clock
clk => register_IF_ID_buffer:IF_ID_buffer.clk
clk => regfile_32_by_32:ID_register_file.clk
clk => control_ID_EX_buffer:ID_EX_control_buffer.clk
clk => register_ID_EX_buffer:ID_EX_buffer.clk
clk => control_EX_MEM_buffer:EX_MEM_control_buffer.clk
clk => register_EX_MEM_buffer:EX_MEM_buffer.clk
clk => dat_cache:MEM_data_cache.clock
clk => control_MEM_WB_buffer:MEM_WB_control_buffer.clk
clk => register_MEM_WB_buffer:MEM_WB_buffer.clk
error <= pipelined_control_box:control_box.flag_error


|mips_pipelined|mux_2_to_1_by_32:IF_branch_address_multiplexor
data_in_0[0] => output.DATAB
data_in_0[1] => output.DATAB
data_in_0[2] => output.DATAB
data_in_0[3] => output.DATAB
data_in_0[4] => output.DATAB
data_in_0[5] => output.DATAB
data_in_0[6] => output.DATAB
data_in_0[7] => output.DATAB
data_in_0[8] => output.DATAB
data_in_0[9] => output.DATAB
data_in_0[10] => output.DATAB
data_in_0[11] => output.DATAB
data_in_0[12] => output.DATAB
data_in_0[13] => output.DATAB
data_in_0[14] => output.DATAB
data_in_0[15] => output.DATAB
data_in_0[16] => output.DATAB
data_in_0[17] => output.DATAB
data_in_0[18] => output.DATAB
data_in_0[19] => output.DATAB
data_in_0[20] => output.DATAB
data_in_0[21] => output.DATAB
data_in_0[22] => output.DATAB
data_in_0[23] => output.DATAB
data_in_0[24] => output.DATAB
data_in_0[25] => output.DATAB
data_in_0[26] => output.DATAB
data_in_0[27] => output.DATAB
data_in_0[28] => output.DATAB
data_in_0[29] => output.DATAB
data_in_0[30] => output.DATAB
data_in_0[31] => output.DATAB
data_in_1[0] => output.DATAA
data_in_1[1] => output.DATAA
data_in_1[2] => output.DATAA
data_in_1[3] => output.DATAA
data_in_1[4] => output.DATAA
data_in_1[5] => output.DATAA
data_in_1[6] => output.DATAA
data_in_1[7] => output.DATAA
data_in_1[8] => output.DATAA
data_in_1[9] => output.DATAA
data_in_1[10] => output.DATAA
data_in_1[11] => output.DATAA
data_in_1[12] => output.DATAA
data_in_1[13] => output.DATAA
data_in_1[14] => output.DATAA
data_in_1[15] => output.DATAA
data_in_1[16] => output.DATAA
data_in_1[17] => output.DATAA
data_in_1[18] => output.DATAA
data_in_1[19] => output.DATAA
data_in_1[20] => output.DATAA
data_in_1[21] => output.DATAA
data_in_1[22] => output.DATAA
data_in_1[23] => output.DATAA
data_in_1[24] => output.DATAA
data_in_1[25] => output.DATAA
data_in_1[26] => output.DATAA
data_in_1[27] => output.DATAA
data_in_1[28] => output.DATAA
data_in_1[29] => output.DATAA
data_in_1[30] => output.DATAA
data_in_1[31] => output.DATAA
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mux_2_to_1_by_32:IF_jump_address_multiplexor
data_in_0[0] => output.DATAB
data_in_0[1] => output.DATAB
data_in_0[2] => output.DATAB
data_in_0[3] => output.DATAB
data_in_0[4] => output.DATAB
data_in_0[5] => output.DATAB
data_in_0[6] => output.DATAB
data_in_0[7] => output.DATAB
data_in_0[8] => output.DATAB
data_in_0[9] => output.DATAB
data_in_0[10] => output.DATAB
data_in_0[11] => output.DATAB
data_in_0[12] => output.DATAB
data_in_0[13] => output.DATAB
data_in_0[14] => output.DATAB
data_in_0[15] => output.DATAB
data_in_0[16] => output.DATAB
data_in_0[17] => output.DATAB
data_in_0[18] => output.DATAB
data_in_0[19] => output.DATAB
data_in_0[20] => output.DATAB
data_in_0[21] => output.DATAB
data_in_0[22] => output.DATAB
data_in_0[23] => output.DATAB
data_in_0[24] => output.DATAB
data_in_0[25] => output.DATAB
data_in_0[26] => output.DATAB
data_in_0[27] => output.DATAB
data_in_0[28] => output.DATAB
data_in_0[29] => output.DATAB
data_in_0[30] => output.DATAB
data_in_0[31] => output.DATAB
data_in_1[0] => output.DATAA
data_in_1[1] => output.DATAA
data_in_1[2] => output.DATAA
data_in_1[3] => output.DATAA
data_in_1[4] => output.DATAA
data_in_1[5] => output.DATAA
data_in_1[6] => output.DATAA
data_in_1[7] => output.DATAA
data_in_1[8] => output.DATAA
data_in_1[9] => output.DATAA
data_in_1[10] => output.DATAA
data_in_1[11] => output.DATAA
data_in_1[12] => output.DATAA
data_in_1[13] => output.DATAA
data_in_1[14] => output.DATAA
data_in_1[15] => output.DATAA
data_in_1[16] => output.DATAA
data_in_1[17] => output.DATAA
data_in_1[18] => output.DATAA
data_in_1[19] => output.DATAA
data_in_1[20] => output.DATAA
data_in_1[21] => output.DATAA
data_in_1[22] => output.DATAA
data_in_1[23] => output.DATAA
data_in_1[24] => output.DATAA
data_in_1[25] => output.DATAA
data_in_1[26] => output.DATAA
data_in_1[27] => output.DATAA
data_in_1[28] => output.DATAA
data_in_1[29] => output.DATAA
data_in_1[30] => output.DATAA
data_in_1[31] => output.DATAA
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mux_2_to_1_by_32:IF_pc_rst_mux
data_in_0[0] => output.DATAB
data_in_0[1] => output.DATAB
data_in_0[2] => output.DATAB
data_in_0[3] => output.DATAB
data_in_0[4] => output.DATAB
data_in_0[5] => output.DATAB
data_in_0[6] => output.DATAB
data_in_0[7] => output.DATAB
data_in_0[8] => output.DATAB
data_in_0[9] => output.DATAB
data_in_0[10] => output.DATAB
data_in_0[11] => output.DATAB
data_in_0[12] => output.DATAB
data_in_0[13] => output.DATAB
data_in_0[14] => output.DATAB
data_in_0[15] => output.DATAB
data_in_0[16] => output.DATAB
data_in_0[17] => output.DATAB
data_in_0[18] => output.DATAB
data_in_0[19] => output.DATAB
data_in_0[20] => output.DATAB
data_in_0[21] => output.DATAB
data_in_0[22] => output.DATAB
data_in_0[23] => output.DATAB
data_in_0[24] => output.DATAB
data_in_0[25] => output.DATAB
data_in_0[26] => output.DATAB
data_in_0[27] => output.DATAB
data_in_0[28] => output.DATAB
data_in_0[29] => output.DATAB
data_in_0[30] => output.DATAB
data_in_0[31] => output.DATAB
data_in_1[0] => output.DATAA
data_in_1[1] => output.DATAA
data_in_1[2] => output.DATAA
data_in_1[3] => output.DATAA
data_in_1[4] => output.DATAA
data_in_1[5] => output.DATAA
data_in_1[6] => output.DATAA
data_in_1[7] => output.DATAA
data_in_1[8] => output.DATAA
data_in_1[9] => output.DATAA
data_in_1[10] => output.DATAA
data_in_1[11] => output.DATAA
data_in_1[12] => output.DATAA
data_in_1[13] => output.DATAA
data_in_1[14] => output.DATAA
data_in_1[15] => output.DATAA
data_in_1[16] => output.DATAA
data_in_1[17] => output.DATAA
data_in_1[18] => output.DATAA
data_in_1[19] => output.DATAA
data_in_1[20] => output.DATAA
data_in_1[21] => output.DATAA
data_in_1[22] => output.DATAA
data_in_1[23] => output.DATAA
data_in_1[24] => output.DATAA
data_in_1[25] => output.DATAA
data_in_1[26] => output.DATAA
data_in_1[27] => output.DATAA
data_in_1[28] => output.DATAA
data_in_1[29] => output.DATAA
data_in_1[30] => output.DATAA
data_in_1[31] => output.DATAA
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|register_32:IF_program_counter
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer
input_A[0] => s32addsub_onebit_full_adder:bit_0.inputX
input_A[1] => s32addsub_onebit_full_adder:bit_1.inputX
input_A[2] => s32addsub_onebit_full_adder:bit_2.inputX
input_A[3] => s32addsub_onebit_full_adder:bit_3.inputX
input_A[4] => s32addsub_onebit_full_adder:bit_4.inputX
input_A[5] => s32addsub_onebit_full_adder:bit_5.inputX
input_A[6] => s32addsub_onebit_full_adder:bit_6.inputX
input_A[7] => s32addsub_onebit_full_adder:bit_7.inputX
input_A[8] => s32addsub_onebit_full_adder:bit_8.inputX
input_A[9] => s32addsub_onebit_full_adder:bit_9.inputX
input_A[10] => s32addsub_onebit_full_adder:bit_10.inputX
input_A[11] => s32addsub_onebit_full_adder:bit_11.inputX
input_A[12] => s32addsub_onebit_full_adder:bit_12.inputX
input_A[13] => s32addsub_onebit_full_adder:bit_13.inputX
input_A[14] => s32addsub_onebit_full_adder:bit_14.inputX
input_A[15] => s32addsub_onebit_full_adder:bit_15.inputX
input_A[16] => s32addsub_onebit_full_adder:bit_16.inputX
input_A[17] => s32addsub_onebit_full_adder:bit_17.inputX
input_A[18] => s32addsub_onebit_full_adder:bit_18.inputX
input_A[19] => s32addsub_onebit_full_adder:bit_19.inputX
input_A[20] => s32addsub_onebit_full_adder:bit_20.inputX
input_A[21] => s32addsub_onebit_full_adder:bit_21.inputX
input_A[22] => s32addsub_onebit_full_adder:bit_22.inputX
input_A[23] => s32addsub_onebit_full_adder:bit_23.inputX
input_A[24] => s32addsub_onebit_full_adder:bit_24.inputX
input_A[25] => s32addsub_onebit_full_adder:bit_25.inputX
input_A[26] => s32addsub_onebit_full_adder:bit_26.inputX
input_A[27] => s32addsub_onebit_full_adder:bit_27.inputX
input_A[28] => s32addsub_onebit_full_adder:bit_28.inputX
input_A[29] => s32addsub_onebit_full_adder:bit_29.inputX
input_A[30] => s32addsub_onebit_full_adder:bit_30.inputX
input_A[31] => s32addsub_onebit_full_adder:bit_31.inputX
input_B[0] => s32addsub_onebit_full_adder:bit_0.inputY
input_B[1] => s32addsub_onebit_full_adder:bit_1.inputY
input_B[2] => s32addsub_onebit_full_adder:bit_2.inputY
input_B[3] => s32addsub_onebit_full_adder:bit_3.inputY
input_B[4] => s32addsub_onebit_full_adder:bit_4.inputY
input_B[5] => s32addsub_onebit_full_adder:bit_5.inputY
input_B[6] => s32addsub_onebit_full_adder:bit_6.inputY
input_B[7] => s32addsub_onebit_full_adder:bit_7.inputY
input_B[8] => s32addsub_onebit_full_adder:bit_8.inputY
input_B[9] => s32addsub_onebit_full_adder:bit_9.inputY
input_B[10] => s32addsub_onebit_full_adder:bit_10.inputY
input_B[11] => s32addsub_onebit_full_adder:bit_11.inputY
input_B[12] => s32addsub_onebit_full_adder:bit_12.inputY
input_B[13] => s32addsub_onebit_full_adder:bit_13.inputY
input_B[14] => s32addsub_onebit_full_adder:bit_14.inputY
input_B[15] => s32addsub_onebit_full_adder:bit_15.inputY
input_B[16] => s32addsub_onebit_full_adder:bit_16.inputY
input_B[17] => s32addsub_onebit_full_adder:bit_17.inputY
input_B[18] => s32addsub_onebit_full_adder:bit_18.inputY
input_B[19] => s32addsub_onebit_full_adder:bit_19.inputY
input_B[20] => s32addsub_onebit_full_adder:bit_20.inputY
input_B[21] => s32addsub_onebit_full_adder:bit_21.inputY
input_B[22] => s32addsub_onebit_full_adder:bit_22.inputY
input_B[23] => s32addsub_onebit_full_adder:bit_23.inputY
input_B[24] => s32addsub_onebit_full_adder:bit_24.inputY
input_B[25] => s32addsub_onebit_full_adder:bit_25.inputY
input_B[26] => s32addsub_onebit_full_adder:bit_26.inputY
input_B[27] => s32addsub_onebit_full_adder:bit_27.inputY
input_B[28] => s32addsub_onebit_full_adder:bit_28.inputY
input_B[29] => s32addsub_onebit_full_adder:bit_29.inputY
input_B[30] => s32addsub_onebit_full_adder:bit_30.inputY
input_B[31] => s32addsub_onebit_full_adder:bit_31.inputY
carry_in => s32addsub_onebit_full_adder:bit_0.carry_in
output[0] <= s32addsub_onebit_full_adder:bit_0.bit_out
output[1] <= s32addsub_onebit_full_adder:bit_1.bit_out
output[2] <= s32addsub_onebit_full_adder:bit_2.bit_out
output[3] <= s32addsub_onebit_full_adder:bit_3.bit_out
output[4] <= s32addsub_onebit_full_adder:bit_4.bit_out
output[5] <= s32addsub_onebit_full_adder:bit_5.bit_out
output[6] <= s32addsub_onebit_full_adder:bit_6.bit_out
output[7] <= s32addsub_onebit_full_adder:bit_7.bit_out
output[8] <= s32addsub_onebit_full_adder:bit_8.bit_out
output[9] <= s32addsub_onebit_full_adder:bit_9.bit_out
output[10] <= s32addsub_onebit_full_adder:bit_10.bit_out
output[11] <= s32addsub_onebit_full_adder:bit_11.bit_out
output[12] <= s32addsub_onebit_full_adder:bit_12.bit_out
output[13] <= s32addsub_onebit_full_adder:bit_13.bit_out
output[14] <= s32addsub_onebit_full_adder:bit_14.bit_out
output[15] <= s32addsub_onebit_full_adder:bit_15.bit_out
output[16] <= s32addsub_onebit_full_adder:bit_16.bit_out
output[17] <= s32addsub_onebit_full_adder:bit_17.bit_out
output[18] <= s32addsub_onebit_full_adder:bit_18.bit_out
output[19] <= s32addsub_onebit_full_adder:bit_19.bit_out
output[20] <= s32addsub_onebit_full_adder:bit_20.bit_out
output[21] <= s32addsub_onebit_full_adder:bit_21.bit_out
output[22] <= s32addsub_onebit_full_adder:bit_22.bit_out
output[23] <= s32addsub_onebit_full_adder:bit_23.bit_out
output[24] <= s32addsub_onebit_full_adder:bit_24.bit_out
output[25] <= s32addsub_onebit_full_adder:bit_25.bit_out
output[26] <= s32addsub_onebit_full_adder:bit_26.bit_out
output[27] <= s32addsub_onebit_full_adder:bit_27.bit_out
output[28] <= s32addsub_onebit_full_adder:bit_28.bit_out
output[29] <= s32addsub_onebit_full_adder:bit_29.bit_out
output[30] <= s32addsub_onebit_full_adder:bit_30.bit_out
output[31] <= s32addsub_onebit_full_adder:bit_31.bit_out
carry_out <= s32addsub_onebit_full_adder:bit_31.carry_out


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_0
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_0|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_0|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_0|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_0|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_0|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_1
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_1|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_1|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_1|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_1|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_1|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_2
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_2|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_2|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_2|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_2|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_2|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_3
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_3|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_3|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_3|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_3|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_3|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_4
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_4|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_4|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_4|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_4|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_4|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_5
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_5|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_5|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_5|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_5|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_5|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_6
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_6|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_6|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_6|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_6|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_6|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_7
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_7|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_7|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_7|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_7|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_7|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_8
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_8|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_8|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_8|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_8|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_8|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_9
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_9|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_9|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_9|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_9|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_9|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_10
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_10|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_10|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_10|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_10|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_10|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_11
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_11|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_11|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_11|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_11|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_11|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_12
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_12|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_12|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_12|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_12|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_12|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_13
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_13|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_13|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_13|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_13|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_13|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_14
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_14|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_14|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_14|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_14|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_14|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_15
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_15|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_15|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_15|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_15|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_15|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_16
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_16|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_16|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_16|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_16|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_16|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_17
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_17|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_17|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_17|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_17|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_17|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_18
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_18|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_18|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_18|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_18|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_18|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_19
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_19|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_19|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_19|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_19|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_19|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_20
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_20|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_20|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_20|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_20|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_20|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_21
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_21|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_21|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_21|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_21|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_21|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_22
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_22|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_22|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_22|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_22|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_22|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_23
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_23|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_23|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_23|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_23|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_23|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_24
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_24|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_24|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_24|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_24|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_24|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_25
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_25|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_25|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_25|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_25|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_25|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_26
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_26|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_26|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_26|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_26|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_26|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_27
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_27|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_27|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_27|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_27|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_27|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_28
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_28|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_28|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_28|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_28|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_28|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_29
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_29|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_29|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_29|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_29|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_29|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_30
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_30|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_30|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_30|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_30|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_30|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_31
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_31|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_31|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_31|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_31|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:IF_program_counter_incrementer|s32addsub_onebit_full_adder:bit_31|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|ins_cache:IF_instruction_cache
address[0] => ins_cache_m4k_ram_block:block_1.address[0]
address[1] => ins_cache_m4k_ram_block:block_1.address[1]
address[2] => ins_cache_m4k_ram_block:block_1.address[2]
address[3] => ins_cache_m4k_ram_block:block_1.address[3]
address[4] => ins_cache_m4k_ram_block:block_1.address[4]
address[5] => ins_cache_m4k_ram_block:block_1.address[5]
address[6] => ins_cache_m4k_ram_block:block_1.address[6]
address[7] => ins_cache_m4k_ram_block:block_1.address[7]
address[8] => ins_cache_m4k_ram_block:block_1.address[8]
address[9] => ins_cache_m4k_ram_block:block_1.address[9]
clock => ins_cache_m4k_ram_block:block_1.clock
clock => register_1:delay_stall_reg.clk
stall => stall_line.IN1
stall => register_1:delay_stall_reg.data_in
data[0] => ins_cache_m4k_ram_block:block_1.data[0]
data[1] => ins_cache_m4k_ram_block:block_1.data[1]
data[2] => ins_cache_m4k_ram_block:block_1.data[2]
data[3] => ins_cache_m4k_ram_block:block_1.data[3]
data[4] => ins_cache_m4k_ram_block:block_1.data[4]
data[5] => ins_cache_m4k_ram_block:block_1.data[5]
data[6] => ins_cache_m4k_ram_block:block_1.data[6]
data[7] => ins_cache_m4k_ram_block:block_1.data[7]
data[8] => ins_cache_m4k_ram_block:block_1.data[8]
data[9] => ins_cache_m4k_ram_block:block_1.data[9]
data[10] => ins_cache_m4k_ram_block:block_1.data[10]
data[11] => ins_cache_m4k_ram_block:block_1.data[11]
data[12] => ins_cache_m4k_ram_block:block_1.data[12]
data[13] => ins_cache_m4k_ram_block:block_1.data[13]
data[14] => ins_cache_m4k_ram_block:block_1.data[14]
data[15] => ins_cache_m4k_ram_block:block_1.data[15]
data[16] => ins_cache_m4k_ram_block:block_1.data[16]
data[17] => ins_cache_m4k_ram_block:block_1.data[17]
data[18] => ins_cache_m4k_ram_block:block_1.data[18]
data[19] => ins_cache_m4k_ram_block:block_1.data[19]
data[20] => ins_cache_m4k_ram_block:block_1.data[20]
data[21] => ins_cache_m4k_ram_block:block_1.data[21]
data[22] => ins_cache_m4k_ram_block:block_1.data[22]
data[23] => ins_cache_m4k_ram_block:block_1.data[23]
data[24] => ins_cache_m4k_ram_block:block_1.data[24]
data[25] => ins_cache_m4k_ram_block:block_1.data[25]
data[26] => ins_cache_m4k_ram_block:block_1.data[26]
data[27] => ins_cache_m4k_ram_block:block_1.data[27]
data[28] => ins_cache_m4k_ram_block:block_1.data[28]
data[29] => ins_cache_m4k_ram_block:block_1.data[29]
data[30] => ins_cache_m4k_ram_block:block_1.data[30]
data[31] => ins_cache_m4k_ram_block:block_1.data[31]
wren => ins_cache_m4k_ram_block:block_1.wren
q[0] <= mux_2_to_1_by_32:stall_mux.output[0]
q[1] <= mux_2_to_1_by_32:stall_mux.output[1]
q[2] <= mux_2_to_1_by_32:stall_mux.output[2]
q[3] <= mux_2_to_1_by_32:stall_mux.output[3]
q[4] <= mux_2_to_1_by_32:stall_mux.output[4]
q[5] <= mux_2_to_1_by_32:stall_mux.output[5]
q[6] <= mux_2_to_1_by_32:stall_mux.output[6]
q[7] <= mux_2_to_1_by_32:stall_mux.output[7]
q[8] <= mux_2_to_1_by_32:stall_mux.output[8]
q[9] <= mux_2_to_1_by_32:stall_mux.output[9]
q[10] <= mux_2_to_1_by_32:stall_mux.output[10]
q[11] <= mux_2_to_1_by_32:stall_mux.output[11]
q[12] <= mux_2_to_1_by_32:stall_mux.output[12]
q[13] <= mux_2_to_1_by_32:stall_mux.output[13]
q[14] <= mux_2_to_1_by_32:stall_mux.output[14]
q[15] <= mux_2_to_1_by_32:stall_mux.output[15]
q[16] <= mux_2_to_1_by_32:stall_mux.output[16]
q[17] <= mux_2_to_1_by_32:stall_mux.output[17]
q[18] <= mux_2_to_1_by_32:stall_mux.output[18]
q[19] <= mux_2_to_1_by_32:stall_mux.output[19]
q[20] <= mux_2_to_1_by_32:stall_mux.output[20]
q[21] <= mux_2_to_1_by_32:stall_mux.output[21]
q[22] <= mux_2_to_1_by_32:stall_mux.output[22]
q[23] <= mux_2_to_1_by_32:stall_mux.output[23]
q[24] <= mux_2_to_1_by_32:stall_mux.output[24]
q[25] <= mux_2_to_1_by_32:stall_mux.output[25]
q[26] <= mux_2_to_1_by_32:stall_mux.output[26]
q[27] <= mux_2_to_1_by_32:stall_mux.output[27]
q[28] <= mux_2_to_1_by_32:stall_mux.output[28]
q[29] <= mux_2_to_1_by_32:stall_mux.output[29]
q[30] <= mux_2_to_1_by_32:stall_mux.output[30]
q[31] <= mux_2_to_1_by_32:stall_mux.output[31]


|mips_pipelined|ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mips_pipelined|ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component
wren_a => altsyncram_93k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_93k1:auto_generated.data_a[0]
data_a[1] => altsyncram_93k1:auto_generated.data_a[1]
data_a[2] => altsyncram_93k1:auto_generated.data_a[2]
data_a[3] => altsyncram_93k1:auto_generated.data_a[3]
data_a[4] => altsyncram_93k1:auto_generated.data_a[4]
data_a[5] => altsyncram_93k1:auto_generated.data_a[5]
data_a[6] => altsyncram_93k1:auto_generated.data_a[6]
data_a[7] => altsyncram_93k1:auto_generated.data_a[7]
data_a[8] => altsyncram_93k1:auto_generated.data_a[8]
data_a[9] => altsyncram_93k1:auto_generated.data_a[9]
data_a[10] => altsyncram_93k1:auto_generated.data_a[10]
data_a[11] => altsyncram_93k1:auto_generated.data_a[11]
data_a[12] => altsyncram_93k1:auto_generated.data_a[12]
data_a[13] => altsyncram_93k1:auto_generated.data_a[13]
data_a[14] => altsyncram_93k1:auto_generated.data_a[14]
data_a[15] => altsyncram_93k1:auto_generated.data_a[15]
data_a[16] => altsyncram_93k1:auto_generated.data_a[16]
data_a[17] => altsyncram_93k1:auto_generated.data_a[17]
data_a[18] => altsyncram_93k1:auto_generated.data_a[18]
data_a[19] => altsyncram_93k1:auto_generated.data_a[19]
data_a[20] => altsyncram_93k1:auto_generated.data_a[20]
data_a[21] => altsyncram_93k1:auto_generated.data_a[21]
data_a[22] => altsyncram_93k1:auto_generated.data_a[22]
data_a[23] => altsyncram_93k1:auto_generated.data_a[23]
data_a[24] => altsyncram_93k1:auto_generated.data_a[24]
data_a[25] => altsyncram_93k1:auto_generated.data_a[25]
data_a[26] => altsyncram_93k1:auto_generated.data_a[26]
data_a[27] => altsyncram_93k1:auto_generated.data_a[27]
data_a[28] => altsyncram_93k1:auto_generated.data_a[28]
data_a[29] => altsyncram_93k1:auto_generated.data_a[29]
data_a[30] => altsyncram_93k1:auto_generated.data_a[30]
data_a[31] => altsyncram_93k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_93k1:auto_generated.address_a[0]
address_a[1] => altsyncram_93k1:auto_generated.address_a[1]
address_a[2] => altsyncram_93k1:auto_generated.address_a[2]
address_a[3] => altsyncram_93k1:auto_generated.address_a[3]
address_a[4] => altsyncram_93k1:auto_generated.address_a[4]
address_a[5] => altsyncram_93k1:auto_generated.address_a[5]
address_a[6] => altsyncram_93k1:auto_generated.address_a[6]
address_a[7] => altsyncram_93k1:auto_generated.address_a[7]
address_a[8] => altsyncram_93k1:auto_generated.address_a[8]
address_a[9] => altsyncram_93k1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_93k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_93k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_93k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_93k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_93k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_93k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_93k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_93k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_93k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_93k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_93k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_93k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_93k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_93k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_93k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_93k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_93k1:auto_generated.q_a[15]
q_a[16] <= altsyncram_93k1:auto_generated.q_a[16]
q_a[17] <= altsyncram_93k1:auto_generated.q_a[17]
q_a[18] <= altsyncram_93k1:auto_generated.q_a[18]
q_a[19] <= altsyncram_93k1:auto_generated.q_a[19]
q_a[20] <= altsyncram_93k1:auto_generated.q_a[20]
q_a[21] <= altsyncram_93k1:auto_generated.q_a[21]
q_a[22] <= altsyncram_93k1:auto_generated.q_a[22]
q_a[23] <= altsyncram_93k1:auto_generated.q_a[23]
q_a[24] <= altsyncram_93k1:auto_generated.q_a[24]
q_a[25] <= altsyncram_93k1:auto_generated.q_a[25]
q_a[26] <= altsyncram_93k1:auto_generated.q_a[26]
q_a[27] <= altsyncram_93k1:auto_generated.q_a[27]
q_a[28] <= altsyncram_93k1:auto_generated.q_a[28]
q_a[29] <= altsyncram_93k1:auto_generated.q_a[29]
q_a[30] <= altsyncram_93k1:auto_generated.q_a[30]
q_a[31] <= altsyncram_93k1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_pipelined|ins_cache:IF_instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_93k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|mips_pipelined|ins_cache:IF_instruction_cache|mux_2_to_1_by_32:stall_mux
data_in_0[0] => output.DATAB
data_in_0[1] => output.DATAB
data_in_0[2] => output.DATAB
data_in_0[3] => output.DATAB
data_in_0[4] => output.DATAB
data_in_0[5] => output.DATAB
data_in_0[6] => output.DATAB
data_in_0[7] => output.DATAB
data_in_0[8] => output.DATAB
data_in_0[9] => output.DATAB
data_in_0[10] => output.DATAB
data_in_0[11] => output.DATAB
data_in_0[12] => output.DATAB
data_in_0[13] => output.DATAB
data_in_0[14] => output.DATAB
data_in_0[15] => output.DATAB
data_in_0[16] => output.DATAB
data_in_0[17] => output.DATAB
data_in_0[18] => output.DATAB
data_in_0[19] => output.DATAB
data_in_0[20] => output.DATAB
data_in_0[21] => output.DATAB
data_in_0[22] => output.DATAB
data_in_0[23] => output.DATAB
data_in_0[24] => output.DATAB
data_in_0[25] => output.DATAB
data_in_0[26] => output.DATAB
data_in_0[27] => output.DATAB
data_in_0[28] => output.DATAB
data_in_0[29] => output.DATAB
data_in_0[30] => output.DATAB
data_in_0[31] => output.DATAB
data_in_1[0] => output.DATAA
data_in_1[1] => output.DATAA
data_in_1[2] => output.DATAA
data_in_1[3] => output.DATAA
data_in_1[4] => output.DATAA
data_in_1[5] => output.DATAA
data_in_1[6] => output.DATAA
data_in_1[7] => output.DATAA
data_in_1[8] => output.DATAA
data_in_1[9] => output.DATAA
data_in_1[10] => output.DATAA
data_in_1[11] => output.DATAA
data_in_1[12] => output.DATAA
data_in_1[13] => output.DATAA
data_in_1[14] => output.DATAA
data_in_1[15] => output.DATAA
data_in_1[16] => output.DATAA
data_in_1[17] => output.DATAA
data_in_1[18] => output.DATAA
data_in_1[19] => output.DATAA
data_in_1[20] => output.DATAA
data_in_1[21] => output.DATAA
data_in_1[22] => output.DATAA
data_in_1[23] => output.DATAA
data_in_1[24] => output.DATAA
data_in_1[25] => output.DATAA
data_in_1[26] => output.DATAA
data_in_1[27] => output.DATAA
data_in_1[28] => output.DATAA
data_in_1[29] => output.DATAA
data_in_1[30] => output.DATAA
data_in_1[31] => output.DATAA
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|ins_cache:IF_instruction_cache|register_32:stall_reg
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|ins_cache:IF_instruction_cache|register_1:delay_stall_reg
data_in => data_out~reg0.DATAIN
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out~reg0.ENA
clk => data_out~reg0.CLK


|mips_pipelined|register_IF_ID_buffer:IF_ID_buffer
program_counter_in[0] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[0]
program_counter_in[1] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[1]
program_counter_in[2] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[2]
program_counter_in[3] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[3]
program_counter_in[4] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[4]
program_counter_in[5] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[5]
program_counter_in[6] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[6]
program_counter_in[7] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[7]
program_counter_in[8] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[8]
program_counter_in[9] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[9]
program_counter_in[10] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[10]
program_counter_in[11] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[11]
program_counter_in[12] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[12]
program_counter_in[13] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[13]
program_counter_in[14] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[14]
program_counter_in[15] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[15]
program_counter_in[16] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[16]
program_counter_in[17] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[17]
program_counter_in[18] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[18]
program_counter_in[19] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[19]
program_counter_in[20] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[20]
program_counter_in[21] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[21]
program_counter_in[22] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[22]
program_counter_in[23] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[23]
program_counter_in[24] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[24]
program_counter_in[25] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[25]
program_counter_in[26] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[26]
program_counter_in[27] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[27]
program_counter_in[28] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[28]
program_counter_in[29] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[29]
program_counter_in[30] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[30]
program_counter_in[31] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.program_counter_in[31]
program_counter_out[0] <= register_32:program_counter_buffer.data_out[0]
program_counter_out[1] <= register_32:program_counter_buffer.data_out[1]
program_counter_out[2] <= register_32:program_counter_buffer.data_out[2]
program_counter_out[3] <= register_32:program_counter_buffer.data_out[3]
program_counter_out[4] <= register_32:program_counter_buffer.data_out[4]
program_counter_out[5] <= register_32:program_counter_buffer.data_out[5]
program_counter_out[6] <= register_32:program_counter_buffer.data_out[6]
program_counter_out[7] <= register_32:program_counter_buffer.data_out[7]
program_counter_out[8] <= register_32:program_counter_buffer.data_out[8]
program_counter_out[9] <= register_32:program_counter_buffer.data_out[9]
program_counter_out[10] <= register_32:program_counter_buffer.data_out[10]
program_counter_out[11] <= register_32:program_counter_buffer.data_out[11]
program_counter_out[12] <= register_32:program_counter_buffer.data_out[12]
program_counter_out[13] <= register_32:program_counter_buffer.data_out[13]
program_counter_out[14] <= register_32:program_counter_buffer.data_out[14]
program_counter_out[15] <= register_32:program_counter_buffer.data_out[15]
program_counter_out[16] <= register_32:program_counter_buffer.data_out[16]
program_counter_out[17] <= register_32:program_counter_buffer.data_out[17]
program_counter_out[18] <= register_32:program_counter_buffer.data_out[18]
program_counter_out[19] <= register_32:program_counter_buffer.data_out[19]
program_counter_out[20] <= register_32:program_counter_buffer.data_out[20]
program_counter_out[21] <= register_32:program_counter_buffer.data_out[21]
program_counter_out[22] <= register_32:program_counter_buffer.data_out[22]
program_counter_out[23] <= register_32:program_counter_buffer.data_out[23]
program_counter_out[24] <= register_32:program_counter_buffer.data_out[24]
program_counter_out[25] <= register_32:program_counter_buffer.data_out[25]
program_counter_out[26] <= register_32:program_counter_buffer.data_out[26]
program_counter_out[27] <= register_32:program_counter_buffer.data_out[27]
program_counter_out[28] <= register_32:program_counter_buffer.data_out[28]
program_counter_out[29] <= register_32:program_counter_buffer.data_out[29]
program_counter_out[30] <= register_32:program_counter_buffer.data_out[30]
program_counter_out[31] <= register_32:program_counter_buffer.data_out[31]
instruction_word_in[0] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[0]
instruction_word_in[1] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[1]
instruction_word_in[2] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[2]
instruction_word_in[3] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[3]
instruction_word_in[4] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[4]
instruction_word_in[5] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[5]
instruction_word_in[6] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[6]
instruction_word_in[7] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[7]
instruction_word_in[8] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[8]
instruction_word_in[9] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[9]
instruction_word_in[10] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[10]
instruction_word_in[11] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[11]
instruction_word_in[12] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[12]
instruction_word_in[13] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[13]
instruction_word_in[14] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[14]
instruction_word_in[15] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[15]
instruction_word_in[16] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[16]
instruction_word_in[17] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[17]
instruction_word_in[18] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[18]
instruction_word_in[19] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[19]
instruction_word_in[20] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[20]
instruction_word_in[21] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[21]
instruction_word_in[22] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[22]
instruction_word_in[23] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[23]
instruction_word_in[24] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[24]
instruction_word_in[25] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[25]
instruction_word_in[26] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[26]
instruction_word_in[27] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[27]
instruction_word_in[28] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[28]
instruction_word_in[29] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[29]
instruction_word_in[30] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[30]
instruction_word_in[31] => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_in[31]
instruction_word_out[0] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[0]
instruction_word_out[1] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[1]
instruction_word_out[2] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[2]
instruction_word_out[3] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[3]
instruction_word_out[4] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[4]
instruction_word_out[5] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[5]
instruction_word_out[6] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[6]
instruction_word_out[7] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[7]
instruction_word_out[8] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[8]
instruction_word_out[9] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[9]
instruction_word_out[10] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[10]
instruction_word_out[11] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[11]
instruction_word_out[12] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[12]
instruction_word_out[13] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[13]
instruction_word_out[14] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[14]
instruction_word_out[15] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[15]
instruction_word_out[16] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[16]
instruction_word_out[17] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[17]
instruction_word_out[18] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[18]
instruction_word_out[19] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[19]
instruction_word_out[20] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[20]
instruction_word_out[21] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[21]
instruction_word_out[22] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[22]
instruction_word_out[23] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[23]
instruction_word_out[24] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[24]
instruction_word_out[25] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[25]
instruction_word_out[26] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[26]
instruction_word_out[27] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[27]
instruction_word_out[28] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[28]
instruction_word_out[29] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[29]
instruction_word_out[30] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[30]
instruction_word_out[31] <= register_IF_ID_buffer_bubmux:input_bubble_multiplexor.instruction_word_out[31]
traverse_bit_in => traverse_latch:traverse_latch_buffer.data_in
traverse_bit_clr => traverse_latch:traverse_latch_buffer.clr
traverse_bit_out <= traverse_latch:traverse_latch_buffer.data_out
stall => register_32:program_counter_buffer.load
bubble => register_IF_ID_buffer_bubmux:input_bubble_multiplexor.bubble
clk => register_32:program_counter_buffer.clk
clk => traverse_latch:traverse_latch_buffer.clk


|mips_pipelined|register_IF_ID_buffer:IF_ID_buffer|register_IF_ID_buffer_bubmux:input_bubble_multiplexor
program_counter_in[0] => program_counter_out.DATAA
program_counter_in[1] => program_counter_out.DATAA
program_counter_in[2] => program_counter_out.DATAA
program_counter_in[3] => program_counter_out.DATAA
program_counter_in[4] => program_counter_out.DATAA
program_counter_in[5] => program_counter_out.DATAA
program_counter_in[6] => program_counter_out.DATAA
program_counter_in[7] => program_counter_out.DATAA
program_counter_in[8] => program_counter_out.DATAA
program_counter_in[9] => program_counter_out.DATAA
program_counter_in[10] => program_counter_out.DATAA
program_counter_in[11] => program_counter_out.DATAA
program_counter_in[12] => program_counter_out.DATAA
program_counter_in[13] => program_counter_out.DATAA
program_counter_in[14] => program_counter_out.DATAA
program_counter_in[15] => program_counter_out.DATAA
program_counter_in[16] => program_counter_out.DATAA
program_counter_in[17] => program_counter_out.DATAA
program_counter_in[18] => program_counter_out.DATAA
program_counter_in[19] => program_counter_out.DATAA
program_counter_in[20] => program_counter_out.DATAA
program_counter_in[21] => program_counter_out.DATAA
program_counter_in[22] => program_counter_out.DATAA
program_counter_in[23] => program_counter_out.DATAA
program_counter_in[24] => program_counter_out.DATAA
program_counter_in[25] => program_counter_out.DATAA
program_counter_in[26] => program_counter_out.DATAA
program_counter_in[27] => program_counter_out.DATAA
program_counter_in[28] => program_counter_out.DATAA
program_counter_in[29] => program_counter_out.DATAA
program_counter_in[30] => program_counter_out.DATAA
program_counter_in[31] => program_counter_out.DATAA
program_counter_out[0] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[1] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[2] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[3] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[4] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[5] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[6] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[7] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[8] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[9] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[10] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[11] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[12] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[13] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[14] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[15] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[16] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[17] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[18] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[19] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[20] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[21] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[22] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[23] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[24] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[25] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[26] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[27] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[28] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[29] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[30] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[31] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_in[0] => instruction_word_out.DATAA
instruction_word_in[1] => instruction_word_out.DATAA
instruction_word_in[2] => instruction_word_out.DATAA
instruction_word_in[3] => instruction_word_out.DATAA
instruction_word_in[4] => instruction_word_out.DATAA
instruction_word_in[5] => instruction_word_out.DATAA
instruction_word_in[6] => instruction_word_out.DATAA
instruction_word_in[7] => instruction_word_out.DATAA
instruction_word_in[8] => instruction_word_out.DATAA
instruction_word_in[9] => instruction_word_out.DATAA
instruction_word_in[10] => instruction_word_out.DATAA
instruction_word_in[11] => instruction_word_out.DATAA
instruction_word_in[12] => instruction_word_out.DATAA
instruction_word_in[13] => instruction_word_out.DATAA
instruction_word_in[14] => instruction_word_out.DATAA
instruction_word_in[15] => instruction_word_out.DATAA
instruction_word_in[16] => instruction_word_out.DATAA
instruction_word_in[17] => instruction_word_out.DATAA
instruction_word_in[18] => instruction_word_out.DATAA
instruction_word_in[19] => instruction_word_out.DATAA
instruction_word_in[20] => instruction_word_out.DATAA
instruction_word_in[21] => instruction_word_out.DATAA
instruction_word_in[22] => instruction_word_out.DATAA
instruction_word_in[23] => instruction_word_out.DATAA
instruction_word_in[24] => instruction_word_out.DATAA
instruction_word_in[25] => instruction_word_out.DATAA
instruction_word_in[26] => instruction_word_out.DATAA
instruction_word_in[27] => instruction_word_out.DATAA
instruction_word_in[28] => instruction_word_out.DATAA
instruction_word_in[29] => instruction_word_out.DATAA
instruction_word_in[30] => instruction_word_out.DATAA
instruction_word_in[31] => instruction_word_out.DATAA
instruction_word_out[0] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[1] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[2] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[3] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[4] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[5] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[6] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[7] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[8] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[9] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[10] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[11] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[12] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[13] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[14] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[15] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[16] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[17] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[18] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[19] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[20] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[21] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[22] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[23] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[24] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[25] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[26] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[27] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[28] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[29] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[30] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
instruction_word_out[31] <= instruction_word_out.DB_MAX_OUTPUT_PORT_TYPE
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT
bubble => instruction_word_out.OUTPUTSELECT


|mips_pipelined|register_IF_ID_buffer:IF_ID_buffer|register_32:program_counter_buffer
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|register_IF_ID_buffer:IF_ID_buffer|traverse_latch:traverse_latch_buffer
data_in => mux_2_to_1_by_1:input_mux.input_0
data_out <= register_1:data_register.data_out
load => register_1:data_register.load
clr => mux_2_to_1_by_1:input_mux.sel
clk => register_1:data_register.clk


|mips_pipelined|register_IF_ID_buffer:IF_ID_buffer|traverse_latch:traverse_latch_buffer|mux_2_to_1_by_1:input_mux
input_0 => output.DATAB
input_1 => output.DATAA
sel => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|register_IF_ID_buffer:IF_ID_buffer|traverse_latch:traverse_latch_buffer|register_1:data_register
data_in => data_out~reg0.DATAIN
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out~reg0.ENA
clk => data_out~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file
read_reg_1[0] => mux_32_to_1_by_32:read_mux_1.selection[0]
read_reg_1[1] => mux_32_to_1_by_32:read_mux_1.selection[1]
read_reg_1[2] => mux_32_to_1_by_32:read_mux_1.selection[2]
read_reg_1[3] => mux_32_to_1_by_32:read_mux_1.selection[3]
read_reg_1[4] => mux_32_to_1_by_32:read_mux_1.selection[4]
read_reg_2[0] => mux_32_to_1_by_32:read_mux_2.selection[0]
read_reg_2[1] => mux_32_to_1_by_32:read_mux_2.selection[1]
read_reg_2[2] => mux_32_to_1_by_32:read_mux_2.selection[2]
read_reg_2[3] => mux_32_to_1_by_32:read_mux_2.selection[3]
read_reg_2[4] => mux_32_to_1_by_32:read_mux_2.selection[4]
write_reg[0] => decoder_5_to_32:decoder.selection[0]
write_reg[1] => decoder_5_to_32:decoder.selection[1]
write_reg[2] => decoder_5_to_32:decoder.selection[2]
write_reg[3] => decoder_5_to_32:decoder.selection[3]
write_reg[4] => decoder_5_to_32:decoder.selection[4]
write_data[0] => register_32:register_1.data_in[0]
write_data[0] => register_32:register_2.data_in[0]
write_data[0] => register_32:register_3.data_in[0]
write_data[0] => register_32:register_4.data_in[0]
write_data[0] => register_32:register_5.data_in[0]
write_data[0] => register_32:register_6.data_in[0]
write_data[0] => register_32:register_7.data_in[0]
write_data[0] => register_32:register_8.data_in[0]
write_data[0] => register_32:register_9.data_in[0]
write_data[0] => register_32:register_10.data_in[0]
write_data[0] => register_32:register_11.data_in[0]
write_data[0] => register_32:register_12.data_in[0]
write_data[0] => register_32:register_13.data_in[0]
write_data[0] => register_32:register_14.data_in[0]
write_data[0] => register_32:register_15.data_in[0]
write_data[0] => register_32:register_16.data_in[0]
write_data[0] => register_32:register_17.data_in[0]
write_data[0] => register_32:register_18.data_in[0]
write_data[0] => register_32:register_19.data_in[0]
write_data[0] => register_32:register_20.data_in[0]
write_data[0] => register_32:register_21.data_in[0]
write_data[0] => register_32:register_22.data_in[0]
write_data[0] => register_32:register_23.data_in[0]
write_data[0] => register_32:register_24.data_in[0]
write_data[0] => register_32:register_25.data_in[0]
write_data[0] => register_32:register_26.data_in[0]
write_data[0] => register_32:register_27.data_in[0]
write_data[0] => register_32:register_28.data_in[0]
write_data[0] => register_32:register_29.data_in[0]
write_data[0] => register_32:register_30.data_in[0]
write_data[0] => register_32:register_31.data_in[0]
write_data[1] => register_32:register_1.data_in[1]
write_data[1] => register_32:register_2.data_in[1]
write_data[1] => register_32:register_3.data_in[1]
write_data[1] => register_32:register_4.data_in[1]
write_data[1] => register_32:register_5.data_in[1]
write_data[1] => register_32:register_6.data_in[1]
write_data[1] => register_32:register_7.data_in[1]
write_data[1] => register_32:register_8.data_in[1]
write_data[1] => register_32:register_9.data_in[1]
write_data[1] => register_32:register_10.data_in[1]
write_data[1] => register_32:register_11.data_in[1]
write_data[1] => register_32:register_12.data_in[1]
write_data[1] => register_32:register_13.data_in[1]
write_data[1] => register_32:register_14.data_in[1]
write_data[1] => register_32:register_15.data_in[1]
write_data[1] => register_32:register_16.data_in[1]
write_data[1] => register_32:register_17.data_in[1]
write_data[1] => register_32:register_18.data_in[1]
write_data[1] => register_32:register_19.data_in[1]
write_data[1] => register_32:register_20.data_in[1]
write_data[1] => register_32:register_21.data_in[1]
write_data[1] => register_32:register_22.data_in[1]
write_data[1] => register_32:register_23.data_in[1]
write_data[1] => register_32:register_24.data_in[1]
write_data[1] => register_32:register_25.data_in[1]
write_data[1] => register_32:register_26.data_in[1]
write_data[1] => register_32:register_27.data_in[1]
write_data[1] => register_32:register_28.data_in[1]
write_data[1] => register_32:register_29.data_in[1]
write_data[1] => register_32:register_30.data_in[1]
write_data[1] => register_32:register_31.data_in[1]
write_data[2] => register_32:register_1.data_in[2]
write_data[2] => register_32:register_2.data_in[2]
write_data[2] => register_32:register_3.data_in[2]
write_data[2] => register_32:register_4.data_in[2]
write_data[2] => register_32:register_5.data_in[2]
write_data[2] => register_32:register_6.data_in[2]
write_data[2] => register_32:register_7.data_in[2]
write_data[2] => register_32:register_8.data_in[2]
write_data[2] => register_32:register_9.data_in[2]
write_data[2] => register_32:register_10.data_in[2]
write_data[2] => register_32:register_11.data_in[2]
write_data[2] => register_32:register_12.data_in[2]
write_data[2] => register_32:register_13.data_in[2]
write_data[2] => register_32:register_14.data_in[2]
write_data[2] => register_32:register_15.data_in[2]
write_data[2] => register_32:register_16.data_in[2]
write_data[2] => register_32:register_17.data_in[2]
write_data[2] => register_32:register_18.data_in[2]
write_data[2] => register_32:register_19.data_in[2]
write_data[2] => register_32:register_20.data_in[2]
write_data[2] => register_32:register_21.data_in[2]
write_data[2] => register_32:register_22.data_in[2]
write_data[2] => register_32:register_23.data_in[2]
write_data[2] => register_32:register_24.data_in[2]
write_data[2] => register_32:register_25.data_in[2]
write_data[2] => register_32:register_26.data_in[2]
write_data[2] => register_32:register_27.data_in[2]
write_data[2] => register_32:register_28.data_in[2]
write_data[2] => register_32:register_29.data_in[2]
write_data[2] => register_32:register_30.data_in[2]
write_data[2] => register_32:register_31.data_in[2]
write_data[3] => register_32:register_1.data_in[3]
write_data[3] => register_32:register_2.data_in[3]
write_data[3] => register_32:register_3.data_in[3]
write_data[3] => register_32:register_4.data_in[3]
write_data[3] => register_32:register_5.data_in[3]
write_data[3] => register_32:register_6.data_in[3]
write_data[3] => register_32:register_7.data_in[3]
write_data[3] => register_32:register_8.data_in[3]
write_data[3] => register_32:register_9.data_in[3]
write_data[3] => register_32:register_10.data_in[3]
write_data[3] => register_32:register_11.data_in[3]
write_data[3] => register_32:register_12.data_in[3]
write_data[3] => register_32:register_13.data_in[3]
write_data[3] => register_32:register_14.data_in[3]
write_data[3] => register_32:register_15.data_in[3]
write_data[3] => register_32:register_16.data_in[3]
write_data[3] => register_32:register_17.data_in[3]
write_data[3] => register_32:register_18.data_in[3]
write_data[3] => register_32:register_19.data_in[3]
write_data[3] => register_32:register_20.data_in[3]
write_data[3] => register_32:register_21.data_in[3]
write_data[3] => register_32:register_22.data_in[3]
write_data[3] => register_32:register_23.data_in[3]
write_data[3] => register_32:register_24.data_in[3]
write_data[3] => register_32:register_25.data_in[3]
write_data[3] => register_32:register_26.data_in[3]
write_data[3] => register_32:register_27.data_in[3]
write_data[3] => register_32:register_28.data_in[3]
write_data[3] => register_32:register_29.data_in[3]
write_data[3] => register_32:register_30.data_in[3]
write_data[3] => register_32:register_31.data_in[3]
write_data[4] => register_32:register_1.data_in[4]
write_data[4] => register_32:register_2.data_in[4]
write_data[4] => register_32:register_3.data_in[4]
write_data[4] => register_32:register_4.data_in[4]
write_data[4] => register_32:register_5.data_in[4]
write_data[4] => register_32:register_6.data_in[4]
write_data[4] => register_32:register_7.data_in[4]
write_data[4] => register_32:register_8.data_in[4]
write_data[4] => register_32:register_9.data_in[4]
write_data[4] => register_32:register_10.data_in[4]
write_data[4] => register_32:register_11.data_in[4]
write_data[4] => register_32:register_12.data_in[4]
write_data[4] => register_32:register_13.data_in[4]
write_data[4] => register_32:register_14.data_in[4]
write_data[4] => register_32:register_15.data_in[4]
write_data[4] => register_32:register_16.data_in[4]
write_data[4] => register_32:register_17.data_in[4]
write_data[4] => register_32:register_18.data_in[4]
write_data[4] => register_32:register_19.data_in[4]
write_data[4] => register_32:register_20.data_in[4]
write_data[4] => register_32:register_21.data_in[4]
write_data[4] => register_32:register_22.data_in[4]
write_data[4] => register_32:register_23.data_in[4]
write_data[4] => register_32:register_24.data_in[4]
write_data[4] => register_32:register_25.data_in[4]
write_data[4] => register_32:register_26.data_in[4]
write_data[4] => register_32:register_27.data_in[4]
write_data[4] => register_32:register_28.data_in[4]
write_data[4] => register_32:register_29.data_in[4]
write_data[4] => register_32:register_30.data_in[4]
write_data[4] => register_32:register_31.data_in[4]
write_data[5] => register_32:register_1.data_in[5]
write_data[5] => register_32:register_2.data_in[5]
write_data[5] => register_32:register_3.data_in[5]
write_data[5] => register_32:register_4.data_in[5]
write_data[5] => register_32:register_5.data_in[5]
write_data[5] => register_32:register_6.data_in[5]
write_data[5] => register_32:register_7.data_in[5]
write_data[5] => register_32:register_8.data_in[5]
write_data[5] => register_32:register_9.data_in[5]
write_data[5] => register_32:register_10.data_in[5]
write_data[5] => register_32:register_11.data_in[5]
write_data[5] => register_32:register_12.data_in[5]
write_data[5] => register_32:register_13.data_in[5]
write_data[5] => register_32:register_14.data_in[5]
write_data[5] => register_32:register_15.data_in[5]
write_data[5] => register_32:register_16.data_in[5]
write_data[5] => register_32:register_17.data_in[5]
write_data[5] => register_32:register_18.data_in[5]
write_data[5] => register_32:register_19.data_in[5]
write_data[5] => register_32:register_20.data_in[5]
write_data[5] => register_32:register_21.data_in[5]
write_data[5] => register_32:register_22.data_in[5]
write_data[5] => register_32:register_23.data_in[5]
write_data[5] => register_32:register_24.data_in[5]
write_data[5] => register_32:register_25.data_in[5]
write_data[5] => register_32:register_26.data_in[5]
write_data[5] => register_32:register_27.data_in[5]
write_data[5] => register_32:register_28.data_in[5]
write_data[5] => register_32:register_29.data_in[5]
write_data[5] => register_32:register_30.data_in[5]
write_data[5] => register_32:register_31.data_in[5]
write_data[6] => register_32:register_1.data_in[6]
write_data[6] => register_32:register_2.data_in[6]
write_data[6] => register_32:register_3.data_in[6]
write_data[6] => register_32:register_4.data_in[6]
write_data[6] => register_32:register_5.data_in[6]
write_data[6] => register_32:register_6.data_in[6]
write_data[6] => register_32:register_7.data_in[6]
write_data[6] => register_32:register_8.data_in[6]
write_data[6] => register_32:register_9.data_in[6]
write_data[6] => register_32:register_10.data_in[6]
write_data[6] => register_32:register_11.data_in[6]
write_data[6] => register_32:register_12.data_in[6]
write_data[6] => register_32:register_13.data_in[6]
write_data[6] => register_32:register_14.data_in[6]
write_data[6] => register_32:register_15.data_in[6]
write_data[6] => register_32:register_16.data_in[6]
write_data[6] => register_32:register_17.data_in[6]
write_data[6] => register_32:register_18.data_in[6]
write_data[6] => register_32:register_19.data_in[6]
write_data[6] => register_32:register_20.data_in[6]
write_data[6] => register_32:register_21.data_in[6]
write_data[6] => register_32:register_22.data_in[6]
write_data[6] => register_32:register_23.data_in[6]
write_data[6] => register_32:register_24.data_in[6]
write_data[6] => register_32:register_25.data_in[6]
write_data[6] => register_32:register_26.data_in[6]
write_data[6] => register_32:register_27.data_in[6]
write_data[6] => register_32:register_28.data_in[6]
write_data[6] => register_32:register_29.data_in[6]
write_data[6] => register_32:register_30.data_in[6]
write_data[6] => register_32:register_31.data_in[6]
write_data[7] => register_32:register_1.data_in[7]
write_data[7] => register_32:register_2.data_in[7]
write_data[7] => register_32:register_3.data_in[7]
write_data[7] => register_32:register_4.data_in[7]
write_data[7] => register_32:register_5.data_in[7]
write_data[7] => register_32:register_6.data_in[7]
write_data[7] => register_32:register_7.data_in[7]
write_data[7] => register_32:register_8.data_in[7]
write_data[7] => register_32:register_9.data_in[7]
write_data[7] => register_32:register_10.data_in[7]
write_data[7] => register_32:register_11.data_in[7]
write_data[7] => register_32:register_12.data_in[7]
write_data[7] => register_32:register_13.data_in[7]
write_data[7] => register_32:register_14.data_in[7]
write_data[7] => register_32:register_15.data_in[7]
write_data[7] => register_32:register_16.data_in[7]
write_data[7] => register_32:register_17.data_in[7]
write_data[7] => register_32:register_18.data_in[7]
write_data[7] => register_32:register_19.data_in[7]
write_data[7] => register_32:register_20.data_in[7]
write_data[7] => register_32:register_21.data_in[7]
write_data[7] => register_32:register_22.data_in[7]
write_data[7] => register_32:register_23.data_in[7]
write_data[7] => register_32:register_24.data_in[7]
write_data[7] => register_32:register_25.data_in[7]
write_data[7] => register_32:register_26.data_in[7]
write_data[7] => register_32:register_27.data_in[7]
write_data[7] => register_32:register_28.data_in[7]
write_data[7] => register_32:register_29.data_in[7]
write_data[7] => register_32:register_30.data_in[7]
write_data[7] => register_32:register_31.data_in[7]
write_data[8] => register_32:register_1.data_in[8]
write_data[8] => register_32:register_2.data_in[8]
write_data[8] => register_32:register_3.data_in[8]
write_data[8] => register_32:register_4.data_in[8]
write_data[8] => register_32:register_5.data_in[8]
write_data[8] => register_32:register_6.data_in[8]
write_data[8] => register_32:register_7.data_in[8]
write_data[8] => register_32:register_8.data_in[8]
write_data[8] => register_32:register_9.data_in[8]
write_data[8] => register_32:register_10.data_in[8]
write_data[8] => register_32:register_11.data_in[8]
write_data[8] => register_32:register_12.data_in[8]
write_data[8] => register_32:register_13.data_in[8]
write_data[8] => register_32:register_14.data_in[8]
write_data[8] => register_32:register_15.data_in[8]
write_data[8] => register_32:register_16.data_in[8]
write_data[8] => register_32:register_17.data_in[8]
write_data[8] => register_32:register_18.data_in[8]
write_data[8] => register_32:register_19.data_in[8]
write_data[8] => register_32:register_20.data_in[8]
write_data[8] => register_32:register_21.data_in[8]
write_data[8] => register_32:register_22.data_in[8]
write_data[8] => register_32:register_23.data_in[8]
write_data[8] => register_32:register_24.data_in[8]
write_data[8] => register_32:register_25.data_in[8]
write_data[8] => register_32:register_26.data_in[8]
write_data[8] => register_32:register_27.data_in[8]
write_data[8] => register_32:register_28.data_in[8]
write_data[8] => register_32:register_29.data_in[8]
write_data[8] => register_32:register_30.data_in[8]
write_data[8] => register_32:register_31.data_in[8]
write_data[9] => register_32:register_1.data_in[9]
write_data[9] => register_32:register_2.data_in[9]
write_data[9] => register_32:register_3.data_in[9]
write_data[9] => register_32:register_4.data_in[9]
write_data[9] => register_32:register_5.data_in[9]
write_data[9] => register_32:register_6.data_in[9]
write_data[9] => register_32:register_7.data_in[9]
write_data[9] => register_32:register_8.data_in[9]
write_data[9] => register_32:register_9.data_in[9]
write_data[9] => register_32:register_10.data_in[9]
write_data[9] => register_32:register_11.data_in[9]
write_data[9] => register_32:register_12.data_in[9]
write_data[9] => register_32:register_13.data_in[9]
write_data[9] => register_32:register_14.data_in[9]
write_data[9] => register_32:register_15.data_in[9]
write_data[9] => register_32:register_16.data_in[9]
write_data[9] => register_32:register_17.data_in[9]
write_data[9] => register_32:register_18.data_in[9]
write_data[9] => register_32:register_19.data_in[9]
write_data[9] => register_32:register_20.data_in[9]
write_data[9] => register_32:register_21.data_in[9]
write_data[9] => register_32:register_22.data_in[9]
write_data[9] => register_32:register_23.data_in[9]
write_data[9] => register_32:register_24.data_in[9]
write_data[9] => register_32:register_25.data_in[9]
write_data[9] => register_32:register_26.data_in[9]
write_data[9] => register_32:register_27.data_in[9]
write_data[9] => register_32:register_28.data_in[9]
write_data[9] => register_32:register_29.data_in[9]
write_data[9] => register_32:register_30.data_in[9]
write_data[9] => register_32:register_31.data_in[9]
write_data[10] => register_32:register_1.data_in[10]
write_data[10] => register_32:register_2.data_in[10]
write_data[10] => register_32:register_3.data_in[10]
write_data[10] => register_32:register_4.data_in[10]
write_data[10] => register_32:register_5.data_in[10]
write_data[10] => register_32:register_6.data_in[10]
write_data[10] => register_32:register_7.data_in[10]
write_data[10] => register_32:register_8.data_in[10]
write_data[10] => register_32:register_9.data_in[10]
write_data[10] => register_32:register_10.data_in[10]
write_data[10] => register_32:register_11.data_in[10]
write_data[10] => register_32:register_12.data_in[10]
write_data[10] => register_32:register_13.data_in[10]
write_data[10] => register_32:register_14.data_in[10]
write_data[10] => register_32:register_15.data_in[10]
write_data[10] => register_32:register_16.data_in[10]
write_data[10] => register_32:register_17.data_in[10]
write_data[10] => register_32:register_18.data_in[10]
write_data[10] => register_32:register_19.data_in[10]
write_data[10] => register_32:register_20.data_in[10]
write_data[10] => register_32:register_21.data_in[10]
write_data[10] => register_32:register_22.data_in[10]
write_data[10] => register_32:register_23.data_in[10]
write_data[10] => register_32:register_24.data_in[10]
write_data[10] => register_32:register_25.data_in[10]
write_data[10] => register_32:register_26.data_in[10]
write_data[10] => register_32:register_27.data_in[10]
write_data[10] => register_32:register_28.data_in[10]
write_data[10] => register_32:register_29.data_in[10]
write_data[10] => register_32:register_30.data_in[10]
write_data[10] => register_32:register_31.data_in[10]
write_data[11] => register_32:register_1.data_in[11]
write_data[11] => register_32:register_2.data_in[11]
write_data[11] => register_32:register_3.data_in[11]
write_data[11] => register_32:register_4.data_in[11]
write_data[11] => register_32:register_5.data_in[11]
write_data[11] => register_32:register_6.data_in[11]
write_data[11] => register_32:register_7.data_in[11]
write_data[11] => register_32:register_8.data_in[11]
write_data[11] => register_32:register_9.data_in[11]
write_data[11] => register_32:register_10.data_in[11]
write_data[11] => register_32:register_11.data_in[11]
write_data[11] => register_32:register_12.data_in[11]
write_data[11] => register_32:register_13.data_in[11]
write_data[11] => register_32:register_14.data_in[11]
write_data[11] => register_32:register_15.data_in[11]
write_data[11] => register_32:register_16.data_in[11]
write_data[11] => register_32:register_17.data_in[11]
write_data[11] => register_32:register_18.data_in[11]
write_data[11] => register_32:register_19.data_in[11]
write_data[11] => register_32:register_20.data_in[11]
write_data[11] => register_32:register_21.data_in[11]
write_data[11] => register_32:register_22.data_in[11]
write_data[11] => register_32:register_23.data_in[11]
write_data[11] => register_32:register_24.data_in[11]
write_data[11] => register_32:register_25.data_in[11]
write_data[11] => register_32:register_26.data_in[11]
write_data[11] => register_32:register_27.data_in[11]
write_data[11] => register_32:register_28.data_in[11]
write_data[11] => register_32:register_29.data_in[11]
write_data[11] => register_32:register_30.data_in[11]
write_data[11] => register_32:register_31.data_in[11]
write_data[12] => register_32:register_1.data_in[12]
write_data[12] => register_32:register_2.data_in[12]
write_data[12] => register_32:register_3.data_in[12]
write_data[12] => register_32:register_4.data_in[12]
write_data[12] => register_32:register_5.data_in[12]
write_data[12] => register_32:register_6.data_in[12]
write_data[12] => register_32:register_7.data_in[12]
write_data[12] => register_32:register_8.data_in[12]
write_data[12] => register_32:register_9.data_in[12]
write_data[12] => register_32:register_10.data_in[12]
write_data[12] => register_32:register_11.data_in[12]
write_data[12] => register_32:register_12.data_in[12]
write_data[12] => register_32:register_13.data_in[12]
write_data[12] => register_32:register_14.data_in[12]
write_data[12] => register_32:register_15.data_in[12]
write_data[12] => register_32:register_16.data_in[12]
write_data[12] => register_32:register_17.data_in[12]
write_data[12] => register_32:register_18.data_in[12]
write_data[12] => register_32:register_19.data_in[12]
write_data[12] => register_32:register_20.data_in[12]
write_data[12] => register_32:register_21.data_in[12]
write_data[12] => register_32:register_22.data_in[12]
write_data[12] => register_32:register_23.data_in[12]
write_data[12] => register_32:register_24.data_in[12]
write_data[12] => register_32:register_25.data_in[12]
write_data[12] => register_32:register_26.data_in[12]
write_data[12] => register_32:register_27.data_in[12]
write_data[12] => register_32:register_28.data_in[12]
write_data[12] => register_32:register_29.data_in[12]
write_data[12] => register_32:register_30.data_in[12]
write_data[12] => register_32:register_31.data_in[12]
write_data[13] => register_32:register_1.data_in[13]
write_data[13] => register_32:register_2.data_in[13]
write_data[13] => register_32:register_3.data_in[13]
write_data[13] => register_32:register_4.data_in[13]
write_data[13] => register_32:register_5.data_in[13]
write_data[13] => register_32:register_6.data_in[13]
write_data[13] => register_32:register_7.data_in[13]
write_data[13] => register_32:register_8.data_in[13]
write_data[13] => register_32:register_9.data_in[13]
write_data[13] => register_32:register_10.data_in[13]
write_data[13] => register_32:register_11.data_in[13]
write_data[13] => register_32:register_12.data_in[13]
write_data[13] => register_32:register_13.data_in[13]
write_data[13] => register_32:register_14.data_in[13]
write_data[13] => register_32:register_15.data_in[13]
write_data[13] => register_32:register_16.data_in[13]
write_data[13] => register_32:register_17.data_in[13]
write_data[13] => register_32:register_18.data_in[13]
write_data[13] => register_32:register_19.data_in[13]
write_data[13] => register_32:register_20.data_in[13]
write_data[13] => register_32:register_21.data_in[13]
write_data[13] => register_32:register_22.data_in[13]
write_data[13] => register_32:register_23.data_in[13]
write_data[13] => register_32:register_24.data_in[13]
write_data[13] => register_32:register_25.data_in[13]
write_data[13] => register_32:register_26.data_in[13]
write_data[13] => register_32:register_27.data_in[13]
write_data[13] => register_32:register_28.data_in[13]
write_data[13] => register_32:register_29.data_in[13]
write_data[13] => register_32:register_30.data_in[13]
write_data[13] => register_32:register_31.data_in[13]
write_data[14] => register_32:register_1.data_in[14]
write_data[14] => register_32:register_2.data_in[14]
write_data[14] => register_32:register_3.data_in[14]
write_data[14] => register_32:register_4.data_in[14]
write_data[14] => register_32:register_5.data_in[14]
write_data[14] => register_32:register_6.data_in[14]
write_data[14] => register_32:register_7.data_in[14]
write_data[14] => register_32:register_8.data_in[14]
write_data[14] => register_32:register_9.data_in[14]
write_data[14] => register_32:register_10.data_in[14]
write_data[14] => register_32:register_11.data_in[14]
write_data[14] => register_32:register_12.data_in[14]
write_data[14] => register_32:register_13.data_in[14]
write_data[14] => register_32:register_14.data_in[14]
write_data[14] => register_32:register_15.data_in[14]
write_data[14] => register_32:register_16.data_in[14]
write_data[14] => register_32:register_17.data_in[14]
write_data[14] => register_32:register_18.data_in[14]
write_data[14] => register_32:register_19.data_in[14]
write_data[14] => register_32:register_20.data_in[14]
write_data[14] => register_32:register_21.data_in[14]
write_data[14] => register_32:register_22.data_in[14]
write_data[14] => register_32:register_23.data_in[14]
write_data[14] => register_32:register_24.data_in[14]
write_data[14] => register_32:register_25.data_in[14]
write_data[14] => register_32:register_26.data_in[14]
write_data[14] => register_32:register_27.data_in[14]
write_data[14] => register_32:register_28.data_in[14]
write_data[14] => register_32:register_29.data_in[14]
write_data[14] => register_32:register_30.data_in[14]
write_data[14] => register_32:register_31.data_in[14]
write_data[15] => register_32:register_1.data_in[15]
write_data[15] => register_32:register_2.data_in[15]
write_data[15] => register_32:register_3.data_in[15]
write_data[15] => register_32:register_4.data_in[15]
write_data[15] => register_32:register_5.data_in[15]
write_data[15] => register_32:register_6.data_in[15]
write_data[15] => register_32:register_7.data_in[15]
write_data[15] => register_32:register_8.data_in[15]
write_data[15] => register_32:register_9.data_in[15]
write_data[15] => register_32:register_10.data_in[15]
write_data[15] => register_32:register_11.data_in[15]
write_data[15] => register_32:register_12.data_in[15]
write_data[15] => register_32:register_13.data_in[15]
write_data[15] => register_32:register_14.data_in[15]
write_data[15] => register_32:register_15.data_in[15]
write_data[15] => register_32:register_16.data_in[15]
write_data[15] => register_32:register_17.data_in[15]
write_data[15] => register_32:register_18.data_in[15]
write_data[15] => register_32:register_19.data_in[15]
write_data[15] => register_32:register_20.data_in[15]
write_data[15] => register_32:register_21.data_in[15]
write_data[15] => register_32:register_22.data_in[15]
write_data[15] => register_32:register_23.data_in[15]
write_data[15] => register_32:register_24.data_in[15]
write_data[15] => register_32:register_25.data_in[15]
write_data[15] => register_32:register_26.data_in[15]
write_data[15] => register_32:register_27.data_in[15]
write_data[15] => register_32:register_28.data_in[15]
write_data[15] => register_32:register_29.data_in[15]
write_data[15] => register_32:register_30.data_in[15]
write_data[15] => register_32:register_31.data_in[15]
write_data[16] => register_32:register_1.data_in[16]
write_data[16] => register_32:register_2.data_in[16]
write_data[16] => register_32:register_3.data_in[16]
write_data[16] => register_32:register_4.data_in[16]
write_data[16] => register_32:register_5.data_in[16]
write_data[16] => register_32:register_6.data_in[16]
write_data[16] => register_32:register_7.data_in[16]
write_data[16] => register_32:register_8.data_in[16]
write_data[16] => register_32:register_9.data_in[16]
write_data[16] => register_32:register_10.data_in[16]
write_data[16] => register_32:register_11.data_in[16]
write_data[16] => register_32:register_12.data_in[16]
write_data[16] => register_32:register_13.data_in[16]
write_data[16] => register_32:register_14.data_in[16]
write_data[16] => register_32:register_15.data_in[16]
write_data[16] => register_32:register_16.data_in[16]
write_data[16] => register_32:register_17.data_in[16]
write_data[16] => register_32:register_18.data_in[16]
write_data[16] => register_32:register_19.data_in[16]
write_data[16] => register_32:register_20.data_in[16]
write_data[16] => register_32:register_21.data_in[16]
write_data[16] => register_32:register_22.data_in[16]
write_data[16] => register_32:register_23.data_in[16]
write_data[16] => register_32:register_24.data_in[16]
write_data[16] => register_32:register_25.data_in[16]
write_data[16] => register_32:register_26.data_in[16]
write_data[16] => register_32:register_27.data_in[16]
write_data[16] => register_32:register_28.data_in[16]
write_data[16] => register_32:register_29.data_in[16]
write_data[16] => register_32:register_30.data_in[16]
write_data[16] => register_32:register_31.data_in[16]
write_data[17] => register_32:register_1.data_in[17]
write_data[17] => register_32:register_2.data_in[17]
write_data[17] => register_32:register_3.data_in[17]
write_data[17] => register_32:register_4.data_in[17]
write_data[17] => register_32:register_5.data_in[17]
write_data[17] => register_32:register_6.data_in[17]
write_data[17] => register_32:register_7.data_in[17]
write_data[17] => register_32:register_8.data_in[17]
write_data[17] => register_32:register_9.data_in[17]
write_data[17] => register_32:register_10.data_in[17]
write_data[17] => register_32:register_11.data_in[17]
write_data[17] => register_32:register_12.data_in[17]
write_data[17] => register_32:register_13.data_in[17]
write_data[17] => register_32:register_14.data_in[17]
write_data[17] => register_32:register_15.data_in[17]
write_data[17] => register_32:register_16.data_in[17]
write_data[17] => register_32:register_17.data_in[17]
write_data[17] => register_32:register_18.data_in[17]
write_data[17] => register_32:register_19.data_in[17]
write_data[17] => register_32:register_20.data_in[17]
write_data[17] => register_32:register_21.data_in[17]
write_data[17] => register_32:register_22.data_in[17]
write_data[17] => register_32:register_23.data_in[17]
write_data[17] => register_32:register_24.data_in[17]
write_data[17] => register_32:register_25.data_in[17]
write_data[17] => register_32:register_26.data_in[17]
write_data[17] => register_32:register_27.data_in[17]
write_data[17] => register_32:register_28.data_in[17]
write_data[17] => register_32:register_29.data_in[17]
write_data[17] => register_32:register_30.data_in[17]
write_data[17] => register_32:register_31.data_in[17]
write_data[18] => register_32:register_1.data_in[18]
write_data[18] => register_32:register_2.data_in[18]
write_data[18] => register_32:register_3.data_in[18]
write_data[18] => register_32:register_4.data_in[18]
write_data[18] => register_32:register_5.data_in[18]
write_data[18] => register_32:register_6.data_in[18]
write_data[18] => register_32:register_7.data_in[18]
write_data[18] => register_32:register_8.data_in[18]
write_data[18] => register_32:register_9.data_in[18]
write_data[18] => register_32:register_10.data_in[18]
write_data[18] => register_32:register_11.data_in[18]
write_data[18] => register_32:register_12.data_in[18]
write_data[18] => register_32:register_13.data_in[18]
write_data[18] => register_32:register_14.data_in[18]
write_data[18] => register_32:register_15.data_in[18]
write_data[18] => register_32:register_16.data_in[18]
write_data[18] => register_32:register_17.data_in[18]
write_data[18] => register_32:register_18.data_in[18]
write_data[18] => register_32:register_19.data_in[18]
write_data[18] => register_32:register_20.data_in[18]
write_data[18] => register_32:register_21.data_in[18]
write_data[18] => register_32:register_22.data_in[18]
write_data[18] => register_32:register_23.data_in[18]
write_data[18] => register_32:register_24.data_in[18]
write_data[18] => register_32:register_25.data_in[18]
write_data[18] => register_32:register_26.data_in[18]
write_data[18] => register_32:register_27.data_in[18]
write_data[18] => register_32:register_28.data_in[18]
write_data[18] => register_32:register_29.data_in[18]
write_data[18] => register_32:register_30.data_in[18]
write_data[18] => register_32:register_31.data_in[18]
write_data[19] => register_32:register_1.data_in[19]
write_data[19] => register_32:register_2.data_in[19]
write_data[19] => register_32:register_3.data_in[19]
write_data[19] => register_32:register_4.data_in[19]
write_data[19] => register_32:register_5.data_in[19]
write_data[19] => register_32:register_6.data_in[19]
write_data[19] => register_32:register_7.data_in[19]
write_data[19] => register_32:register_8.data_in[19]
write_data[19] => register_32:register_9.data_in[19]
write_data[19] => register_32:register_10.data_in[19]
write_data[19] => register_32:register_11.data_in[19]
write_data[19] => register_32:register_12.data_in[19]
write_data[19] => register_32:register_13.data_in[19]
write_data[19] => register_32:register_14.data_in[19]
write_data[19] => register_32:register_15.data_in[19]
write_data[19] => register_32:register_16.data_in[19]
write_data[19] => register_32:register_17.data_in[19]
write_data[19] => register_32:register_18.data_in[19]
write_data[19] => register_32:register_19.data_in[19]
write_data[19] => register_32:register_20.data_in[19]
write_data[19] => register_32:register_21.data_in[19]
write_data[19] => register_32:register_22.data_in[19]
write_data[19] => register_32:register_23.data_in[19]
write_data[19] => register_32:register_24.data_in[19]
write_data[19] => register_32:register_25.data_in[19]
write_data[19] => register_32:register_26.data_in[19]
write_data[19] => register_32:register_27.data_in[19]
write_data[19] => register_32:register_28.data_in[19]
write_data[19] => register_32:register_29.data_in[19]
write_data[19] => register_32:register_30.data_in[19]
write_data[19] => register_32:register_31.data_in[19]
write_data[20] => register_32:register_1.data_in[20]
write_data[20] => register_32:register_2.data_in[20]
write_data[20] => register_32:register_3.data_in[20]
write_data[20] => register_32:register_4.data_in[20]
write_data[20] => register_32:register_5.data_in[20]
write_data[20] => register_32:register_6.data_in[20]
write_data[20] => register_32:register_7.data_in[20]
write_data[20] => register_32:register_8.data_in[20]
write_data[20] => register_32:register_9.data_in[20]
write_data[20] => register_32:register_10.data_in[20]
write_data[20] => register_32:register_11.data_in[20]
write_data[20] => register_32:register_12.data_in[20]
write_data[20] => register_32:register_13.data_in[20]
write_data[20] => register_32:register_14.data_in[20]
write_data[20] => register_32:register_15.data_in[20]
write_data[20] => register_32:register_16.data_in[20]
write_data[20] => register_32:register_17.data_in[20]
write_data[20] => register_32:register_18.data_in[20]
write_data[20] => register_32:register_19.data_in[20]
write_data[20] => register_32:register_20.data_in[20]
write_data[20] => register_32:register_21.data_in[20]
write_data[20] => register_32:register_22.data_in[20]
write_data[20] => register_32:register_23.data_in[20]
write_data[20] => register_32:register_24.data_in[20]
write_data[20] => register_32:register_25.data_in[20]
write_data[20] => register_32:register_26.data_in[20]
write_data[20] => register_32:register_27.data_in[20]
write_data[20] => register_32:register_28.data_in[20]
write_data[20] => register_32:register_29.data_in[20]
write_data[20] => register_32:register_30.data_in[20]
write_data[20] => register_32:register_31.data_in[20]
write_data[21] => register_32:register_1.data_in[21]
write_data[21] => register_32:register_2.data_in[21]
write_data[21] => register_32:register_3.data_in[21]
write_data[21] => register_32:register_4.data_in[21]
write_data[21] => register_32:register_5.data_in[21]
write_data[21] => register_32:register_6.data_in[21]
write_data[21] => register_32:register_7.data_in[21]
write_data[21] => register_32:register_8.data_in[21]
write_data[21] => register_32:register_9.data_in[21]
write_data[21] => register_32:register_10.data_in[21]
write_data[21] => register_32:register_11.data_in[21]
write_data[21] => register_32:register_12.data_in[21]
write_data[21] => register_32:register_13.data_in[21]
write_data[21] => register_32:register_14.data_in[21]
write_data[21] => register_32:register_15.data_in[21]
write_data[21] => register_32:register_16.data_in[21]
write_data[21] => register_32:register_17.data_in[21]
write_data[21] => register_32:register_18.data_in[21]
write_data[21] => register_32:register_19.data_in[21]
write_data[21] => register_32:register_20.data_in[21]
write_data[21] => register_32:register_21.data_in[21]
write_data[21] => register_32:register_22.data_in[21]
write_data[21] => register_32:register_23.data_in[21]
write_data[21] => register_32:register_24.data_in[21]
write_data[21] => register_32:register_25.data_in[21]
write_data[21] => register_32:register_26.data_in[21]
write_data[21] => register_32:register_27.data_in[21]
write_data[21] => register_32:register_28.data_in[21]
write_data[21] => register_32:register_29.data_in[21]
write_data[21] => register_32:register_30.data_in[21]
write_data[21] => register_32:register_31.data_in[21]
write_data[22] => register_32:register_1.data_in[22]
write_data[22] => register_32:register_2.data_in[22]
write_data[22] => register_32:register_3.data_in[22]
write_data[22] => register_32:register_4.data_in[22]
write_data[22] => register_32:register_5.data_in[22]
write_data[22] => register_32:register_6.data_in[22]
write_data[22] => register_32:register_7.data_in[22]
write_data[22] => register_32:register_8.data_in[22]
write_data[22] => register_32:register_9.data_in[22]
write_data[22] => register_32:register_10.data_in[22]
write_data[22] => register_32:register_11.data_in[22]
write_data[22] => register_32:register_12.data_in[22]
write_data[22] => register_32:register_13.data_in[22]
write_data[22] => register_32:register_14.data_in[22]
write_data[22] => register_32:register_15.data_in[22]
write_data[22] => register_32:register_16.data_in[22]
write_data[22] => register_32:register_17.data_in[22]
write_data[22] => register_32:register_18.data_in[22]
write_data[22] => register_32:register_19.data_in[22]
write_data[22] => register_32:register_20.data_in[22]
write_data[22] => register_32:register_21.data_in[22]
write_data[22] => register_32:register_22.data_in[22]
write_data[22] => register_32:register_23.data_in[22]
write_data[22] => register_32:register_24.data_in[22]
write_data[22] => register_32:register_25.data_in[22]
write_data[22] => register_32:register_26.data_in[22]
write_data[22] => register_32:register_27.data_in[22]
write_data[22] => register_32:register_28.data_in[22]
write_data[22] => register_32:register_29.data_in[22]
write_data[22] => register_32:register_30.data_in[22]
write_data[22] => register_32:register_31.data_in[22]
write_data[23] => register_32:register_1.data_in[23]
write_data[23] => register_32:register_2.data_in[23]
write_data[23] => register_32:register_3.data_in[23]
write_data[23] => register_32:register_4.data_in[23]
write_data[23] => register_32:register_5.data_in[23]
write_data[23] => register_32:register_6.data_in[23]
write_data[23] => register_32:register_7.data_in[23]
write_data[23] => register_32:register_8.data_in[23]
write_data[23] => register_32:register_9.data_in[23]
write_data[23] => register_32:register_10.data_in[23]
write_data[23] => register_32:register_11.data_in[23]
write_data[23] => register_32:register_12.data_in[23]
write_data[23] => register_32:register_13.data_in[23]
write_data[23] => register_32:register_14.data_in[23]
write_data[23] => register_32:register_15.data_in[23]
write_data[23] => register_32:register_16.data_in[23]
write_data[23] => register_32:register_17.data_in[23]
write_data[23] => register_32:register_18.data_in[23]
write_data[23] => register_32:register_19.data_in[23]
write_data[23] => register_32:register_20.data_in[23]
write_data[23] => register_32:register_21.data_in[23]
write_data[23] => register_32:register_22.data_in[23]
write_data[23] => register_32:register_23.data_in[23]
write_data[23] => register_32:register_24.data_in[23]
write_data[23] => register_32:register_25.data_in[23]
write_data[23] => register_32:register_26.data_in[23]
write_data[23] => register_32:register_27.data_in[23]
write_data[23] => register_32:register_28.data_in[23]
write_data[23] => register_32:register_29.data_in[23]
write_data[23] => register_32:register_30.data_in[23]
write_data[23] => register_32:register_31.data_in[23]
write_data[24] => register_32:register_1.data_in[24]
write_data[24] => register_32:register_2.data_in[24]
write_data[24] => register_32:register_3.data_in[24]
write_data[24] => register_32:register_4.data_in[24]
write_data[24] => register_32:register_5.data_in[24]
write_data[24] => register_32:register_6.data_in[24]
write_data[24] => register_32:register_7.data_in[24]
write_data[24] => register_32:register_8.data_in[24]
write_data[24] => register_32:register_9.data_in[24]
write_data[24] => register_32:register_10.data_in[24]
write_data[24] => register_32:register_11.data_in[24]
write_data[24] => register_32:register_12.data_in[24]
write_data[24] => register_32:register_13.data_in[24]
write_data[24] => register_32:register_14.data_in[24]
write_data[24] => register_32:register_15.data_in[24]
write_data[24] => register_32:register_16.data_in[24]
write_data[24] => register_32:register_17.data_in[24]
write_data[24] => register_32:register_18.data_in[24]
write_data[24] => register_32:register_19.data_in[24]
write_data[24] => register_32:register_20.data_in[24]
write_data[24] => register_32:register_21.data_in[24]
write_data[24] => register_32:register_22.data_in[24]
write_data[24] => register_32:register_23.data_in[24]
write_data[24] => register_32:register_24.data_in[24]
write_data[24] => register_32:register_25.data_in[24]
write_data[24] => register_32:register_26.data_in[24]
write_data[24] => register_32:register_27.data_in[24]
write_data[24] => register_32:register_28.data_in[24]
write_data[24] => register_32:register_29.data_in[24]
write_data[24] => register_32:register_30.data_in[24]
write_data[24] => register_32:register_31.data_in[24]
write_data[25] => register_32:register_1.data_in[25]
write_data[25] => register_32:register_2.data_in[25]
write_data[25] => register_32:register_3.data_in[25]
write_data[25] => register_32:register_4.data_in[25]
write_data[25] => register_32:register_5.data_in[25]
write_data[25] => register_32:register_6.data_in[25]
write_data[25] => register_32:register_7.data_in[25]
write_data[25] => register_32:register_8.data_in[25]
write_data[25] => register_32:register_9.data_in[25]
write_data[25] => register_32:register_10.data_in[25]
write_data[25] => register_32:register_11.data_in[25]
write_data[25] => register_32:register_12.data_in[25]
write_data[25] => register_32:register_13.data_in[25]
write_data[25] => register_32:register_14.data_in[25]
write_data[25] => register_32:register_15.data_in[25]
write_data[25] => register_32:register_16.data_in[25]
write_data[25] => register_32:register_17.data_in[25]
write_data[25] => register_32:register_18.data_in[25]
write_data[25] => register_32:register_19.data_in[25]
write_data[25] => register_32:register_20.data_in[25]
write_data[25] => register_32:register_21.data_in[25]
write_data[25] => register_32:register_22.data_in[25]
write_data[25] => register_32:register_23.data_in[25]
write_data[25] => register_32:register_24.data_in[25]
write_data[25] => register_32:register_25.data_in[25]
write_data[25] => register_32:register_26.data_in[25]
write_data[25] => register_32:register_27.data_in[25]
write_data[25] => register_32:register_28.data_in[25]
write_data[25] => register_32:register_29.data_in[25]
write_data[25] => register_32:register_30.data_in[25]
write_data[25] => register_32:register_31.data_in[25]
write_data[26] => register_32:register_1.data_in[26]
write_data[26] => register_32:register_2.data_in[26]
write_data[26] => register_32:register_3.data_in[26]
write_data[26] => register_32:register_4.data_in[26]
write_data[26] => register_32:register_5.data_in[26]
write_data[26] => register_32:register_6.data_in[26]
write_data[26] => register_32:register_7.data_in[26]
write_data[26] => register_32:register_8.data_in[26]
write_data[26] => register_32:register_9.data_in[26]
write_data[26] => register_32:register_10.data_in[26]
write_data[26] => register_32:register_11.data_in[26]
write_data[26] => register_32:register_12.data_in[26]
write_data[26] => register_32:register_13.data_in[26]
write_data[26] => register_32:register_14.data_in[26]
write_data[26] => register_32:register_15.data_in[26]
write_data[26] => register_32:register_16.data_in[26]
write_data[26] => register_32:register_17.data_in[26]
write_data[26] => register_32:register_18.data_in[26]
write_data[26] => register_32:register_19.data_in[26]
write_data[26] => register_32:register_20.data_in[26]
write_data[26] => register_32:register_21.data_in[26]
write_data[26] => register_32:register_22.data_in[26]
write_data[26] => register_32:register_23.data_in[26]
write_data[26] => register_32:register_24.data_in[26]
write_data[26] => register_32:register_25.data_in[26]
write_data[26] => register_32:register_26.data_in[26]
write_data[26] => register_32:register_27.data_in[26]
write_data[26] => register_32:register_28.data_in[26]
write_data[26] => register_32:register_29.data_in[26]
write_data[26] => register_32:register_30.data_in[26]
write_data[26] => register_32:register_31.data_in[26]
write_data[27] => register_32:register_1.data_in[27]
write_data[27] => register_32:register_2.data_in[27]
write_data[27] => register_32:register_3.data_in[27]
write_data[27] => register_32:register_4.data_in[27]
write_data[27] => register_32:register_5.data_in[27]
write_data[27] => register_32:register_6.data_in[27]
write_data[27] => register_32:register_7.data_in[27]
write_data[27] => register_32:register_8.data_in[27]
write_data[27] => register_32:register_9.data_in[27]
write_data[27] => register_32:register_10.data_in[27]
write_data[27] => register_32:register_11.data_in[27]
write_data[27] => register_32:register_12.data_in[27]
write_data[27] => register_32:register_13.data_in[27]
write_data[27] => register_32:register_14.data_in[27]
write_data[27] => register_32:register_15.data_in[27]
write_data[27] => register_32:register_16.data_in[27]
write_data[27] => register_32:register_17.data_in[27]
write_data[27] => register_32:register_18.data_in[27]
write_data[27] => register_32:register_19.data_in[27]
write_data[27] => register_32:register_20.data_in[27]
write_data[27] => register_32:register_21.data_in[27]
write_data[27] => register_32:register_22.data_in[27]
write_data[27] => register_32:register_23.data_in[27]
write_data[27] => register_32:register_24.data_in[27]
write_data[27] => register_32:register_25.data_in[27]
write_data[27] => register_32:register_26.data_in[27]
write_data[27] => register_32:register_27.data_in[27]
write_data[27] => register_32:register_28.data_in[27]
write_data[27] => register_32:register_29.data_in[27]
write_data[27] => register_32:register_30.data_in[27]
write_data[27] => register_32:register_31.data_in[27]
write_data[28] => register_32:register_1.data_in[28]
write_data[28] => register_32:register_2.data_in[28]
write_data[28] => register_32:register_3.data_in[28]
write_data[28] => register_32:register_4.data_in[28]
write_data[28] => register_32:register_5.data_in[28]
write_data[28] => register_32:register_6.data_in[28]
write_data[28] => register_32:register_7.data_in[28]
write_data[28] => register_32:register_8.data_in[28]
write_data[28] => register_32:register_9.data_in[28]
write_data[28] => register_32:register_10.data_in[28]
write_data[28] => register_32:register_11.data_in[28]
write_data[28] => register_32:register_12.data_in[28]
write_data[28] => register_32:register_13.data_in[28]
write_data[28] => register_32:register_14.data_in[28]
write_data[28] => register_32:register_15.data_in[28]
write_data[28] => register_32:register_16.data_in[28]
write_data[28] => register_32:register_17.data_in[28]
write_data[28] => register_32:register_18.data_in[28]
write_data[28] => register_32:register_19.data_in[28]
write_data[28] => register_32:register_20.data_in[28]
write_data[28] => register_32:register_21.data_in[28]
write_data[28] => register_32:register_22.data_in[28]
write_data[28] => register_32:register_23.data_in[28]
write_data[28] => register_32:register_24.data_in[28]
write_data[28] => register_32:register_25.data_in[28]
write_data[28] => register_32:register_26.data_in[28]
write_data[28] => register_32:register_27.data_in[28]
write_data[28] => register_32:register_28.data_in[28]
write_data[28] => register_32:register_29.data_in[28]
write_data[28] => register_32:register_30.data_in[28]
write_data[28] => register_32:register_31.data_in[28]
write_data[29] => register_32:register_1.data_in[29]
write_data[29] => register_32:register_2.data_in[29]
write_data[29] => register_32:register_3.data_in[29]
write_data[29] => register_32:register_4.data_in[29]
write_data[29] => register_32:register_5.data_in[29]
write_data[29] => register_32:register_6.data_in[29]
write_data[29] => register_32:register_7.data_in[29]
write_data[29] => register_32:register_8.data_in[29]
write_data[29] => register_32:register_9.data_in[29]
write_data[29] => register_32:register_10.data_in[29]
write_data[29] => register_32:register_11.data_in[29]
write_data[29] => register_32:register_12.data_in[29]
write_data[29] => register_32:register_13.data_in[29]
write_data[29] => register_32:register_14.data_in[29]
write_data[29] => register_32:register_15.data_in[29]
write_data[29] => register_32:register_16.data_in[29]
write_data[29] => register_32:register_17.data_in[29]
write_data[29] => register_32:register_18.data_in[29]
write_data[29] => register_32:register_19.data_in[29]
write_data[29] => register_32:register_20.data_in[29]
write_data[29] => register_32:register_21.data_in[29]
write_data[29] => register_32:register_22.data_in[29]
write_data[29] => register_32:register_23.data_in[29]
write_data[29] => register_32:register_24.data_in[29]
write_data[29] => register_32:register_25.data_in[29]
write_data[29] => register_32:register_26.data_in[29]
write_data[29] => register_32:register_27.data_in[29]
write_data[29] => register_32:register_28.data_in[29]
write_data[29] => register_32:register_29.data_in[29]
write_data[29] => register_32:register_30.data_in[29]
write_data[29] => register_32:register_31.data_in[29]
write_data[30] => register_32:register_1.data_in[30]
write_data[30] => register_32:register_2.data_in[30]
write_data[30] => register_32:register_3.data_in[30]
write_data[30] => register_32:register_4.data_in[30]
write_data[30] => register_32:register_5.data_in[30]
write_data[30] => register_32:register_6.data_in[30]
write_data[30] => register_32:register_7.data_in[30]
write_data[30] => register_32:register_8.data_in[30]
write_data[30] => register_32:register_9.data_in[30]
write_data[30] => register_32:register_10.data_in[30]
write_data[30] => register_32:register_11.data_in[30]
write_data[30] => register_32:register_12.data_in[30]
write_data[30] => register_32:register_13.data_in[30]
write_data[30] => register_32:register_14.data_in[30]
write_data[30] => register_32:register_15.data_in[30]
write_data[30] => register_32:register_16.data_in[30]
write_data[30] => register_32:register_17.data_in[30]
write_data[30] => register_32:register_18.data_in[30]
write_data[30] => register_32:register_19.data_in[30]
write_data[30] => register_32:register_20.data_in[30]
write_data[30] => register_32:register_21.data_in[30]
write_data[30] => register_32:register_22.data_in[30]
write_data[30] => register_32:register_23.data_in[30]
write_data[30] => register_32:register_24.data_in[30]
write_data[30] => register_32:register_25.data_in[30]
write_data[30] => register_32:register_26.data_in[30]
write_data[30] => register_32:register_27.data_in[30]
write_data[30] => register_32:register_28.data_in[30]
write_data[30] => register_32:register_29.data_in[30]
write_data[30] => register_32:register_30.data_in[30]
write_data[30] => register_32:register_31.data_in[30]
write_data[31] => register_32:register_1.data_in[31]
write_data[31] => register_32:register_2.data_in[31]
write_data[31] => register_32:register_3.data_in[31]
write_data[31] => register_32:register_4.data_in[31]
write_data[31] => register_32:register_5.data_in[31]
write_data[31] => register_32:register_6.data_in[31]
write_data[31] => register_32:register_7.data_in[31]
write_data[31] => register_32:register_8.data_in[31]
write_data[31] => register_32:register_9.data_in[31]
write_data[31] => register_32:register_10.data_in[31]
write_data[31] => register_32:register_11.data_in[31]
write_data[31] => register_32:register_12.data_in[31]
write_data[31] => register_32:register_13.data_in[31]
write_data[31] => register_32:register_14.data_in[31]
write_data[31] => register_32:register_15.data_in[31]
write_data[31] => register_32:register_16.data_in[31]
write_data[31] => register_32:register_17.data_in[31]
write_data[31] => register_32:register_18.data_in[31]
write_data[31] => register_32:register_19.data_in[31]
write_data[31] => register_32:register_20.data_in[31]
write_data[31] => register_32:register_21.data_in[31]
write_data[31] => register_32:register_22.data_in[31]
write_data[31] => register_32:register_23.data_in[31]
write_data[31] => register_32:register_24.data_in[31]
write_data[31] => register_32:register_25.data_in[31]
write_data[31] => register_32:register_26.data_in[31]
write_data[31] => register_32:register_27.data_in[31]
write_data[31] => register_32:register_28.data_in[31]
write_data[31] => register_32:register_29.data_in[31]
write_data[31] => register_32:register_30.data_in[31]
write_data[31] => register_32:register_31.data_in[31]
read_data_1[0] <= mux_32_to_1_by_32:read_mux_1.output[0]
read_data_1[1] <= mux_32_to_1_by_32:read_mux_1.output[1]
read_data_1[2] <= mux_32_to_1_by_32:read_mux_1.output[2]
read_data_1[3] <= mux_32_to_1_by_32:read_mux_1.output[3]
read_data_1[4] <= mux_32_to_1_by_32:read_mux_1.output[4]
read_data_1[5] <= mux_32_to_1_by_32:read_mux_1.output[5]
read_data_1[6] <= mux_32_to_1_by_32:read_mux_1.output[6]
read_data_1[7] <= mux_32_to_1_by_32:read_mux_1.output[7]
read_data_1[8] <= mux_32_to_1_by_32:read_mux_1.output[8]
read_data_1[9] <= mux_32_to_1_by_32:read_mux_1.output[9]
read_data_1[10] <= mux_32_to_1_by_32:read_mux_1.output[10]
read_data_1[11] <= mux_32_to_1_by_32:read_mux_1.output[11]
read_data_1[12] <= mux_32_to_1_by_32:read_mux_1.output[12]
read_data_1[13] <= mux_32_to_1_by_32:read_mux_1.output[13]
read_data_1[14] <= mux_32_to_1_by_32:read_mux_1.output[14]
read_data_1[15] <= mux_32_to_1_by_32:read_mux_1.output[15]
read_data_1[16] <= mux_32_to_1_by_32:read_mux_1.output[16]
read_data_1[17] <= mux_32_to_1_by_32:read_mux_1.output[17]
read_data_1[18] <= mux_32_to_1_by_32:read_mux_1.output[18]
read_data_1[19] <= mux_32_to_1_by_32:read_mux_1.output[19]
read_data_1[20] <= mux_32_to_1_by_32:read_mux_1.output[20]
read_data_1[21] <= mux_32_to_1_by_32:read_mux_1.output[21]
read_data_1[22] <= mux_32_to_1_by_32:read_mux_1.output[22]
read_data_1[23] <= mux_32_to_1_by_32:read_mux_1.output[23]
read_data_1[24] <= mux_32_to_1_by_32:read_mux_1.output[24]
read_data_1[25] <= mux_32_to_1_by_32:read_mux_1.output[25]
read_data_1[26] <= mux_32_to_1_by_32:read_mux_1.output[26]
read_data_1[27] <= mux_32_to_1_by_32:read_mux_1.output[27]
read_data_1[28] <= mux_32_to_1_by_32:read_mux_1.output[28]
read_data_1[29] <= mux_32_to_1_by_32:read_mux_1.output[29]
read_data_1[30] <= mux_32_to_1_by_32:read_mux_1.output[30]
read_data_1[31] <= mux_32_to_1_by_32:read_mux_1.output[31]
read_data_2[0] <= mux_32_to_1_by_32:read_mux_2.output[0]
read_data_2[1] <= mux_32_to_1_by_32:read_mux_2.output[1]
read_data_2[2] <= mux_32_to_1_by_32:read_mux_2.output[2]
read_data_2[3] <= mux_32_to_1_by_32:read_mux_2.output[3]
read_data_2[4] <= mux_32_to_1_by_32:read_mux_2.output[4]
read_data_2[5] <= mux_32_to_1_by_32:read_mux_2.output[5]
read_data_2[6] <= mux_32_to_1_by_32:read_mux_2.output[6]
read_data_2[7] <= mux_32_to_1_by_32:read_mux_2.output[7]
read_data_2[8] <= mux_32_to_1_by_32:read_mux_2.output[8]
read_data_2[9] <= mux_32_to_1_by_32:read_mux_2.output[9]
read_data_2[10] <= mux_32_to_1_by_32:read_mux_2.output[10]
read_data_2[11] <= mux_32_to_1_by_32:read_mux_2.output[11]
read_data_2[12] <= mux_32_to_1_by_32:read_mux_2.output[12]
read_data_2[13] <= mux_32_to_1_by_32:read_mux_2.output[13]
read_data_2[14] <= mux_32_to_1_by_32:read_mux_2.output[14]
read_data_2[15] <= mux_32_to_1_by_32:read_mux_2.output[15]
read_data_2[16] <= mux_32_to_1_by_32:read_mux_2.output[16]
read_data_2[17] <= mux_32_to_1_by_32:read_mux_2.output[17]
read_data_2[18] <= mux_32_to_1_by_32:read_mux_2.output[18]
read_data_2[19] <= mux_32_to_1_by_32:read_mux_2.output[19]
read_data_2[20] <= mux_32_to_1_by_32:read_mux_2.output[20]
read_data_2[21] <= mux_32_to_1_by_32:read_mux_2.output[21]
read_data_2[22] <= mux_32_to_1_by_32:read_mux_2.output[22]
read_data_2[23] <= mux_32_to_1_by_32:read_mux_2.output[23]
read_data_2[24] <= mux_32_to_1_by_32:read_mux_2.output[24]
read_data_2[25] <= mux_32_to_1_by_32:read_mux_2.output[25]
read_data_2[26] <= mux_32_to_1_by_32:read_mux_2.output[26]
read_data_2[27] <= mux_32_to_1_by_32:read_mux_2.output[27]
read_data_2[28] <= mux_32_to_1_by_32:read_mux_2.output[28]
read_data_2[29] <= mux_32_to_1_by_32:read_mux_2.output[29]
read_data_2[30] <= mux_32_to_1_by_32:read_mux_2.output[30]
read_data_2[31] <= mux_32_to_1_by_32:read_mux_2.output[31]
reg_write => write_select_line_1.IN1
reg_write => write_select_line_2.IN1
reg_write => write_select_line_3.IN1
reg_write => write_select_line_4.IN1
reg_write => write_select_line_5.IN1
reg_write => write_select_line_6.IN1
reg_write => write_select_line_7.IN1
reg_write => write_select_line_8.IN1
reg_write => write_select_line_9.IN1
reg_write => write_select_line_10.IN1
reg_write => write_select_line_11.IN1
reg_write => write_select_line_12.IN1
reg_write => write_select_line_13.IN1
reg_write => write_select_line_14.IN1
reg_write => write_select_line_15.IN1
reg_write => write_select_line_16.IN1
reg_write => write_select_line_17.IN1
reg_write => write_select_line_18.IN1
reg_write => write_select_line_19.IN1
reg_write => write_select_line_20.IN1
reg_write => write_select_line_21.IN1
reg_write => write_select_line_22.IN1
reg_write => write_select_line_23.IN1
reg_write => write_select_line_24.IN1
reg_write => write_select_line_25.IN1
reg_write => write_select_line_26.IN1
reg_write => write_select_line_27.IN1
reg_write => write_select_line_28.IN1
reg_write => write_select_line_29.IN1
reg_write => write_select_line_30.IN1
reg_write => write_select_line_31.IN1
clk => register_32:register_1.clk
clk => register_32:register_2.clk
clk => register_32:register_3.clk
clk => register_32:register_4.clk
clk => register_32:register_5.clk
clk => register_32:register_6.clk
clk => register_32:register_7.clk
clk => register_32:register_8.clk
clk => register_32:register_9.clk
clk => register_32:register_10.clk
clk => register_32:register_11.clk
clk => register_32:register_12.clk
clk => register_32:register_13.clk
clk => register_32:register_14.clk
clk => register_32:register_15.clk
clk => register_32:register_16.clk
clk => register_32:register_17.clk
clk => register_32:register_18.clk
clk => register_32:register_19.clk
clk => register_32:register_20.clk
clk => register_32:register_21.clk
clk => register_32:register_22.clk
clk => register_32:register_23.clk
clk => register_32:register_24.clk
clk => register_32:register_25.clk
clk => register_32:register_26.clk
clk => register_32:register_27.clk
clk => register_32:register_28.clk
clk => register_32:register_29.clk
clk => register_32:register_30.clk
clk => register_32:register_31.clk


|mips_pipelined|regfile_32_by_32:ID_register_file|decoder_5_to_32:decoder
selection[0] => Ram0.RADDR
selection[1] => Ram0.RADDR1
selection[2] => Ram0.RADDR2
selection[3] => Ram0.RADDR3
selection[4] => Ram0.RADDR4
output[0] <= Ram0.DATAOUT
output[1] <= Ram0.DATAOUT1
output[2] <= Ram0.DATAOUT2
output[3] <= Ram0.DATAOUT3
output[4] <= Ram0.DATAOUT4
output[5] <= Ram0.DATAOUT5
output[6] <= Ram0.DATAOUT6
output[7] <= Ram0.DATAOUT7
output[8] <= Ram0.DATAOUT8
output[9] <= Ram0.DATAOUT9
output[10] <= Ram0.DATAOUT10
output[11] <= Ram0.DATAOUT11
output[12] <= Ram0.DATAOUT12
output[13] <= Ram0.DATAOUT13
output[14] <= Ram0.DATAOUT14
output[15] <= Ram0.DATAOUT15
output[16] <= Ram0.DATAOUT16
output[17] <= Ram0.DATAOUT17
output[18] <= Ram0.DATAOUT18
output[19] <= Ram0.DATAOUT19
output[20] <= Ram0.DATAOUT20
output[21] <= Ram0.DATAOUT21
output[22] <= Ram0.DATAOUT22
output[23] <= Ram0.DATAOUT23
output[24] <= Ram0.DATAOUT24
output[25] <= Ram0.DATAOUT25
output[26] <= Ram0.DATAOUT26
output[27] <= Ram0.DATAOUT27
output[28] <= Ram0.DATAOUT28
output[29] <= Ram0.DATAOUT29
output[30] <= Ram0.DATAOUT30
output[31] <= Ram0.DATAOUT31


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_1
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_2
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_3
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_4
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_5
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_6
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_7
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_8
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_9
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_10
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_11
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_12
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_13
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_14
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_15
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_16
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_17
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_18
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_19
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_20
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_21
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_22
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_23
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_24
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_25
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_26
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_27
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_28
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_29
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_30
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|register_32:register_31
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|regfile_32_by_32:ID_register_file|mux_32_to_1_by_32:read_mux_1
data_in_0[0] => Mux31.IN0
data_in_0[1] => Mux30.IN0
data_in_0[2] => Mux29.IN0
data_in_0[3] => Mux28.IN0
data_in_0[4] => Mux27.IN0
data_in_0[5] => Mux26.IN0
data_in_0[6] => Mux25.IN0
data_in_0[7] => Mux24.IN0
data_in_0[8] => Mux23.IN0
data_in_0[9] => Mux22.IN0
data_in_0[10] => Mux21.IN0
data_in_0[11] => Mux20.IN0
data_in_0[12] => Mux19.IN0
data_in_0[13] => Mux18.IN0
data_in_0[14] => Mux17.IN0
data_in_0[15] => Mux16.IN0
data_in_0[16] => Mux15.IN0
data_in_0[17] => Mux14.IN0
data_in_0[18] => Mux13.IN0
data_in_0[19] => Mux12.IN0
data_in_0[20] => Mux11.IN0
data_in_0[21] => Mux10.IN0
data_in_0[22] => Mux9.IN0
data_in_0[23] => Mux8.IN0
data_in_0[24] => Mux7.IN0
data_in_0[25] => Mux6.IN0
data_in_0[26] => Mux5.IN0
data_in_0[27] => Mux4.IN0
data_in_0[28] => Mux3.IN0
data_in_0[29] => Mux2.IN0
data_in_0[30] => Mux1.IN0
data_in_0[31] => Mux0.IN0
data_in_1[0] => Mux31.IN1
data_in_1[1] => Mux30.IN1
data_in_1[2] => Mux29.IN1
data_in_1[3] => Mux28.IN1
data_in_1[4] => Mux27.IN1
data_in_1[5] => Mux26.IN1
data_in_1[6] => Mux25.IN1
data_in_1[7] => Mux24.IN1
data_in_1[8] => Mux23.IN1
data_in_1[9] => Mux22.IN1
data_in_1[10] => Mux21.IN1
data_in_1[11] => Mux20.IN1
data_in_1[12] => Mux19.IN1
data_in_1[13] => Mux18.IN1
data_in_1[14] => Mux17.IN1
data_in_1[15] => Mux16.IN1
data_in_1[16] => Mux15.IN1
data_in_1[17] => Mux14.IN1
data_in_1[18] => Mux13.IN1
data_in_1[19] => Mux12.IN1
data_in_1[20] => Mux11.IN1
data_in_1[21] => Mux10.IN1
data_in_1[22] => Mux9.IN1
data_in_1[23] => Mux8.IN1
data_in_1[24] => Mux7.IN1
data_in_1[25] => Mux6.IN1
data_in_1[26] => Mux5.IN1
data_in_1[27] => Mux4.IN1
data_in_1[28] => Mux3.IN1
data_in_1[29] => Mux2.IN1
data_in_1[30] => Mux1.IN1
data_in_1[31] => Mux0.IN1
data_in_2[0] => Mux31.IN2
data_in_2[1] => Mux30.IN2
data_in_2[2] => Mux29.IN2
data_in_2[3] => Mux28.IN2
data_in_2[4] => Mux27.IN2
data_in_2[5] => Mux26.IN2
data_in_2[6] => Mux25.IN2
data_in_2[7] => Mux24.IN2
data_in_2[8] => Mux23.IN2
data_in_2[9] => Mux22.IN2
data_in_2[10] => Mux21.IN2
data_in_2[11] => Mux20.IN2
data_in_2[12] => Mux19.IN2
data_in_2[13] => Mux18.IN2
data_in_2[14] => Mux17.IN2
data_in_2[15] => Mux16.IN2
data_in_2[16] => Mux15.IN2
data_in_2[17] => Mux14.IN2
data_in_2[18] => Mux13.IN2
data_in_2[19] => Mux12.IN2
data_in_2[20] => Mux11.IN2
data_in_2[21] => Mux10.IN2
data_in_2[22] => Mux9.IN2
data_in_2[23] => Mux8.IN2
data_in_2[24] => Mux7.IN2
data_in_2[25] => Mux6.IN2
data_in_2[26] => Mux5.IN2
data_in_2[27] => Mux4.IN2
data_in_2[28] => Mux3.IN2
data_in_2[29] => Mux2.IN2
data_in_2[30] => Mux1.IN2
data_in_2[31] => Mux0.IN2
data_in_3[0] => Mux31.IN3
data_in_3[1] => Mux30.IN3
data_in_3[2] => Mux29.IN3
data_in_3[3] => Mux28.IN3
data_in_3[4] => Mux27.IN3
data_in_3[5] => Mux26.IN3
data_in_3[6] => Mux25.IN3
data_in_3[7] => Mux24.IN3
data_in_3[8] => Mux23.IN3
data_in_3[9] => Mux22.IN3
data_in_3[10] => Mux21.IN3
data_in_3[11] => Mux20.IN3
data_in_3[12] => Mux19.IN3
data_in_3[13] => Mux18.IN3
data_in_3[14] => Mux17.IN3
data_in_3[15] => Mux16.IN3
data_in_3[16] => Mux15.IN3
data_in_3[17] => Mux14.IN3
data_in_3[18] => Mux13.IN3
data_in_3[19] => Mux12.IN3
data_in_3[20] => Mux11.IN3
data_in_3[21] => Mux10.IN3
data_in_3[22] => Mux9.IN3
data_in_3[23] => Mux8.IN3
data_in_3[24] => Mux7.IN3
data_in_3[25] => Mux6.IN3
data_in_3[26] => Mux5.IN3
data_in_3[27] => Mux4.IN3
data_in_3[28] => Mux3.IN3
data_in_3[29] => Mux2.IN3
data_in_3[30] => Mux1.IN3
data_in_3[31] => Mux0.IN3
data_in_4[0] => Mux31.IN4
data_in_4[1] => Mux30.IN4
data_in_4[2] => Mux29.IN4
data_in_4[3] => Mux28.IN4
data_in_4[4] => Mux27.IN4
data_in_4[5] => Mux26.IN4
data_in_4[6] => Mux25.IN4
data_in_4[7] => Mux24.IN4
data_in_4[8] => Mux23.IN4
data_in_4[9] => Mux22.IN4
data_in_4[10] => Mux21.IN4
data_in_4[11] => Mux20.IN4
data_in_4[12] => Mux19.IN4
data_in_4[13] => Mux18.IN4
data_in_4[14] => Mux17.IN4
data_in_4[15] => Mux16.IN4
data_in_4[16] => Mux15.IN4
data_in_4[17] => Mux14.IN4
data_in_4[18] => Mux13.IN4
data_in_4[19] => Mux12.IN4
data_in_4[20] => Mux11.IN4
data_in_4[21] => Mux10.IN4
data_in_4[22] => Mux9.IN4
data_in_4[23] => Mux8.IN4
data_in_4[24] => Mux7.IN4
data_in_4[25] => Mux6.IN4
data_in_4[26] => Mux5.IN4
data_in_4[27] => Mux4.IN4
data_in_4[28] => Mux3.IN4
data_in_4[29] => Mux2.IN4
data_in_4[30] => Mux1.IN4
data_in_4[31] => Mux0.IN4
data_in_5[0] => Mux31.IN5
data_in_5[1] => Mux30.IN5
data_in_5[2] => Mux29.IN5
data_in_5[3] => Mux28.IN5
data_in_5[4] => Mux27.IN5
data_in_5[5] => Mux26.IN5
data_in_5[6] => Mux25.IN5
data_in_5[7] => Mux24.IN5
data_in_5[8] => Mux23.IN5
data_in_5[9] => Mux22.IN5
data_in_5[10] => Mux21.IN5
data_in_5[11] => Mux20.IN5
data_in_5[12] => Mux19.IN5
data_in_5[13] => Mux18.IN5
data_in_5[14] => Mux17.IN5
data_in_5[15] => Mux16.IN5
data_in_5[16] => Mux15.IN5
data_in_5[17] => Mux14.IN5
data_in_5[18] => Mux13.IN5
data_in_5[19] => Mux12.IN5
data_in_5[20] => Mux11.IN5
data_in_5[21] => Mux10.IN5
data_in_5[22] => Mux9.IN5
data_in_5[23] => Mux8.IN5
data_in_5[24] => Mux7.IN5
data_in_5[25] => Mux6.IN5
data_in_5[26] => Mux5.IN5
data_in_5[27] => Mux4.IN5
data_in_5[28] => Mux3.IN5
data_in_5[29] => Mux2.IN5
data_in_5[30] => Mux1.IN5
data_in_5[31] => Mux0.IN5
data_in_6[0] => Mux31.IN6
data_in_6[1] => Mux30.IN6
data_in_6[2] => Mux29.IN6
data_in_6[3] => Mux28.IN6
data_in_6[4] => Mux27.IN6
data_in_6[5] => Mux26.IN6
data_in_6[6] => Mux25.IN6
data_in_6[7] => Mux24.IN6
data_in_6[8] => Mux23.IN6
data_in_6[9] => Mux22.IN6
data_in_6[10] => Mux21.IN6
data_in_6[11] => Mux20.IN6
data_in_6[12] => Mux19.IN6
data_in_6[13] => Mux18.IN6
data_in_6[14] => Mux17.IN6
data_in_6[15] => Mux16.IN6
data_in_6[16] => Mux15.IN6
data_in_6[17] => Mux14.IN6
data_in_6[18] => Mux13.IN6
data_in_6[19] => Mux12.IN6
data_in_6[20] => Mux11.IN6
data_in_6[21] => Mux10.IN6
data_in_6[22] => Mux9.IN6
data_in_6[23] => Mux8.IN6
data_in_6[24] => Mux7.IN6
data_in_6[25] => Mux6.IN6
data_in_6[26] => Mux5.IN6
data_in_6[27] => Mux4.IN6
data_in_6[28] => Mux3.IN6
data_in_6[29] => Mux2.IN6
data_in_6[30] => Mux1.IN6
data_in_6[31] => Mux0.IN6
data_in_7[0] => Mux31.IN7
data_in_7[1] => Mux30.IN7
data_in_7[2] => Mux29.IN7
data_in_7[3] => Mux28.IN7
data_in_7[4] => Mux27.IN7
data_in_7[5] => Mux26.IN7
data_in_7[6] => Mux25.IN7
data_in_7[7] => Mux24.IN7
data_in_7[8] => Mux23.IN7
data_in_7[9] => Mux22.IN7
data_in_7[10] => Mux21.IN7
data_in_7[11] => Mux20.IN7
data_in_7[12] => Mux19.IN7
data_in_7[13] => Mux18.IN7
data_in_7[14] => Mux17.IN7
data_in_7[15] => Mux16.IN7
data_in_7[16] => Mux15.IN7
data_in_7[17] => Mux14.IN7
data_in_7[18] => Mux13.IN7
data_in_7[19] => Mux12.IN7
data_in_7[20] => Mux11.IN7
data_in_7[21] => Mux10.IN7
data_in_7[22] => Mux9.IN7
data_in_7[23] => Mux8.IN7
data_in_7[24] => Mux7.IN7
data_in_7[25] => Mux6.IN7
data_in_7[26] => Mux5.IN7
data_in_7[27] => Mux4.IN7
data_in_7[28] => Mux3.IN7
data_in_7[29] => Mux2.IN7
data_in_7[30] => Mux1.IN7
data_in_7[31] => Mux0.IN7
data_in_8[0] => Mux31.IN8
data_in_8[1] => Mux30.IN8
data_in_8[2] => Mux29.IN8
data_in_8[3] => Mux28.IN8
data_in_8[4] => Mux27.IN8
data_in_8[5] => Mux26.IN8
data_in_8[6] => Mux25.IN8
data_in_8[7] => Mux24.IN8
data_in_8[8] => Mux23.IN8
data_in_8[9] => Mux22.IN8
data_in_8[10] => Mux21.IN8
data_in_8[11] => Mux20.IN8
data_in_8[12] => Mux19.IN8
data_in_8[13] => Mux18.IN8
data_in_8[14] => Mux17.IN8
data_in_8[15] => Mux16.IN8
data_in_8[16] => Mux15.IN8
data_in_8[17] => Mux14.IN8
data_in_8[18] => Mux13.IN8
data_in_8[19] => Mux12.IN8
data_in_8[20] => Mux11.IN8
data_in_8[21] => Mux10.IN8
data_in_8[22] => Mux9.IN8
data_in_8[23] => Mux8.IN8
data_in_8[24] => Mux7.IN8
data_in_8[25] => Mux6.IN8
data_in_8[26] => Mux5.IN8
data_in_8[27] => Mux4.IN8
data_in_8[28] => Mux3.IN8
data_in_8[29] => Mux2.IN8
data_in_8[30] => Mux1.IN8
data_in_8[31] => Mux0.IN8
data_in_9[0] => Mux31.IN9
data_in_9[1] => Mux30.IN9
data_in_9[2] => Mux29.IN9
data_in_9[3] => Mux28.IN9
data_in_9[4] => Mux27.IN9
data_in_9[5] => Mux26.IN9
data_in_9[6] => Mux25.IN9
data_in_9[7] => Mux24.IN9
data_in_9[8] => Mux23.IN9
data_in_9[9] => Mux22.IN9
data_in_9[10] => Mux21.IN9
data_in_9[11] => Mux20.IN9
data_in_9[12] => Mux19.IN9
data_in_9[13] => Mux18.IN9
data_in_9[14] => Mux17.IN9
data_in_9[15] => Mux16.IN9
data_in_9[16] => Mux15.IN9
data_in_9[17] => Mux14.IN9
data_in_9[18] => Mux13.IN9
data_in_9[19] => Mux12.IN9
data_in_9[20] => Mux11.IN9
data_in_9[21] => Mux10.IN9
data_in_9[22] => Mux9.IN9
data_in_9[23] => Mux8.IN9
data_in_9[24] => Mux7.IN9
data_in_9[25] => Mux6.IN9
data_in_9[26] => Mux5.IN9
data_in_9[27] => Mux4.IN9
data_in_9[28] => Mux3.IN9
data_in_9[29] => Mux2.IN9
data_in_9[30] => Mux1.IN9
data_in_9[31] => Mux0.IN9
data_in_10[0] => Mux31.IN10
data_in_10[1] => Mux30.IN10
data_in_10[2] => Mux29.IN10
data_in_10[3] => Mux28.IN10
data_in_10[4] => Mux27.IN10
data_in_10[5] => Mux26.IN10
data_in_10[6] => Mux25.IN10
data_in_10[7] => Mux24.IN10
data_in_10[8] => Mux23.IN10
data_in_10[9] => Mux22.IN10
data_in_10[10] => Mux21.IN10
data_in_10[11] => Mux20.IN10
data_in_10[12] => Mux19.IN10
data_in_10[13] => Mux18.IN10
data_in_10[14] => Mux17.IN10
data_in_10[15] => Mux16.IN10
data_in_10[16] => Mux15.IN10
data_in_10[17] => Mux14.IN10
data_in_10[18] => Mux13.IN10
data_in_10[19] => Mux12.IN10
data_in_10[20] => Mux11.IN10
data_in_10[21] => Mux10.IN10
data_in_10[22] => Mux9.IN10
data_in_10[23] => Mux8.IN10
data_in_10[24] => Mux7.IN10
data_in_10[25] => Mux6.IN10
data_in_10[26] => Mux5.IN10
data_in_10[27] => Mux4.IN10
data_in_10[28] => Mux3.IN10
data_in_10[29] => Mux2.IN10
data_in_10[30] => Mux1.IN10
data_in_10[31] => Mux0.IN10
data_in_11[0] => Mux31.IN11
data_in_11[1] => Mux30.IN11
data_in_11[2] => Mux29.IN11
data_in_11[3] => Mux28.IN11
data_in_11[4] => Mux27.IN11
data_in_11[5] => Mux26.IN11
data_in_11[6] => Mux25.IN11
data_in_11[7] => Mux24.IN11
data_in_11[8] => Mux23.IN11
data_in_11[9] => Mux22.IN11
data_in_11[10] => Mux21.IN11
data_in_11[11] => Mux20.IN11
data_in_11[12] => Mux19.IN11
data_in_11[13] => Mux18.IN11
data_in_11[14] => Mux17.IN11
data_in_11[15] => Mux16.IN11
data_in_11[16] => Mux15.IN11
data_in_11[17] => Mux14.IN11
data_in_11[18] => Mux13.IN11
data_in_11[19] => Mux12.IN11
data_in_11[20] => Mux11.IN11
data_in_11[21] => Mux10.IN11
data_in_11[22] => Mux9.IN11
data_in_11[23] => Mux8.IN11
data_in_11[24] => Mux7.IN11
data_in_11[25] => Mux6.IN11
data_in_11[26] => Mux5.IN11
data_in_11[27] => Mux4.IN11
data_in_11[28] => Mux3.IN11
data_in_11[29] => Mux2.IN11
data_in_11[30] => Mux1.IN11
data_in_11[31] => Mux0.IN11
data_in_12[0] => Mux31.IN12
data_in_12[1] => Mux30.IN12
data_in_12[2] => Mux29.IN12
data_in_12[3] => Mux28.IN12
data_in_12[4] => Mux27.IN12
data_in_12[5] => Mux26.IN12
data_in_12[6] => Mux25.IN12
data_in_12[7] => Mux24.IN12
data_in_12[8] => Mux23.IN12
data_in_12[9] => Mux22.IN12
data_in_12[10] => Mux21.IN12
data_in_12[11] => Mux20.IN12
data_in_12[12] => Mux19.IN12
data_in_12[13] => Mux18.IN12
data_in_12[14] => Mux17.IN12
data_in_12[15] => Mux16.IN12
data_in_12[16] => Mux15.IN12
data_in_12[17] => Mux14.IN12
data_in_12[18] => Mux13.IN12
data_in_12[19] => Mux12.IN12
data_in_12[20] => Mux11.IN12
data_in_12[21] => Mux10.IN12
data_in_12[22] => Mux9.IN12
data_in_12[23] => Mux8.IN12
data_in_12[24] => Mux7.IN12
data_in_12[25] => Mux6.IN12
data_in_12[26] => Mux5.IN12
data_in_12[27] => Mux4.IN12
data_in_12[28] => Mux3.IN12
data_in_12[29] => Mux2.IN12
data_in_12[30] => Mux1.IN12
data_in_12[31] => Mux0.IN12
data_in_13[0] => Mux31.IN13
data_in_13[1] => Mux30.IN13
data_in_13[2] => Mux29.IN13
data_in_13[3] => Mux28.IN13
data_in_13[4] => Mux27.IN13
data_in_13[5] => Mux26.IN13
data_in_13[6] => Mux25.IN13
data_in_13[7] => Mux24.IN13
data_in_13[8] => Mux23.IN13
data_in_13[9] => Mux22.IN13
data_in_13[10] => Mux21.IN13
data_in_13[11] => Mux20.IN13
data_in_13[12] => Mux19.IN13
data_in_13[13] => Mux18.IN13
data_in_13[14] => Mux17.IN13
data_in_13[15] => Mux16.IN13
data_in_13[16] => Mux15.IN13
data_in_13[17] => Mux14.IN13
data_in_13[18] => Mux13.IN13
data_in_13[19] => Mux12.IN13
data_in_13[20] => Mux11.IN13
data_in_13[21] => Mux10.IN13
data_in_13[22] => Mux9.IN13
data_in_13[23] => Mux8.IN13
data_in_13[24] => Mux7.IN13
data_in_13[25] => Mux6.IN13
data_in_13[26] => Mux5.IN13
data_in_13[27] => Mux4.IN13
data_in_13[28] => Mux3.IN13
data_in_13[29] => Mux2.IN13
data_in_13[30] => Mux1.IN13
data_in_13[31] => Mux0.IN13
data_in_14[0] => Mux31.IN14
data_in_14[1] => Mux30.IN14
data_in_14[2] => Mux29.IN14
data_in_14[3] => Mux28.IN14
data_in_14[4] => Mux27.IN14
data_in_14[5] => Mux26.IN14
data_in_14[6] => Mux25.IN14
data_in_14[7] => Mux24.IN14
data_in_14[8] => Mux23.IN14
data_in_14[9] => Mux22.IN14
data_in_14[10] => Mux21.IN14
data_in_14[11] => Mux20.IN14
data_in_14[12] => Mux19.IN14
data_in_14[13] => Mux18.IN14
data_in_14[14] => Mux17.IN14
data_in_14[15] => Mux16.IN14
data_in_14[16] => Mux15.IN14
data_in_14[17] => Mux14.IN14
data_in_14[18] => Mux13.IN14
data_in_14[19] => Mux12.IN14
data_in_14[20] => Mux11.IN14
data_in_14[21] => Mux10.IN14
data_in_14[22] => Mux9.IN14
data_in_14[23] => Mux8.IN14
data_in_14[24] => Mux7.IN14
data_in_14[25] => Mux6.IN14
data_in_14[26] => Mux5.IN14
data_in_14[27] => Mux4.IN14
data_in_14[28] => Mux3.IN14
data_in_14[29] => Mux2.IN14
data_in_14[30] => Mux1.IN14
data_in_14[31] => Mux0.IN14
data_in_15[0] => Mux31.IN15
data_in_15[1] => Mux30.IN15
data_in_15[2] => Mux29.IN15
data_in_15[3] => Mux28.IN15
data_in_15[4] => Mux27.IN15
data_in_15[5] => Mux26.IN15
data_in_15[6] => Mux25.IN15
data_in_15[7] => Mux24.IN15
data_in_15[8] => Mux23.IN15
data_in_15[9] => Mux22.IN15
data_in_15[10] => Mux21.IN15
data_in_15[11] => Mux20.IN15
data_in_15[12] => Mux19.IN15
data_in_15[13] => Mux18.IN15
data_in_15[14] => Mux17.IN15
data_in_15[15] => Mux16.IN15
data_in_15[16] => Mux15.IN15
data_in_15[17] => Mux14.IN15
data_in_15[18] => Mux13.IN15
data_in_15[19] => Mux12.IN15
data_in_15[20] => Mux11.IN15
data_in_15[21] => Mux10.IN15
data_in_15[22] => Mux9.IN15
data_in_15[23] => Mux8.IN15
data_in_15[24] => Mux7.IN15
data_in_15[25] => Mux6.IN15
data_in_15[26] => Mux5.IN15
data_in_15[27] => Mux4.IN15
data_in_15[28] => Mux3.IN15
data_in_15[29] => Mux2.IN15
data_in_15[30] => Mux1.IN15
data_in_15[31] => Mux0.IN15
data_in_16[0] => Mux31.IN16
data_in_16[1] => Mux30.IN16
data_in_16[2] => Mux29.IN16
data_in_16[3] => Mux28.IN16
data_in_16[4] => Mux27.IN16
data_in_16[5] => Mux26.IN16
data_in_16[6] => Mux25.IN16
data_in_16[7] => Mux24.IN16
data_in_16[8] => Mux23.IN16
data_in_16[9] => Mux22.IN16
data_in_16[10] => Mux21.IN16
data_in_16[11] => Mux20.IN16
data_in_16[12] => Mux19.IN16
data_in_16[13] => Mux18.IN16
data_in_16[14] => Mux17.IN16
data_in_16[15] => Mux16.IN16
data_in_16[16] => Mux15.IN16
data_in_16[17] => Mux14.IN16
data_in_16[18] => Mux13.IN16
data_in_16[19] => Mux12.IN16
data_in_16[20] => Mux11.IN16
data_in_16[21] => Mux10.IN16
data_in_16[22] => Mux9.IN16
data_in_16[23] => Mux8.IN16
data_in_16[24] => Mux7.IN16
data_in_16[25] => Mux6.IN16
data_in_16[26] => Mux5.IN16
data_in_16[27] => Mux4.IN16
data_in_16[28] => Mux3.IN16
data_in_16[29] => Mux2.IN16
data_in_16[30] => Mux1.IN16
data_in_16[31] => Mux0.IN16
data_in_17[0] => Mux31.IN17
data_in_17[1] => Mux30.IN17
data_in_17[2] => Mux29.IN17
data_in_17[3] => Mux28.IN17
data_in_17[4] => Mux27.IN17
data_in_17[5] => Mux26.IN17
data_in_17[6] => Mux25.IN17
data_in_17[7] => Mux24.IN17
data_in_17[8] => Mux23.IN17
data_in_17[9] => Mux22.IN17
data_in_17[10] => Mux21.IN17
data_in_17[11] => Mux20.IN17
data_in_17[12] => Mux19.IN17
data_in_17[13] => Mux18.IN17
data_in_17[14] => Mux17.IN17
data_in_17[15] => Mux16.IN17
data_in_17[16] => Mux15.IN17
data_in_17[17] => Mux14.IN17
data_in_17[18] => Mux13.IN17
data_in_17[19] => Mux12.IN17
data_in_17[20] => Mux11.IN17
data_in_17[21] => Mux10.IN17
data_in_17[22] => Mux9.IN17
data_in_17[23] => Mux8.IN17
data_in_17[24] => Mux7.IN17
data_in_17[25] => Mux6.IN17
data_in_17[26] => Mux5.IN17
data_in_17[27] => Mux4.IN17
data_in_17[28] => Mux3.IN17
data_in_17[29] => Mux2.IN17
data_in_17[30] => Mux1.IN17
data_in_17[31] => Mux0.IN17
data_in_18[0] => Mux31.IN18
data_in_18[1] => Mux30.IN18
data_in_18[2] => Mux29.IN18
data_in_18[3] => Mux28.IN18
data_in_18[4] => Mux27.IN18
data_in_18[5] => Mux26.IN18
data_in_18[6] => Mux25.IN18
data_in_18[7] => Mux24.IN18
data_in_18[8] => Mux23.IN18
data_in_18[9] => Mux22.IN18
data_in_18[10] => Mux21.IN18
data_in_18[11] => Mux20.IN18
data_in_18[12] => Mux19.IN18
data_in_18[13] => Mux18.IN18
data_in_18[14] => Mux17.IN18
data_in_18[15] => Mux16.IN18
data_in_18[16] => Mux15.IN18
data_in_18[17] => Mux14.IN18
data_in_18[18] => Mux13.IN18
data_in_18[19] => Mux12.IN18
data_in_18[20] => Mux11.IN18
data_in_18[21] => Mux10.IN18
data_in_18[22] => Mux9.IN18
data_in_18[23] => Mux8.IN18
data_in_18[24] => Mux7.IN18
data_in_18[25] => Mux6.IN18
data_in_18[26] => Mux5.IN18
data_in_18[27] => Mux4.IN18
data_in_18[28] => Mux3.IN18
data_in_18[29] => Mux2.IN18
data_in_18[30] => Mux1.IN18
data_in_18[31] => Mux0.IN18
data_in_19[0] => Mux31.IN19
data_in_19[1] => Mux30.IN19
data_in_19[2] => Mux29.IN19
data_in_19[3] => Mux28.IN19
data_in_19[4] => Mux27.IN19
data_in_19[5] => Mux26.IN19
data_in_19[6] => Mux25.IN19
data_in_19[7] => Mux24.IN19
data_in_19[8] => Mux23.IN19
data_in_19[9] => Mux22.IN19
data_in_19[10] => Mux21.IN19
data_in_19[11] => Mux20.IN19
data_in_19[12] => Mux19.IN19
data_in_19[13] => Mux18.IN19
data_in_19[14] => Mux17.IN19
data_in_19[15] => Mux16.IN19
data_in_19[16] => Mux15.IN19
data_in_19[17] => Mux14.IN19
data_in_19[18] => Mux13.IN19
data_in_19[19] => Mux12.IN19
data_in_19[20] => Mux11.IN19
data_in_19[21] => Mux10.IN19
data_in_19[22] => Mux9.IN19
data_in_19[23] => Mux8.IN19
data_in_19[24] => Mux7.IN19
data_in_19[25] => Mux6.IN19
data_in_19[26] => Mux5.IN19
data_in_19[27] => Mux4.IN19
data_in_19[28] => Mux3.IN19
data_in_19[29] => Mux2.IN19
data_in_19[30] => Mux1.IN19
data_in_19[31] => Mux0.IN19
data_in_20[0] => Mux31.IN20
data_in_20[1] => Mux30.IN20
data_in_20[2] => Mux29.IN20
data_in_20[3] => Mux28.IN20
data_in_20[4] => Mux27.IN20
data_in_20[5] => Mux26.IN20
data_in_20[6] => Mux25.IN20
data_in_20[7] => Mux24.IN20
data_in_20[8] => Mux23.IN20
data_in_20[9] => Mux22.IN20
data_in_20[10] => Mux21.IN20
data_in_20[11] => Mux20.IN20
data_in_20[12] => Mux19.IN20
data_in_20[13] => Mux18.IN20
data_in_20[14] => Mux17.IN20
data_in_20[15] => Mux16.IN20
data_in_20[16] => Mux15.IN20
data_in_20[17] => Mux14.IN20
data_in_20[18] => Mux13.IN20
data_in_20[19] => Mux12.IN20
data_in_20[20] => Mux11.IN20
data_in_20[21] => Mux10.IN20
data_in_20[22] => Mux9.IN20
data_in_20[23] => Mux8.IN20
data_in_20[24] => Mux7.IN20
data_in_20[25] => Mux6.IN20
data_in_20[26] => Mux5.IN20
data_in_20[27] => Mux4.IN20
data_in_20[28] => Mux3.IN20
data_in_20[29] => Mux2.IN20
data_in_20[30] => Mux1.IN20
data_in_20[31] => Mux0.IN20
data_in_21[0] => Mux31.IN21
data_in_21[1] => Mux30.IN21
data_in_21[2] => Mux29.IN21
data_in_21[3] => Mux28.IN21
data_in_21[4] => Mux27.IN21
data_in_21[5] => Mux26.IN21
data_in_21[6] => Mux25.IN21
data_in_21[7] => Mux24.IN21
data_in_21[8] => Mux23.IN21
data_in_21[9] => Mux22.IN21
data_in_21[10] => Mux21.IN21
data_in_21[11] => Mux20.IN21
data_in_21[12] => Mux19.IN21
data_in_21[13] => Mux18.IN21
data_in_21[14] => Mux17.IN21
data_in_21[15] => Mux16.IN21
data_in_21[16] => Mux15.IN21
data_in_21[17] => Mux14.IN21
data_in_21[18] => Mux13.IN21
data_in_21[19] => Mux12.IN21
data_in_21[20] => Mux11.IN21
data_in_21[21] => Mux10.IN21
data_in_21[22] => Mux9.IN21
data_in_21[23] => Mux8.IN21
data_in_21[24] => Mux7.IN21
data_in_21[25] => Mux6.IN21
data_in_21[26] => Mux5.IN21
data_in_21[27] => Mux4.IN21
data_in_21[28] => Mux3.IN21
data_in_21[29] => Mux2.IN21
data_in_21[30] => Mux1.IN21
data_in_21[31] => Mux0.IN21
data_in_22[0] => Mux31.IN22
data_in_22[1] => Mux30.IN22
data_in_22[2] => Mux29.IN22
data_in_22[3] => Mux28.IN22
data_in_22[4] => Mux27.IN22
data_in_22[5] => Mux26.IN22
data_in_22[6] => Mux25.IN22
data_in_22[7] => Mux24.IN22
data_in_22[8] => Mux23.IN22
data_in_22[9] => Mux22.IN22
data_in_22[10] => Mux21.IN22
data_in_22[11] => Mux20.IN22
data_in_22[12] => Mux19.IN22
data_in_22[13] => Mux18.IN22
data_in_22[14] => Mux17.IN22
data_in_22[15] => Mux16.IN22
data_in_22[16] => Mux15.IN22
data_in_22[17] => Mux14.IN22
data_in_22[18] => Mux13.IN22
data_in_22[19] => Mux12.IN22
data_in_22[20] => Mux11.IN22
data_in_22[21] => Mux10.IN22
data_in_22[22] => Mux9.IN22
data_in_22[23] => Mux8.IN22
data_in_22[24] => Mux7.IN22
data_in_22[25] => Mux6.IN22
data_in_22[26] => Mux5.IN22
data_in_22[27] => Mux4.IN22
data_in_22[28] => Mux3.IN22
data_in_22[29] => Mux2.IN22
data_in_22[30] => Mux1.IN22
data_in_22[31] => Mux0.IN22
data_in_23[0] => Mux31.IN23
data_in_23[1] => Mux30.IN23
data_in_23[2] => Mux29.IN23
data_in_23[3] => Mux28.IN23
data_in_23[4] => Mux27.IN23
data_in_23[5] => Mux26.IN23
data_in_23[6] => Mux25.IN23
data_in_23[7] => Mux24.IN23
data_in_23[8] => Mux23.IN23
data_in_23[9] => Mux22.IN23
data_in_23[10] => Mux21.IN23
data_in_23[11] => Mux20.IN23
data_in_23[12] => Mux19.IN23
data_in_23[13] => Mux18.IN23
data_in_23[14] => Mux17.IN23
data_in_23[15] => Mux16.IN23
data_in_23[16] => Mux15.IN23
data_in_23[17] => Mux14.IN23
data_in_23[18] => Mux13.IN23
data_in_23[19] => Mux12.IN23
data_in_23[20] => Mux11.IN23
data_in_23[21] => Mux10.IN23
data_in_23[22] => Mux9.IN23
data_in_23[23] => Mux8.IN23
data_in_23[24] => Mux7.IN23
data_in_23[25] => Mux6.IN23
data_in_23[26] => Mux5.IN23
data_in_23[27] => Mux4.IN23
data_in_23[28] => Mux3.IN23
data_in_23[29] => Mux2.IN23
data_in_23[30] => Mux1.IN23
data_in_23[31] => Mux0.IN23
data_in_24[0] => Mux31.IN24
data_in_24[1] => Mux30.IN24
data_in_24[2] => Mux29.IN24
data_in_24[3] => Mux28.IN24
data_in_24[4] => Mux27.IN24
data_in_24[5] => Mux26.IN24
data_in_24[6] => Mux25.IN24
data_in_24[7] => Mux24.IN24
data_in_24[8] => Mux23.IN24
data_in_24[9] => Mux22.IN24
data_in_24[10] => Mux21.IN24
data_in_24[11] => Mux20.IN24
data_in_24[12] => Mux19.IN24
data_in_24[13] => Mux18.IN24
data_in_24[14] => Mux17.IN24
data_in_24[15] => Mux16.IN24
data_in_24[16] => Mux15.IN24
data_in_24[17] => Mux14.IN24
data_in_24[18] => Mux13.IN24
data_in_24[19] => Mux12.IN24
data_in_24[20] => Mux11.IN24
data_in_24[21] => Mux10.IN24
data_in_24[22] => Mux9.IN24
data_in_24[23] => Mux8.IN24
data_in_24[24] => Mux7.IN24
data_in_24[25] => Mux6.IN24
data_in_24[26] => Mux5.IN24
data_in_24[27] => Mux4.IN24
data_in_24[28] => Mux3.IN24
data_in_24[29] => Mux2.IN24
data_in_24[30] => Mux1.IN24
data_in_24[31] => Mux0.IN24
data_in_25[0] => Mux31.IN25
data_in_25[1] => Mux30.IN25
data_in_25[2] => Mux29.IN25
data_in_25[3] => Mux28.IN25
data_in_25[4] => Mux27.IN25
data_in_25[5] => Mux26.IN25
data_in_25[6] => Mux25.IN25
data_in_25[7] => Mux24.IN25
data_in_25[8] => Mux23.IN25
data_in_25[9] => Mux22.IN25
data_in_25[10] => Mux21.IN25
data_in_25[11] => Mux20.IN25
data_in_25[12] => Mux19.IN25
data_in_25[13] => Mux18.IN25
data_in_25[14] => Mux17.IN25
data_in_25[15] => Mux16.IN25
data_in_25[16] => Mux15.IN25
data_in_25[17] => Mux14.IN25
data_in_25[18] => Mux13.IN25
data_in_25[19] => Mux12.IN25
data_in_25[20] => Mux11.IN25
data_in_25[21] => Mux10.IN25
data_in_25[22] => Mux9.IN25
data_in_25[23] => Mux8.IN25
data_in_25[24] => Mux7.IN25
data_in_25[25] => Mux6.IN25
data_in_25[26] => Mux5.IN25
data_in_25[27] => Mux4.IN25
data_in_25[28] => Mux3.IN25
data_in_25[29] => Mux2.IN25
data_in_25[30] => Mux1.IN25
data_in_25[31] => Mux0.IN25
data_in_26[0] => Mux31.IN26
data_in_26[1] => Mux30.IN26
data_in_26[2] => Mux29.IN26
data_in_26[3] => Mux28.IN26
data_in_26[4] => Mux27.IN26
data_in_26[5] => Mux26.IN26
data_in_26[6] => Mux25.IN26
data_in_26[7] => Mux24.IN26
data_in_26[8] => Mux23.IN26
data_in_26[9] => Mux22.IN26
data_in_26[10] => Mux21.IN26
data_in_26[11] => Mux20.IN26
data_in_26[12] => Mux19.IN26
data_in_26[13] => Mux18.IN26
data_in_26[14] => Mux17.IN26
data_in_26[15] => Mux16.IN26
data_in_26[16] => Mux15.IN26
data_in_26[17] => Mux14.IN26
data_in_26[18] => Mux13.IN26
data_in_26[19] => Mux12.IN26
data_in_26[20] => Mux11.IN26
data_in_26[21] => Mux10.IN26
data_in_26[22] => Mux9.IN26
data_in_26[23] => Mux8.IN26
data_in_26[24] => Mux7.IN26
data_in_26[25] => Mux6.IN26
data_in_26[26] => Mux5.IN26
data_in_26[27] => Mux4.IN26
data_in_26[28] => Mux3.IN26
data_in_26[29] => Mux2.IN26
data_in_26[30] => Mux1.IN26
data_in_26[31] => Mux0.IN26
data_in_27[0] => Mux31.IN27
data_in_27[1] => Mux30.IN27
data_in_27[2] => Mux29.IN27
data_in_27[3] => Mux28.IN27
data_in_27[4] => Mux27.IN27
data_in_27[5] => Mux26.IN27
data_in_27[6] => Mux25.IN27
data_in_27[7] => Mux24.IN27
data_in_27[8] => Mux23.IN27
data_in_27[9] => Mux22.IN27
data_in_27[10] => Mux21.IN27
data_in_27[11] => Mux20.IN27
data_in_27[12] => Mux19.IN27
data_in_27[13] => Mux18.IN27
data_in_27[14] => Mux17.IN27
data_in_27[15] => Mux16.IN27
data_in_27[16] => Mux15.IN27
data_in_27[17] => Mux14.IN27
data_in_27[18] => Mux13.IN27
data_in_27[19] => Mux12.IN27
data_in_27[20] => Mux11.IN27
data_in_27[21] => Mux10.IN27
data_in_27[22] => Mux9.IN27
data_in_27[23] => Mux8.IN27
data_in_27[24] => Mux7.IN27
data_in_27[25] => Mux6.IN27
data_in_27[26] => Mux5.IN27
data_in_27[27] => Mux4.IN27
data_in_27[28] => Mux3.IN27
data_in_27[29] => Mux2.IN27
data_in_27[30] => Mux1.IN27
data_in_27[31] => Mux0.IN27
data_in_28[0] => Mux31.IN28
data_in_28[1] => Mux30.IN28
data_in_28[2] => Mux29.IN28
data_in_28[3] => Mux28.IN28
data_in_28[4] => Mux27.IN28
data_in_28[5] => Mux26.IN28
data_in_28[6] => Mux25.IN28
data_in_28[7] => Mux24.IN28
data_in_28[8] => Mux23.IN28
data_in_28[9] => Mux22.IN28
data_in_28[10] => Mux21.IN28
data_in_28[11] => Mux20.IN28
data_in_28[12] => Mux19.IN28
data_in_28[13] => Mux18.IN28
data_in_28[14] => Mux17.IN28
data_in_28[15] => Mux16.IN28
data_in_28[16] => Mux15.IN28
data_in_28[17] => Mux14.IN28
data_in_28[18] => Mux13.IN28
data_in_28[19] => Mux12.IN28
data_in_28[20] => Mux11.IN28
data_in_28[21] => Mux10.IN28
data_in_28[22] => Mux9.IN28
data_in_28[23] => Mux8.IN28
data_in_28[24] => Mux7.IN28
data_in_28[25] => Mux6.IN28
data_in_28[26] => Mux5.IN28
data_in_28[27] => Mux4.IN28
data_in_28[28] => Mux3.IN28
data_in_28[29] => Mux2.IN28
data_in_28[30] => Mux1.IN28
data_in_28[31] => Mux0.IN28
data_in_29[0] => Mux31.IN29
data_in_29[1] => Mux30.IN29
data_in_29[2] => Mux29.IN29
data_in_29[3] => Mux28.IN29
data_in_29[4] => Mux27.IN29
data_in_29[5] => Mux26.IN29
data_in_29[6] => Mux25.IN29
data_in_29[7] => Mux24.IN29
data_in_29[8] => Mux23.IN29
data_in_29[9] => Mux22.IN29
data_in_29[10] => Mux21.IN29
data_in_29[11] => Mux20.IN29
data_in_29[12] => Mux19.IN29
data_in_29[13] => Mux18.IN29
data_in_29[14] => Mux17.IN29
data_in_29[15] => Mux16.IN29
data_in_29[16] => Mux15.IN29
data_in_29[17] => Mux14.IN29
data_in_29[18] => Mux13.IN29
data_in_29[19] => Mux12.IN29
data_in_29[20] => Mux11.IN29
data_in_29[21] => Mux10.IN29
data_in_29[22] => Mux9.IN29
data_in_29[23] => Mux8.IN29
data_in_29[24] => Mux7.IN29
data_in_29[25] => Mux6.IN29
data_in_29[26] => Mux5.IN29
data_in_29[27] => Mux4.IN29
data_in_29[28] => Mux3.IN29
data_in_29[29] => Mux2.IN29
data_in_29[30] => Mux1.IN29
data_in_29[31] => Mux0.IN29
data_in_30[0] => Mux31.IN30
data_in_30[1] => Mux30.IN30
data_in_30[2] => Mux29.IN30
data_in_30[3] => Mux28.IN30
data_in_30[4] => Mux27.IN30
data_in_30[5] => Mux26.IN30
data_in_30[6] => Mux25.IN30
data_in_30[7] => Mux24.IN30
data_in_30[8] => Mux23.IN30
data_in_30[9] => Mux22.IN30
data_in_30[10] => Mux21.IN30
data_in_30[11] => Mux20.IN30
data_in_30[12] => Mux19.IN30
data_in_30[13] => Mux18.IN30
data_in_30[14] => Mux17.IN30
data_in_30[15] => Mux16.IN30
data_in_30[16] => Mux15.IN30
data_in_30[17] => Mux14.IN30
data_in_30[18] => Mux13.IN30
data_in_30[19] => Mux12.IN30
data_in_30[20] => Mux11.IN30
data_in_30[21] => Mux10.IN30
data_in_30[22] => Mux9.IN30
data_in_30[23] => Mux8.IN30
data_in_30[24] => Mux7.IN30
data_in_30[25] => Mux6.IN30
data_in_30[26] => Mux5.IN30
data_in_30[27] => Mux4.IN30
data_in_30[28] => Mux3.IN30
data_in_30[29] => Mux2.IN30
data_in_30[30] => Mux1.IN30
data_in_30[31] => Mux0.IN30
data_in_31[0] => Mux31.IN31
data_in_31[1] => Mux30.IN31
data_in_31[2] => Mux29.IN31
data_in_31[3] => Mux28.IN31
data_in_31[4] => Mux27.IN31
data_in_31[5] => Mux26.IN31
data_in_31[6] => Mux25.IN31
data_in_31[7] => Mux24.IN31
data_in_31[8] => Mux23.IN31
data_in_31[9] => Mux22.IN31
data_in_31[10] => Mux21.IN31
data_in_31[11] => Mux20.IN31
data_in_31[12] => Mux19.IN31
data_in_31[13] => Mux18.IN31
data_in_31[14] => Mux17.IN31
data_in_31[15] => Mux16.IN31
data_in_31[16] => Mux15.IN31
data_in_31[17] => Mux14.IN31
data_in_31[18] => Mux13.IN31
data_in_31[19] => Mux12.IN31
data_in_31[20] => Mux11.IN31
data_in_31[21] => Mux10.IN31
data_in_31[22] => Mux9.IN31
data_in_31[23] => Mux8.IN31
data_in_31[24] => Mux7.IN31
data_in_31[25] => Mux6.IN31
data_in_31[26] => Mux5.IN31
data_in_31[27] => Mux4.IN31
data_in_31[28] => Mux3.IN31
data_in_31[29] => Mux2.IN31
data_in_31[30] => Mux1.IN31
data_in_31[31] => Mux0.IN31
selection[0] => Mux0.IN36
selection[0] => Mux1.IN36
selection[0] => Mux2.IN36
selection[0] => Mux3.IN36
selection[0] => Mux4.IN36
selection[0] => Mux5.IN36
selection[0] => Mux6.IN36
selection[0] => Mux7.IN36
selection[0] => Mux8.IN36
selection[0] => Mux9.IN36
selection[0] => Mux10.IN36
selection[0] => Mux11.IN36
selection[0] => Mux12.IN36
selection[0] => Mux13.IN36
selection[0] => Mux14.IN36
selection[0] => Mux15.IN36
selection[0] => Mux16.IN36
selection[0] => Mux17.IN36
selection[0] => Mux18.IN36
selection[0] => Mux19.IN36
selection[0] => Mux20.IN36
selection[0] => Mux21.IN36
selection[0] => Mux22.IN36
selection[0] => Mux23.IN36
selection[0] => Mux24.IN36
selection[0] => Mux25.IN36
selection[0] => Mux26.IN36
selection[0] => Mux27.IN36
selection[0] => Mux28.IN36
selection[0] => Mux29.IN36
selection[0] => Mux30.IN36
selection[0] => Mux31.IN36
selection[1] => Mux0.IN35
selection[1] => Mux1.IN35
selection[1] => Mux2.IN35
selection[1] => Mux3.IN35
selection[1] => Mux4.IN35
selection[1] => Mux5.IN35
selection[1] => Mux6.IN35
selection[1] => Mux7.IN35
selection[1] => Mux8.IN35
selection[1] => Mux9.IN35
selection[1] => Mux10.IN35
selection[1] => Mux11.IN35
selection[1] => Mux12.IN35
selection[1] => Mux13.IN35
selection[1] => Mux14.IN35
selection[1] => Mux15.IN35
selection[1] => Mux16.IN35
selection[1] => Mux17.IN35
selection[1] => Mux18.IN35
selection[1] => Mux19.IN35
selection[1] => Mux20.IN35
selection[1] => Mux21.IN35
selection[1] => Mux22.IN35
selection[1] => Mux23.IN35
selection[1] => Mux24.IN35
selection[1] => Mux25.IN35
selection[1] => Mux26.IN35
selection[1] => Mux27.IN35
selection[1] => Mux28.IN35
selection[1] => Mux29.IN35
selection[1] => Mux30.IN35
selection[1] => Mux31.IN35
selection[2] => Mux0.IN34
selection[2] => Mux1.IN34
selection[2] => Mux2.IN34
selection[2] => Mux3.IN34
selection[2] => Mux4.IN34
selection[2] => Mux5.IN34
selection[2] => Mux6.IN34
selection[2] => Mux7.IN34
selection[2] => Mux8.IN34
selection[2] => Mux9.IN34
selection[2] => Mux10.IN34
selection[2] => Mux11.IN34
selection[2] => Mux12.IN34
selection[2] => Mux13.IN34
selection[2] => Mux14.IN34
selection[2] => Mux15.IN34
selection[2] => Mux16.IN34
selection[2] => Mux17.IN34
selection[2] => Mux18.IN34
selection[2] => Mux19.IN34
selection[2] => Mux20.IN34
selection[2] => Mux21.IN34
selection[2] => Mux22.IN34
selection[2] => Mux23.IN34
selection[2] => Mux24.IN34
selection[2] => Mux25.IN34
selection[2] => Mux26.IN34
selection[2] => Mux27.IN34
selection[2] => Mux28.IN34
selection[2] => Mux29.IN34
selection[2] => Mux30.IN34
selection[2] => Mux31.IN34
selection[3] => Mux0.IN33
selection[3] => Mux1.IN33
selection[3] => Mux2.IN33
selection[3] => Mux3.IN33
selection[3] => Mux4.IN33
selection[3] => Mux5.IN33
selection[3] => Mux6.IN33
selection[3] => Mux7.IN33
selection[3] => Mux8.IN33
selection[3] => Mux9.IN33
selection[3] => Mux10.IN33
selection[3] => Mux11.IN33
selection[3] => Mux12.IN33
selection[3] => Mux13.IN33
selection[3] => Mux14.IN33
selection[3] => Mux15.IN33
selection[3] => Mux16.IN33
selection[3] => Mux17.IN33
selection[3] => Mux18.IN33
selection[3] => Mux19.IN33
selection[3] => Mux20.IN33
selection[3] => Mux21.IN33
selection[3] => Mux22.IN33
selection[3] => Mux23.IN33
selection[3] => Mux24.IN33
selection[3] => Mux25.IN33
selection[3] => Mux26.IN33
selection[3] => Mux27.IN33
selection[3] => Mux28.IN33
selection[3] => Mux29.IN33
selection[3] => Mux30.IN33
selection[3] => Mux31.IN33
selection[4] => Mux0.IN32
selection[4] => Mux1.IN32
selection[4] => Mux2.IN32
selection[4] => Mux3.IN32
selection[4] => Mux4.IN32
selection[4] => Mux5.IN32
selection[4] => Mux6.IN32
selection[4] => Mux7.IN32
selection[4] => Mux8.IN32
selection[4] => Mux9.IN32
selection[4] => Mux10.IN32
selection[4] => Mux11.IN32
selection[4] => Mux12.IN32
selection[4] => Mux13.IN32
selection[4] => Mux14.IN32
selection[4] => Mux15.IN32
selection[4] => Mux16.IN32
selection[4] => Mux17.IN32
selection[4] => Mux18.IN32
selection[4] => Mux19.IN32
selection[4] => Mux20.IN32
selection[4] => Mux21.IN32
selection[4] => Mux22.IN32
selection[4] => Mux23.IN32
selection[4] => Mux24.IN32
selection[4] => Mux25.IN32
selection[4] => Mux26.IN32
selection[4] => Mux27.IN32
selection[4] => Mux28.IN32
selection[4] => Mux29.IN32
selection[4] => Mux30.IN32
selection[4] => Mux31.IN32
output[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|regfile_32_by_32:ID_register_file|mux_32_to_1_by_32:read_mux_2
data_in_0[0] => Mux31.IN0
data_in_0[1] => Mux30.IN0
data_in_0[2] => Mux29.IN0
data_in_0[3] => Mux28.IN0
data_in_0[4] => Mux27.IN0
data_in_0[5] => Mux26.IN0
data_in_0[6] => Mux25.IN0
data_in_0[7] => Mux24.IN0
data_in_0[8] => Mux23.IN0
data_in_0[9] => Mux22.IN0
data_in_0[10] => Mux21.IN0
data_in_0[11] => Mux20.IN0
data_in_0[12] => Mux19.IN0
data_in_0[13] => Mux18.IN0
data_in_0[14] => Mux17.IN0
data_in_0[15] => Mux16.IN0
data_in_0[16] => Mux15.IN0
data_in_0[17] => Mux14.IN0
data_in_0[18] => Mux13.IN0
data_in_0[19] => Mux12.IN0
data_in_0[20] => Mux11.IN0
data_in_0[21] => Mux10.IN0
data_in_0[22] => Mux9.IN0
data_in_0[23] => Mux8.IN0
data_in_0[24] => Mux7.IN0
data_in_0[25] => Mux6.IN0
data_in_0[26] => Mux5.IN0
data_in_0[27] => Mux4.IN0
data_in_0[28] => Mux3.IN0
data_in_0[29] => Mux2.IN0
data_in_0[30] => Mux1.IN0
data_in_0[31] => Mux0.IN0
data_in_1[0] => Mux31.IN1
data_in_1[1] => Mux30.IN1
data_in_1[2] => Mux29.IN1
data_in_1[3] => Mux28.IN1
data_in_1[4] => Mux27.IN1
data_in_1[5] => Mux26.IN1
data_in_1[6] => Mux25.IN1
data_in_1[7] => Mux24.IN1
data_in_1[8] => Mux23.IN1
data_in_1[9] => Mux22.IN1
data_in_1[10] => Mux21.IN1
data_in_1[11] => Mux20.IN1
data_in_1[12] => Mux19.IN1
data_in_1[13] => Mux18.IN1
data_in_1[14] => Mux17.IN1
data_in_1[15] => Mux16.IN1
data_in_1[16] => Mux15.IN1
data_in_1[17] => Mux14.IN1
data_in_1[18] => Mux13.IN1
data_in_1[19] => Mux12.IN1
data_in_1[20] => Mux11.IN1
data_in_1[21] => Mux10.IN1
data_in_1[22] => Mux9.IN1
data_in_1[23] => Mux8.IN1
data_in_1[24] => Mux7.IN1
data_in_1[25] => Mux6.IN1
data_in_1[26] => Mux5.IN1
data_in_1[27] => Mux4.IN1
data_in_1[28] => Mux3.IN1
data_in_1[29] => Mux2.IN1
data_in_1[30] => Mux1.IN1
data_in_1[31] => Mux0.IN1
data_in_2[0] => Mux31.IN2
data_in_2[1] => Mux30.IN2
data_in_2[2] => Mux29.IN2
data_in_2[3] => Mux28.IN2
data_in_2[4] => Mux27.IN2
data_in_2[5] => Mux26.IN2
data_in_2[6] => Mux25.IN2
data_in_2[7] => Mux24.IN2
data_in_2[8] => Mux23.IN2
data_in_2[9] => Mux22.IN2
data_in_2[10] => Mux21.IN2
data_in_2[11] => Mux20.IN2
data_in_2[12] => Mux19.IN2
data_in_2[13] => Mux18.IN2
data_in_2[14] => Mux17.IN2
data_in_2[15] => Mux16.IN2
data_in_2[16] => Mux15.IN2
data_in_2[17] => Mux14.IN2
data_in_2[18] => Mux13.IN2
data_in_2[19] => Mux12.IN2
data_in_2[20] => Mux11.IN2
data_in_2[21] => Mux10.IN2
data_in_2[22] => Mux9.IN2
data_in_2[23] => Mux8.IN2
data_in_2[24] => Mux7.IN2
data_in_2[25] => Mux6.IN2
data_in_2[26] => Mux5.IN2
data_in_2[27] => Mux4.IN2
data_in_2[28] => Mux3.IN2
data_in_2[29] => Mux2.IN2
data_in_2[30] => Mux1.IN2
data_in_2[31] => Mux0.IN2
data_in_3[0] => Mux31.IN3
data_in_3[1] => Mux30.IN3
data_in_3[2] => Mux29.IN3
data_in_3[3] => Mux28.IN3
data_in_3[4] => Mux27.IN3
data_in_3[5] => Mux26.IN3
data_in_3[6] => Mux25.IN3
data_in_3[7] => Mux24.IN3
data_in_3[8] => Mux23.IN3
data_in_3[9] => Mux22.IN3
data_in_3[10] => Mux21.IN3
data_in_3[11] => Mux20.IN3
data_in_3[12] => Mux19.IN3
data_in_3[13] => Mux18.IN3
data_in_3[14] => Mux17.IN3
data_in_3[15] => Mux16.IN3
data_in_3[16] => Mux15.IN3
data_in_3[17] => Mux14.IN3
data_in_3[18] => Mux13.IN3
data_in_3[19] => Mux12.IN3
data_in_3[20] => Mux11.IN3
data_in_3[21] => Mux10.IN3
data_in_3[22] => Mux9.IN3
data_in_3[23] => Mux8.IN3
data_in_3[24] => Mux7.IN3
data_in_3[25] => Mux6.IN3
data_in_3[26] => Mux5.IN3
data_in_3[27] => Mux4.IN3
data_in_3[28] => Mux3.IN3
data_in_3[29] => Mux2.IN3
data_in_3[30] => Mux1.IN3
data_in_3[31] => Mux0.IN3
data_in_4[0] => Mux31.IN4
data_in_4[1] => Mux30.IN4
data_in_4[2] => Mux29.IN4
data_in_4[3] => Mux28.IN4
data_in_4[4] => Mux27.IN4
data_in_4[5] => Mux26.IN4
data_in_4[6] => Mux25.IN4
data_in_4[7] => Mux24.IN4
data_in_4[8] => Mux23.IN4
data_in_4[9] => Mux22.IN4
data_in_4[10] => Mux21.IN4
data_in_4[11] => Mux20.IN4
data_in_4[12] => Mux19.IN4
data_in_4[13] => Mux18.IN4
data_in_4[14] => Mux17.IN4
data_in_4[15] => Mux16.IN4
data_in_4[16] => Mux15.IN4
data_in_4[17] => Mux14.IN4
data_in_4[18] => Mux13.IN4
data_in_4[19] => Mux12.IN4
data_in_4[20] => Mux11.IN4
data_in_4[21] => Mux10.IN4
data_in_4[22] => Mux9.IN4
data_in_4[23] => Mux8.IN4
data_in_4[24] => Mux7.IN4
data_in_4[25] => Mux6.IN4
data_in_4[26] => Mux5.IN4
data_in_4[27] => Mux4.IN4
data_in_4[28] => Mux3.IN4
data_in_4[29] => Mux2.IN4
data_in_4[30] => Mux1.IN4
data_in_4[31] => Mux0.IN4
data_in_5[0] => Mux31.IN5
data_in_5[1] => Mux30.IN5
data_in_5[2] => Mux29.IN5
data_in_5[3] => Mux28.IN5
data_in_5[4] => Mux27.IN5
data_in_5[5] => Mux26.IN5
data_in_5[6] => Mux25.IN5
data_in_5[7] => Mux24.IN5
data_in_5[8] => Mux23.IN5
data_in_5[9] => Mux22.IN5
data_in_5[10] => Mux21.IN5
data_in_5[11] => Mux20.IN5
data_in_5[12] => Mux19.IN5
data_in_5[13] => Mux18.IN5
data_in_5[14] => Mux17.IN5
data_in_5[15] => Mux16.IN5
data_in_5[16] => Mux15.IN5
data_in_5[17] => Mux14.IN5
data_in_5[18] => Mux13.IN5
data_in_5[19] => Mux12.IN5
data_in_5[20] => Mux11.IN5
data_in_5[21] => Mux10.IN5
data_in_5[22] => Mux9.IN5
data_in_5[23] => Mux8.IN5
data_in_5[24] => Mux7.IN5
data_in_5[25] => Mux6.IN5
data_in_5[26] => Mux5.IN5
data_in_5[27] => Mux4.IN5
data_in_5[28] => Mux3.IN5
data_in_5[29] => Mux2.IN5
data_in_5[30] => Mux1.IN5
data_in_5[31] => Mux0.IN5
data_in_6[0] => Mux31.IN6
data_in_6[1] => Mux30.IN6
data_in_6[2] => Mux29.IN6
data_in_6[3] => Mux28.IN6
data_in_6[4] => Mux27.IN6
data_in_6[5] => Mux26.IN6
data_in_6[6] => Mux25.IN6
data_in_6[7] => Mux24.IN6
data_in_6[8] => Mux23.IN6
data_in_6[9] => Mux22.IN6
data_in_6[10] => Mux21.IN6
data_in_6[11] => Mux20.IN6
data_in_6[12] => Mux19.IN6
data_in_6[13] => Mux18.IN6
data_in_6[14] => Mux17.IN6
data_in_6[15] => Mux16.IN6
data_in_6[16] => Mux15.IN6
data_in_6[17] => Mux14.IN6
data_in_6[18] => Mux13.IN6
data_in_6[19] => Mux12.IN6
data_in_6[20] => Mux11.IN6
data_in_6[21] => Mux10.IN6
data_in_6[22] => Mux9.IN6
data_in_6[23] => Mux8.IN6
data_in_6[24] => Mux7.IN6
data_in_6[25] => Mux6.IN6
data_in_6[26] => Mux5.IN6
data_in_6[27] => Mux4.IN6
data_in_6[28] => Mux3.IN6
data_in_6[29] => Mux2.IN6
data_in_6[30] => Mux1.IN6
data_in_6[31] => Mux0.IN6
data_in_7[0] => Mux31.IN7
data_in_7[1] => Mux30.IN7
data_in_7[2] => Mux29.IN7
data_in_7[3] => Mux28.IN7
data_in_7[4] => Mux27.IN7
data_in_7[5] => Mux26.IN7
data_in_7[6] => Mux25.IN7
data_in_7[7] => Mux24.IN7
data_in_7[8] => Mux23.IN7
data_in_7[9] => Mux22.IN7
data_in_7[10] => Mux21.IN7
data_in_7[11] => Mux20.IN7
data_in_7[12] => Mux19.IN7
data_in_7[13] => Mux18.IN7
data_in_7[14] => Mux17.IN7
data_in_7[15] => Mux16.IN7
data_in_7[16] => Mux15.IN7
data_in_7[17] => Mux14.IN7
data_in_7[18] => Mux13.IN7
data_in_7[19] => Mux12.IN7
data_in_7[20] => Mux11.IN7
data_in_7[21] => Mux10.IN7
data_in_7[22] => Mux9.IN7
data_in_7[23] => Mux8.IN7
data_in_7[24] => Mux7.IN7
data_in_7[25] => Mux6.IN7
data_in_7[26] => Mux5.IN7
data_in_7[27] => Mux4.IN7
data_in_7[28] => Mux3.IN7
data_in_7[29] => Mux2.IN7
data_in_7[30] => Mux1.IN7
data_in_7[31] => Mux0.IN7
data_in_8[0] => Mux31.IN8
data_in_8[1] => Mux30.IN8
data_in_8[2] => Mux29.IN8
data_in_8[3] => Mux28.IN8
data_in_8[4] => Mux27.IN8
data_in_8[5] => Mux26.IN8
data_in_8[6] => Mux25.IN8
data_in_8[7] => Mux24.IN8
data_in_8[8] => Mux23.IN8
data_in_8[9] => Mux22.IN8
data_in_8[10] => Mux21.IN8
data_in_8[11] => Mux20.IN8
data_in_8[12] => Mux19.IN8
data_in_8[13] => Mux18.IN8
data_in_8[14] => Mux17.IN8
data_in_8[15] => Mux16.IN8
data_in_8[16] => Mux15.IN8
data_in_8[17] => Mux14.IN8
data_in_8[18] => Mux13.IN8
data_in_8[19] => Mux12.IN8
data_in_8[20] => Mux11.IN8
data_in_8[21] => Mux10.IN8
data_in_8[22] => Mux9.IN8
data_in_8[23] => Mux8.IN8
data_in_8[24] => Mux7.IN8
data_in_8[25] => Mux6.IN8
data_in_8[26] => Mux5.IN8
data_in_8[27] => Mux4.IN8
data_in_8[28] => Mux3.IN8
data_in_8[29] => Mux2.IN8
data_in_8[30] => Mux1.IN8
data_in_8[31] => Mux0.IN8
data_in_9[0] => Mux31.IN9
data_in_9[1] => Mux30.IN9
data_in_9[2] => Mux29.IN9
data_in_9[3] => Mux28.IN9
data_in_9[4] => Mux27.IN9
data_in_9[5] => Mux26.IN9
data_in_9[6] => Mux25.IN9
data_in_9[7] => Mux24.IN9
data_in_9[8] => Mux23.IN9
data_in_9[9] => Mux22.IN9
data_in_9[10] => Mux21.IN9
data_in_9[11] => Mux20.IN9
data_in_9[12] => Mux19.IN9
data_in_9[13] => Mux18.IN9
data_in_9[14] => Mux17.IN9
data_in_9[15] => Mux16.IN9
data_in_9[16] => Mux15.IN9
data_in_9[17] => Mux14.IN9
data_in_9[18] => Mux13.IN9
data_in_9[19] => Mux12.IN9
data_in_9[20] => Mux11.IN9
data_in_9[21] => Mux10.IN9
data_in_9[22] => Mux9.IN9
data_in_9[23] => Mux8.IN9
data_in_9[24] => Mux7.IN9
data_in_9[25] => Mux6.IN9
data_in_9[26] => Mux5.IN9
data_in_9[27] => Mux4.IN9
data_in_9[28] => Mux3.IN9
data_in_9[29] => Mux2.IN9
data_in_9[30] => Mux1.IN9
data_in_9[31] => Mux0.IN9
data_in_10[0] => Mux31.IN10
data_in_10[1] => Mux30.IN10
data_in_10[2] => Mux29.IN10
data_in_10[3] => Mux28.IN10
data_in_10[4] => Mux27.IN10
data_in_10[5] => Mux26.IN10
data_in_10[6] => Mux25.IN10
data_in_10[7] => Mux24.IN10
data_in_10[8] => Mux23.IN10
data_in_10[9] => Mux22.IN10
data_in_10[10] => Mux21.IN10
data_in_10[11] => Mux20.IN10
data_in_10[12] => Mux19.IN10
data_in_10[13] => Mux18.IN10
data_in_10[14] => Mux17.IN10
data_in_10[15] => Mux16.IN10
data_in_10[16] => Mux15.IN10
data_in_10[17] => Mux14.IN10
data_in_10[18] => Mux13.IN10
data_in_10[19] => Mux12.IN10
data_in_10[20] => Mux11.IN10
data_in_10[21] => Mux10.IN10
data_in_10[22] => Mux9.IN10
data_in_10[23] => Mux8.IN10
data_in_10[24] => Mux7.IN10
data_in_10[25] => Mux6.IN10
data_in_10[26] => Mux5.IN10
data_in_10[27] => Mux4.IN10
data_in_10[28] => Mux3.IN10
data_in_10[29] => Mux2.IN10
data_in_10[30] => Mux1.IN10
data_in_10[31] => Mux0.IN10
data_in_11[0] => Mux31.IN11
data_in_11[1] => Mux30.IN11
data_in_11[2] => Mux29.IN11
data_in_11[3] => Mux28.IN11
data_in_11[4] => Mux27.IN11
data_in_11[5] => Mux26.IN11
data_in_11[6] => Mux25.IN11
data_in_11[7] => Mux24.IN11
data_in_11[8] => Mux23.IN11
data_in_11[9] => Mux22.IN11
data_in_11[10] => Mux21.IN11
data_in_11[11] => Mux20.IN11
data_in_11[12] => Mux19.IN11
data_in_11[13] => Mux18.IN11
data_in_11[14] => Mux17.IN11
data_in_11[15] => Mux16.IN11
data_in_11[16] => Mux15.IN11
data_in_11[17] => Mux14.IN11
data_in_11[18] => Mux13.IN11
data_in_11[19] => Mux12.IN11
data_in_11[20] => Mux11.IN11
data_in_11[21] => Mux10.IN11
data_in_11[22] => Mux9.IN11
data_in_11[23] => Mux8.IN11
data_in_11[24] => Mux7.IN11
data_in_11[25] => Mux6.IN11
data_in_11[26] => Mux5.IN11
data_in_11[27] => Mux4.IN11
data_in_11[28] => Mux3.IN11
data_in_11[29] => Mux2.IN11
data_in_11[30] => Mux1.IN11
data_in_11[31] => Mux0.IN11
data_in_12[0] => Mux31.IN12
data_in_12[1] => Mux30.IN12
data_in_12[2] => Mux29.IN12
data_in_12[3] => Mux28.IN12
data_in_12[4] => Mux27.IN12
data_in_12[5] => Mux26.IN12
data_in_12[6] => Mux25.IN12
data_in_12[7] => Mux24.IN12
data_in_12[8] => Mux23.IN12
data_in_12[9] => Mux22.IN12
data_in_12[10] => Mux21.IN12
data_in_12[11] => Mux20.IN12
data_in_12[12] => Mux19.IN12
data_in_12[13] => Mux18.IN12
data_in_12[14] => Mux17.IN12
data_in_12[15] => Mux16.IN12
data_in_12[16] => Mux15.IN12
data_in_12[17] => Mux14.IN12
data_in_12[18] => Mux13.IN12
data_in_12[19] => Mux12.IN12
data_in_12[20] => Mux11.IN12
data_in_12[21] => Mux10.IN12
data_in_12[22] => Mux9.IN12
data_in_12[23] => Mux8.IN12
data_in_12[24] => Mux7.IN12
data_in_12[25] => Mux6.IN12
data_in_12[26] => Mux5.IN12
data_in_12[27] => Mux4.IN12
data_in_12[28] => Mux3.IN12
data_in_12[29] => Mux2.IN12
data_in_12[30] => Mux1.IN12
data_in_12[31] => Mux0.IN12
data_in_13[0] => Mux31.IN13
data_in_13[1] => Mux30.IN13
data_in_13[2] => Mux29.IN13
data_in_13[3] => Mux28.IN13
data_in_13[4] => Mux27.IN13
data_in_13[5] => Mux26.IN13
data_in_13[6] => Mux25.IN13
data_in_13[7] => Mux24.IN13
data_in_13[8] => Mux23.IN13
data_in_13[9] => Mux22.IN13
data_in_13[10] => Mux21.IN13
data_in_13[11] => Mux20.IN13
data_in_13[12] => Mux19.IN13
data_in_13[13] => Mux18.IN13
data_in_13[14] => Mux17.IN13
data_in_13[15] => Mux16.IN13
data_in_13[16] => Mux15.IN13
data_in_13[17] => Mux14.IN13
data_in_13[18] => Mux13.IN13
data_in_13[19] => Mux12.IN13
data_in_13[20] => Mux11.IN13
data_in_13[21] => Mux10.IN13
data_in_13[22] => Mux9.IN13
data_in_13[23] => Mux8.IN13
data_in_13[24] => Mux7.IN13
data_in_13[25] => Mux6.IN13
data_in_13[26] => Mux5.IN13
data_in_13[27] => Mux4.IN13
data_in_13[28] => Mux3.IN13
data_in_13[29] => Mux2.IN13
data_in_13[30] => Mux1.IN13
data_in_13[31] => Mux0.IN13
data_in_14[0] => Mux31.IN14
data_in_14[1] => Mux30.IN14
data_in_14[2] => Mux29.IN14
data_in_14[3] => Mux28.IN14
data_in_14[4] => Mux27.IN14
data_in_14[5] => Mux26.IN14
data_in_14[6] => Mux25.IN14
data_in_14[7] => Mux24.IN14
data_in_14[8] => Mux23.IN14
data_in_14[9] => Mux22.IN14
data_in_14[10] => Mux21.IN14
data_in_14[11] => Mux20.IN14
data_in_14[12] => Mux19.IN14
data_in_14[13] => Mux18.IN14
data_in_14[14] => Mux17.IN14
data_in_14[15] => Mux16.IN14
data_in_14[16] => Mux15.IN14
data_in_14[17] => Mux14.IN14
data_in_14[18] => Mux13.IN14
data_in_14[19] => Mux12.IN14
data_in_14[20] => Mux11.IN14
data_in_14[21] => Mux10.IN14
data_in_14[22] => Mux9.IN14
data_in_14[23] => Mux8.IN14
data_in_14[24] => Mux7.IN14
data_in_14[25] => Mux6.IN14
data_in_14[26] => Mux5.IN14
data_in_14[27] => Mux4.IN14
data_in_14[28] => Mux3.IN14
data_in_14[29] => Mux2.IN14
data_in_14[30] => Mux1.IN14
data_in_14[31] => Mux0.IN14
data_in_15[0] => Mux31.IN15
data_in_15[1] => Mux30.IN15
data_in_15[2] => Mux29.IN15
data_in_15[3] => Mux28.IN15
data_in_15[4] => Mux27.IN15
data_in_15[5] => Mux26.IN15
data_in_15[6] => Mux25.IN15
data_in_15[7] => Mux24.IN15
data_in_15[8] => Mux23.IN15
data_in_15[9] => Mux22.IN15
data_in_15[10] => Mux21.IN15
data_in_15[11] => Mux20.IN15
data_in_15[12] => Mux19.IN15
data_in_15[13] => Mux18.IN15
data_in_15[14] => Mux17.IN15
data_in_15[15] => Mux16.IN15
data_in_15[16] => Mux15.IN15
data_in_15[17] => Mux14.IN15
data_in_15[18] => Mux13.IN15
data_in_15[19] => Mux12.IN15
data_in_15[20] => Mux11.IN15
data_in_15[21] => Mux10.IN15
data_in_15[22] => Mux9.IN15
data_in_15[23] => Mux8.IN15
data_in_15[24] => Mux7.IN15
data_in_15[25] => Mux6.IN15
data_in_15[26] => Mux5.IN15
data_in_15[27] => Mux4.IN15
data_in_15[28] => Mux3.IN15
data_in_15[29] => Mux2.IN15
data_in_15[30] => Mux1.IN15
data_in_15[31] => Mux0.IN15
data_in_16[0] => Mux31.IN16
data_in_16[1] => Mux30.IN16
data_in_16[2] => Mux29.IN16
data_in_16[3] => Mux28.IN16
data_in_16[4] => Mux27.IN16
data_in_16[5] => Mux26.IN16
data_in_16[6] => Mux25.IN16
data_in_16[7] => Mux24.IN16
data_in_16[8] => Mux23.IN16
data_in_16[9] => Mux22.IN16
data_in_16[10] => Mux21.IN16
data_in_16[11] => Mux20.IN16
data_in_16[12] => Mux19.IN16
data_in_16[13] => Mux18.IN16
data_in_16[14] => Mux17.IN16
data_in_16[15] => Mux16.IN16
data_in_16[16] => Mux15.IN16
data_in_16[17] => Mux14.IN16
data_in_16[18] => Mux13.IN16
data_in_16[19] => Mux12.IN16
data_in_16[20] => Mux11.IN16
data_in_16[21] => Mux10.IN16
data_in_16[22] => Mux9.IN16
data_in_16[23] => Mux8.IN16
data_in_16[24] => Mux7.IN16
data_in_16[25] => Mux6.IN16
data_in_16[26] => Mux5.IN16
data_in_16[27] => Mux4.IN16
data_in_16[28] => Mux3.IN16
data_in_16[29] => Mux2.IN16
data_in_16[30] => Mux1.IN16
data_in_16[31] => Mux0.IN16
data_in_17[0] => Mux31.IN17
data_in_17[1] => Mux30.IN17
data_in_17[2] => Mux29.IN17
data_in_17[3] => Mux28.IN17
data_in_17[4] => Mux27.IN17
data_in_17[5] => Mux26.IN17
data_in_17[6] => Mux25.IN17
data_in_17[7] => Mux24.IN17
data_in_17[8] => Mux23.IN17
data_in_17[9] => Mux22.IN17
data_in_17[10] => Mux21.IN17
data_in_17[11] => Mux20.IN17
data_in_17[12] => Mux19.IN17
data_in_17[13] => Mux18.IN17
data_in_17[14] => Mux17.IN17
data_in_17[15] => Mux16.IN17
data_in_17[16] => Mux15.IN17
data_in_17[17] => Mux14.IN17
data_in_17[18] => Mux13.IN17
data_in_17[19] => Mux12.IN17
data_in_17[20] => Mux11.IN17
data_in_17[21] => Mux10.IN17
data_in_17[22] => Mux9.IN17
data_in_17[23] => Mux8.IN17
data_in_17[24] => Mux7.IN17
data_in_17[25] => Mux6.IN17
data_in_17[26] => Mux5.IN17
data_in_17[27] => Mux4.IN17
data_in_17[28] => Mux3.IN17
data_in_17[29] => Mux2.IN17
data_in_17[30] => Mux1.IN17
data_in_17[31] => Mux0.IN17
data_in_18[0] => Mux31.IN18
data_in_18[1] => Mux30.IN18
data_in_18[2] => Mux29.IN18
data_in_18[3] => Mux28.IN18
data_in_18[4] => Mux27.IN18
data_in_18[5] => Mux26.IN18
data_in_18[6] => Mux25.IN18
data_in_18[7] => Mux24.IN18
data_in_18[8] => Mux23.IN18
data_in_18[9] => Mux22.IN18
data_in_18[10] => Mux21.IN18
data_in_18[11] => Mux20.IN18
data_in_18[12] => Mux19.IN18
data_in_18[13] => Mux18.IN18
data_in_18[14] => Mux17.IN18
data_in_18[15] => Mux16.IN18
data_in_18[16] => Mux15.IN18
data_in_18[17] => Mux14.IN18
data_in_18[18] => Mux13.IN18
data_in_18[19] => Mux12.IN18
data_in_18[20] => Mux11.IN18
data_in_18[21] => Mux10.IN18
data_in_18[22] => Mux9.IN18
data_in_18[23] => Mux8.IN18
data_in_18[24] => Mux7.IN18
data_in_18[25] => Mux6.IN18
data_in_18[26] => Mux5.IN18
data_in_18[27] => Mux4.IN18
data_in_18[28] => Mux3.IN18
data_in_18[29] => Mux2.IN18
data_in_18[30] => Mux1.IN18
data_in_18[31] => Mux0.IN18
data_in_19[0] => Mux31.IN19
data_in_19[1] => Mux30.IN19
data_in_19[2] => Mux29.IN19
data_in_19[3] => Mux28.IN19
data_in_19[4] => Mux27.IN19
data_in_19[5] => Mux26.IN19
data_in_19[6] => Mux25.IN19
data_in_19[7] => Mux24.IN19
data_in_19[8] => Mux23.IN19
data_in_19[9] => Mux22.IN19
data_in_19[10] => Mux21.IN19
data_in_19[11] => Mux20.IN19
data_in_19[12] => Mux19.IN19
data_in_19[13] => Mux18.IN19
data_in_19[14] => Mux17.IN19
data_in_19[15] => Mux16.IN19
data_in_19[16] => Mux15.IN19
data_in_19[17] => Mux14.IN19
data_in_19[18] => Mux13.IN19
data_in_19[19] => Mux12.IN19
data_in_19[20] => Mux11.IN19
data_in_19[21] => Mux10.IN19
data_in_19[22] => Mux9.IN19
data_in_19[23] => Mux8.IN19
data_in_19[24] => Mux7.IN19
data_in_19[25] => Mux6.IN19
data_in_19[26] => Mux5.IN19
data_in_19[27] => Mux4.IN19
data_in_19[28] => Mux3.IN19
data_in_19[29] => Mux2.IN19
data_in_19[30] => Mux1.IN19
data_in_19[31] => Mux0.IN19
data_in_20[0] => Mux31.IN20
data_in_20[1] => Mux30.IN20
data_in_20[2] => Mux29.IN20
data_in_20[3] => Mux28.IN20
data_in_20[4] => Mux27.IN20
data_in_20[5] => Mux26.IN20
data_in_20[6] => Mux25.IN20
data_in_20[7] => Mux24.IN20
data_in_20[8] => Mux23.IN20
data_in_20[9] => Mux22.IN20
data_in_20[10] => Mux21.IN20
data_in_20[11] => Mux20.IN20
data_in_20[12] => Mux19.IN20
data_in_20[13] => Mux18.IN20
data_in_20[14] => Mux17.IN20
data_in_20[15] => Mux16.IN20
data_in_20[16] => Mux15.IN20
data_in_20[17] => Mux14.IN20
data_in_20[18] => Mux13.IN20
data_in_20[19] => Mux12.IN20
data_in_20[20] => Mux11.IN20
data_in_20[21] => Mux10.IN20
data_in_20[22] => Mux9.IN20
data_in_20[23] => Mux8.IN20
data_in_20[24] => Mux7.IN20
data_in_20[25] => Mux6.IN20
data_in_20[26] => Mux5.IN20
data_in_20[27] => Mux4.IN20
data_in_20[28] => Mux3.IN20
data_in_20[29] => Mux2.IN20
data_in_20[30] => Mux1.IN20
data_in_20[31] => Mux0.IN20
data_in_21[0] => Mux31.IN21
data_in_21[1] => Mux30.IN21
data_in_21[2] => Mux29.IN21
data_in_21[3] => Mux28.IN21
data_in_21[4] => Mux27.IN21
data_in_21[5] => Mux26.IN21
data_in_21[6] => Mux25.IN21
data_in_21[7] => Mux24.IN21
data_in_21[8] => Mux23.IN21
data_in_21[9] => Mux22.IN21
data_in_21[10] => Mux21.IN21
data_in_21[11] => Mux20.IN21
data_in_21[12] => Mux19.IN21
data_in_21[13] => Mux18.IN21
data_in_21[14] => Mux17.IN21
data_in_21[15] => Mux16.IN21
data_in_21[16] => Mux15.IN21
data_in_21[17] => Mux14.IN21
data_in_21[18] => Mux13.IN21
data_in_21[19] => Mux12.IN21
data_in_21[20] => Mux11.IN21
data_in_21[21] => Mux10.IN21
data_in_21[22] => Mux9.IN21
data_in_21[23] => Mux8.IN21
data_in_21[24] => Mux7.IN21
data_in_21[25] => Mux6.IN21
data_in_21[26] => Mux5.IN21
data_in_21[27] => Mux4.IN21
data_in_21[28] => Mux3.IN21
data_in_21[29] => Mux2.IN21
data_in_21[30] => Mux1.IN21
data_in_21[31] => Mux0.IN21
data_in_22[0] => Mux31.IN22
data_in_22[1] => Mux30.IN22
data_in_22[2] => Mux29.IN22
data_in_22[3] => Mux28.IN22
data_in_22[4] => Mux27.IN22
data_in_22[5] => Mux26.IN22
data_in_22[6] => Mux25.IN22
data_in_22[7] => Mux24.IN22
data_in_22[8] => Mux23.IN22
data_in_22[9] => Mux22.IN22
data_in_22[10] => Mux21.IN22
data_in_22[11] => Mux20.IN22
data_in_22[12] => Mux19.IN22
data_in_22[13] => Mux18.IN22
data_in_22[14] => Mux17.IN22
data_in_22[15] => Mux16.IN22
data_in_22[16] => Mux15.IN22
data_in_22[17] => Mux14.IN22
data_in_22[18] => Mux13.IN22
data_in_22[19] => Mux12.IN22
data_in_22[20] => Mux11.IN22
data_in_22[21] => Mux10.IN22
data_in_22[22] => Mux9.IN22
data_in_22[23] => Mux8.IN22
data_in_22[24] => Mux7.IN22
data_in_22[25] => Mux6.IN22
data_in_22[26] => Mux5.IN22
data_in_22[27] => Mux4.IN22
data_in_22[28] => Mux3.IN22
data_in_22[29] => Mux2.IN22
data_in_22[30] => Mux1.IN22
data_in_22[31] => Mux0.IN22
data_in_23[0] => Mux31.IN23
data_in_23[1] => Mux30.IN23
data_in_23[2] => Mux29.IN23
data_in_23[3] => Mux28.IN23
data_in_23[4] => Mux27.IN23
data_in_23[5] => Mux26.IN23
data_in_23[6] => Mux25.IN23
data_in_23[7] => Mux24.IN23
data_in_23[8] => Mux23.IN23
data_in_23[9] => Mux22.IN23
data_in_23[10] => Mux21.IN23
data_in_23[11] => Mux20.IN23
data_in_23[12] => Mux19.IN23
data_in_23[13] => Mux18.IN23
data_in_23[14] => Mux17.IN23
data_in_23[15] => Mux16.IN23
data_in_23[16] => Mux15.IN23
data_in_23[17] => Mux14.IN23
data_in_23[18] => Mux13.IN23
data_in_23[19] => Mux12.IN23
data_in_23[20] => Mux11.IN23
data_in_23[21] => Mux10.IN23
data_in_23[22] => Mux9.IN23
data_in_23[23] => Mux8.IN23
data_in_23[24] => Mux7.IN23
data_in_23[25] => Mux6.IN23
data_in_23[26] => Mux5.IN23
data_in_23[27] => Mux4.IN23
data_in_23[28] => Mux3.IN23
data_in_23[29] => Mux2.IN23
data_in_23[30] => Mux1.IN23
data_in_23[31] => Mux0.IN23
data_in_24[0] => Mux31.IN24
data_in_24[1] => Mux30.IN24
data_in_24[2] => Mux29.IN24
data_in_24[3] => Mux28.IN24
data_in_24[4] => Mux27.IN24
data_in_24[5] => Mux26.IN24
data_in_24[6] => Mux25.IN24
data_in_24[7] => Mux24.IN24
data_in_24[8] => Mux23.IN24
data_in_24[9] => Mux22.IN24
data_in_24[10] => Mux21.IN24
data_in_24[11] => Mux20.IN24
data_in_24[12] => Mux19.IN24
data_in_24[13] => Mux18.IN24
data_in_24[14] => Mux17.IN24
data_in_24[15] => Mux16.IN24
data_in_24[16] => Mux15.IN24
data_in_24[17] => Mux14.IN24
data_in_24[18] => Mux13.IN24
data_in_24[19] => Mux12.IN24
data_in_24[20] => Mux11.IN24
data_in_24[21] => Mux10.IN24
data_in_24[22] => Mux9.IN24
data_in_24[23] => Mux8.IN24
data_in_24[24] => Mux7.IN24
data_in_24[25] => Mux6.IN24
data_in_24[26] => Mux5.IN24
data_in_24[27] => Mux4.IN24
data_in_24[28] => Mux3.IN24
data_in_24[29] => Mux2.IN24
data_in_24[30] => Mux1.IN24
data_in_24[31] => Mux0.IN24
data_in_25[0] => Mux31.IN25
data_in_25[1] => Mux30.IN25
data_in_25[2] => Mux29.IN25
data_in_25[3] => Mux28.IN25
data_in_25[4] => Mux27.IN25
data_in_25[5] => Mux26.IN25
data_in_25[6] => Mux25.IN25
data_in_25[7] => Mux24.IN25
data_in_25[8] => Mux23.IN25
data_in_25[9] => Mux22.IN25
data_in_25[10] => Mux21.IN25
data_in_25[11] => Mux20.IN25
data_in_25[12] => Mux19.IN25
data_in_25[13] => Mux18.IN25
data_in_25[14] => Mux17.IN25
data_in_25[15] => Mux16.IN25
data_in_25[16] => Mux15.IN25
data_in_25[17] => Mux14.IN25
data_in_25[18] => Mux13.IN25
data_in_25[19] => Mux12.IN25
data_in_25[20] => Mux11.IN25
data_in_25[21] => Mux10.IN25
data_in_25[22] => Mux9.IN25
data_in_25[23] => Mux8.IN25
data_in_25[24] => Mux7.IN25
data_in_25[25] => Mux6.IN25
data_in_25[26] => Mux5.IN25
data_in_25[27] => Mux4.IN25
data_in_25[28] => Mux3.IN25
data_in_25[29] => Mux2.IN25
data_in_25[30] => Mux1.IN25
data_in_25[31] => Mux0.IN25
data_in_26[0] => Mux31.IN26
data_in_26[1] => Mux30.IN26
data_in_26[2] => Mux29.IN26
data_in_26[3] => Mux28.IN26
data_in_26[4] => Mux27.IN26
data_in_26[5] => Mux26.IN26
data_in_26[6] => Mux25.IN26
data_in_26[7] => Mux24.IN26
data_in_26[8] => Mux23.IN26
data_in_26[9] => Mux22.IN26
data_in_26[10] => Mux21.IN26
data_in_26[11] => Mux20.IN26
data_in_26[12] => Mux19.IN26
data_in_26[13] => Mux18.IN26
data_in_26[14] => Mux17.IN26
data_in_26[15] => Mux16.IN26
data_in_26[16] => Mux15.IN26
data_in_26[17] => Mux14.IN26
data_in_26[18] => Mux13.IN26
data_in_26[19] => Mux12.IN26
data_in_26[20] => Mux11.IN26
data_in_26[21] => Mux10.IN26
data_in_26[22] => Mux9.IN26
data_in_26[23] => Mux8.IN26
data_in_26[24] => Mux7.IN26
data_in_26[25] => Mux6.IN26
data_in_26[26] => Mux5.IN26
data_in_26[27] => Mux4.IN26
data_in_26[28] => Mux3.IN26
data_in_26[29] => Mux2.IN26
data_in_26[30] => Mux1.IN26
data_in_26[31] => Mux0.IN26
data_in_27[0] => Mux31.IN27
data_in_27[1] => Mux30.IN27
data_in_27[2] => Mux29.IN27
data_in_27[3] => Mux28.IN27
data_in_27[4] => Mux27.IN27
data_in_27[5] => Mux26.IN27
data_in_27[6] => Mux25.IN27
data_in_27[7] => Mux24.IN27
data_in_27[8] => Mux23.IN27
data_in_27[9] => Mux22.IN27
data_in_27[10] => Mux21.IN27
data_in_27[11] => Mux20.IN27
data_in_27[12] => Mux19.IN27
data_in_27[13] => Mux18.IN27
data_in_27[14] => Mux17.IN27
data_in_27[15] => Mux16.IN27
data_in_27[16] => Mux15.IN27
data_in_27[17] => Mux14.IN27
data_in_27[18] => Mux13.IN27
data_in_27[19] => Mux12.IN27
data_in_27[20] => Mux11.IN27
data_in_27[21] => Mux10.IN27
data_in_27[22] => Mux9.IN27
data_in_27[23] => Mux8.IN27
data_in_27[24] => Mux7.IN27
data_in_27[25] => Mux6.IN27
data_in_27[26] => Mux5.IN27
data_in_27[27] => Mux4.IN27
data_in_27[28] => Mux3.IN27
data_in_27[29] => Mux2.IN27
data_in_27[30] => Mux1.IN27
data_in_27[31] => Mux0.IN27
data_in_28[0] => Mux31.IN28
data_in_28[1] => Mux30.IN28
data_in_28[2] => Mux29.IN28
data_in_28[3] => Mux28.IN28
data_in_28[4] => Mux27.IN28
data_in_28[5] => Mux26.IN28
data_in_28[6] => Mux25.IN28
data_in_28[7] => Mux24.IN28
data_in_28[8] => Mux23.IN28
data_in_28[9] => Mux22.IN28
data_in_28[10] => Mux21.IN28
data_in_28[11] => Mux20.IN28
data_in_28[12] => Mux19.IN28
data_in_28[13] => Mux18.IN28
data_in_28[14] => Mux17.IN28
data_in_28[15] => Mux16.IN28
data_in_28[16] => Mux15.IN28
data_in_28[17] => Mux14.IN28
data_in_28[18] => Mux13.IN28
data_in_28[19] => Mux12.IN28
data_in_28[20] => Mux11.IN28
data_in_28[21] => Mux10.IN28
data_in_28[22] => Mux9.IN28
data_in_28[23] => Mux8.IN28
data_in_28[24] => Mux7.IN28
data_in_28[25] => Mux6.IN28
data_in_28[26] => Mux5.IN28
data_in_28[27] => Mux4.IN28
data_in_28[28] => Mux3.IN28
data_in_28[29] => Mux2.IN28
data_in_28[30] => Mux1.IN28
data_in_28[31] => Mux0.IN28
data_in_29[0] => Mux31.IN29
data_in_29[1] => Mux30.IN29
data_in_29[2] => Mux29.IN29
data_in_29[3] => Mux28.IN29
data_in_29[4] => Mux27.IN29
data_in_29[5] => Mux26.IN29
data_in_29[6] => Mux25.IN29
data_in_29[7] => Mux24.IN29
data_in_29[8] => Mux23.IN29
data_in_29[9] => Mux22.IN29
data_in_29[10] => Mux21.IN29
data_in_29[11] => Mux20.IN29
data_in_29[12] => Mux19.IN29
data_in_29[13] => Mux18.IN29
data_in_29[14] => Mux17.IN29
data_in_29[15] => Mux16.IN29
data_in_29[16] => Mux15.IN29
data_in_29[17] => Mux14.IN29
data_in_29[18] => Mux13.IN29
data_in_29[19] => Mux12.IN29
data_in_29[20] => Mux11.IN29
data_in_29[21] => Mux10.IN29
data_in_29[22] => Mux9.IN29
data_in_29[23] => Mux8.IN29
data_in_29[24] => Mux7.IN29
data_in_29[25] => Mux6.IN29
data_in_29[26] => Mux5.IN29
data_in_29[27] => Mux4.IN29
data_in_29[28] => Mux3.IN29
data_in_29[29] => Mux2.IN29
data_in_29[30] => Mux1.IN29
data_in_29[31] => Mux0.IN29
data_in_30[0] => Mux31.IN30
data_in_30[1] => Mux30.IN30
data_in_30[2] => Mux29.IN30
data_in_30[3] => Mux28.IN30
data_in_30[4] => Mux27.IN30
data_in_30[5] => Mux26.IN30
data_in_30[6] => Mux25.IN30
data_in_30[7] => Mux24.IN30
data_in_30[8] => Mux23.IN30
data_in_30[9] => Mux22.IN30
data_in_30[10] => Mux21.IN30
data_in_30[11] => Mux20.IN30
data_in_30[12] => Mux19.IN30
data_in_30[13] => Mux18.IN30
data_in_30[14] => Mux17.IN30
data_in_30[15] => Mux16.IN30
data_in_30[16] => Mux15.IN30
data_in_30[17] => Mux14.IN30
data_in_30[18] => Mux13.IN30
data_in_30[19] => Mux12.IN30
data_in_30[20] => Mux11.IN30
data_in_30[21] => Mux10.IN30
data_in_30[22] => Mux9.IN30
data_in_30[23] => Mux8.IN30
data_in_30[24] => Mux7.IN30
data_in_30[25] => Mux6.IN30
data_in_30[26] => Mux5.IN30
data_in_30[27] => Mux4.IN30
data_in_30[28] => Mux3.IN30
data_in_30[29] => Mux2.IN30
data_in_30[30] => Mux1.IN30
data_in_30[31] => Mux0.IN30
data_in_31[0] => Mux31.IN31
data_in_31[1] => Mux30.IN31
data_in_31[2] => Mux29.IN31
data_in_31[3] => Mux28.IN31
data_in_31[4] => Mux27.IN31
data_in_31[5] => Mux26.IN31
data_in_31[6] => Mux25.IN31
data_in_31[7] => Mux24.IN31
data_in_31[8] => Mux23.IN31
data_in_31[9] => Mux22.IN31
data_in_31[10] => Mux21.IN31
data_in_31[11] => Mux20.IN31
data_in_31[12] => Mux19.IN31
data_in_31[13] => Mux18.IN31
data_in_31[14] => Mux17.IN31
data_in_31[15] => Mux16.IN31
data_in_31[16] => Mux15.IN31
data_in_31[17] => Mux14.IN31
data_in_31[18] => Mux13.IN31
data_in_31[19] => Mux12.IN31
data_in_31[20] => Mux11.IN31
data_in_31[21] => Mux10.IN31
data_in_31[22] => Mux9.IN31
data_in_31[23] => Mux8.IN31
data_in_31[24] => Mux7.IN31
data_in_31[25] => Mux6.IN31
data_in_31[26] => Mux5.IN31
data_in_31[27] => Mux4.IN31
data_in_31[28] => Mux3.IN31
data_in_31[29] => Mux2.IN31
data_in_31[30] => Mux1.IN31
data_in_31[31] => Mux0.IN31
selection[0] => Mux0.IN36
selection[0] => Mux1.IN36
selection[0] => Mux2.IN36
selection[0] => Mux3.IN36
selection[0] => Mux4.IN36
selection[0] => Mux5.IN36
selection[0] => Mux6.IN36
selection[0] => Mux7.IN36
selection[0] => Mux8.IN36
selection[0] => Mux9.IN36
selection[0] => Mux10.IN36
selection[0] => Mux11.IN36
selection[0] => Mux12.IN36
selection[0] => Mux13.IN36
selection[0] => Mux14.IN36
selection[0] => Mux15.IN36
selection[0] => Mux16.IN36
selection[0] => Mux17.IN36
selection[0] => Mux18.IN36
selection[0] => Mux19.IN36
selection[0] => Mux20.IN36
selection[0] => Mux21.IN36
selection[0] => Mux22.IN36
selection[0] => Mux23.IN36
selection[0] => Mux24.IN36
selection[0] => Mux25.IN36
selection[0] => Mux26.IN36
selection[0] => Mux27.IN36
selection[0] => Mux28.IN36
selection[0] => Mux29.IN36
selection[0] => Mux30.IN36
selection[0] => Mux31.IN36
selection[1] => Mux0.IN35
selection[1] => Mux1.IN35
selection[1] => Mux2.IN35
selection[1] => Mux3.IN35
selection[1] => Mux4.IN35
selection[1] => Mux5.IN35
selection[1] => Mux6.IN35
selection[1] => Mux7.IN35
selection[1] => Mux8.IN35
selection[1] => Mux9.IN35
selection[1] => Mux10.IN35
selection[1] => Mux11.IN35
selection[1] => Mux12.IN35
selection[1] => Mux13.IN35
selection[1] => Mux14.IN35
selection[1] => Mux15.IN35
selection[1] => Mux16.IN35
selection[1] => Mux17.IN35
selection[1] => Mux18.IN35
selection[1] => Mux19.IN35
selection[1] => Mux20.IN35
selection[1] => Mux21.IN35
selection[1] => Mux22.IN35
selection[1] => Mux23.IN35
selection[1] => Mux24.IN35
selection[1] => Mux25.IN35
selection[1] => Mux26.IN35
selection[1] => Mux27.IN35
selection[1] => Mux28.IN35
selection[1] => Mux29.IN35
selection[1] => Mux30.IN35
selection[1] => Mux31.IN35
selection[2] => Mux0.IN34
selection[2] => Mux1.IN34
selection[2] => Mux2.IN34
selection[2] => Mux3.IN34
selection[2] => Mux4.IN34
selection[2] => Mux5.IN34
selection[2] => Mux6.IN34
selection[2] => Mux7.IN34
selection[2] => Mux8.IN34
selection[2] => Mux9.IN34
selection[2] => Mux10.IN34
selection[2] => Mux11.IN34
selection[2] => Mux12.IN34
selection[2] => Mux13.IN34
selection[2] => Mux14.IN34
selection[2] => Mux15.IN34
selection[2] => Mux16.IN34
selection[2] => Mux17.IN34
selection[2] => Mux18.IN34
selection[2] => Mux19.IN34
selection[2] => Mux20.IN34
selection[2] => Mux21.IN34
selection[2] => Mux22.IN34
selection[2] => Mux23.IN34
selection[2] => Mux24.IN34
selection[2] => Mux25.IN34
selection[2] => Mux26.IN34
selection[2] => Mux27.IN34
selection[2] => Mux28.IN34
selection[2] => Mux29.IN34
selection[2] => Mux30.IN34
selection[2] => Mux31.IN34
selection[3] => Mux0.IN33
selection[3] => Mux1.IN33
selection[3] => Mux2.IN33
selection[3] => Mux3.IN33
selection[3] => Mux4.IN33
selection[3] => Mux5.IN33
selection[3] => Mux6.IN33
selection[3] => Mux7.IN33
selection[3] => Mux8.IN33
selection[3] => Mux9.IN33
selection[3] => Mux10.IN33
selection[3] => Mux11.IN33
selection[3] => Mux12.IN33
selection[3] => Mux13.IN33
selection[3] => Mux14.IN33
selection[3] => Mux15.IN33
selection[3] => Mux16.IN33
selection[3] => Mux17.IN33
selection[3] => Mux18.IN33
selection[3] => Mux19.IN33
selection[3] => Mux20.IN33
selection[3] => Mux21.IN33
selection[3] => Mux22.IN33
selection[3] => Mux23.IN33
selection[3] => Mux24.IN33
selection[3] => Mux25.IN33
selection[3] => Mux26.IN33
selection[3] => Mux27.IN33
selection[3] => Mux28.IN33
selection[3] => Mux29.IN33
selection[3] => Mux30.IN33
selection[3] => Mux31.IN33
selection[4] => Mux0.IN32
selection[4] => Mux1.IN32
selection[4] => Mux2.IN32
selection[4] => Mux3.IN32
selection[4] => Mux4.IN32
selection[4] => Mux5.IN32
selection[4] => Mux6.IN32
selection[4] => Mux7.IN32
selection[4] => Mux8.IN32
selection[4] => Mux9.IN32
selection[4] => Mux10.IN32
selection[4] => Mux11.IN32
selection[4] => Mux12.IN32
selection[4] => Mux13.IN32
selection[4] => Mux14.IN32
selection[4] => Mux15.IN32
selection[4] => Mux16.IN32
selection[4] => Mux17.IN32
selection[4] => Mux18.IN32
selection[4] => Mux19.IN32
selection[4] => Mux20.IN32
selection[4] => Mux21.IN32
selection[4] => Mux22.IN32
selection[4] => Mux23.IN32
selection[4] => Mux24.IN32
selection[4] => Mux25.IN32
selection[4] => Mux26.IN32
selection[4] => Mux27.IN32
selection[4] => Mux28.IN32
selection[4] => Mux29.IN32
selection[4] => Mux30.IN32
selection[4] => Mux31.IN32
output[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|sign_extender_16_to_32:ID_addr_offset_sign_extender
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[16].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[15] => data_out[31].DATAIN
data_in[15] => data_out[30].DATAIN
data_in[15] => data_out[29].DATAIN
data_in[15] => data_out[28].DATAIN
data_in[15] => data_out[27].DATAIN
data_in[15] => data_out[26].DATAIN
data_in[15] => data_out[25].DATAIN
data_in[15] => data_out[24].DATAIN
data_in[15] => data_out[23].DATAIN
data_in[15] => data_out[22].DATAIN
data_in[15] => data_out[21].DATAIN
data_in[15] => data_out[20].DATAIN
data_in[15] => data_out[19].DATAIN
data_in[15] => data_out[18].DATAIN
data_in[15] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|control_ID_EX_buffer:ID_EX_control_buffer
alu_reg_dest_in => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.alu_reg_dest_in
alu_src_in => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.alu_src_in
alu_op_in[0] => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.alu_op_in[0]
alu_op_in[1] => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.alu_op_in[1]
alu_op_in[2] => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.alu_op_in[2]
mem_jump_in => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.mem_jump_in
mem_branch_in => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.mem_branch_in
mem_read_in => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.mem_read_in
mem_write_in => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.mem_write_in
wb_mem_to_reg_in => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.wb_mem_to_reg_in
wb_reg_write_in => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.wb_reg_write_in
alu_reg_dest_out <= register_8:alu_cont_reg_8.data_out[0]
alu_src_out <= register_8:alu_cont_reg_8.data_out[1]
alu_op_out[0] <= register_8:alu_cont_reg_8.data_out[2]
alu_op_out[1] <= register_8:alu_cont_reg_8.data_out[3]
alu_op_out[2] <= register_8:alu_cont_reg_8.data_out[4]
mem_jump_out <= register_8:mem_cont_reg_8.data_out[0]
mem_branch_out <= register_8:mem_cont_reg_8.data_out[1]
mem_read_out <= register_8:mem_cont_reg_8.data_out[2]
mem_write_out <= register_8:mem_cont_reg_8.data_out[3]
wb_mem_to_reg_out <= register_8:wb_cont_reg_8.data_out[0]
wb_reg_write_out <= register_8:wb_cont_reg_8.data_out[1]
stall => register_8:alu_cont_reg_8.load
stall => register_8:mem_cont_reg_8.load
stall => register_8:wb_cont_reg_8.load
clk => register_8:alu_cont_reg_8.clk
clk => register_8:mem_cont_reg_8.clk
clk => register_8:wb_cont_reg_8.clk
bubble => control_ID_EX_buffer_bubmux:input_bubble_multiplexor.bubble


|mips_pipelined|control_ID_EX_buffer:ID_EX_control_buffer|control_ID_EX_buffer_bubmux:input_bubble_multiplexor
alu_reg_dest_in => alu_reg_dest_out.DATAA
alu_src_in => alu_src_out.DATAA
alu_op_in[0] => alu_op_out.DATAA
alu_op_in[1] => alu_op_out.DATAA
alu_op_in[2] => alu_op_out.DATAA
mem_jump_in => mem_jump_out.DATAA
mem_branch_in => mem_branch_out.DATAA
mem_read_in => mem_read_out.DATAA
mem_write_in => mem_write_out.DATAA
wb_mem_to_reg_in => wb_mem_to_reg_out.DATAA
wb_reg_write_in => wb_reg_write_out.DATAA
alu_reg_dest_out <= alu_reg_dest_out.DB_MAX_OUTPUT_PORT_TYPE
alu_src_out <= alu_src_out.DB_MAX_OUTPUT_PORT_TYPE
alu_op_out[0] <= alu_op_out.DB_MAX_OUTPUT_PORT_TYPE
alu_op_out[1] <= alu_op_out.DB_MAX_OUTPUT_PORT_TYPE
alu_op_out[2] <= alu_op_out.DB_MAX_OUTPUT_PORT_TYPE
mem_jump_out <= mem_jump_out.DB_MAX_OUTPUT_PORT_TYPE
mem_branch_out <= mem_branch_out.DB_MAX_OUTPUT_PORT_TYPE
mem_read_out <= mem_read_out.DB_MAX_OUTPUT_PORT_TYPE
mem_write_out <= mem_write_out.DB_MAX_OUTPUT_PORT_TYPE
wb_mem_to_reg_out <= wb_mem_to_reg_out.DB_MAX_OUTPUT_PORT_TYPE
wb_reg_write_out <= wb_reg_write_out.DB_MAX_OUTPUT_PORT_TYPE
bubble => alu_reg_dest_out.OUTPUTSELECT
bubble => alu_src_out.OUTPUTSELECT
bubble => alu_op_out.OUTPUTSELECT
bubble => alu_op_out.OUTPUTSELECT
bubble => alu_op_out.OUTPUTSELECT
bubble => mem_jump_out.OUTPUTSELECT
bubble => mem_branch_out.OUTPUTSELECT
bubble => mem_read_out.OUTPUTSELECT
bubble => mem_write_out.OUTPUTSELECT
bubble => wb_mem_to_reg_out.OUTPUTSELECT
bubble => wb_reg_write_out.OUTPUTSELECT


|mips_pipelined|control_ID_EX_buffer:ID_EX_control_buffer|register_8:alu_cont_reg_8
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|mips_pipelined|control_ID_EX_buffer:ID_EX_control_buffer|register_8:mem_cont_reg_8
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|mips_pipelined|control_ID_EX_buffer:ID_EX_control_buffer|register_8:wb_cont_reg_8
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer
program_counter_in[0] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[0]
program_counter_in[1] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[1]
program_counter_in[2] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[2]
program_counter_in[3] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[3]
program_counter_in[4] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[4]
program_counter_in[5] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[5]
program_counter_in[6] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[6]
program_counter_in[7] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[7]
program_counter_in[8] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[8]
program_counter_in[9] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[9]
program_counter_in[10] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[10]
program_counter_in[11] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[11]
program_counter_in[12] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[12]
program_counter_in[13] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[13]
program_counter_in[14] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[14]
program_counter_in[15] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[15]
program_counter_in[16] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[16]
program_counter_in[17] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[17]
program_counter_in[18] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[18]
program_counter_in[19] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[19]
program_counter_in[20] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[20]
program_counter_in[21] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[21]
program_counter_in[22] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[22]
program_counter_in[23] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[23]
program_counter_in[24] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[24]
program_counter_in[25] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[25]
program_counter_in[26] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[26]
program_counter_in[27] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[27]
program_counter_in[28] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[28]
program_counter_in[29] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[29]
program_counter_in[30] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[30]
program_counter_in[31] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.program_counter_in[31]
reg_read_data_1_in[0] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[0]
reg_read_data_1_in[1] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[1]
reg_read_data_1_in[2] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[2]
reg_read_data_1_in[3] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[3]
reg_read_data_1_in[4] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[4]
reg_read_data_1_in[5] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[5]
reg_read_data_1_in[6] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[6]
reg_read_data_1_in[7] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[7]
reg_read_data_1_in[8] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[8]
reg_read_data_1_in[9] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[9]
reg_read_data_1_in[10] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[10]
reg_read_data_1_in[11] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[11]
reg_read_data_1_in[12] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[12]
reg_read_data_1_in[13] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[13]
reg_read_data_1_in[14] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[14]
reg_read_data_1_in[15] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[15]
reg_read_data_1_in[16] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[16]
reg_read_data_1_in[17] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[17]
reg_read_data_1_in[18] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[18]
reg_read_data_1_in[19] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[19]
reg_read_data_1_in[20] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[20]
reg_read_data_1_in[21] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[21]
reg_read_data_1_in[22] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[22]
reg_read_data_1_in[23] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[23]
reg_read_data_1_in[24] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[24]
reg_read_data_1_in[25] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[25]
reg_read_data_1_in[26] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[26]
reg_read_data_1_in[27] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[27]
reg_read_data_1_in[28] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[28]
reg_read_data_1_in[29] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[29]
reg_read_data_1_in[30] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[30]
reg_read_data_1_in[31] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_1_in[31]
reg_read_data_2_in[0] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[0]
reg_read_data_2_in[1] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[1]
reg_read_data_2_in[2] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[2]
reg_read_data_2_in[3] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[3]
reg_read_data_2_in[4] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[4]
reg_read_data_2_in[5] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[5]
reg_read_data_2_in[6] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[6]
reg_read_data_2_in[7] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[7]
reg_read_data_2_in[8] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[8]
reg_read_data_2_in[9] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[9]
reg_read_data_2_in[10] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[10]
reg_read_data_2_in[11] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[11]
reg_read_data_2_in[12] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[12]
reg_read_data_2_in[13] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[13]
reg_read_data_2_in[14] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[14]
reg_read_data_2_in[15] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[15]
reg_read_data_2_in[16] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[16]
reg_read_data_2_in[17] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[17]
reg_read_data_2_in[18] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[18]
reg_read_data_2_in[19] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[19]
reg_read_data_2_in[20] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[20]
reg_read_data_2_in[21] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[21]
reg_read_data_2_in[22] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[22]
reg_read_data_2_in[23] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[23]
reg_read_data_2_in[24] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[24]
reg_read_data_2_in[25] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[25]
reg_read_data_2_in[26] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[26]
reg_read_data_2_in[27] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[27]
reg_read_data_2_in[28] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[28]
reg_read_data_2_in[29] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[29]
reg_read_data_2_in[30] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[30]
reg_read_data_2_in[31] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_read_data_2_in[31]
sign_ext_addr_oset_in[0] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[0]
sign_ext_addr_oset_in[1] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[1]
sign_ext_addr_oset_in[2] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[2]
sign_ext_addr_oset_in[3] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[3]
sign_ext_addr_oset_in[4] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[4]
sign_ext_addr_oset_in[5] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[5]
sign_ext_addr_oset_in[6] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[6]
sign_ext_addr_oset_in[7] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[7]
sign_ext_addr_oset_in[8] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[8]
sign_ext_addr_oset_in[9] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[9]
sign_ext_addr_oset_in[10] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[10]
sign_ext_addr_oset_in[11] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[11]
sign_ext_addr_oset_in[12] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[12]
sign_ext_addr_oset_in[13] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[13]
sign_ext_addr_oset_in[14] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[14]
sign_ext_addr_oset_in[15] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[15]
sign_ext_addr_oset_in[16] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[16]
sign_ext_addr_oset_in[17] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[17]
sign_ext_addr_oset_in[18] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[18]
sign_ext_addr_oset_in[19] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[19]
sign_ext_addr_oset_in[20] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[20]
sign_ext_addr_oset_in[21] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[21]
sign_ext_addr_oset_in[22] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[22]
sign_ext_addr_oset_in[23] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[23]
sign_ext_addr_oset_in[24] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[24]
sign_ext_addr_oset_in[25] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[25]
sign_ext_addr_oset_in[26] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[26]
sign_ext_addr_oset_in[27] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[27]
sign_ext_addr_oset_in[28] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[28]
sign_ext_addr_oset_in[29] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[29]
sign_ext_addr_oset_in[30] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[30]
sign_ext_addr_oset_in[31] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.sign_ext_addr_oset_in[31]
reg_write_dest_1_in[0] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_write_dest_1_in[0]
reg_write_dest_1_in[1] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_write_dest_1_in[1]
reg_write_dest_1_in[2] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_write_dest_1_in[2]
reg_write_dest_1_in[3] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_write_dest_1_in[3]
reg_write_dest_1_in[4] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_write_dest_1_in[4]
reg_write_dest_2_in[0] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_write_dest_2_in[0]
reg_write_dest_2_in[1] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_write_dest_2_in[1]
reg_write_dest_2_in[2] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_write_dest_2_in[2]
reg_write_dest_2_in[3] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_write_dest_2_in[3]
reg_write_dest_2_in[4] => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.reg_write_dest_2_in[4]
ni_reg_read_addr_1[0] => comparator_5_2:write_dest_11_comparator.inputB[0]
ni_reg_read_addr_1[0] => comparator_5_2:write_dest_21_comparator.inputB[0]
ni_reg_read_addr_1[1] => comparator_5_2:write_dest_11_comparator.inputB[1]
ni_reg_read_addr_1[1] => comparator_5_2:write_dest_21_comparator.inputB[1]
ni_reg_read_addr_1[2] => comparator_5_2:write_dest_11_comparator.inputB[2]
ni_reg_read_addr_1[2] => comparator_5_2:write_dest_21_comparator.inputB[2]
ni_reg_read_addr_1[3] => comparator_5_2:write_dest_11_comparator.inputB[3]
ni_reg_read_addr_1[3] => comparator_5_2:write_dest_21_comparator.inputB[3]
ni_reg_read_addr_1[4] => comparator_5_2:write_dest_11_comparator.inputB[4]
ni_reg_read_addr_1[4] => comparator_5_2:write_dest_21_comparator.inputB[4]
ni_reg_read_addr_2[0] => comparator_5_2:write_dest_12_comparator.inputB[0]
ni_reg_read_addr_2[0] => comparator_5_2:write_dest_22_comparator.inputB[0]
ni_reg_read_addr_2[1] => comparator_5_2:write_dest_12_comparator.inputB[1]
ni_reg_read_addr_2[1] => comparator_5_2:write_dest_22_comparator.inputB[1]
ni_reg_read_addr_2[2] => comparator_5_2:write_dest_12_comparator.inputB[2]
ni_reg_read_addr_2[2] => comparator_5_2:write_dest_22_comparator.inputB[2]
ni_reg_read_addr_2[3] => comparator_5_2:write_dest_12_comparator.inputB[3]
ni_reg_read_addr_2[3] => comparator_5_2:write_dest_22_comparator.inputB[3]
ni_reg_read_addr_2[4] => comparator_5_2:write_dest_12_comparator.inputB[4]
ni_reg_read_addr_2[4] => comparator_5_2:write_dest_22_comparator.inputB[4]
traverse_bit_in => traverse_latch:traverse_latch_buffer.data_in
traverse_bit_clr => traverse_latch:traverse_latch_buffer.clr
traverse_bit_out <= traverse_latch:traverse_latch_buffer.data_out
program_counter_out[0] <= register_32:program_counter_buffer.data_out[0]
program_counter_out[1] <= register_32:program_counter_buffer.data_out[1]
program_counter_out[2] <= register_32:program_counter_buffer.data_out[2]
program_counter_out[3] <= register_32:program_counter_buffer.data_out[3]
program_counter_out[4] <= register_32:program_counter_buffer.data_out[4]
program_counter_out[5] <= register_32:program_counter_buffer.data_out[5]
program_counter_out[6] <= register_32:program_counter_buffer.data_out[6]
program_counter_out[7] <= register_32:program_counter_buffer.data_out[7]
program_counter_out[8] <= register_32:program_counter_buffer.data_out[8]
program_counter_out[9] <= register_32:program_counter_buffer.data_out[9]
program_counter_out[10] <= register_32:program_counter_buffer.data_out[10]
program_counter_out[11] <= register_32:program_counter_buffer.data_out[11]
program_counter_out[12] <= register_32:program_counter_buffer.data_out[12]
program_counter_out[13] <= register_32:program_counter_buffer.data_out[13]
program_counter_out[14] <= register_32:program_counter_buffer.data_out[14]
program_counter_out[15] <= register_32:program_counter_buffer.data_out[15]
program_counter_out[16] <= register_32:program_counter_buffer.data_out[16]
program_counter_out[17] <= register_32:program_counter_buffer.data_out[17]
program_counter_out[18] <= register_32:program_counter_buffer.data_out[18]
program_counter_out[19] <= register_32:program_counter_buffer.data_out[19]
program_counter_out[20] <= register_32:program_counter_buffer.data_out[20]
program_counter_out[21] <= register_32:program_counter_buffer.data_out[21]
program_counter_out[22] <= register_32:program_counter_buffer.data_out[22]
program_counter_out[23] <= register_32:program_counter_buffer.data_out[23]
program_counter_out[24] <= register_32:program_counter_buffer.data_out[24]
program_counter_out[25] <= register_32:program_counter_buffer.data_out[25]
program_counter_out[26] <= register_32:program_counter_buffer.data_out[26]
program_counter_out[27] <= register_32:program_counter_buffer.data_out[27]
program_counter_out[28] <= register_32:program_counter_buffer.data_out[28]
program_counter_out[29] <= register_32:program_counter_buffer.data_out[29]
program_counter_out[30] <= register_32:program_counter_buffer.data_out[30]
program_counter_out[31] <= register_32:program_counter_buffer.data_out[31]
reg_read_data_1_out[0] <= register_32:register_read_data_1.data_out[0]
reg_read_data_1_out[1] <= register_32:register_read_data_1.data_out[1]
reg_read_data_1_out[2] <= register_32:register_read_data_1.data_out[2]
reg_read_data_1_out[3] <= register_32:register_read_data_1.data_out[3]
reg_read_data_1_out[4] <= register_32:register_read_data_1.data_out[4]
reg_read_data_1_out[5] <= register_32:register_read_data_1.data_out[5]
reg_read_data_1_out[6] <= register_32:register_read_data_1.data_out[6]
reg_read_data_1_out[7] <= register_32:register_read_data_1.data_out[7]
reg_read_data_1_out[8] <= register_32:register_read_data_1.data_out[8]
reg_read_data_1_out[9] <= register_32:register_read_data_1.data_out[9]
reg_read_data_1_out[10] <= register_32:register_read_data_1.data_out[10]
reg_read_data_1_out[11] <= register_32:register_read_data_1.data_out[11]
reg_read_data_1_out[12] <= register_32:register_read_data_1.data_out[12]
reg_read_data_1_out[13] <= register_32:register_read_data_1.data_out[13]
reg_read_data_1_out[14] <= register_32:register_read_data_1.data_out[14]
reg_read_data_1_out[15] <= register_32:register_read_data_1.data_out[15]
reg_read_data_1_out[16] <= register_32:register_read_data_1.data_out[16]
reg_read_data_1_out[17] <= register_32:register_read_data_1.data_out[17]
reg_read_data_1_out[18] <= register_32:register_read_data_1.data_out[18]
reg_read_data_1_out[19] <= register_32:register_read_data_1.data_out[19]
reg_read_data_1_out[20] <= register_32:register_read_data_1.data_out[20]
reg_read_data_1_out[21] <= register_32:register_read_data_1.data_out[21]
reg_read_data_1_out[22] <= register_32:register_read_data_1.data_out[22]
reg_read_data_1_out[23] <= register_32:register_read_data_1.data_out[23]
reg_read_data_1_out[24] <= register_32:register_read_data_1.data_out[24]
reg_read_data_1_out[25] <= register_32:register_read_data_1.data_out[25]
reg_read_data_1_out[26] <= register_32:register_read_data_1.data_out[26]
reg_read_data_1_out[27] <= register_32:register_read_data_1.data_out[27]
reg_read_data_1_out[28] <= register_32:register_read_data_1.data_out[28]
reg_read_data_1_out[29] <= register_32:register_read_data_1.data_out[29]
reg_read_data_1_out[30] <= register_32:register_read_data_1.data_out[30]
reg_read_data_1_out[31] <= register_32:register_read_data_1.data_out[31]
reg_read_data_2_out[0] <= register_32:register_read_data_2.data_out[0]
reg_read_data_2_out[1] <= register_32:register_read_data_2.data_out[1]
reg_read_data_2_out[2] <= register_32:register_read_data_2.data_out[2]
reg_read_data_2_out[3] <= register_32:register_read_data_2.data_out[3]
reg_read_data_2_out[4] <= register_32:register_read_data_2.data_out[4]
reg_read_data_2_out[5] <= register_32:register_read_data_2.data_out[5]
reg_read_data_2_out[6] <= register_32:register_read_data_2.data_out[6]
reg_read_data_2_out[7] <= register_32:register_read_data_2.data_out[7]
reg_read_data_2_out[8] <= register_32:register_read_data_2.data_out[8]
reg_read_data_2_out[9] <= register_32:register_read_data_2.data_out[9]
reg_read_data_2_out[10] <= register_32:register_read_data_2.data_out[10]
reg_read_data_2_out[11] <= register_32:register_read_data_2.data_out[11]
reg_read_data_2_out[12] <= register_32:register_read_data_2.data_out[12]
reg_read_data_2_out[13] <= register_32:register_read_data_2.data_out[13]
reg_read_data_2_out[14] <= register_32:register_read_data_2.data_out[14]
reg_read_data_2_out[15] <= register_32:register_read_data_2.data_out[15]
reg_read_data_2_out[16] <= register_32:register_read_data_2.data_out[16]
reg_read_data_2_out[17] <= register_32:register_read_data_2.data_out[17]
reg_read_data_2_out[18] <= register_32:register_read_data_2.data_out[18]
reg_read_data_2_out[19] <= register_32:register_read_data_2.data_out[19]
reg_read_data_2_out[20] <= register_32:register_read_data_2.data_out[20]
reg_read_data_2_out[21] <= register_32:register_read_data_2.data_out[21]
reg_read_data_2_out[22] <= register_32:register_read_data_2.data_out[22]
reg_read_data_2_out[23] <= register_32:register_read_data_2.data_out[23]
reg_read_data_2_out[24] <= register_32:register_read_data_2.data_out[24]
reg_read_data_2_out[25] <= register_32:register_read_data_2.data_out[25]
reg_read_data_2_out[26] <= register_32:register_read_data_2.data_out[26]
reg_read_data_2_out[27] <= register_32:register_read_data_2.data_out[27]
reg_read_data_2_out[28] <= register_32:register_read_data_2.data_out[28]
reg_read_data_2_out[29] <= register_32:register_read_data_2.data_out[29]
reg_read_data_2_out[30] <= register_32:register_read_data_2.data_out[30]
reg_read_data_2_out[31] <= register_32:register_read_data_2.data_out[31]
sign_ext_addr_oset_out[0] <= register_32:sign_extended_address_offset.data_out[0]
sign_ext_addr_oset_out[1] <= register_32:sign_extended_address_offset.data_out[1]
sign_ext_addr_oset_out[2] <= register_32:sign_extended_address_offset.data_out[2]
sign_ext_addr_oset_out[3] <= register_32:sign_extended_address_offset.data_out[3]
sign_ext_addr_oset_out[4] <= register_32:sign_extended_address_offset.data_out[4]
sign_ext_addr_oset_out[5] <= register_32:sign_extended_address_offset.data_out[5]
sign_ext_addr_oset_out[6] <= register_32:sign_extended_address_offset.data_out[6]
sign_ext_addr_oset_out[7] <= register_32:sign_extended_address_offset.data_out[7]
sign_ext_addr_oset_out[8] <= register_32:sign_extended_address_offset.data_out[8]
sign_ext_addr_oset_out[9] <= register_32:sign_extended_address_offset.data_out[9]
sign_ext_addr_oset_out[10] <= register_32:sign_extended_address_offset.data_out[10]
sign_ext_addr_oset_out[11] <= register_32:sign_extended_address_offset.data_out[11]
sign_ext_addr_oset_out[12] <= register_32:sign_extended_address_offset.data_out[12]
sign_ext_addr_oset_out[13] <= register_32:sign_extended_address_offset.data_out[13]
sign_ext_addr_oset_out[14] <= register_32:sign_extended_address_offset.data_out[14]
sign_ext_addr_oset_out[15] <= register_32:sign_extended_address_offset.data_out[15]
sign_ext_addr_oset_out[16] <= register_32:sign_extended_address_offset.data_out[16]
sign_ext_addr_oset_out[17] <= register_32:sign_extended_address_offset.data_out[17]
sign_ext_addr_oset_out[18] <= register_32:sign_extended_address_offset.data_out[18]
sign_ext_addr_oset_out[19] <= register_32:sign_extended_address_offset.data_out[19]
sign_ext_addr_oset_out[20] <= register_32:sign_extended_address_offset.data_out[20]
sign_ext_addr_oset_out[21] <= register_32:sign_extended_address_offset.data_out[21]
sign_ext_addr_oset_out[22] <= register_32:sign_extended_address_offset.data_out[22]
sign_ext_addr_oset_out[23] <= register_32:sign_extended_address_offset.data_out[23]
sign_ext_addr_oset_out[24] <= register_32:sign_extended_address_offset.data_out[24]
sign_ext_addr_oset_out[25] <= register_32:sign_extended_address_offset.data_out[25]
sign_ext_addr_oset_out[26] <= register_32:sign_extended_address_offset.data_out[26]
sign_ext_addr_oset_out[27] <= register_32:sign_extended_address_offset.data_out[27]
sign_ext_addr_oset_out[28] <= register_32:sign_extended_address_offset.data_out[28]
sign_ext_addr_oset_out[29] <= register_32:sign_extended_address_offset.data_out[29]
sign_ext_addr_oset_out[30] <= register_32:sign_extended_address_offset.data_out[30]
sign_ext_addr_oset_out[31] <= register_32:sign_extended_address_offset.data_out[31]
reg_write_dest_1_out[0] <= register_5:register_write_destination_1.data_out[0]
reg_write_dest_1_out[1] <= register_5:register_write_destination_1.data_out[1]
reg_write_dest_1_out[2] <= register_5:register_write_destination_1.data_out[2]
reg_write_dest_1_out[3] <= register_5:register_write_destination_1.data_out[3]
reg_write_dest_1_out[4] <= register_5:register_write_destination_1.data_out[4]
reg_write_dest_2_out[0] <= register_5:register_write_destination_2.data_out[0]
reg_write_dest_2_out[1] <= register_5:register_write_destination_2.data_out[1]
reg_write_dest_2_out[2] <= register_5:register_write_destination_2.data_out[2]
reg_write_dest_2_out[3] <= register_5:register_write_destination_2.data_out[3]
reg_write_dest_2_out[4] <= register_5:register_write_destination_2.data_out[4]
reg_haz_ind[0] <= reg_haz_ind.DB_MAX_OUTPUT_PORT_TYPE
reg_haz_ind[1] <= reg_haz_ind.DB_MAX_OUTPUT_PORT_TYPE
stall => register_32:program_counter_buffer.load
stall => register_32:register_read_data_1.load
stall => register_32:register_read_data_2.load
stall => register_32:sign_extended_address_offset.load
stall => register_5:register_write_destination_1.load
stall => register_5:register_write_destination_2.load
stall => traverse_latch:traverse_latch_buffer.load
bubble => register_ID_EX_buffer_bubmux:input_bubble_multiplexor.bubble
clk => register_32:program_counter_buffer.clk
clk => register_32:register_read_data_1.clk
clk => register_32:register_read_data_2.clk
clk => register_32:sign_extended_address_offset.clk
clk => register_5:register_write_destination_1.clk
clk => register_5:register_write_destination_2.clk
clk => traverse_latch:traverse_latch_buffer.clk


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_ID_EX_buffer_bubmux:input_bubble_multiplexor
program_counter_in[0] => program_counter_out.DATAA
program_counter_in[1] => program_counter_out.DATAA
program_counter_in[2] => program_counter_out.DATAA
program_counter_in[3] => program_counter_out.DATAA
program_counter_in[4] => program_counter_out.DATAA
program_counter_in[5] => program_counter_out.DATAA
program_counter_in[6] => program_counter_out.DATAA
program_counter_in[7] => program_counter_out.DATAA
program_counter_in[8] => program_counter_out.DATAA
program_counter_in[9] => program_counter_out.DATAA
program_counter_in[10] => program_counter_out.DATAA
program_counter_in[11] => program_counter_out.DATAA
program_counter_in[12] => program_counter_out.DATAA
program_counter_in[13] => program_counter_out.DATAA
program_counter_in[14] => program_counter_out.DATAA
program_counter_in[15] => program_counter_out.DATAA
program_counter_in[16] => program_counter_out.DATAA
program_counter_in[17] => program_counter_out.DATAA
program_counter_in[18] => program_counter_out.DATAA
program_counter_in[19] => program_counter_out.DATAA
program_counter_in[20] => program_counter_out.DATAA
program_counter_in[21] => program_counter_out.DATAA
program_counter_in[22] => program_counter_out.DATAA
program_counter_in[23] => program_counter_out.DATAA
program_counter_in[24] => program_counter_out.DATAA
program_counter_in[25] => program_counter_out.DATAA
program_counter_in[26] => program_counter_out.DATAA
program_counter_in[27] => program_counter_out.DATAA
program_counter_in[28] => program_counter_out.DATAA
program_counter_in[29] => program_counter_out.DATAA
program_counter_in[30] => program_counter_out.DATAA
program_counter_in[31] => program_counter_out.DATAA
reg_read_data_1_in[0] => reg_read_data_1_out.DATAA
reg_read_data_1_in[1] => reg_read_data_1_out.DATAA
reg_read_data_1_in[2] => reg_read_data_1_out.DATAA
reg_read_data_1_in[3] => reg_read_data_1_out.DATAA
reg_read_data_1_in[4] => reg_read_data_1_out.DATAA
reg_read_data_1_in[5] => reg_read_data_1_out.DATAA
reg_read_data_1_in[6] => reg_read_data_1_out.DATAA
reg_read_data_1_in[7] => reg_read_data_1_out.DATAA
reg_read_data_1_in[8] => reg_read_data_1_out.DATAA
reg_read_data_1_in[9] => reg_read_data_1_out.DATAA
reg_read_data_1_in[10] => reg_read_data_1_out.DATAA
reg_read_data_1_in[11] => reg_read_data_1_out.DATAA
reg_read_data_1_in[12] => reg_read_data_1_out.DATAA
reg_read_data_1_in[13] => reg_read_data_1_out.DATAA
reg_read_data_1_in[14] => reg_read_data_1_out.DATAA
reg_read_data_1_in[15] => reg_read_data_1_out.DATAA
reg_read_data_1_in[16] => reg_read_data_1_out.DATAA
reg_read_data_1_in[17] => reg_read_data_1_out.DATAA
reg_read_data_1_in[18] => reg_read_data_1_out.DATAA
reg_read_data_1_in[19] => reg_read_data_1_out.DATAA
reg_read_data_1_in[20] => reg_read_data_1_out.DATAA
reg_read_data_1_in[21] => reg_read_data_1_out.DATAA
reg_read_data_1_in[22] => reg_read_data_1_out.DATAA
reg_read_data_1_in[23] => reg_read_data_1_out.DATAA
reg_read_data_1_in[24] => reg_read_data_1_out.DATAA
reg_read_data_1_in[25] => reg_read_data_1_out.DATAA
reg_read_data_1_in[26] => reg_read_data_1_out.DATAA
reg_read_data_1_in[27] => reg_read_data_1_out.DATAA
reg_read_data_1_in[28] => reg_read_data_1_out.DATAA
reg_read_data_1_in[29] => reg_read_data_1_out.DATAA
reg_read_data_1_in[30] => reg_read_data_1_out.DATAA
reg_read_data_1_in[31] => reg_read_data_1_out.DATAA
reg_read_data_2_in[0] => reg_read_data_2_out.DATAA
reg_read_data_2_in[1] => reg_read_data_2_out.DATAA
reg_read_data_2_in[2] => reg_read_data_2_out.DATAA
reg_read_data_2_in[3] => reg_read_data_2_out.DATAA
reg_read_data_2_in[4] => reg_read_data_2_out.DATAA
reg_read_data_2_in[5] => reg_read_data_2_out.DATAA
reg_read_data_2_in[6] => reg_read_data_2_out.DATAA
reg_read_data_2_in[7] => reg_read_data_2_out.DATAA
reg_read_data_2_in[8] => reg_read_data_2_out.DATAA
reg_read_data_2_in[9] => reg_read_data_2_out.DATAA
reg_read_data_2_in[10] => reg_read_data_2_out.DATAA
reg_read_data_2_in[11] => reg_read_data_2_out.DATAA
reg_read_data_2_in[12] => reg_read_data_2_out.DATAA
reg_read_data_2_in[13] => reg_read_data_2_out.DATAA
reg_read_data_2_in[14] => reg_read_data_2_out.DATAA
reg_read_data_2_in[15] => reg_read_data_2_out.DATAA
reg_read_data_2_in[16] => reg_read_data_2_out.DATAA
reg_read_data_2_in[17] => reg_read_data_2_out.DATAA
reg_read_data_2_in[18] => reg_read_data_2_out.DATAA
reg_read_data_2_in[19] => reg_read_data_2_out.DATAA
reg_read_data_2_in[20] => reg_read_data_2_out.DATAA
reg_read_data_2_in[21] => reg_read_data_2_out.DATAA
reg_read_data_2_in[22] => reg_read_data_2_out.DATAA
reg_read_data_2_in[23] => reg_read_data_2_out.DATAA
reg_read_data_2_in[24] => reg_read_data_2_out.DATAA
reg_read_data_2_in[25] => reg_read_data_2_out.DATAA
reg_read_data_2_in[26] => reg_read_data_2_out.DATAA
reg_read_data_2_in[27] => reg_read_data_2_out.DATAA
reg_read_data_2_in[28] => reg_read_data_2_out.DATAA
reg_read_data_2_in[29] => reg_read_data_2_out.DATAA
reg_read_data_2_in[30] => reg_read_data_2_out.DATAA
reg_read_data_2_in[31] => reg_read_data_2_out.DATAA
sign_ext_addr_oset_in[0] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[1] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[2] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[3] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[4] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[5] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[6] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[7] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[8] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[9] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[10] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[11] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[12] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[13] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[14] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[15] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[16] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[17] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[18] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[19] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[20] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[21] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[22] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[23] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[24] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[25] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[26] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[27] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[28] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[29] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[30] => sign_ext_addr_oset_out.DATAA
sign_ext_addr_oset_in[31] => sign_ext_addr_oset_out.DATAA
reg_write_dest_1_in[0] => reg_write_dest_1_out.DATAA
reg_write_dest_1_in[1] => reg_write_dest_1_out.DATAA
reg_write_dest_1_in[2] => reg_write_dest_1_out.DATAA
reg_write_dest_1_in[3] => reg_write_dest_1_out.DATAA
reg_write_dest_1_in[4] => reg_write_dest_1_out.DATAA
reg_write_dest_2_in[0] => reg_write_dest_2_out.DATAA
reg_write_dest_2_in[1] => reg_write_dest_2_out.DATAA
reg_write_dest_2_in[2] => reg_write_dest_2_out.DATAA
reg_write_dest_2_in[3] => reg_write_dest_2_out.DATAA
reg_write_dest_2_in[4] => reg_write_dest_2_out.DATAA
program_counter_out[0] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[1] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[2] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[3] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[4] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[5] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[6] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[7] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[8] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[9] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[10] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[11] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[12] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[13] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[14] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[15] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[16] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[17] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[18] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[19] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[20] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[21] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[22] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[23] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[24] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[25] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[26] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[27] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[28] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[29] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[30] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
program_counter_out[31] <= program_counter_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[0] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[1] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[2] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[3] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[4] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[5] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[6] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[7] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[8] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[9] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[10] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[11] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[12] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[13] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[14] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[15] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[16] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[17] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[18] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[19] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[20] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[21] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[22] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[23] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[24] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[25] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[26] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[27] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[28] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[29] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[30] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1_out[31] <= reg_read_data_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[0] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[1] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[2] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[3] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[4] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[5] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[6] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[7] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[8] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[9] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[10] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[11] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[12] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[13] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[14] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[15] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[16] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[17] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[18] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[19] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[20] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[21] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[22] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[23] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[24] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[25] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[26] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[27] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[28] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[29] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[30] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_2_out[31] <= reg_read_data_2_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[0] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[1] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[2] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[3] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[4] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[5] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[6] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[7] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[8] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[9] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[10] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[11] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[12] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[13] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[14] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[15] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[16] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[17] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[18] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[19] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[20] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[21] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[22] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[23] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[24] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[25] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[26] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[27] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[28] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[29] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[30] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_addr_oset_out[31] <= sign_ext_addr_oset_out.DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest_1_out[0] <= reg_write_dest_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest_1_out[1] <= reg_write_dest_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest_1_out[2] <= reg_write_dest_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest_1_out[3] <= reg_write_dest_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest_1_out[4] <= reg_write_dest_1_out.DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest_2_out[0] <= reg_write_dest_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest_2_out[1] <= reg_write_dest_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest_2_out[2] <= reg_write_dest_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest_2_out[3] <= reg_write_dest_2_out.DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest_2_out[4] <= reg_write_dest_2_out.DB_MAX_OUTPUT_PORT_TYPE
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => program_counter_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_1_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => reg_read_data_2_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => sign_ext_addr_oset_out.OUTPUTSELECT
bubble => reg_write_dest_1_out.OUTPUTSELECT
bubble => reg_write_dest_1_out.OUTPUTSELECT
bubble => reg_write_dest_1_out.OUTPUTSELECT
bubble => reg_write_dest_1_out.OUTPUTSELECT
bubble => reg_write_dest_1_out.OUTPUTSELECT
bubble => reg_write_dest_2_out.OUTPUTSELECT
bubble => reg_write_dest_2_out.OUTPUTSELECT
bubble => reg_write_dest_2_out.OUTPUTSELECT
bubble => reg_write_dest_2_out.OUTPUTSELECT
bubble => reg_write_dest_2_out.OUTPUTSELECT


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_32:program_counter_buffer
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_1
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_32:register_read_data_2
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_32:sign_extended_address_offset
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_1
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|register_5:register_write_destination_2
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|traverse_latch:traverse_latch_buffer
data_in => mux_2_to_1_by_1:input_mux.input_0
data_out <= register_1:data_register.data_out
load => register_1:data_register.load
clr => mux_2_to_1_by_1:input_mux.sel
clk => register_1:data_register.clk


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|traverse_latch:traverse_latch_buffer|mux_2_to_1_by_1:input_mux
input_0 => output.DATAB
input_1 => output.DATAA
sel => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|traverse_latch:traverse_latch_buffer|register_1:data_register
data_in => data_out~reg0.DATAIN
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out~reg0.ENA
clk => data_out~reg0.CLK


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|comparator_5_2:write_dest_11_comparator
inputA[0] => Equal2.IN4
inputA[0] => Equal0.IN4
inputA[1] => Equal2.IN3
inputA[1] => Equal0.IN3
inputA[2] => Equal2.IN2
inputA[2] => Equal0.IN2
inputA[3] => Equal2.IN1
inputA[3] => Equal0.IN1
inputA[4] => Equal2.IN0
inputA[4] => Equal0.IN0
inputB[0] => Equal2.IN9
inputB[0] => Equal1.IN4
inputB[1] => Equal2.IN8
inputB[1] => Equal1.IN3
inputB[2] => Equal2.IN7
inputB[2] => Equal1.IN2
inputB[3] => Equal2.IN6
inputB[3] => Equal1.IN1
inputB[4] => Equal2.IN5
inputB[4] => Equal1.IN0
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|comparator_5_2:write_dest_12_comparator
inputA[0] => Equal2.IN4
inputA[0] => Equal0.IN4
inputA[1] => Equal2.IN3
inputA[1] => Equal0.IN3
inputA[2] => Equal2.IN2
inputA[2] => Equal0.IN2
inputA[3] => Equal2.IN1
inputA[3] => Equal0.IN1
inputA[4] => Equal2.IN0
inputA[4] => Equal0.IN0
inputB[0] => Equal2.IN9
inputB[0] => Equal1.IN4
inputB[1] => Equal2.IN8
inputB[1] => Equal1.IN3
inputB[2] => Equal2.IN7
inputB[2] => Equal1.IN2
inputB[3] => Equal2.IN6
inputB[3] => Equal1.IN1
inputB[4] => Equal2.IN5
inputB[4] => Equal1.IN0
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|comparator_5_2:write_dest_21_comparator
inputA[0] => Equal2.IN4
inputA[0] => Equal0.IN4
inputA[1] => Equal2.IN3
inputA[1] => Equal0.IN3
inputA[2] => Equal2.IN2
inputA[2] => Equal0.IN2
inputA[3] => Equal2.IN1
inputA[3] => Equal0.IN1
inputA[4] => Equal2.IN0
inputA[4] => Equal0.IN0
inputB[0] => Equal2.IN9
inputB[0] => Equal1.IN4
inputB[1] => Equal2.IN8
inputB[1] => Equal1.IN3
inputB[2] => Equal2.IN7
inputB[2] => Equal1.IN2
inputB[3] => Equal2.IN6
inputB[3] => Equal1.IN1
inputB[4] => Equal2.IN5
inputB[4] => Equal1.IN0
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|register_ID_EX_buffer:ID_EX_buffer|comparator_5_2:write_dest_22_comparator
inputA[0] => Equal2.IN4
inputA[0] => Equal0.IN4
inputA[1] => Equal2.IN3
inputA[1] => Equal0.IN3
inputA[2] => Equal2.IN2
inputA[2] => Equal0.IN2
inputA[3] => Equal2.IN1
inputA[3] => Equal0.IN1
inputA[4] => Equal2.IN0
inputA[4] => Equal0.IN0
inputB[0] => Equal2.IN9
inputB[0] => Equal1.IN4
inputB[1] => Equal2.IN8
inputB[1] => Equal1.IN3
inputB[2] => Equal2.IN7
inputB[2] => Equal1.IN2
inputB[3] => Equal2.IN6
inputB[3] => Equal1.IN1
inputB[4] => Equal2.IN5
inputB[4] => Equal1.IN0
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|pipelined_control_box:control_box
instruction_word[0] => ~NO_FANOUT~
instruction_word[1] => ~NO_FANOUT~
instruction_word[2] => ~NO_FANOUT~
instruction_word[3] => ~NO_FANOUT~
instruction_word[4] => ~NO_FANOUT~
instruction_word[5] => ~NO_FANOUT~
instruction_word[6] => ~NO_FANOUT~
instruction_word[7] => ~NO_FANOUT~
instruction_word[8] => ~NO_FANOUT~
instruction_word[9] => ~NO_FANOUT~
instruction_word[10] => ~NO_FANOUT~
instruction_word[11] => ~NO_FANOUT~
instruction_word[12] => ~NO_FANOUT~
instruction_word[13] => ~NO_FANOUT~
instruction_word[14] => ~NO_FANOUT~
instruction_word[15] => ~NO_FANOUT~
instruction_word[16] => ni_read_reg_2[0].DATAIN
instruction_word[17] => ni_read_reg_2[1].DATAIN
instruction_word[18] => ni_read_reg_2[2].DATAIN
instruction_word[19] => ni_read_reg_2[3].DATAIN
instruction_word[20] => ni_read_reg_2[4].DATAIN
instruction_word[21] => ni_read_reg_1[0].DATAIN
instruction_word[22] => ni_read_reg_1[1].DATAIN
instruction_word[23] => ni_read_reg_1[2].DATAIN
instruction_word[24] => ni_read_reg_1[3].DATAIN
instruction_word[25] => ni_read_reg_1[4].DATAIN
instruction_word[26] => Equal0.IN5
instruction_word[26] => Equal1.IN5
instruction_word[27] => Equal0.IN4
instruction_word[27] => Equal1.IN4
instruction_word[28] => Equal0.IN2
instruction_word[28] => Equal1.IN1
instruction_word[29] => Equal0.IN1
instruction_word[29] => Equal1.IN3
instruction_word[30] => Equal0.IN0
instruction_word[30] => Equal1.IN0
instruction_word[31] => Equal0.IN3
instruction_word[31] => Equal1.IN2
flag_zero => ~NO_FANOUT~
ID_EX_flag_reg_haz[0] => read_register_1_haz.IN0
ID_EX_flag_reg_haz[1] => read_register_2_haz.IN0
EX_MEM_flag_reg_haz[0] => read_register_1_haz.IN1
EX_MEM_flag_reg_haz[1] => read_register_2_haz.IN1
MEM_WB_flag_reg_haz[0] => read_register_1_haz.IN1
MEM_WB_flag_reg_haz[1] => read_register_2_haz.IN1
wb_arrive => ~NO_FANOUT~
mem_arrive => ~NO_FANOUT~
ex_arrive => ~NO_FANOUT~
rst => ins_cache_stall.IN1
rst => IF_ID_bubble.DATAIN
ni_read_reg_1[0] <= instruction_word[21].DB_MAX_OUTPUT_PORT_TYPE
ni_read_reg_1[1] <= instruction_word[22].DB_MAX_OUTPUT_PORT_TYPE
ni_read_reg_1[2] <= instruction_word[23].DB_MAX_OUTPUT_PORT_TYPE
ni_read_reg_1[3] <= instruction_word[24].DB_MAX_OUTPUT_PORT_TYPE
ni_read_reg_1[4] <= instruction_word[25].DB_MAX_OUTPUT_PORT_TYPE
ni_read_reg_2[0] <= instruction_word[16].DB_MAX_OUTPUT_PORT_TYPE
ni_read_reg_2[1] <= instruction_word[17].DB_MAX_OUTPUT_PORT_TYPE
ni_read_reg_2[2] <= instruction_word[18].DB_MAX_OUTPUT_PORT_TYPE
ni_read_reg_2[3] <= instruction_word[19].DB_MAX_OUTPUT_PORT_TYPE
ni_read_reg_2[4] <= instruction_word[20].DB_MAX_OUTPUT_PORT_TYPE
alu_reg_dest <= <GND>
alu_src <= alu_src.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= <VCC>
alu_op[2] <= <GND>
mem_jump <= <GND>
mem_branch <= <GND>
mem_read <= <GND>
mem_write <= mem_write.DB_MAX_OUTPUT_PORT_TYPE
wb_regwrite <= wb_regwrite.DB_MAX_OUTPUT_PORT_TYPE
wb_memtoreg <= wb_memtoreg.DB_MAX_OUTPUT_PORT_TYPE
pc_stall <= pc_stall_line.DB_MAX_OUTPUT_PORT_TYPE
ins_cache_stall <= ins_cache_stall.DB_MAX_OUTPUT_PORT_TYPE
IF_ID_bubble <= rst.DB_MAX_OUTPUT_PORT_TYPE
IF_ID_stall <= IF_ID_stall_line.DB_MAX_OUTPUT_PORT_TYPE
ID_EX_bubble <= ID_EX_bubble.DB_MAX_OUTPUT_PORT_TYPE
ID_EX_stall <= <GND>
IF_ID_trav_in <= IF_ID_trav_in.DB_MAX_OUTPUT_PORT_TYPE
ID_EX_trav_in <= ID_EX_trav_in.DB_MAX_OUTPUT_PORT_TYPE
EX_MEM_trav_in <= EX_MEM_trav_in.DB_MAX_OUTPUT_PORT_TYPE
reg_write_trav <= reg_write_trav.DB_MAX_OUTPUT_PORT_TYPE
branch_trav <= <GND>
jump_trav <= <GND>
flag_error <= <GND>


|mips_pipelined|s32addsub_full_adder:EX_breq_adder
input_A[0] => s32addsub_onebit_full_adder:bit_0.inputX
input_A[1] => s32addsub_onebit_full_adder:bit_1.inputX
input_A[2] => s32addsub_onebit_full_adder:bit_2.inputX
input_A[3] => s32addsub_onebit_full_adder:bit_3.inputX
input_A[4] => s32addsub_onebit_full_adder:bit_4.inputX
input_A[5] => s32addsub_onebit_full_adder:bit_5.inputX
input_A[6] => s32addsub_onebit_full_adder:bit_6.inputX
input_A[7] => s32addsub_onebit_full_adder:bit_7.inputX
input_A[8] => s32addsub_onebit_full_adder:bit_8.inputX
input_A[9] => s32addsub_onebit_full_adder:bit_9.inputX
input_A[10] => s32addsub_onebit_full_adder:bit_10.inputX
input_A[11] => s32addsub_onebit_full_adder:bit_11.inputX
input_A[12] => s32addsub_onebit_full_adder:bit_12.inputX
input_A[13] => s32addsub_onebit_full_adder:bit_13.inputX
input_A[14] => s32addsub_onebit_full_adder:bit_14.inputX
input_A[15] => s32addsub_onebit_full_adder:bit_15.inputX
input_A[16] => s32addsub_onebit_full_adder:bit_16.inputX
input_A[17] => s32addsub_onebit_full_adder:bit_17.inputX
input_A[18] => s32addsub_onebit_full_adder:bit_18.inputX
input_A[19] => s32addsub_onebit_full_adder:bit_19.inputX
input_A[20] => s32addsub_onebit_full_adder:bit_20.inputX
input_A[21] => s32addsub_onebit_full_adder:bit_21.inputX
input_A[22] => s32addsub_onebit_full_adder:bit_22.inputX
input_A[23] => s32addsub_onebit_full_adder:bit_23.inputX
input_A[24] => s32addsub_onebit_full_adder:bit_24.inputX
input_A[25] => s32addsub_onebit_full_adder:bit_25.inputX
input_A[26] => s32addsub_onebit_full_adder:bit_26.inputX
input_A[27] => s32addsub_onebit_full_adder:bit_27.inputX
input_A[28] => s32addsub_onebit_full_adder:bit_28.inputX
input_A[29] => s32addsub_onebit_full_adder:bit_29.inputX
input_A[30] => s32addsub_onebit_full_adder:bit_30.inputX
input_A[31] => s32addsub_onebit_full_adder:bit_31.inputX
input_B[0] => s32addsub_onebit_full_adder:bit_0.inputY
input_B[1] => s32addsub_onebit_full_adder:bit_1.inputY
input_B[2] => s32addsub_onebit_full_adder:bit_2.inputY
input_B[3] => s32addsub_onebit_full_adder:bit_3.inputY
input_B[4] => s32addsub_onebit_full_adder:bit_4.inputY
input_B[5] => s32addsub_onebit_full_adder:bit_5.inputY
input_B[6] => s32addsub_onebit_full_adder:bit_6.inputY
input_B[7] => s32addsub_onebit_full_adder:bit_7.inputY
input_B[8] => s32addsub_onebit_full_adder:bit_8.inputY
input_B[9] => s32addsub_onebit_full_adder:bit_9.inputY
input_B[10] => s32addsub_onebit_full_adder:bit_10.inputY
input_B[11] => s32addsub_onebit_full_adder:bit_11.inputY
input_B[12] => s32addsub_onebit_full_adder:bit_12.inputY
input_B[13] => s32addsub_onebit_full_adder:bit_13.inputY
input_B[14] => s32addsub_onebit_full_adder:bit_14.inputY
input_B[15] => s32addsub_onebit_full_adder:bit_15.inputY
input_B[16] => s32addsub_onebit_full_adder:bit_16.inputY
input_B[17] => s32addsub_onebit_full_adder:bit_17.inputY
input_B[18] => s32addsub_onebit_full_adder:bit_18.inputY
input_B[19] => s32addsub_onebit_full_adder:bit_19.inputY
input_B[20] => s32addsub_onebit_full_adder:bit_20.inputY
input_B[21] => s32addsub_onebit_full_adder:bit_21.inputY
input_B[22] => s32addsub_onebit_full_adder:bit_22.inputY
input_B[23] => s32addsub_onebit_full_adder:bit_23.inputY
input_B[24] => s32addsub_onebit_full_adder:bit_24.inputY
input_B[25] => s32addsub_onebit_full_adder:bit_25.inputY
input_B[26] => s32addsub_onebit_full_adder:bit_26.inputY
input_B[27] => s32addsub_onebit_full_adder:bit_27.inputY
input_B[28] => s32addsub_onebit_full_adder:bit_28.inputY
input_B[29] => s32addsub_onebit_full_adder:bit_29.inputY
input_B[30] => s32addsub_onebit_full_adder:bit_30.inputY
input_B[31] => s32addsub_onebit_full_adder:bit_31.inputY
carry_in => s32addsub_onebit_full_adder:bit_0.carry_in
output[0] <= s32addsub_onebit_full_adder:bit_0.bit_out
output[1] <= s32addsub_onebit_full_adder:bit_1.bit_out
output[2] <= s32addsub_onebit_full_adder:bit_2.bit_out
output[3] <= s32addsub_onebit_full_adder:bit_3.bit_out
output[4] <= s32addsub_onebit_full_adder:bit_4.bit_out
output[5] <= s32addsub_onebit_full_adder:bit_5.bit_out
output[6] <= s32addsub_onebit_full_adder:bit_6.bit_out
output[7] <= s32addsub_onebit_full_adder:bit_7.bit_out
output[8] <= s32addsub_onebit_full_adder:bit_8.bit_out
output[9] <= s32addsub_onebit_full_adder:bit_9.bit_out
output[10] <= s32addsub_onebit_full_adder:bit_10.bit_out
output[11] <= s32addsub_onebit_full_adder:bit_11.bit_out
output[12] <= s32addsub_onebit_full_adder:bit_12.bit_out
output[13] <= s32addsub_onebit_full_adder:bit_13.bit_out
output[14] <= s32addsub_onebit_full_adder:bit_14.bit_out
output[15] <= s32addsub_onebit_full_adder:bit_15.bit_out
output[16] <= s32addsub_onebit_full_adder:bit_16.bit_out
output[17] <= s32addsub_onebit_full_adder:bit_17.bit_out
output[18] <= s32addsub_onebit_full_adder:bit_18.bit_out
output[19] <= s32addsub_onebit_full_adder:bit_19.bit_out
output[20] <= s32addsub_onebit_full_adder:bit_20.bit_out
output[21] <= s32addsub_onebit_full_adder:bit_21.bit_out
output[22] <= s32addsub_onebit_full_adder:bit_22.bit_out
output[23] <= s32addsub_onebit_full_adder:bit_23.bit_out
output[24] <= s32addsub_onebit_full_adder:bit_24.bit_out
output[25] <= s32addsub_onebit_full_adder:bit_25.bit_out
output[26] <= s32addsub_onebit_full_adder:bit_26.bit_out
output[27] <= s32addsub_onebit_full_adder:bit_27.bit_out
output[28] <= s32addsub_onebit_full_adder:bit_28.bit_out
output[29] <= s32addsub_onebit_full_adder:bit_29.bit_out
output[30] <= s32addsub_onebit_full_adder:bit_30.bit_out
output[31] <= s32addsub_onebit_full_adder:bit_31.bit_out
carry_out <= s32addsub_onebit_full_adder:bit_31.carry_out


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_0
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_0|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_0|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_0|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_0|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_0|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_1
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_1|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_1|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_1|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_1|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_1|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_2
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_2|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_2|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_2|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_2|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_2|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_3
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_3|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_3|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_3|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_3|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_3|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_4
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_4|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_4|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_4|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_4|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_4|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_5
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_5|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_5|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_5|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_5|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_5|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_6
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_6|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_6|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_6|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_6|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_6|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_7
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_7|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_7|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_7|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_7|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_7|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_8
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_8|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_8|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_8|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_8|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_8|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_9
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_9|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_9|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_9|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_9|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_9|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_10
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_10|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_10|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_10|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_10|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_10|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_11
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_11|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_11|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_11|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_11|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_11|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_12
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_12|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_12|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_12|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_12|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_12|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_13
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_13|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_13|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_13|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_13|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_13|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_14
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_14|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_14|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_14|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_14|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_14|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_15
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_15|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_15|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_15|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_15|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_15|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_16
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_16|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_16|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_16|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_16|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_16|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_17
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_17|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_17|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_17|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_17|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_17|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_18
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_18|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_18|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_18|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_18|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_18|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_19
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_19|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_19|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_19|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_19|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_19|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_20
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_20|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_20|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_20|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_20|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_20|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_21
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_21|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_21|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_21|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_21|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_21|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_22
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_22|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_22|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_22|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_22|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_22|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_23
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_23|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_23|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_23|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_23|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_23|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_24
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_24|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_24|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_24|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_24|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_24|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_25
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_25|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_25|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_25|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_25|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_25|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_26
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_26|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_26|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_26|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_26|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_26|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_27
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_27|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_27|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_27|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_27|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_27|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_28
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_28|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_28|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_28|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_28|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_28|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_29
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_29|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_29|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_29|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_29|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_29|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_30
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_30|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_30|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_30|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_30|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_30|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_31
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_31|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_31|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_31|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_31|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|s32addsub_full_adder:EX_breq_adder|s32addsub_onebit_full_adder:bit_31|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu
input_A[0] => signed_32bit_add_subtract:addsub_unit.input_A[0]
input_A[0] => set_on_less_than:slt_unit.input_A[0]
input_A[0] => and_block:and_unit.input_A[0]
input_A[0] => or_block:or_unit.input_A[0]
input_A[1] => signed_32bit_add_subtract:addsub_unit.input_A[1]
input_A[1] => set_on_less_than:slt_unit.input_A[1]
input_A[1] => and_block:and_unit.input_A[1]
input_A[1] => or_block:or_unit.input_A[1]
input_A[2] => signed_32bit_add_subtract:addsub_unit.input_A[2]
input_A[2] => set_on_less_than:slt_unit.input_A[2]
input_A[2] => and_block:and_unit.input_A[2]
input_A[2] => or_block:or_unit.input_A[2]
input_A[3] => signed_32bit_add_subtract:addsub_unit.input_A[3]
input_A[3] => set_on_less_than:slt_unit.input_A[3]
input_A[3] => and_block:and_unit.input_A[3]
input_A[3] => or_block:or_unit.input_A[3]
input_A[4] => signed_32bit_add_subtract:addsub_unit.input_A[4]
input_A[4] => set_on_less_than:slt_unit.input_A[4]
input_A[4] => and_block:and_unit.input_A[4]
input_A[4] => or_block:or_unit.input_A[4]
input_A[5] => signed_32bit_add_subtract:addsub_unit.input_A[5]
input_A[5] => set_on_less_than:slt_unit.input_A[5]
input_A[5] => and_block:and_unit.input_A[5]
input_A[5] => or_block:or_unit.input_A[5]
input_A[6] => signed_32bit_add_subtract:addsub_unit.input_A[6]
input_A[6] => set_on_less_than:slt_unit.input_A[6]
input_A[6] => and_block:and_unit.input_A[6]
input_A[6] => or_block:or_unit.input_A[6]
input_A[7] => signed_32bit_add_subtract:addsub_unit.input_A[7]
input_A[7] => set_on_less_than:slt_unit.input_A[7]
input_A[7] => and_block:and_unit.input_A[7]
input_A[7] => or_block:or_unit.input_A[7]
input_A[8] => signed_32bit_add_subtract:addsub_unit.input_A[8]
input_A[8] => set_on_less_than:slt_unit.input_A[8]
input_A[8] => and_block:and_unit.input_A[8]
input_A[8] => or_block:or_unit.input_A[8]
input_A[9] => signed_32bit_add_subtract:addsub_unit.input_A[9]
input_A[9] => set_on_less_than:slt_unit.input_A[9]
input_A[9] => and_block:and_unit.input_A[9]
input_A[9] => or_block:or_unit.input_A[9]
input_A[10] => signed_32bit_add_subtract:addsub_unit.input_A[10]
input_A[10] => set_on_less_than:slt_unit.input_A[10]
input_A[10] => and_block:and_unit.input_A[10]
input_A[10] => or_block:or_unit.input_A[10]
input_A[11] => signed_32bit_add_subtract:addsub_unit.input_A[11]
input_A[11] => set_on_less_than:slt_unit.input_A[11]
input_A[11] => and_block:and_unit.input_A[11]
input_A[11] => or_block:or_unit.input_A[11]
input_A[12] => signed_32bit_add_subtract:addsub_unit.input_A[12]
input_A[12] => set_on_less_than:slt_unit.input_A[12]
input_A[12] => and_block:and_unit.input_A[12]
input_A[12] => or_block:or_unit.input_A[12]
input_A[13] => signed_32bit_add_subtract:addsub_unit.input_A[13]
input_A[13] => set_on_less_than:slt_unit.input_A[13]
input_A[13] => and_block:and_unit.input_A[13]
input_A[13] => or_block:or_unit.input_A[13]
input_A[14] => signed_32bit_add_subtract:addsub_unit.input_A[14]
input_A[14] => set_on_less_than:slt_unit.input_A[14]
input_A[14] => and_block:and_unit.input_A[14]
input_A[14] => or_block:or_unit.input_A[14]
input_A[15] => signed_32bit_add_subtract:addsub_unit.input_A[15]
input_A[15] => set_on_less_than:slt_unit.input_A[15]
input_A[15] => and_block:and_unit.input_A[15]
input_A[15] => or_block:or_unit.input_A[15]
input_A[16] => signed_32bit_add_subtract:addsub_unit.input_A[16]
input_A[16] => set_on_less_than:slt_unit.input_A[16]
input_A[16] => and_block:and_unit.input_A[16]
input_A[16] => or_block:or_unit.input_A[16]
input_A[17] => signed_32bit_add_subtract:addsub_unit.input_A[17]
input_A[17] => set_on_less_than:slt_unit.input_A[17]
input_A[17] => and_block:and_unit.input_A[17]
input_A[17] => or_block:or_unit.input_A[17]
input_A[18] => signed_32bit_add_subtract:addsub_unit.input_A[18]
input_A[18] => set_on_less_than:slt_unit.input_A[18]
input_A[18] => and_block:and_unit.input_A[18]
input_A[18] => or_block:or_unit.input_A[18]
input_A[19] => signed_32bit_add_subtract:addsub_unit.input_A[19]
input_A[19] => set_on_less_than:slt_unit.input_A[19]
input_A[19] => and_block:and_unit.input_A[19]
input_A[19] => or_block:or_unit.input_A[19]
input_A[20] => signed_32bit_add_subtract:addsub_unit.input_A[20]
input_A[20] => set_on_less_than:slt_unit.input_A[20]
input_A[20] => and_block:and_unit.input_A[20]
input_A[20] => or_block:or_unit.input_A[20]
input_A[21] => signed_32bit_add_subtract:addsub_unit.input_A[21]
input_A[21] => set_on_less_than:slt_unit.input_A[21]
input_A[21] => and_block:and_unit.input_A[21]
input_A[21] => or_block:or_unit.input_A[21]
input_A[22] => signed_32bit_add_subtract:addsub_unit.input_A[22]
input_A[22] => set_on_less_than:slt_unit.input_A[22]
input_A[22] => and_block:and_unit.input_A[22]
input_A[22] => or_block:or_unit.input_A[22]
input_A[23] => signed_32bit_add_subtract:addsub_unit.input_A[23]
input_A[23] => set_on_less_than:slt_unit.input_A[23]
input_A[23] => and_block:and_unit.input_A[23]
input_A[23] => or_block:or_unit.input_A[23]
input_A[24] => signed_32bit_add_subtract:addsub_unit.input_A[24]
input_A[24] => set_on_less_than:slt_unit.input_A[24]
input_A[24] => and_block:and_unit.input_A[24]
input_A[24] => or_block:or_unit.input_A[24]
input_A[25] => signed_32bit_add_subtract:addsub_unit.input_A[25]
input_A[25] => set_on_less_than:slt_unit.input_A[25]
input_A[25] => and_block:and_unit.input_A[25]
input_A[25] => or_block:or_unit.input_A[25]
input_A[26] => signed_32bit_add_subtract:addsub_unit.input_A[26]
input_A[26] => set_on_less_than:slt_unit.input_A[26]
input_A[26] => and_block:and_unit.input_A[26]
input_A[26] => or_block:or_unit.input_A[26]
input_A[27] => signed_32bit_add_subtract:addsub_unit.input_A[27]
input_A[27] => set_on_less_than:slt_unit.input_A[27]
input_A[27] => and_block:and_unit.input_A[27]
input_A[27] => or_block:or_unit.input_A[27]
input_A[28] => signed_32bit_add_subtract:addsub_unit.input_A[28]
input_A[28] => set_on_less_than:slt_unit.input_A[28]
input_A[28] => and_block:and_unit.input_A[28]
input_A[28] => or_block:or_unit.input_A[28]
input_A[29] => signed_32bit_add_subtract:addsub_unit.input_A[29]
input_A[29] => set_on_less_than:slt_unit.input_A[29]
input_A[29] => and_block:and_unit.input_A[29]
input_A[29] => or_block:or_unit.input_A[29]
input_A[30] => signed_32bit_add_subtract:addsub_unit.input_A[30]
input_A[30] => set_on_less_than:slt_unit.input_A[30]
input_A[30] => and_block:and_unit.input_A[30]
input_A[30] => or_block:or_unit.input_A[30]
input_A[31] => signed_32bit_add_subtract:addsub_unit.input_A[31]
input_A[31] => set_on_less_than:slt_unit.input_A[31]
input_A[31] => and_block:and_unit.input_A[31]
input_A[31] => or_block:or_unit.input_A[31]
input_B[0] => signed_32bit_add_subtract:addsub_unit.input_B[0]
input_B[0] => set_on_less_than:slt_unit.input_B[0]
input_B[0] => and_block:and_unit.input_B[0]
input_B[0] => or_block:or_unit.input_B[0]
input_B[1] => signed_32bit_add_subtract:addsub_unit.input_B[1]
input_B[1] => set_on_less_than:slt_unit.input_B[1]
input_B[1] => and_block:and_unit.input_B[1]
input_B[1] => or_block:or_unit.input_B[1]
input_B[2] => signed_32bit_add_subtract:addsub_unit.input_B[2]
input_B[2] => set_on_less_than:slt_unit.input_B[2]
input_B[2] => and_block:and_unit.input_B[2]
input_B[2] => or_block:or_unit.input_B[2]
input_B[3] => signed_32bit_add_subtract:addsub_unit.input_B[3]
input_B[3] => set_on_less_than:slt_unit.input_B[3]
input_B[3] => and_block:and_unit.input_B[3]
input_B[3] => or_block:or_unit.input_B[3]
input_B[4] => signed_32bit_add_subtract:addsub_unit.input_B[4]
input_B[4] => set_on_less_than:slt_unit.input_B[4]
input_B[4] => and_block:and_unit.input_B[4]
input_B[4] => or_block:or_unit.input_B[4]
input_B[5] => signed_32bit_add_subtract:addsub_unit.input_B[5]
input_B[5] => set_on_less_than:slt_unit.input_B[5]
input_B[5] => and_block:and_unit.input_B[5]
input_B[5] => or_block:or_unit.input_B[5]
input_B[6] => signed_32bit_add_subtract:addsub_unit.input_B[6]
input_B[6] => set_on_less_than:slt_unit.input_B[6]
input_B[6] => and_block:and_unit.input_B[6]
input_B[6] => or_block:or_unit.input_B[6]
input_B[7] => signed_32bit_add_subtract:addsub_unit.input_B[7]
input_B[7] => set_on_less_than:slt_unit.input_B[7]
input_B[7] => and_block:and_unit.input_B[7]
input_B[7] => or_block:or_unit.input_B[7]
input_B[8] => signed_32bit_add_subtract:addsub_unit.input_B[8]
input_B[8] => set_on_less_than:slt_unit.input_B[8]
input_B[8] => and_block:and_unit.input_B[8]
input_B[8] => or_block:or_unit.input_B[8]
input_B[9] => signed_32bit_add_subtract:addsub_unit.input_B[9]
input_B[9] => set_on_less_than:slt_unit.input_B[9]
input_B[9] => and_block:and_unit.input_B[9]
input_B[9] => or_block:or_unit.input_B[9]
input_B[10] => signed_32bit_add_subtract:addsub_unit.input_B[10]
input_B[10] => set_on_less_than:slt_unit.input_B[10]
input_B[10] => and_block:and_unit.input_B[10]
input_B[10] => or_block:or_unit.input_B[10]
input_B[11] => signed_32bit_add_subtract:addsub_unit.input_B[11]
input_B[11] => set_on_less_than:slt_unit.input_B[11]
input_B[11] => and_block:and_unit.input_B[11]
input_B[11] => or_block:or_unit.input_B[11]
input_B[12] => signed_32bit_add_subtract:addsub_unit.input_B[12]
input_B[12] => set_on_less_than:slt_unit.input_B[12]
input_B[12] => and_block:and_unit.input_B[12]
input_B[12] => or_block:or_unit.input_B[12]
input_B[13] => signed_32bit_add_subtract:addsub_unit.input_B[13]
input_B[13] => set_on_less_than:slt_unit.input_B[13]
input_B[13] => and_block:and_unit.input_B[13]
input_B[13] => or_block:or_unit.input_B[13]
input_B[14] => signed_32bit_add_subtract:addsub_unit.input_B[14]
input_B[14] => set_on_less_than:slt_unit.input_B[14]
input_B[14] => and_block:and_unit.input_B[14]
input_B[14] => or_block:or_unit.input_B[14]
input_B[15] => signed_32bit_add_subtract:addsub_unit.input_B[15]
input_B[15] => set_on_less_than:slt_unit.input_B[15]
input_B[15] => and_block:and_unit.input_B[15]
input_B[15] => or_block:or_unit.input_B[15]
input_B[16] => signed_32bit_add_subtract:addsub_unit.input_B[16]
input_B[16] => set_on_less_than:slt_unit.input_B[16]
input_B[16] => and_block:and_unit.input_B[16]
input_B[16] => or_block:or_unit.input_B[16]
input_B[17] => signed_32bit_add_subtract:addsub_unit.input_B[17]
input_B[17] => set_on_less_than:slt_unit.input_B[17]
input_B[17] => and_block:and_unit.input_B[17]
input_B[17] => or_block:or_unit.input_B[17]
input_B[18] => signed_32bit_add_subtract:addsub_unit.input_B[18]
input_B[18] => set_on_less_than:slt_unit.input_B[18]
input_B[18] => and_block:and_unit.input_B[18]
input_B[18] => or_block:or_unit.input_B[18]
input_B[19] => signed_32bit_add_subtract:addsub_unit.input_B[19]
input_B[19] => set_on_less_than:slt_unit.input_B[19]
input_B[19] => and_block:and_unit.input_B[19]
input_B[19] => or_block:or_unit.input_B[19]
input_B[20] => signed_32bit_add_subtract:addsub_unit.input_B[20]
input_B[20] => set_on_less_than:slt_unit.input_B[20]
input_B[20] => and_block:and_unit.input_B[20]
input_B[20] => or_block:or_unit.input_B[20]
input_B[21] => signed_32bit_add_subtract:addsub_unit.input_B[21]
input_B[21] => set_on_less_than:slt_unit.input_B[21]
input_B[21] => and_block:and_unit.input_B[21]
input_B[21] => or_block:or_unit.input_B[21]
input_B[22] => signed_32bit_add_subtract:addsub_unit.input_B[22]
input_B[22] => set_on_less_than:slt_unit.input_B[22]
input_B[22] => and_block:and_unit.input_B[22]
input_B[22] => or_block:or_unit.input_B[22]
input_B[23] => signed_32bit_add_subtract:addsub_unit.input_B[23]
input_B[23] => set_on_less_than:slt_unit.input_B[23]
input_B[23] => and_block:and_unit.input_B[23]
input_B[23] => or_block:or_unit.input_B[23]
input_B[24] => signed_32bit_add_subtract:addsub_unit.input_B[24]
input_B[24] => set_on_less_than:slt_unit.input_B[24]
input_B[24] => and_block:and_unit.input_B[24]
input_B[24] => or_block:or_unit.input_B[24]
input_B[25] => signed_32bit_add_subtract:addsub_unit.input_B[25]
input_B[25] => set_on_less_than:slt_unit.input_B[25]
input_B[25] => and_block:and_unit.input_B[25]
input_B[25] => or_block:or_unit.input_B[25]
input_B[26] => signed_32bit_add_subtract:addsub_unit.input_B[26]
input_B[26] => set_on_less_than:slt_unit.input_B[26]
input_B[26] => and_block:and_unit.input_B[26]
input_B[26] => or_block:or_unit.input_B[26]
input_B[27] => signed_32bit_add_subtract:addsub_unit.input_B[27]
input_B[27] => set_on_less_than:slt_unit.input_B[27]
input_B[27] => and_block:and_unit.input_B[27]
input_B[27] => or_block:or_unit.input_B[27]
input_B[28] => signed_32bit_add_subtract:addsub_unit.input_B[28]
input_B[28] => set_on_less_than:slt_unit.input_B[28]
input_B[28] => and_block:and_unit.input_B[28]
input_B[28] => or_block:or_unit.input_B[28]
input_B[29] => signed_32bit_add_subtract:addsub_unit.input_B[29]
input_B[29] => set_on_less_than:slt_unit.input_B[29]
input_B[29] => and_block:and_unit.input_B[29]
input_B[29] => or_block:or_unit.input_B[29]
input_B[30] => signed_32bit_add_subtract:addsub_unit.input_B[30]
input_B[30] => set_on_less_than:slt_unit.input_B[30]
input_B[30] => and_block:and_unit.input_B[30]
input_B[30] => or_block:or_unit.input_B[30]
input_B[31] => signed_32bit_add_subtract:addsub_unit.input_B[31]
input_B[31] => set_on_less_than:slt_unit.input_B[31]
input_B[31] => and_block:and_unit.input_B[31]
input_B[31] => or_block:or_unit.input_B[31]
aluop[0] => func_mux:func_mux_unit.aluop[0]
aluop[1] => func_mux:func_mux_unit.aluop[1]
aluop[2] => func_mux:func_mux_unit.aluop[2]
aluop[2] => signed_32bit_add_subtract:addsub_unit.ctrl_line
output[0] <= func_mux:func_mux_unit.output[0]
output[1] <= func_mux:func_mux_unit.output[1]
output[2] <= func_mux:func_mux_unit.output[2]
output[3] <= func_mux:func_mux_unit.output[3]
output[4] <= func_mux:func_mux_unit.output[4]
output[5] <= func_mux:func_mux_unit.output[5]
output[6] <= func_mux:func_mux_unit.output[6]
output[7] <= func_mux:func_mux_unit.output[7]
output[8] <= func_mux:func_mux_unit.output[8]
output[9] <= func_mux:func_mux_unit.output[9]
output[10] <= func_mux:func_mux_unit.output[10]
output[11] <= func_mux:func_mux_unit.output[11]
output[12] <= func_mux:func_mux_unit.output[12]
output[13] <= func_mux:func_mux_unit.output[13]
output[14] <= func_mux:func_mux_unit.output[14]
output[15] <= func_mux:func_mux_unit.output[15]
output[16] <= func_mux:func_mux_unit.output[16]
output[17] <= func_mux:func_mux_unit.output[17]
output[18] <= func_mux:func_mux_unit.output[18]
output[19] <= func_mux:func_mux_unit.output[19]
output[20] <= func_mux:func_mux_unit.output[20]
output[21] <= func_mux:func_mux_unit.output[21]
output[22] <= func_mux:func_mux_unit.output[22]
output[23] <= func_mux:func_mux_unit.output[23]
output[24] <= func_mux:func_mux_unit.output[24]
output[25] <= func_mux:func_mux_unit.output[25]
output[26] <= func_mux:func_mux_unit.output[26]
output[27] <= func_mux:func_mux_unit.output[27]
output[28] <= func_mux:func_mux_unit.output[28]
output[29] <= func_mux:func_mux_unit.output[29]
output[30] <= func_mux:func_mux_unit.output[30]
output[31] <= func_mux:func_mux_unit.output[31]
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
unsigned_overflow <= signed_32bit_add_subtract:addsub_unit.unsigned_overflow
signed_overflow <= signed_32bit_add_subtract:addsub_unit.signed_overflow


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit
input_A[0] => s32addsub_full_adder:addder.input_A[0]
input_A[1] => s32addsub_full_adder:addder.input_A[1]
input_A[2] => s32addsub_full_adder:addder.input_A[2]
input_A[3] => s32addsub_full_adder:addder.input_A[3]
input_A[4] => s32addsub_full_adder:addder.input_A[4]
input_A[5] => s32addsub_full_adder:addder.input_A[5]
input_A[6] => s32addsub_full_adder:addder.input_A[6]
input_A[7] => s32addsub_full_adder:addder.input_A[7]
input_A[8] => s32addsub_full_adder:addder.input_A[8]
input_A[9] => s32addsub_full_adder:addder.input_A[9]
input_A[10] => s32addsub_full_adder:addder.input_A[10]
input_A[11] => s32addsub_full_adder:addder.input_A[11]
input_A[12] => s32addsub_full_adder:addder.input_A[12]
input_A[13] => s32addsub_full_adder:addder.input_A[13]
input_A[14] => s32addsub_full_adder:addder.input_A[14]
input_A[15] => s32addsub_full_adder:addder.input_A[15]
input_A[16] => s32addsub_full_adder:addder.input_A[16]
input_A[17] => s32addsub_full_adder:addder.input_A[17]
input_A[18] => s32addsub_full_adder:addder.input_A[18]
input_A[19] => s32addsub_full_adder:addder.input_A[19]
input_A[20] => s32addsub_full_adder:addder.input_A[20]
input_A[21] => s32addsub_full_adder:addder.input_A[21]
input_A[22] => s32addsub_full_adder:addder.input_A[22]
input_A[23] => s32addsub_full_adder:addder.input_A[23]
input_A[24] => s32addsub_full_adder:addder.input_A[24]
input_A[25] => s32addsub_full_adder:addder.input_A[25]
input_A[26] => s32addsub_full_adder:addder.input_A[26]
input_A[27] => s32addsub_full_adder:addder.input_A[27]
input_A[28] => s32addsub_full_adder:addder.input_A[28]
input_A[29] => s32addsub_full_adder:addder.input_A[29]
input_A[30] => s32addsub_full_adder:addder.input_A[30]
input_A[31] => s32addsub_signed_overflow_detect:signed_of_det.sign_bit_A
input_A[31] => s32addsub_full_adder:addder.input_A[31]
input_B[0] => s32addsub_subtraction_invertors:sub_inv.input[0]
input_B[1] => s32addsub_subtraction_invertors:sub_inv.input[1]
input_B[2] => s32addsub_subtraction_invertors:sub_inv.input[2]
input_B[3] => s32addsub_subtraction_invertors:sub_inv.input[3]
input_B[4] => s32addsub_subtraction_invertors:sub_inv.input[4]
input_B[5] => s32addsub_subtraction_invertors:sub_inv.input[5]
input_B[6] => s32addsub_subtraction_invertors:sub_inv.input[6]
input_B[7] => s32addsub_subtraction_invertors:sub_inv.input[7]
input_B[8] => s32addsub_subtraction_invertors:sub_inv.input[8]
input_B[9] => s32addsub_subtraction_invertors:sub_inv.input[9]
input_B[10] => s32addsub_subtraction_invertors:sub_inv.input[10]
input_B[11] => s32addsub_subtraction_invertors:sub_inv.input[11]
input_B[12] => s32addsub_subtraction_invertors:sub_inv.input[12]
input_B[13] => s32addsub_subtraction_invertors:sub_inv.input[13]
input_B[14] => s32addsub_subtraction_invertors:sub_inv.input[14]
input_B[15] => s32addsub_subtraction_invertors:sub_inv.input[15]
input_B[16] => s32addsub_subtraction_invertors:sub_inv.input[16]
input_B[17] => s32addsub_subtraction_invertors:sub_inv.input[17]
input_B[18] => s32addsub_subtraction_invertors:sub_inv.input[18]
input_B[19] => s32addsub_subtraction_invertors:sub_inv.input[19]
input_B[20] => s32addsub_subtraction_invertors:sub_inv.input[20]
input_B[21] => s32addsub_subtraction_invertors:sub_inv.input[21]
input_B[22] => s32addsub_subtraction_invertors:sub_inv.input[22]
input_B[23] => s32addsub_subtraction_invertors:sub_inv.input[23]
input_B[24] => s32addsub_subtraction_invertors:sub_inv.input[24]
input_B[25] => s32addsub_subtraction_invertors:sub_inv.input[25]
input_B[26] => s32addsub_subtraction_invertors:sub_inv.input[26]
input_B[27] => s32addsub_subtraction_invertors:sub_inv.input[27]
input_B[28] => s32addsub_subtraction_invertors:sub_inv.input[28]
input_B[29] => s32addsub_subtraction_invertors:sub_inv.input[29]
input_B[30] => s32addsub_subtraction_invertors:sub_inv.input[30]
input_B[31] => s32addsub_subtraction_invertors:sub_inv.input[31]
ctrl_line => s32addsub_subtraction_invertors:sub_inv.ctrl_line
ctrl_line => s32addsub_full_adder:addder.carry_in
ctrl_line => s32addsub_unsigned_overflow_detect:usigned_of_det.ctrl_line
output[0] <= s32addsub_full_adder:addder.output[0]
output[1] <= s32addsub_full_adder:addder.output[1]
output[2] <= s32addsub_full_adder:addder.output[2]
output[3] <= s32addsub_full_adder:addder.output[3]
output[4] <= s32addsub_full_adder:addder.output[4]
output[5] <= s32addsub_full_adder:addder.output[5]
output[6] <= s32addsub_full_adder:addder.output[6]
output[7] <= s32addsub_full_adder:addder.output[7]
output[8] <= s32addsub_full_adder:addder.output[8]
output[9] <= s32addsub_full_adder:addder.output[9]
output[10] <= s32addsub_full_adder:addder.output[10]
output[11] <= s32addsub_full_adder:addder.output[11]
output[12] <= s32addsub_full_adder:addder.output[12]
output[13] <= s32addsub_full_adder:addder.output[13]
output[14] <= s32addsub_full_adder:addder.output[14]
output[15] <= s32addsub_full_adder:addder.output[15]
output[16] <= s32addsub_full_adder:addder.output[16]
output[17] <= s32addsub_full_adder:addder.output[17]
output[18] <= s32addsub_full_adder:addder.output[18]
output[19] <= s32addsub_full_adder:addder.output[19]
output[20] <= s32addsub_full_adder:addder.output[20]
output[21] <= s32addsub_full_adder:addder.output[21]
output[22] <= s32addsub_full_adder:addder.output[22]
output[23] <= s32addsub_full_adder:addder.output[23]
output[24] <= s32addsub_full_adder:addder.output[24]
output[25] <= s32addsub_full_adder:addder.output[25]
output[26] <= s32addsub_full_adder:addder.output[26]
output[27] <= s32addsub_full_adder:addder.output[27]
output[28] <= s32addsub_full_adder:addder.output[28]
output[29] <= s32addsub_full_adder:addder.output[29]
output[30] <= s32addsub_full_adder:addder.output[30]
output[31] <= s32addsub_full_adder:addder.output[31]
unsigned_overflow <= s32addsub_unsigned_overflow_detect:usigned_of_det.flag_out
signed_overflow <= s32addsub_signed_overflow_detect:signed_of_det.flag_out


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_subtraction_invertors:sub_inv
input[0] => output.IN0
input[1] => output.IN0
input[2] => output.IN0
input[3] => output.IN0
input[4] => output.IN0
input[5] => output.IN0
input[6] => output.IN0
input[7] => output.IN0
input[8] => output.IN0
input[9] => output.IN0
input[10] => output.IN0
input[11] => output.IN0
input[12] => output.IN0
input[13] => output.IN0
input[14] => output.IN0
input[15] => output.IN0
input[16] => output.IN0
input[17] => output.IN0
input[18] => output.IN0
input[19] => output.IN0
input[20] => output.IN0
input[21] => output.IN0
input[22] => output.IN0
input[23] => output.IN0
input[24] => output.IN0
input[25] => output.IN0
input[26] => output.IN0
input[27] => output.IN0
input[28] => output.IN0
input[29] => output.IN0
input[30] => output.IN0
input[31] => output.IN0
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
ctrl_line => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder
input_A[0] => s32addsub_onebit_full_adder:bit_0.inputX
input_A[1] => s32addsub_onebit_full_adder:bit_1.inputX
input_A[2] => s32addsub_onebit_full_adder:bit_2.inputX
input_A[3] => s32addsub_onebit_full_adder:bit_3.inputX
input_A[4] => s32addsub_onebit_full_adder:bit_4.inputX
input_A[5] => s32addsub_onebit_full_adder:bit_5.inputX
input_A[6] => s32addsub_onebit_full_adder:bit_6.inputX
input_A[7] => s32addsub_onebit_full_adder:bit_7.inputX
input_A[8] => s32addsub_onebit_full_adder:bit_8.inputX
input_A[9] => s32addsub_onebit_full_adder:bit_9.inputX
input_A[10] => s32addsub_onebit_full_adder:bit_10.inputX
input_A[11] => s32addsub_onebit_full_adder:bit_11.inputX
input_A[12] => s32addsub_onebit_full_adder:bit_12.inputX
input_A[13] => s32addsub_onebit_full_adder:bit_13.inputX
input_A[14] => s32addsub_onebit_full_adder:bit_14.inputX
input_A[15] => s32addsub_onebit_full_adder:bit_15.inputX
input_A[16] => s32addsub_onebit_full_adder:bit_16.inputX
input_A[17] => s32addsub_onebit_full_adder:bit_17.inputX
input_A[18] => s32addsub_onebit_full_adder:bit_18.inputX
input_A[19] => s32addsub_onebit_full_adder:bit_19.inputX
input_A[20] => s32addsub_onebit_full_adder:bit_20.inputX
input_A[21] => s32addsub_onebit_full_adder:bit_21.inputX
input_A[22] => s32addsub_onebit_full_adder:bit_22.inputX
input_A[23] => s32addsub_onebit_full_adder:bit_23.inputX
input_A[24] => s32addsub_onebit_full_adder:bit_24.inputX
input_A[25] => s32addsub_onebit_full_adder:bit_25.inputX
input_A[26] => s32addsub_onebit_full_adder:bit_26.inputX
input_A[27] => s32addsub_onebit_full_adder:bit_27.inputX
input_A[28] => s32addsub_onebit_full_adder:bit_28.inputX
input_A[29] => s32addsub_onebit_full_adder:bit_29.inputX
input_A[30] => s32addsub_onebit_full_adder:bit_30.inputX
input_A[31] => s32addsub_onebit_full_adder:bit_31.inputX
input_B[0] => s32addsub_onebit_full_adder:bit_0.inputY
input_B[1] => s32addsub_onebit_full_adder:bit_1.inputY
input_B[2] => s32addsub_onebit_full_adder:bit_2.inputY
input_B[3] => s32addsub_onebit_full_adder:bit_3.inputY
input_B[4] => s32addsub_onebit_full_adder:bit_4.inputY
input_B[5] => s32addsub_onebit_full_adder:bit_5.inputY
input_B[6] => s32addsub_onebit_full_adder:bit_6.inputY
input_B[7] => s32addsub_onebit_full_adder:bit_7.inputY
input_B[8] => s32addsub_onebit_full_adder:bit_8.inputY
input_B[9] => s32addsub_onebit_full_adder:bit_9.inputY
input_B[10] => s32addsub_onebit_full_adder:bit_10.inputY
input_B[11] => s32addsub_onebit_full_adder:bit_11.inputY
input_B[12] => s32addsub_onebit_full_adder:bit_12.inputY
input_B[13] => s32addsub_onebit_full_adder:bit_13.inputY
input_B[14] => s32addsub_onebit_full_adder:bit_14.inputY
input_B[15] => s32addsub_onebit_full_adder:bit_15.inputY
input_B[16] => s32addsub_onebit_full_adder:bit_16.inputY
input_B[17] => s32addsub_onebit_full_adder:bit_17.inputY
input_B[18] => s32addsub_onebit_full_adder:bit_18.inputY
input_B[19] => s32addsub_onebit_full_adder:bit_19.inputY
input_B[20] => s32addsub_onebit_full_adder:bit_20.inputY
input_B[21] => s32addsub_onebit_full_adder:bit_21.inputY
input_B[22] => s32addsub_onebit_full_adder:bit_22.inputY
input_B[23] => s32addsub_onebit_full_adder:bit_23.inputY
input_B[24] => s32addsub_onebit_full_adder:bit_24.inputY
input_B[25] => s32addsub_onebit_full_adder:bit_25.inputY
input_B[26] => s32addsub_onebit_full_adder:bit_26.inputY
input_B[27] => s32addsub_onebit_full_adder:bit_27.inputY
input_B[28] => s32addsub_onebit_full_adder:bit_28.inputY
input_B[29] => s32addsub_onebit_full_adder:bit_29.inputY
input_B[30] => s32addsub_onebit_full_adder:bit_30.inputY
input_B[31] => s32addsub_onebit_full_adder:bit_31.inputY
carry_in => s32addsub_onebit_full_adder:bit_0.carry_in
output[0] <= s32addsub_onebit_full_adder:bit_0.bit_out
output[1] <= s32addsub_onebit_full_adder:bit_1.bit_out
output[2] <= s32addsub_onebit_full_adder:bit_2.bit_out
output[3] <= s32addsub_onebit_full_adder:bit_3.bit_out
output[4] <= s32addsub_onebit_full_adder:bit_4.bit_out
output[5] <= s32addsub_onebit_full_adder:bit_5.bit_out
output[6] <= s32addsub_onebit_full_adder:bit_6.bit_out
output[7] <= s32addsub_onebit_full_adder:bit_7.bit_out
output[8] <= s32addsub_onebit_full_adder:bit_8.bit_out
output[9] <= s32addsub_onebit_full_adder:bit_9.bit_out
output[10] <= s32addsub_onebit_full_adder:bit_10.bit_out
output[11] <= s32addsub_onebit_full_adder:bit_11.bit_out
output[12] <= s32addsub_onebit_full_adder:bit_12.bit_out
output[13] <= s32addsub_onebit_full_adder:bit_13.bit_out
output[14] <= s32addsub_onebit_full_adder:bit_14.bit_out
output[15] <= s32addsub_onebit_full_adder:bit_15.bit_out
output[16] <= s32addsub_onebit_full_adder:bit_16.bit_out
output[17] <= s32addsub_onebit_full_adder:bit_17.bit_out
output[18] <= s32addsub_onebit_full_adder:bit_18.bit_out
output[19] <= s32addsub_onebit_full_adder:bit_19.bit_out
output[20] <= s32addsub_onebit_full_adder:bit_20.bit_out
output[21] <= s32addsub_onebit_full_adder:bit_21.bit_out
output[22] <= s32addsub_onebit_full_adder:bit_22.bit_out
output[23] <= s32addsub_onebit_full_adder:bit_23.bit_out
output[24] <= s32addsub_onebit_full_adder:bit_24.bit_out
output[25] <= s32addsub_onebit_full_adder:bit_25.bit_out
output[26] <= s32addsub_onebit_full_adder:bit_26.bit_out
output[27] <= s32addsub_onebit_full_adder:bit_27.bit_out
output[28] <= s32addsub_onebit_full_adder:bit_28.bit_out
output[29] <= s32addsub_onebit_full_adder:bit_29.bit_out
output[30] <= s32addsub_onebit_full_adder:bit_30.bit_out
output[31] <= s32addsub_onebit_full_adder:bit_31.bit_out
carry_out <= s32addsub_onebit_full_adder:bit_31.carry_out


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_0
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_0|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_0|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_0|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_0|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_0|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_1|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_2
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_2|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_2|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_2|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_2|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_2|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_3|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_4|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_5
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_5|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_5|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_5|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_5|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_5|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_6|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_7|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_8
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_8|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_8|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_8|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_8|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_8|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_9|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_10|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_11
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_11|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_11|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_11|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_11|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_11|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_12|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_13|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_14
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_14|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_14|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_14|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_14|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_14|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_15|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_16|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_17
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_17|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_17|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_17|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_17|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_17|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_18|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_19|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_20
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_20|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_20|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_20|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_20|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_20|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_21|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_22|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_23
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_23|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_23|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_23|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_23|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_23|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_24|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_25|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_26
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_26|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_26|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_26|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_26|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_26|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_27|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_28
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_28|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_28|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_28|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_28|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_28|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_29
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_29|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_29|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_29|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_29|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_29|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_30
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_30|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_30|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_30|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_30|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_30|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_31
inputX => XOR_gate:xor_1.inputA
inputX => AND_gate:and_1.inputA
inputY => XOR_gate:xor_1.inputB
inputY => AND_gate:and_1.inputB
carry_in => XOR_gate:xor_2.inputB
carry_in => AND_gate:and_2.inputB
carry_out <= OR_gate:or_1.output
bit_out <= XOR_gate:xor_2.output


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_31|XOR_gate:xor_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_31|XOR_gate:xor_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_31|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_31|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_full_adder:addder|s32addsub_onebit_full_adder:bit_31|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_signed_overflow_detect:signed_of_det
sign_bit_A => signed_overflow_A.IN0
sign_bit_A => signed_overflow_B.IN0
sign_bit_B => signed_overflow_A.IN1
sign_bit_B => signed_overflow_B.IN1
sign_bit_out => signed_overflow_B.IN1
sign_bit_out => signed_overflow_A.IN1
flag_out <= flag_out.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|signed_32bit_add_subtract:addsub_unit|s32addsub_unsigned_overflow_detect:usigned_of_det
ctrl_line => sub_unsigned_overflow.IN0
ctrl_line => add_unsigned_overflow.IN0
carry_out => add_unsigned_overflow.IN1
carry_out => sub_unsigned_overflow.IN1
flag_out <= flag_out.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|set_on_less_than:slt_unit
input_A[0] => LessThan0.IN32
input_A[1] => LessThan0.IN31
input_A[2] => LessThan0.IN30
input_A[3] => LessThan0.IN29
input_A[4] => LessThan0.IN28
input_A[5] => LessThan0.IN27
input_A[6] => LessThan0.IN26
input_A[7] => LessThan0.IN25
input_A[8] => LessThan0.IN24
input_A[9] => LessThan0.IN23
input_A[10] => LessThan0.IN22
input_A[11] => LessThan0.IN21
input_A[12] => LessThan0.IN20
input_A[13] => LessThan0.IN19
input_A[14] => LessThan0.IN18
input_A[15] => LessThan0.IN17
input_A[16] => LessThan0.IN16
input_A[17] => LessThan0.IN15
input_A[18] => LessThan0.IN14
input_A[19] => LessThan0.IN13
input_A[20] => LessThan0.IN12
input_A[21] => LessThan0.IN11
input_A[22] => LessThan0.IN10
input_A[23] => LessThan0.IN9
input_A[24] => LessThan0.IN8
input_A[25] => LessThan0.IN7
input_A[26] => LessThan0.IN6
input_A[27] => LessThan0.IN5
input_A[28] => LessThan0.IN4
input_A[29] => LessThan0.IN3
input_A[30] => LessThan0.IN2
input_A[31] => LessThan0.IN1
input_B[0] => LessThan0.IN64
input_B[1] => LessThan0.IN63
input_B[2] => LessThan0.IN62
input_B[3] => LessThan0.IN61
input_B[4] => LessThan0.IN60
input_B[5] => LessThan0.IN59
input_B[6] => LessThan0.IN58
input_B[7] => LessThan0.IN57
input_B[8] => LessThan0.IN56
input_B[9] => LessThan0.IN55
input_B[10] => LessThan0.IN54
input_B[11] => LessThan0.IN53
input_B[12] => LessThan0.IN52
input_B[13] => LessThan0.IN51
input_B[14] => LessThan0.IN50
input_B[15] => LessThan0.IN49
input_B[16] => LessThan0.IN48
input_B[17] => LessThan0.IN47
input_B[18] => LessThan0.IN46
input_B[19] => LessThan0.IN45
input_B[20] => LessThan0.IN44
input_B[21] => LessThan0.IN43
input_B[22] => LessThan0.IN42
input_B[23] => LessThan0.IN41
input_B[24] => LessThan0.IN40
input_B[25] => LessThan0.IN39
input_B[26] => LessThan0.IN38
input_B[27] => LessThan0.IN37
input_B[28] => LessThan0.IN36
input_B[29] => LessThan0.IN35
input_B[30] => LessThan0.IN34
input_B[31] => LessThan0.IN33
output[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= <GND>
output[2] <= <GND>
output[3] <= <GND>
output[4] <= <GND>
output[5] <= <GND>
output[6] <= <GND>
output[7] <= <GND>
output[8] <= <GND>
output[9] <= <GND>
output[10] <= <GND>
output[11] <= <GND>
output[12] <= <GND>
output[13] <= <GND>
output[14] <= <GND>
output[15] <= <GND>
output[16] <= <GND>
output[17] <= <GND>
output[18] <= <GND>
output[19] <= <GND>
output[20] <= <GND>
output[21] <= <GND>
output[22] <= <GND>
output[23] <= <GND>
output[24] <= <GND>
output[25] <= <GND>
output[26] <= <GND>
output[27] <= <GND>
output[28] <= <GND>
output[29] <= <GND>
output[30] <= <GND>
output[31] <= <GND>


|mips_pipelined|mips_32_bit_alu:EX_alu|and_block:and_unit
input_A[0] => output.IN0
input_A[1] => output.IN0
input_A[2] => output.IN0
input_A[3] => output.IN0
input_A[4] => output.IN0
input_A[5] => output.IN0
input_A[6] => output.IN0
input_A[7] => output.IN0
input_A[8] => output.IN0
input_A[9] => output.IN0
input_A[10] => output.IN0
input_A[11] => output.IN0
input_A[12] => output.IN0
input_A[13] => output.IN0
input_A[14] => output.IN0
input_A[15] => output.IN0
input_A[16] => output.IN0
input_A[17] => output.IN0
input_A[18] => output.IN0
input_A[19] => output.IN0
input_A[20] => output.IN0
input_A[21] => output.IN0
input_A[22] => output.IN0
input_A[23] => output.IN0
input_A[24] => output.IN0
input_A[25] => output.IN0
input_A[26] => output.IN0
input_A[27] => output.IN0
input_A[28] => output.IN0
input_A[29] => output.IN0
input_A[30] => output.IN0
input_A[31] => output.IN0
input_B[0] => output.IN1
input_B[1] => output.IN1
input_B[2] => output.IN1
input_B[3] => output.IN1
input_B[4] => output.IN1
input_B[5] => output.IN1
input_B[6] => output.IN1
input_B[7] => output.IN1
input_B[8] => output.IN1
input_B[9] => output.IN1
input_B[10] => output.IN1
input_B[11] => output.IN1
input_B[12] => output.IN1
input_B[13] => output.IN1
input_B[14] => output.IN1
input_B[15] => output.IN1
input_B[16] => output.IN1
input_B[17] => output.IN1
input_B[18] => output.IN1
input_B[19] => output.IN1
input_B[20] => output.IN1
input_B[21] => output.IN1
input_B[22] => output.IN1
input_B[23] => output.IN1
input_B[24] => output.IN1
input_B[25] => output.IN1
input_B[26] => output.IN1
input_B[27] => output.IN1
input_B[28] => output.IN1
input_B[29] => output.IN1
input_B[30] => output.IN1
input_B[31] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|or_block:or_unit
input_A[0] => output.IN0
input_A[1] => output.IN0
input_A[2] => output.IN0
input_A[3] => output.IN0
input_A[4] => output.IN0
input_A[5] => output.IN0
input_A[6] => output.IN0
input_A[7] => output.IN0
input_A[8] => output.IN0
input_A[9] => output.IN0
input_A[10] => output.IN0
input_A[11] => output.IN0
input_A[12] => output.IN0
input_A[13] => output.IN0
input_A[14] => output.IN0
input_A[15] => output.IN0
input_A[16] => output.IN0
input_A[17] => output.IN0
input_A[18] => output.IN0
input_A[19] => output.IN0
input_A[20] => output.IN0
input_A[21] => output.IN0
input_A[22] => output.IN0
input_A[23] => output.IN0
input_A[24] => output.IN0
input_A[25] => output.IN0
input_A[26] => output.IN0
input_A[27] => output.IN0
input_A[28] => output.IN0
input_A[29] => output.IN0
input_A[30] => output.IN0
input_A[31] => output.IN0
input_B[0] => output.IN1
input_B[1] => output.IN1
input_B[2] => output.IN1
input_B[3] => output.IN1
input_B[4] => output.IN1
input_B[5] => output.IN1
input_B[6] => output.IN1
input_B[7] => output.IN1
input_B[8] => output.IN1
input_B[9] => output.IN1
input_B[10] => output.IN1
input_B[11] => output.IN1
input_B[12] => output.IN1
input_B[13] => output.IN1
input_B[14] => output.IN1
input_B[15] => output.IN1
input_B[16] => output.IN1
input_B[17] => output.IN1
input_B[18] => output.IN1
input_B[19] => output.IN1
input_B[20] => output.IN1
input_B[21] => output.IN1
input_B[22] => output.IN1
input_B[23] => output.IN1
input_B[24] => output.IN1
input_B[25] => output.IN1
input_B[26] => output.IN1
input_B[27] => output.IN1
input_B[28] => output.IN1
input_B[29] => output.IN1
input_B[30] => output.IN1
input_B[31] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mips_32_bit_alu:EX_alu|func_mux:func_mux_unit
input_A[0] => Mux31.IN3
input_A[1] => Mux30.IN3
input_A[2] => Mux29.IN3
input_A[3] => Mux28.IN3
input_A[4] => Mux27.IN3
input_A[5] => Mux26.IN3
input_A[6] => Mux25.IN3
input_A[7] => Mux24.IN3
input_A[8] => Mux23.IN3
input_A[9] => Mux22.IN3
input_A[10] => Mux21.IN3
input_A[11] => Mux20.IN3
input_A[12] => Mux19.IN3
input_A[13] => Mux18.IN3
input_A[14] => Mux17.IN3
input_A[15] => Mux16.IN3
input_A[16] => Mux15.IN3
input_A[17] => Mux14.IN3
input_A[18] => Mux13.IN3
input_A[19] => Mux12.IN3
input_A[20] => Mux11.IN3
input_A[21] => Mux10.IN3
input_A[22] => Mux9.IN3
input_A[23] => Mux8.IN3
input_A[24] => Mux7.IN3
input_A[25] => Mux6.IN3
input_A[26] => Mux5.IN3
input_A[27] => Mux4.IN3
input_A[28] => Mux3.IN3
input_A[29] => Mux2.IN3
input_A[30] => Mux1.IN3
input_A[31] => Mux0.IN3
input_B[0] => Mux31.IN4
input_B[1] => Mux30.IN4
input_B[2] => Mux29.IN4
input_B[3] => Mux28.IN4
input_B[4] => Mux27.IN4
input_B[5] => Mux26.IN4
input_B[6] => Mux25.IN4
input_B[7] => Mux24.IN4
input_B[8] => Mux23.IN4
input_B[9] => Mux22.IN4
input_B[10] => Mux21.IN4
input_B[11] => Mux20.IN4
input_B[12] => Mux19.IN4
input_B[13] => Mux18.IN4
input_B[14] => Mux17.IN4
input_B[15] => Mux16.IN4
input_B[16] => Mux15.IN4
input_B[17] => Mux14.IN4
input_B[18] => Mux13.IN4
input_B[19] => Mux12.IN4
input_B[20] => Mux11.IN4
input_B[21] => Mux10.IN4
input_B[22] => Mux9.IN4
input_B[23] => Mux8.IN4
input_B[24] => Mux7.IN4
input_B[25] => Mux6.IN4
input_B[26] => Mux5.IN4
input_B[27] => Mux4.IN4
input_B[28] => Mux3.IN4
input_B[29] => Mux2.IN4
input_B[30] => Mux1.IN4
input_B[31] => Mux0.IN4
input_C[0] => Mux31.IN5
input_C[0] => Mux31.IN6
input_C[1] => Mux30.IN5
input_C[1] => Mux30.IN6
input_C[2] => Mux29.IN5
input_C[2] => Mux29.IN6
input_C[3] => Mux28.IN5
input_C[3] => Mux28.IN6
input_C[4] => Mux27.IN5
input_C[4] => Mux27.IN6
input_C[5] => Mux26.IN5
input_C[5] => Mux26.IN6
input_C[6] => Mux25.IN5
input_C[6] => Mux25.IN6
input_C[7] => Mux24.IN5
input_C[7] => Mux24.IN6
input_C[8] => Mux23.IN5
input_C[8] => Mux23.IN6
input_C[9] => Mux22.IN5
input_C[9] => Mux22.IN6
input_C[10] => Mux21.IN5
input_C[10] => Mux21.IN6
input_C[11] => Mux20.IN5
input_C[11] => Mux20.IN6
input_C[12] => Mux19.IN5
input_C[12] => Mux19.IN6
input_C[13] => Mux18.IN5
input_C[13] => Mux18.IN6
input_C[14] => Mux17.IN5
input_C[14] => Mux17.IN6
input_C[15] => Mux16.IN5
input_C[15] => Mux16.IN6
input_C[16] => Mux15.IN5
input_C[16] => Mux15.IN6
input_C[17] => Mux14.IN5
input_C[17] => Mux14.IN6
input_C[18] => Mux13.IN5
input_C[18] => Mux13.IN6
input_C[19] => Mux12.IN5
input_C[19] => Mux12.IN6
input_C[20] => Mux11.IN5
input_C[20] => Mux11.IN6
input_C[21] => Mux10.IN5
input_C[21] => Mux10.IN6
input_C[22] => Mux9.IN5
input_C[22] => Mux9.IN6
input_C[23] => Mux8.IN5
input_C[23] => Mux8.IN6
input_C[24] => Mux7.IN5
input_C[24] => Mux7.IN6
input_C[25] => Mux6.IN5
input_C[25] => Mux6.IN6
input_C[26] => Mux5.IN5
input_C[26] => Mux5.IN6
input_C[27] => Mux4.IN5
input_C[27] => Mux4.IN6
input_C[28] => Mux3.IN5
input_C[28] => Mux3.IN6
input_C[29] => Mux2.IN5
input_C[29] => Mux2.IN6
input_C[30] => Mux1.IN5
input_C[30] => Mux1.IN6
input_C[31] => Mux0.IN5
input_C[31] => Mux0.IN6
input_D[0] => Mux31.IN7
input_D[1] => Mux30.IN7
input_D[2] => Mux29.IN7
input_D[3] => Mux28.IN7
input_D[4] => Mux27.IN7
input_D[5] => Mux26.IN7
input_D[6] => Mux25.IN7
input_D[7] => Mux24.IN7
input_D[8] => Mux23.IN7
input_D[9] => Mux22.IN7
input_D[10] => Mux21.IN7
input_D[11] => Mux20.IN7
input_D[12] => Mux19.IN7
input_D[13] => Mux18.IN7
input_D[14] => Mux17.IN7
input_D[15] => Mux16.IN7
input_D[16] => Mux15.IN7
input_D[17] => Mux14.IN7
input_D[18] => Mux13.IN7
input_D[19] => Mux12.IN7
input_D[20] => Mux11.IN7
input_D[21] => Mux10.IN7
input_D[22] => Mux9.IN7
input_D[23] => Mux8.IN7
input_D[24] => Mux7.IN7
input_D[25] => Mux6.IN7
input_D[26] => Mux5.IN7
input_D[27] => Mux4.IN7
input_D[28] => Mux3.IN7
input_D[29] => Mux2.IN7
input_D[30] => Mux1.IN7
input_D[31] => Mux0.IN7
output[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
aluop[0] => Mux0.IN10
aluop[0] => Mux1.IN10
aluop[0] => Mux2.IN10
aluop[0] => Mux3.IN10
aluop[0] => Mux4.IN10
aluop[0] => Mux5.IN10
aluop[0] => Mux6.IN10
aluop[0] => Mux7.IN10
aluop[0] => Mux8.IN10
aluop[0] => Mux9.IN10
aluop[0] => Mux10.IN10
aluop[0] => Mux11.IN10
aluop[0] => Mux12.IN10
aluop[0] => Mux13.IN10
aluop[0] => Mux14.IN10
aluop[0] => Mux15.IN10
aluop[0] => Mux16.IN10
aluop[0] => Mux17.IN10
aluop[0] => Mux18.IN10
aluop[0] => Mux19.IN10
aluop[0] => Mux20.IN10
aluop[0] => Mux21.IN10
aluop[0] => Mux22.IN10
aluop[0] => Mux23.IN10
aluop[0] => Mux24.IN10
aluop[0] => Mux25.IN10
aluop[0] => Mux26.IN10
aluop[0] => Mux27.IN10
aluop[0] => Mux28.IN10
aluop[0] => Mux29.IN10
aluop[0] => Mux30.IN10
aluop[0] => Mux31.IN10
aluop[1] => Mux0.IN9
aluop[1] => Mux1.IN9
aluop[1] => Mux2.IN9
aluop[1] => Mux3.IN9
aluop[1] => Mux4.IN9
aluop[1] => Mux5.IN9
aluop[1] => Mux6.IN9
aluop[1] => Mux7.IN9
aluop[1] => Mux8.IN9
aluop[1] => Mux9.IN9
aluop[1] => Mux10.IN9
aluop[1] => Mux11.IN9
aluop[1] => Mux12.IN9
aluop[1] => Mux13.IN9
aluop[1] => Mux14.IN9
aluop[1] => Mux15.IN9
aluop[1] => Mux16.IN9
aluop[1] => Mux17.IN9
aluop[1] => Mux18.IN9
aluop[1] => Mux19.IN9
aluop[1] => Mux20.IN9
aluop[1] => Mux21.IN9
aluop[1] => Mux22.IN9
aluop[1] => Mux23.IN9
aluop[1] => Mux24.IN9
aluop[1] => Mux25.IN9
aluop[1] => Mux26.IN9
aluop[1] => Mux27.IN9
aluop[1] => Mux28.IN9
aluop[1] => Mux29.IN9
aluop[1] => Mux30.IN9
aluop[1] => Mux31.IN9
aluop[2] => Mux0.IN8
aluop[2] => Mux1.IN8
aluop[2] => Mux2.IN8
aluop[2] => Mux3.IN8
aluop[2] => Mux4.IN8
aluop[2] => Mux5.IN8
aluop[2] => Mux6.IN8
aluop[2] => Mux7.IN8
aluop[2] => Mux8.IN8
aluop[2] => Mux9.IN8
aluop[2] => Mux10.IN8
aluop[2] => Mux11.IN8
aluop[2] => Mux12.IN8
aluop[2] => Mux13.IN8
aluop[2] => Mux14.IN8
aluop[2] => Mux15.IN8
aluop[2] => Mux16.IN8
aluop[2] => Mux17.IN8
aluop[2] => Mux18.IN8
aluop[2] => Mux19.IN8
aluop[2] => Mux20.IN8
aluop[2] => Mux21.IN8
aluop[2] => Mux22.IN8
aluop[2] => Mux23.IN8
aluop[2] => Mux24.IN8
aluop[2] => Mux25.IN8
aluop[2] => Mux26.IN8
aluop[2] => Mux27.IN8
aluop[2] => Mux28.IN8
aluop[2] => Mux29.IN8
aluop[2] => Mux30.IN8
aluop[2] => Mux31.IN8


|mips_pipelined|mux_2_to_1_by_32:EX_alu_source_mux
data_in_0[0] => output.DATAB
data_in_0[1] => output.DATAB
data_in_0[2] => output.DATAB
data_in_0[3] => output.DATAB
data_in_0[4] => output.DATAB
data_in_0[5] => output.DATAB
data_in_0[6] => output.DATAB
data_in_0[7] => output.DATAB
data_in_0[8] => output.DATAB
data_in_0[9] => output.DATAB
data_in_0[10] => output.DATAB
data_in_0[11] => output.DATAB
data_in_0[12] => output.DATAB
data_in_0[13] => output.DATAB
data_in_0[14] => output.DATAB
data_in_0[15] => output.DATAB
data_in_0[16] => output.DATAB
data_in_0[17] => output.DATAB
data_in_0[18] => output.DATAB
data_in_0[19] => output.DATAB
data_in_0[20] => output.DATAB
data_in_0[21] => output.DATAB
data_in_0[22] => output.DATAB
data_in_0[23] => output.DATAB
data_in_0[24] => output.DATAB
data_in_0[25] => output.DATAB
data_in_0[26] => output.DATAB
data_in_0[27] => output.DATAB
data_in_0[28] => output.DATAB
data_in_0[29] => output.DATAB
data_in_0[30] => output.DATAB
data_in_0[31] => output.DATAB
data_in_1[0] => output.DATAA
data_in_1[1] => output.DATAA
data_in_1[2] => output.DATAA
data_in_1[3] => output.DATAA
data_in_1[4] => output.DATAA
data_in_1[5] => output.DATAA
data_in_1[6] => output.DATAA
data_in_1[7] => output.DATAA
data_in_1[8] => output.DATAA
data_in_1[9] => output.DATAA
data_in_1[10] => output.DATAA
data_in_1[11] => output.DATAA
data_in_1[12] => output.DATAA
data_in_1[13] => output.DATAA
data_in_1[14] => output.DATAA
data_in_1[15] => output.DATAA
data_in_1[16] => output.DATAA
data_in_1[17] => output.DATAA
data_in_1[18] => output.DATAA
data_in_1[19] => output.DATAA
data_in_1[20] => output.DATAA
data_in_1[21] => output.DATAA
data_in_1[22] => output.DATAA
data_in_1[23] => output.DATAA
data_in_1[24] => output.DATAA
data_in_1[25] => output.DATAA
data_in_1[26] => output.DATAA
data_in_1[27] => output.DATAA
data_in_1[28] => output.DATAA
data_in_1[29] => output.DATAA
data_in_1[30] => output.DATAA
data_in_1[31] => output.DATAA
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mux_2_to_1_by_5:EX_write_reg_mux
data_in_0[0] => output.DATAB
data_in_0[1] => output.DATAB
data_in_0[2] => output.DATAB
data_in_0[3] => output.DATAB
data_in_0[4] => output.DATAB
data_in_1[0] => output.DATAA
data_in_1[1] => output.DATAA
data_in_1[2] => output.DATAA
data_in_1[3] => output.DATAA
data_in_1[4] => output.DATAA
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|control_EX_MEM_buffer:EX_MEM_control_buffer
mem_jump_in => register_8:mem_cont_reg_8.data_in[0]
mem_branch_in => register_8:mem_cont_reg_8.data_in[1]
mem_read_in => register_8:mem_cont_reg_8.data_in[2]
mem_write_in => register_8:mem_cont_reg_8.data_in[3]
wb_mem_to_reg_in => register_8:wb_cont_reg_8.data_in[0]
wb_reg_write_in => register_8:wb_cont_reg_8.data_in[1]
mem_jump_out <= register_8:mem_cont_reg_8.data_out[0]
mem_branch_out <= register_8:mem_cont_reg_8.data_out[1]
mem_read_out <= register_8:mem_cont_reg_8.data_out[2]
mem_write_out <= register_8:mem_cont_reg_8.data_out[3]
wb_mem_to_reg_out <= register_8:wb_cont_reg_8.data_out[0]
wb_reg_write_out <= register_8:wb_cont_reg_8.data_out[1]
clk => register_8:mem_cont_reg_8.clk
clk => register_8:wb_cont_reg_8.clk


|mips_pipelined|control_EX_MEM_buffer:EX_MEM_control_buffer|register_8:mem_cont_reg_8
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|mips_pipelined|control_EX_MEM_buffer:EX_MEM_control_buffer|register_8:wb_cont_reg_8
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer
alu_result_in[0] => register_32:alu_result.data_in[0]
alu_result_in[1] => register_32:alu_result.data_in[1]
alu_result_in[2] => register_32:alu_result.data_in[2]
alu_result_in[3] => register_32:alu_result.data_in[3]
alu_result_in[4] => register_32:alu_result.data_in[4]
alu_result_in[5] => register_32:alu_result.data_in[5]
alu_result_in[6] => register_32:alu_result.data_in[6]
alu_result_in[7] => register_32:alu_result.data_in[7]
alu_result_in[8] => register_32:alu_result.data_in[8]
alu_result_in[9] => register_32:alu_result.data_in[9]
alu_result_in[10] => register_32:alu_result.data_in[10]
alu_result_in[11] => register_32:alu_result.data_in[11]
alu_result_in[12] => register_32:alu_result.data_in[12]
alu_result_in[13] => register_32:alu_result.data_in[13]
alu_result_in[14] => register_32:alu_result.data_in[14]
alu_result_in[15] => register_32:alu_result.data_in[15]
alu_result_in[16] => register_32:alu_result.data_in[16]
alu_result_in[17] => register_32:alu_result.data_in[17]
alu_result_in[18] => register_32:alu_result.data_in[18]
alu_result_in[19] => register_32:alu_result.data_in[19]
alu_result_in[20] => register_32:alu_result.data_in[20]
alu_result_in[21] => register_32:alu_result.data_in[21]
alu_result_in[22] => register_32:alu_result.data_in[22]
alu_result_in[23] => register_32:alu_result.data_in[23]
alu_result_in[24] => register_32:alu_result.data_in[24]
alu_result_in[25] => register_32:alu_result.data_in[25]
alu_result_in[26] => register_32:alu_result.data_in[26]
alu_result_in[27] => register_32:alu_result.data_in[27]
alu_result_in[28] => register_32:alu_result.data_in[28]
alu_result_in[29] => register_32:alu_result.data_in[29]
alu_result_in[30] => register_32:alu_result.data_in[30]
alu_result_in[31] => register_32:alu_result.data_in[31]
alu_zero_in => register_8:zero_flag_and_reg_write_dest.data_in[5]
reg_write_dest_in[0] => register_8:zero_flag_and_reg_write_dest.data_in[0]
reg_write_dest_in[1] => register_8:zero_flag_and_reg_write_dest.data_in[1]
reg_write_dest_in[2] => register_8:zero_flag_and_reg_write_dest.data_in[2]
reg_write_dest_in[3] => register_8:zero_flag_and_reg_write_dest.data_in[3]
reg_write_dest_in[4] => register_8:zero_flag_and_reg_write_dest.data_in[4]
reg_read_data_2_in[0] => register_32:reg_read_data_2.data_in[0]
reg_read_data_2_in[1] => register_32:reg_read_data_2.data_in[1]
reg_read_data_2_in[2] => register_32:reg_read_data_2.data_in[2]
reg_read_data_2_in[3] => register_32:reg_read_data_2.data_in[3]
reg_read_data_2_in[4] => register_32:reg_read_data_2.data_in[4]
reg_read_data_2_in[5] => register_32:reg_read_data_2.data_in[5]
reg_read_data_2_in[6] => register_32:reg_read_data_2.data_in[6]
reg_read_data_2_in[7] => register_32:reg_read_data_2.data_in[7]
reg_read_data_2_in[8] => register_32:reg_read_data_2.data_in[8]
reg_read_data_2_in[9] => register_32:reg_read_data_2.data_in[9]
reg_read_data_2_in[10] => register_32:reg_read_data_2.data_in[10]
reg_read_data_2_in[11] => register_32:reg_read_data_2.data_in[11]
reg_read_data_2_in[12] => register_32:reg_read_data_2.data_in[12]
reg_read_data_2_in[13] => register_32:reg_read_data_2.data_in[13]
reg_read_data_2_in[14] => register_32:reg_read_data_2.data_in[14]
reg_read_data_2_in[15] => register_32:reg_read_data_2.data_in[15]
reg_read_data_2_in[16] => register_32:reg_read_data_2.data_in[16]
reg_read_data_2_in[17] => register_32:reg_read_data_2.data_in[17]
reg_read_data_2_in[18] => register_32:reg_read_data_2.data_in[18]
reg_read_data_2_in[19] => register_32:reg_read_data_2.data_in[19]
reg_read_data_2_in[20] => register_32:reg_read_data_2.data_in[20]
reg_read_data_2_in[21] => register_32:reg_read_data_2.data_in[21]
reg_read_data_2_in[22] => register_32:reg_read_data_2.data_in[22]
reg_read_data_2_in[23] => register_32:reg_read_data_2.data_in[23]
reg_read_data_2_in[24] => register_32:reg_read_data_2.data_in[24]
reg_read_data_2_in[25] => register_32:reg_read_data_2.data_in[25]
reg_read_data_2_in[26] => register_32:reg_read_data_2.data_in[26]
reg_read_data_2_in[27] => register_32:reg_read_data_2.data_in[27]
reg_read_data_2_in[28] => register_32:reg_read_data_2.data_in[28]
reg_read_data_2_in[29] => register_32:reg_read_data_2.data_in[29]
reg_read_data_2_in[30] => register_32:reg_read_data_2.data_in[30]
reg_read_data_2_in[31] => register_32:reg_read_data_2.data_in[31]
branch_addr_in[0] => register_32:branch_addr.data_in[0]
branch_addr_in[1] => register_32:branch_addr.data_in[1]
branch_addr_in[2] => register_32:branch_addr.data_in[2]
branch_addr_in[3] => register_32:branch_addr.data_in[3]
branch_addr_in[4] => register_32:branch_addr.data_in[4]
branch_addr_in[5] => register_32:branch_addr.data_in[5]
branch_addr_in[6] => register_32:branch_addr.data_in[6]
branch_addr_in[7] => register_32:branch_addr.data_in[7]
branch_addr_in[8] => register_32:branch_addr.data_in[8]
branch_addr_in[9] => register_32:branch_addr.data_in[9]
branch_addr_in[10] => register_32:branch_addr.data_in[10]
branch_addr_in[11] => register_32:branch_addr.data_in[11]
branch_addr_in[12] => register_32:branch_addr.data_in[12]
branch_addr_in[13] => register_32:branch_addr.data_in[13]
branch_addr_in[14] => register_32:branch_addr.data_in[14]
branch_addr_in[15] => register_32:branch_addr.data_in[15]
branch_addr_in[16] => register_32:branch_addr.data_in[16]
branch_addr_in[17] => register_32:branch_addr.data_in[17]
branch_addr_in[18] => register_32:branch_addr.data_in[18]
branch_addr_in[19] => register_32:branch_addr.data_in[19]
branch_addr_in[20] => register_32:branch_addr.data_in[20]
branch_addr_in[21] => register_32:branch_addr.data_in[21]
branch_addr_in[22] => register_32:branch_addr.data_in[22]
branch_addr_in[23] => register_32:branch_addr.data_in[23]
branch_addr_in[24] => register_32:branch_addr.data_in[24]
branch_addr_in[25] => register_32:branch_addr.data_in[25]
branch_addr_in[26] => register_32:branch_addr.data_in[26]
branch_addr_in[27] => register_32:branch_addr.data_in[27]
branch_addr_in[28] => register_32:branch_addr.data_in[28]
branch_addr_in[29] => register_32:branch_addr.data_in[29]
branch_addr_in[30] => register_32:branch_addr.data_in[30]
branch_addr_in[31] => register_32:branch_addr.data_in[31]
ni_reg_read_addr_1[0] => comparator_5_2:comparator_5_2_1.inputA[0]
ni_reg_read_addr_1[1] => comparator_5_2:comparator_5_2_1.inputA[1]
ni_reg_read_addr_1[2] => comparator_5_2:comparator_5_2_1.inputA[2]
ni_reg_read_addr_1[3] => comparator_5_2:comparator_5_2_1.inputA[3]
ni_reg_read_addr_1[4] => comparator_5_2:comparator_5_2_1.inputA[4]
ni_reg_read_addr_2[0] => comparator_5_2:comparator_5_2_2.inputA[0]
ni_reg_read_addr_2[1] => comparator_5_2:comparator_5_2_2.inputA[1]
ni_reg_read_addr_2[2] => comparator_5_2:comparator_5_2_2.inputA[2]
ni_reg_read_addr_2[3] => comparator_5_2:comparator_5_2_2.inputA[3]
ni_reg_read_addr_2[4] => comparator_5_2:comparator_5_2_2.inputA[4]
traverse_bit_in => traverse_latch:traverse_latch_buffer.data_in
traverse_bit_clr => traverse_latch:traverse_latch_buffer.clr
traverse_bit_out <= traverse_latch:traverse_latch_buffer.data_out
alu_result_out[0] <= register_32:alu_result.data_out[0]
alu_result_out[1] <= register_32:alu_result.data_out[1]
alu_result_out[2] <= register_32:alu_result.data_out[2]
alu_result_out[3] <= register_32:alu_result.data_out[3]
alu_result_out[4] <= register_32:alu_result.data_out[4]
alu_result_out[5] <= register_32:alu_result.data_out[5]
alu_result_out[6] <= register_32:alu_result.data_out[6]
alu_result_out[7] <= register_32:alu_result.data_out[7]
alu_result_out[8] <= register_32:alu_result.data_out[8]
alu_result_out[9] <= register_32:alu_result.data_out[9]
alu_result_out[10] <= register_32:alu_result.data_out[10]
alu_result_out[11] <= register_32:alu_result.data_out[11]
alu_result_out[12] <= register_32:alu_result.data_out[12]
alu_result_out[13] <= register_32:alu_result.data_out[13]
alu_result_out[14] <= register_32:alu_result.data_out[14]
alu_result_out[15] <= register_32:alu_result.data_out[15]
alu_result_out[16] <= register_32:alu_result.data_out[16]
alu_result_out[17] <= register_32:alu_result.data_out[17]
alu_result_out[18] <= register_32:alu_result.data_out[18]
alu_result_out[19] <= register_32:alu_result.data_out[19]
alu_result_out[20] <= register_32:alu_result.data_out[20]
alu_result_out[21] <= register_32:alu_result.data_out[21]
alu_result_out[22] <= register_32:alu_result.data_out[22]
alu_result_out[23] <= register_32:alu_result.data_out[23]
alu_result_out[24] <= register_32:alu_result.data_out[24]
alu_result_out[25] <= register_32:alu_result.data_out[25]
alu_result_out[26] <= register_32:alu_result.data_out[26]
alu_result_out[27] <= register_32:alu_result.data_out[27]
alu_result_out[28] <= register_32:alu_result.data_out[28]
alu_result_out[29] <= register_32:alu_result.data_out[29]
alu_result_out[30] <= register_32:alu_result.data_out[30]
alu_result_out[31] <= register_32:alu_result.data_out[31]
alu_zero_out <= register_8:zero_flag_and_reg_write_dest.data_out[5]
reg_write_dest_out[0] <= register_8:zero_flag_and_reg_write_dest.data_out[0]
reg_write_dest_out[1] <= register_8:zero_flag_and_reg_write_dest.data_out[1]
reg_write_dest_out[2] <= register_8:zero_flag_and_reg_write_dest.data_out[2]
reg_write_dest_out[3] <= register_8:zero_flag_and_reg_write_dest.data_out[3]
reg_write_dest_out[4] <= register_8:zero_flag_and_reg_write_dest.data_out[4]
reg_read_data_2_out[0] <= register_32:reg_read_data_2.data_out[0]
reg_read_data_2_out[1] <= register_32:reg_read_data_2.data_out[1]
reg_read_data_2_out[2] <= register_32:reg_read_data_2.data_out[2]
reg_read_data_2_out[3] <= register_32:reg_read_data_2.data_out[3]
reg_read_data_2_out[4] <= register_32:reg_read_data_2.data_out[4]
reg_read_data_2_out[5] <= register_32:reg_read_data_2.data_out[5]
reg_read_data_2_out[6] <= register_32:reg_read_data_2.data_out[6]
reg_read_data_2_out[7] <= register_32:reg_read_data_2.data_out[7]
reg_read_data_2_out[8] <= register_32:reg_read_data_2.data_out[8]
reg_read_data_2_out[9] <= register_32:reg_read_data_2.data_out[9]
reg_read_data_2_out[10] <= register_32:reg_read_data_2.data_out[10]
reg_read_data_2_out[11] <= register_32:reg_read_data_2.data_out[11]
reg_read_data_2_out[12] <= register_32:reg_read_data_2.data_out[12]
reg_read_data_2_out[13] <= register_32:reg_read_data_2.data_out[13]
reg_read_data_2_out[14] <= register_32:reg_read_data_2.data_out[14]
reg_read_data_2_out[15] <= register_32:reg_read_data_2.data_out[15]
reg_read_data_2_out[16] <= register_32:reg_read_data_2.data_out[16]
reg_read_data_2_out[17] <= register_32:reg_read_data_2.data_out[17]
reg_read_data_2_out[18] <= register_32:reg_read_data_2.data_out[18]
reg_read_data_2_out[19] <= register_32:reg_read_data_2.data_out[19]
reg_read_data_2_out[20] <= register_32:reg_read_data_2.data_out[20]
reg_read_data_2_out[21] <= register_32:reg_read_data_2.data_out[21]
reg_read_data_2_out[22] <= register_32:reg_read_data_2.data_out[22]
reg_read_data_2_out[23] <= register_32:reg_read_data_2.data_out[23]
reg_read_data_2_out[24] <= register_32:reg_read_data_2.data_out[24]
reg_read_data_2_out[25] <= register_32:reg_read_data_2.data_out[25]
reg_read_data_2_out[26] <= register_32:reg_read_data_2.data_out[26]
reg_read_data_2_out[27] <= register_32:reg_read_data_2.data_out[27]
reg_read_data_2_out[28] <= register_32:reg_read_data_2.data_out[28]
reg_read_data_2_out[29] <= register_32:reg_read_data_2.data_out[29]
reg_read_data_2_out[30] <= register_32:reg_read_data_2.data_out[30]
reg_read_data_2_out[31] <= register_32:reg_read_data_2.data_out[31]
branch_addr_out[0] <= register_32:branch_addr.data_out[0]
branch_addr_out[1] <= register_32:branch_addr.data_out[1]
branch_addr_out[2] <= register_32:branch_addr.data_out[2]
branch_addr_out[3] <= register_32:branch_addr.data_out[3]
branch_addr_out[4] <= register_32:branch_addr.data_out[4]
branch_addr_out[5] <= register_32:branch_addr.data_out[5]
branch_addr_out[6] <= register_32:branch_addr.data_out[6]
branch_addr_out[7] <= register_32:branch_addr.data_out[7]
branch_addr_out[8] <= register_32:branch_addr.data_out[8]
branch_addr_out[9] <= register_32:branch_addr.data_out[9]
branch_addr_out[10] <= register_32:branch_addr.data_out[10]
branch_addr_out[11] <= register_32:branch_addr.data_out[11]
branch_addr_out[12] <= register_32:branch_addr.data_out[12]
branch_addr_out[13] <= register_32:branch_addr.data_out[13]
branch_addr_out[14] <= register_32:branch_addr.data_out[14]
branch_addr_out[15] <= register_32:branch_addr.data_out[15]
branch_addr_out[16] <= register_32:branch_addr.data_out[16]
branch_addr_out[17] <= register_32:branch_addr.data_out[17]
branch_addr_out[18] <= register_32:branch_addr.data_out[18]
branch_addr_out[19] <= register_32:branch_addr.data_out[19]
branch_addr_out[20] <= register_32:branch_addr.data_out[20]
branch_addr_out[21] <= register_32:branch_addr.data_out[21]
branch_addr_out[22] <= register_32:branch_addr.data_out[22]
branch_addr_out[23] <= register_32:branch_addr.data_out[23]
branch_addr_out[24] <= register_32:branch_addr.data_out[24]
branch_addr_out[25] <= register_32:branch_addr.data_out[25]
branch_addr_out[26] <= register_32:branch_addr.data_out[26]
branch_addr_out[27] <= register_32:branch_addr.data_out[27]
branch_addr_out[28] <= register_32:branch_addr.data_out[28]
branch_addr_out[29] <= register_32:branch_addr.data_out[29]
branch_addr_out[30] <= register_32:branch_addr.data_out[30]
branch_addr_out[31] <= register_32:branch_addr.data_out[31]
reg_haz_ind[0] <= comparator_5_2:comparator_5_2_1.output
reg_haz_ind[1] <= comparator_5_2:comparator_5_2_2.output
clk => register_32:alu_result.clk
clk => register_32:reg_read_data_2.clk
clk => register_8:zero_flag_and_reg_write_dest.clk
clk => register_32:branch_addr.clk
clk => traverse_latch:traverse_latch_buffer.clk


|mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|register_32:alu_result
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|register_32:reg_read_data_2
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|register_8:zero_flag_and_reg_write_dest
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|register_32:branch_addr
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|traverse_latch:traverse_latch_buffer
data_in => mux_2_to_1_by_1:input_mux.input_0
data_out <= register_1:data_register.data_out
load => register_1:data_register.load
clr => mux_2_to_1_by_1:input_mux.sel
clk => register_1:data_register.clk


|mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|traverse_latch:traverse_latch_buffer|mux_2_to_1_by_1:input_mux
input_0 => output.DATAB
input_1 => output.DATAA
sel => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|traverse_latch:traverse_latch_buffer|register_1:data_register
data_in => data_out~reg0.DATAIN
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out~reg0.ENA
clk => data_out~reg0.CLK


|mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|comparator_5_2:comparator_5_2_1
inputA[0] => Equal2.IN4
inputA[0] => Equal0.IN4
inputA[1] => Equal2.IN3
inputA[1] => Equal0.IN3
inputA[2] => Equal2.IN2
inputA[2] => Equal0.IN2
inputA[3] => Equal2.IN1
inputA[3] => Equal0.IN1
inputA[4] => Equal2.IN0
inputA[4] => Equal0.IN0
inputB[0] => Equal2.IN9
inputB[0] => Equal1.IN4
inputB[1] => Equal2.IN8
inputB[1] => Equal1.IN3
inputB[2] => Equal2.IN7
inputB[2] => Equal1.IN2
inputB[3] => Equal2.IN6
inputB[3] => Equal1.IN1
inputB[4] => Equal2.IN5
inputB[4] => Equal1.IN0
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|register_EX_MEM_buffer:EX_MEM_buffer|comparator_5_2:comparator_5_2_2
inputA[0] => Equal2.IN4
inputA[0] => Equal0.IN4
inputA[1] => Equal2.IN3
inputA[1] => Equal0.IN3
inputA[2] => Equal2.IN2
inputA[2] => Equal0.IN2
inputA[3] => Equal2.IN1
inputA[3] => Equal0.IN1
inputA[4] => Equal2.IN0
inputA[4] => Equal0.IN0
inputB[0] => Equal2.IN9
inputB[0] => Equal1.IN4
inputB[1] => Equal2.IN8
inputB[1] => Equal1.IN3
inputB[2] => Equal2.IN7
inputB[2] => Equal1.IN2
inputB[3] => Equal2.IN6
inputB[3] => Equal1.IN1
inputB[4] => Equal2.IN5
inputB[4] => Equal1.IN0
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|dat_cache:MEM_data_cache
address[0] => dat_cache_m4k_ram_block:block_1.address[0]
address[1] => dat_cache_m4k_ram_block:block_1.address[1]
address[2] => dat_cache_m4k_ram_block:block_1.address[2]
address[3] => dat_cache_m4k_ram_block:block_1.address[3]
address[4] => dat_cache_m4k_ram_block:block_1.address[4]
address[5] => dat_cache_m4k_ram_block:block_1.address[5]
address[6] => dat_cache_m4k_ram_block:block_1.address[6]
address[7] => dat_cache_m4k_ram_block:block_1.address[7]
address[8] => dat_cache_m4k_ram_block:block_1.address[8]
address[9] => dat_cache_m4k_ram_block:block_1.address[9]
address[10] => dat_cache_m4k_ram_block:block_1.address[10]
clock => dat_cache_m4k_ram_block:block_1.clock
data[0] => dat_cache_m4k_ram_block:block_1.data[0]
data[1] => dat_cache_m4k_ram_block:block_1.data[1]
data[2] => dat_cache_m4k_ram_block:block_1.data[2]
data[3] => dat_cache_m4k_ram_block:block_1.data[3]
data[4] => dat_cache_m4k_ram_block:block_1.data[4]
data[5] => dat_cache_m4k_ram_block:block_1.data[5]
data[6] => dat_cache_m4k_ram_block:block_1.data[6]
data[7] => dat_cache_m4k_ram_block:block_1.data[7]
data[8] => dat_cache_m4k_ram_block:block_1.data[8]
data[9] => dat_cache_m4k_ram_block:block_1.data[9]
data[10] => dat_cache_m4k_ram_block:block_1.data[10]
data[11] => dat_cache_m4k_ram_block:block_1.data[11]
data[12] => dat_cache_m4k_ram_block:block_1.data[12]
data[13] => dat_cache_m4k_ram_block:block_1.data[13]
data[14] => dat_cache_m4k_ram_block:block_1.data[14]
data[15] => dat_cache_m4k_ram_block:block_1.data[15]
data[16] => dat_cache_m4k_ram_block:block_1.data[16]
data[17] => dat_cache_m4k_ram_block:block_1.data[17]
data[18] => dat_cache_m4k_ram_block:block_1.data[18]
data[19] => dat_cache_m4k_ram_block:block_1.data[19]
data[20] => dat_cache_m4k_ram_block:block_1.data[20]
data[21] => dat_cache_m4k_ram_block:block_1.data[21]
data[22] => dat_cache_m4k_ram_block:block_1.data[22]
data[23] => dat_cache_m4k_ram_block:block_1.data[23]
data[24] => dat_cache_m4k_ram_block:block_1.data[24]
data[25] => dat_cache_m4k_ram_block:block_1.data[25]
data[26] => dat_cache_m4k_ram_block:block_1.data[26]
data[27] => dat_cache_m4k_ram_block:block_1.data[27]
data[28] => dat_cache_m4k_ram_block:block_1.data[28]
data[29] => dat_cache_m4k_ram_block:block_1.data[29]
data[30] => dat_cache_m4k_ram_block:block_1.data[30]
data[31] => dat_cache_m4k_ram_block:block_1.data[31]
wren => dat_cache_m4k_ram_block:block_1.wren
q[0] <= dat_cache_m4k_ram_block:block_1.q[0]
q[1] <= dat_cache_m4k_ram_block:block_1.q[1]
q[2] <= dat_cache_m4k_ram_block:block_1.q[2]
q[3] <= dat_cache_m4k_ram_block:block_1.q[3]
q[4] <= dat_cache_m4k_ram_block:block_1.q[4]
q[5] <= dat_cache_m4k_ram_block:block_1.q[5]
q[6] <= dat_cache_m4k_ram_block:block_1.q[6]
q[7] <= dat_cache_m4k_ram_block:block_1.q[7]
q[8] <= dat_cache_m4k_ram_block:block_1.q[8]
q[9] <= dat_cache_m4k_ram_block:block_1.q[9]
q[10] <= dat_cache_m4k_ram_block:block_1.q[10]
q[11] <= dat_cache_m4k_ram_block:block_1.q[11]
q[12] <= dat_cache_m4k_ram_block:block_1.q[12]
q[13] <= dat_cache_m4k_ram_block:block_1.q[13]
q[14] <= dat_cache_m4k_ram_block:block_1.q[14]
q[15] <= dat_cache_m4k_ram_block:block_1.q[15]
q[16] <= dat_cache_m4k_ram_block:block_1.q[16]
q[17] <= dat_cache_m4k_ram_block:block_1.q[17]
q[18] <= dat_cache_m4k_ram_block:block_1.q[18]
q[19] <= dat_cache_m4k_ram_block:block_1.q[19]
q[20] <= dat_cache_m4k_ram_block:block_1.q[20]
q[21] <= dat_cache_m4k_ram_block:block_1.q[21]
q[22] <= dat_cache_m4k_ram_block:block_1.q[22]
q[23] <= dat_cache_m4k_ram_block:block_1.q[23]
q[24] <= dat_cache_m4k_ram_block:block_1.q[24]
q[25] <= dat_cache_m4k_ram_block:block_1.q[25]
q[26] <= dat_cache_m4k_ram_block:block_1.q[26]
q[27] <= dat_cache_m4k_ram_block:block_1.q[27]
q[28] <= dat_cache_m4k_ram_block:block_1.q[28]
q[29] <= dat_cache_m4k_ram_block:block_1.q[29]
q[30] <= dat_cache_m4k_ram_block:block_1.q[30]
q[31] <= dat_cache_m4k_ram_block:block_1.q[31]


|mips_pipelined|dat_cache:MEM_data_cache|dat_cache_m4k_ram_block:block_1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mips_pipelined|dat_cache:MEM_data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component
wren_a => altsyncram_lif1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lif1:auto_generated.data_a[0]
data_a[1] => altsyncram_lif1:auto_generated.data_a[1]
data_a[2] => altsyncram_lif1:auto_generated.data_a[2]
data_a[3] => altsyncram_lif1:auto_generated.data_a[3]
data_a[4] => altsyncram_lif1:auto_generated.data_a[4]
data_a[5] => altsyncram_lif1:auto_generated.data_a[5]
data_a[6] => altsyncram_lif1:auto_generated.data_a[6]
data_a[7] => altsyncram_lif1:auto_generated.data_a[7]
data_a[8] => altsyncram_lif1:auto_generated.data_a[8]
data_a[9] => altsyncram_lif1:auto_generated.data_a[9]
data_a[10] => altsyncram_lif1:auto_generated.data_a[10]
data_a[11] => altsyncram_lif1:auto_generated.data_a[11]
data_a[12] => altsyncram_lif1:auto_generated.data_a[12]
data_a[13] => altsyncram_lif1:auto_generated.data_a[13]
data_a[14] => altsyncram_lif1:auto_generated.data_a[14]
data_a[15] => altsyncram_lif1:auto_generated.data_a[15]
data_a[16] => altsyncram_lif1:auto_generated.data_a[16]
data_a[17] => altsyncram_lif1:auto_generated.data_a[17]
data_a[18] => altsyncram_lif1:auto_generated.data_a[18]
data_a[19] => altsyncram_lif1:auto_generated.data_a[19]
data_a[20] => altsyncram_lif1:auto_generated.data_a[20]
data_a[21] => altsyncram_lif1:auto_generated.data_a[21]
data_a[22] => altsyncram_lif1:auto_generated.data_a[22]
data_a[23] => altsyncram_lif1:auto_generated.data_a[23]
data_a[24] => altsyncram_lif1:auto_generated.data_a[24]
data_a[25] => altsyncram_lif1:auto_generated.data_a[25]
data_a[26] => altsyncram_lif1:auto_generated.data_a[26]
data_a[27] => altsyncram_lif1:auto_generated.data_a[27]
data_a[28] => altsyncram_lif1:auto_generated.data_a[28]
data_a[29] => altsyncram_lif1:auto_generated.data_a[29]
data_a[30] => altsyncram_lif1:auto_generated.data_a[30]
data_a[31] => altsyncram_lif1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lif1:auto_generated.address_a[0]
address_a[1] => altsyncram_lif1:auto_generated.address_a[1]
address_a[2] => altsyncram_lif1:auto_generated.address_a[2]
address_a[3] => altsyncram_lif1:auto_generated.address_a[3]
address_a[4] => altsyncram_lif1:auto_generated.address_a[4]
address_a[5] => altsyncram_lif1:auto_generated.address_a[5]
address_a[6] => altsyncram_lif1:auto_generated.address_a[6]
address_a[7] => altsyncram_lif1:auto_generated.address_a[7]
address_a[8] => altsyncram_lif1:auto_generated.address_a[8]
address_a[9] => altsyncram_lif1:auto_generated.address_a[9]
address_a[10] => altsyncram_lif1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lif1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lif1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lif1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lif1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lif1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lif1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lif1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lif1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lif1:auto_generated.q_a[7]
q_a[8] <= altsyncram_lif1:auto_generated.q_a[8]
q_a[9] <= altsyncram_lif1:auto_generated.q_a[9]
q_a[10] <= altsyncram_lif1:auto_generated.q_a[10]
q_a[11] <= altsyncram_lif1:auto_generated.q_a[11]
q_a[12] <= altsyncram_lif1:auto_generated.q_a[12]
q_a[13] <= altsyncram_lif1:auto_generated.q_a[13]
q_a[14] <= altsyncram_lif1:auto_generated.q_a[14]
q_a[15] <= altsyncram_lif1:auto_generated.q_a[15]
q_a[16] <= altsyncram_lif1:auto_generated.q_a[16]
q_a[17] <= altsyncram_lif1:auto_generated.q_a[17]
q_a[18] <= altsyncram_lif1:auto_generated.q_a[18]
q_a[19] <= altsyncram_lif1:auto_generated.q_a[19]
q_a[20] <= altsyncram_lif1:auto_generated.q_a[20]
q_a[21] <= altsyncram_lif1:auto_generated.q_a[21]
q_a[22] <= altsyncram_lif1:auto_generated.q_a[22]
q_a[23] <= altsyncram_lif1:auto_generated.q_a[23]
q_a[24] <= altsyncram_lif1:auto_generated.q_a[24]
q_a[25] <= altsyncram_lif1:auto_generated.q_a[25]
q_a[26] <= altsyncram_lif1:auto_generated.q_a[26]
q_a[27] <= altsyncram_lif1:auto_generated.q_a[27]
q_a[28] <= altsyncram_lif1:auto_generated.q_a[28]
q_a[29] <= altsyncram_lif1:auto_generated.q_a[29]
q_a[30] <= altsyncram_lif1:auto_generated.q_a[30]
q_a[31] <= altsyncram_lif1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips_pipelined|dat_cache:MEM_data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|mips_pipelined|control_MEM_WB_buffer:MEM_WB_control_buffer
wb_mem_to_reg_in => register_8:wb_cont_reg_8.data_in[0]
wb_reg_write_in => register_8:wb_cont_reg_8.data_in[1]
wb_mem_to_reg_out <= register_8:wb_cont_reg_8.data_out[0]
wb_reg_write_out <= register_8:wb_cont_reg_8.data_out[1]
clk => register_8:wb_cont_reg_8.clk


|mips_pipelined|control_MEM_WB_buffer:MEM_WB_control_buffer|register_8:wb_cont_reg_8
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK


|mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer
alu_result_in[0] => register_32:alu_result.data_in[0]
alu_result_in[1] => register_32:alu_result.data_in[1]
alu_result_in[2] => register_32:alu_result.data_in[2]
alu_result_in[3] => register_32:alu_result.data_in[3]
alu_result_in[4] => register_32:alu_result.data_in[4]
alu_result_in[5] => register_32:alu_result.data_in[5]
alu_result_in[6] => register_32:alu_result.data_in[6]
alu_result_in[7] => register_32:alu_result.data_in[7]
alu_result_in[8] => register_32:alu_result.data_in[8]
alu_result_in[9] => register_32:alu_result.data_in[9]
alu_result_in[10] => register_32:alu_result.data_in[10]
alu_result_in[11] => register_32:alu_result.data_in[11]
alu_result_in[12] => register_32:alu_result.data_in[12]
alu_result_in[13] => register_32:alu_result.data_in[13]
alu_result_in[14] => register_32:alu_result.data_in[14]
alu_result_in[15] => register_32:alu_result.data_in[15]
alu_result_in[16] => register_32:alu_result.data_in[16]
alu_result_in[17] => register_32:alu_result.data_in[17]
alu_result_in[18] => register_32:alu_result.data_in[18]
alu_result_in[19] => register_32:alu_result.data_in[19]
alu_result_in[20] => register_32:alu_result.data_in[20]
alu_result_in[21] => register_32:alu_result.data_in[21]
alu_result_in[22] => register_32:alu_result.data_in[22]
alu_result_in[23] => register_32:alu_result.data_in[23]
alu_result_in[24] => register_32:alu_result.data_in[24]
alu_result_in[25] => register_32:alu_result.data_in[25]
alu_result_in[26] => register_32:alu_result.data_in[26]
alu_result_in[27] => register_32:alu_result.data_in[27]
alu_result_in[28] => register_32:alu_result.data_in[28]
alu_result_in[29] => register_32:alu_result.data_in[29]
alu_result_in[30] => register_32:alu_result.data_in[30]
alu_result_in[31] => register_32:alu_result.data_in[31]
reg_write_dest_in[0] => register_5:register_write_destination.data_in[0]
reg_write_dest_in[1] => register_5:register_write_destination.data_in[1]
reg_write_dest_in[2] => register_5:register_write_destination.data_in[2]
reg_write_dest_in[3] => register_5:register_write_destination.data_in[3]
reg_write_dest_in[4] => register_5:register_write_destination.data_in[4]
mem_data_in[0] => mem_data_out[0].DATAIN
mem_data_in[1] => mem_data_out[1].DATAIN
mem_data_in[2] => mem_data_out[2].DATAIN
mem_data_in[3] => mem_data_out[3].DATAIN
mem_data_in[4] => mem_data_out[4].DATAIN
mem_data_in[5] => mem_data_out[5].DATAIN
mem_data_in[6] => mem_data_out[6].DATAIN
mem_data_in[7] => mem_data_out[7].DATAIN
mem_data_in[8] => mem_data_out[8].DATAIN
mem_data_in[9] => mem_data_out[9].DATAIN
mem_data_in[10] => mem_data_out[10].DATAIN
mem_data_in[11] => mem_data_out[11].DATAIN
mem_data_in[12] => mem_data_out[12].DATAIN
mem_data_in[13] => mem_data_out[13].DATAIN
mem_data_in[14] => mem_data_out[14].DATAIN
mem_data_in[15] => mem_data_out[15].DATAIN
mem_data_in[16] => mem_data_out[16].DATAIN
mem_data_in[17] => mem_data_out[17].DATAIN
mem_data_in[18] => mem_data_out[18].DATAIN
mem_data_in[19] => mem_data_out[19].DATAIN
mem_data_in[20] => mem_data_out[20].DATAIN
mem_data_in[21] => mem_data_out[21].DATAIN
mem_data_in[22] => mem_data_out[22].DATAIN
mem_data_in[23] => mem_data_out[23].DATAIN
mem_data_in[24] => mem_data_out[24].DATAIN
mem_data_in[25] => mem_data_out[25].DATAIN
mem_data_in[26] => mem_data_out[26].DATAIN
mem_data_in[27] => mem_data_out[27].DATAIN
mem_data_in[28] => mem_data_out[28].DATAIN
mem_data_in[29] => mem_data_out[29].DATAIN
mem_data_in[30] => mem_data_out[30].DATAIN
mem_data_in[31] => mem_data_out[31].DATAIN
ni_reg_read_addr_1[0] => comparator_5_2:comparator_5_2_1.inputA[0]
ni_reg_read_addr_1[1] => comparator_5_2:comparator_5_2_1.inputA[1]
ni_reg_read_addr_1[2] => comparator_5_2:comparator_5_2_1.inputA[2]
ni_reg_read_addr_1[3] => comparator_5_2:comparator_5_2_1.inputA[3]
ni_reg_read_addr_1[4] => comparator_5_2:comparator_5_2_1.inputA[4]
ni_reg_read_addr_2[0] => comparator_5_2:comparator_5_2_2.inputA[0]
ni_reg_read_addr_2[1] => comparator_5_2:comparator_5_2_2.inputA[1]
ni_reg_read_addr_2[2] => comparator_5_2:comparator_5_2_2.inputA[2]
ni_reg_read_addr_2[3] => comparator_5_2:comparator_5_2_2.inputA[3]
ni_reg_read_addr_2[4] => comparator_5_2:comparator_5_2_2.inputA[4]
traverse_bit_in => traverse_latch:traverse_latch_buffer.data_in
traverse_bit_clr => traverse_latch:traverse_latch_buffer.clr
traverse_bit_out <= traverse_latch:traverse_latch_buffer.data_out
alu_result_out[0] <= register_32:alu_result.data_out[0]
alu_result_out[1] <= register_32:alu_result.data_out[1]
alu_result_out[2] <= register_32:alu_result.data_out[2]
alu_result_out[3] <= register_32:alu_result.data_out[3]
alu_result_out[4] <= register_32:alu_result.data_out[4]
alu_result_out[5] <= register_32:alu_result.data_out[5]
alu_result_out[6] <= register_32:alu_result.data_out[6]
alu_result_out[7] <= register_32:alu_result.data_out[7]
alu_result_out[8] <= register_32:alu_result.data_out[8]
alu_result_out[9] <= register_32:alu_result.data_out[9]
alu_result_out[10] <= register_32:alu_result.data_out[10]
alu_result_out[11] <= register_32:alu_result.data_out[11]
alu_result_out[12] <= register_32:alu_result.data_out[12]
alu_result_out[13] <= register_32:alu_result.data_out[13]
alu_result_out[14] <= register_32:alu_result.data_out[14]
alu_result_out[15] <= register_32:alu_result.data_out[15]
alu_result_out[16] <= register_32:alu_result.data_out[16]
alu_result_out[17] <= register_32:alu_result.data_out[17]
alu_result_out[18] <= register_32:alu_result.data_out[18]
alu_result_out[19] <= register_32:alu_result.data_out[19]
alu_result_out[20] <= register_32:alu_result.data_out[20]
alu_result_out[21] <= register_32:alu_result.data_out[21]
alu_result_out[22] <= register_32:alu_result.data_out[22]
alu_result_out[23] <= register_32:alu_result.data_out[23]
alu_result_out[24] <= register_32:alu_result.data_out[24]
alu_result_out[25] <= register_32:alu_result.data_out[25]
alu_result_out[26] <= register_32:alu_result.data_out[26]
alu_result_out[27] <= register_32:alu_result.data_out[27]
alu_result_out[28] <= register_32:alu_result.data_out[28]
alu_result_out[29] <= register_32:alu_result.data_out[29]
alu_result_out[30] <= register_32:alu_result.data_out[30]
alu_result_out[31] <= register_32:alu_result.data_out[31]
reg_write_dest_out[0] <= register_5:register_write_destination.data_out[0]
reg_write_dest_out[1] <= register_5:register_write_destination.data_out[1]
reg_write_dest_out[2] <= register_5:register_write_destination.data_out[2]
reg_write_dest_out[3] <= register_5:register_write_destination.data_out[3]
reg_write_dest_out[4] <= register_5:register_write_destination.data_out[4]
mem_data_out[0] <= mem_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[1] <= mem_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[2] <= mem_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[3] <= mem_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[4] <= mem_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[5] <= mem_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[6] <= mem_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[7] <= mem_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[8] <= mem_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[9] <= mem_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[10] <= mem_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[11] <= mem_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[12] <= mem_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[13] <= mem_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[14] <= mem_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[15] <= mem_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[16] <= mem_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[17] <= mem_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[18] <= mem_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[19] <= mem_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[20] <= mem_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[21] <= mem_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[22] <= mem_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[23] <= mem_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[24] <= mem_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[25] <= mem_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[26] <= mem_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[27] <= mem_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[28] <= mem_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[29] <= mem_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[30] <= mem_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[31] <= mem_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
reg_haz_ind[0] <= comparator_5_2:comparator_5_2_1.output
reg_haz_ind[1] <= comparator_5_2:comparator_5_2_2.output
clk => register_32:alu_result.clk
clk => register_5:register_write_destination.clk
clk => traverse_latch:traverse_latch_buffer.clk


|mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer|register_32:alu_result
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_in[16] => data_out[16]~reg0.DATAIN
data_in[17] => data_out[17]~reg0.DATAIN
data_in[18] => data_out[18]~reg0.DATAIN
data_in[19] => data_out[19]~reg0.DATAIN
data_in[20] => data_out[20]~reg0.DATAIN
data_in[21] => data_out[21]~reg0.DATAIN
data_in[22] => data_out[22]~reg0.DATAIN
data_in[23] => data_out[23]~reg0.DATAIN
data_in[24] => data_out[24]~reg0.DATAIN
data_in[25] => data_out[25]~reg0.DATAIN
data_in[26] => data_out[26]~reg0.DATAIN
data_in[27] => data_out[27]~reg0.DATAIN
data_in[28] => data_out[28]~reg0.DATAIN
data_in[29] => data_out[29]~reg0.DATAIN
data_in[30] => data_out[30]~reg0.DATAIN
data_in[31] => data_out[31]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
load => data_out[16]~reg0.ENA
load => data_out[17]~reg0.ENA
load => data_out[18]~reg0.ENA
load => data_out[19]~reg0.ENA
load => data_out[20]~reg0.ENA
load => data_out[21]~reg0.ENA
load => data_out[22]~reg0.ENA
load => data_out[23]~reg0.ENA
load => data_out[24]~reg0.ENA
load => data_out[25]~reg0.ENA
load => data_out[26]~reg0.ENA
load => data_out[27]~reg0.ENA
load => data_out[28]~reg0.ENA
load => data_out[29]~reg0.ENA
load => data_out[30]~reg0.ENA
load => data_out[31]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK


|mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer|register_5:register_write_destination
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK


|mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer|traverse_latch:traverse_latch_buffer
data_in => mux_2_to_1_by_1:input_mux.input_0
data_out <= register_1:data_register.data_out
load => register_1:data_register.load
clr => mux_2_to_1_by_1:input_mux.sel
clk => register_1:data_register.clk


|mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer|traverse_latch:traverse_latch_buffer|mux_2_to_1_by_1:input_mux
input_0 => output.DATAB
input_1 => output.DATAA
sel => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer|traverse_latch:traverse_latch_buffer|register_1:data_register
data_in => data_out~reg0.DATAIN
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => data_out~reg0.ENA
clk => data_out~reg0.CLK


|mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_1
inputA[0] => Equal2.IN4
inputA[0] => Equal0.IN4
inputA[1] => Equal2.IN3
inputA[1] => Equal0.IN3
inputA[2] => Equal2.IN2
inputA[2] => Equal0.IN2
inputA[3] => Equal2.IN1
inputA[3] => Equal0.IN1
inputA[4] => Equal2.IN0
inputA[4] => Equal0.IN0
inputB[0] => Equal2.IN9
inputB[0] => Equal1.IN4
inputB[1] => Equal2.IN8
inputB[1] => Equal1.IN3
inputB[2] => Equal2.IN7
inputB[2] => Equal1.IN2
inputB[3] => Equal2.IN6
inputB[3] => Equal1.IN1
inputB[4] => Equal2.IN5
inputB[4] => Equal1.IN0
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|register_MEM_WB_buffer:MEM_WB_buffer|comparator_5_2:comparator_5_2_2
inputA[0] => Equal2.IN4
inputA[0] => Equal0.IN4
inputA[1] => Equal2.IN3
inputA[1] => Equal0.IN3
inputA[2] => Equal2.IN2
inputA[2] => Equal0.IN2
inputA[3] => Equal2.IN1
inputA[3] => Equal0.IN1
inputA[4] => Equal2.IN0
inputA[4] => Equal0.IN0
inputB[0] => Equal2.IN9
inputB[0] => Equal1.IN4
inputB[1] => Equal2.IN8
inputB[1] => Equal1.IN3
inputB[2] => Equal2.IN7
inputB[2] => Equal1.IN2
inputB[3] => Equal2.IN6
inputB[3] => Equal1.IN1
inputB[4] => Equal2.IN5
inputB[4] => Equal1.IN0
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|mips_pipelined|mux_2_to_1_by_32:regblk_data_in_mux
data_in_0[0] => output.DATAB
data_in_0[1] => output.DATAB
data_in_0[2] => output.DATAB
data_in_0[3] => output.DATAB
data_in_0[4] => output.DATAB
data_in_0[5] => output.DATAB
data_in_0[6] => output.DATAB
data_in_0[7] => output.DATAB
data_in_0[8] => output.DATAB
data_in_0[9] => output.DATAB
data_in_0[10] => output.DATAB
data_in_0[11] => output.DATAB
data_in_0[12] => output.DATAB
data_in_0[13] => output.DATAB
data_in_0[14] => output.DATAB
data_in_0[15] => output.DATAB
data_in_0[16] => output.DATAB
data_in_0[17] => output.DATAB
data_in_0[18] => output.DATAB
data_in_0[19] => output.DATAB
data_in_0[20] => output.DATAB
data_in_0[21] => output.DATAB
data_in_0[22] => output.DATAB
data_in_0[23] => output.DATAB
data_in_0[24] => output.DATAB
data_in_0[25] => output.DATAB
data_in_0[26] => output.DATAB
data_in_0[27] => output.DATAB
data_in_0[28] => output.DATAB
data_in_0[29] => output.DATAB
data_in_0[30] => output.DATAB
data_in_0[31] => output.DATAB
data_in_1[0] => output.DATAA
data_in_1[1] => output.DATAA
data_in_1[2] => output.DATAA
data_in_1[3] => output.DATAA
data_in_1[4] => output.DATAA
data_in_1[5] => output.DATAA
data_in_1[6] => output.DATAA
data_in_1[7] => output.DATAA
data_in_1[8] => output.DATAA
data_in_1[9] => output.DATAA
data_in_1[10] => output.DATAA
data_in_1[11] => output.DATAA
data_in_1[12] => output.DATAA
data_in_1[13] => output.DATAA
data_in_1[14] => output.DATAA
data_in_1[15] => output.DATAA
data_in_1[16] => output.DATAA
data_in_1[17] => output.DATAA
data_in_1[18] => output.DATAA
data_in_1[19] => output.DATAA
data_in_1[20] => output.DATAA
data_in_1[21] => output.DATAA
data_in_1[22] => output.DATAA
data_in_1[23] => output.DATAA
data_in_1[24] => output.DATAA
data_in_1[25] => output.DATAA
data_in_1[26] => output.DATAA
data_in_1[27] => output.DATAA
data_in_1[28] => output.DATAA
data_in_1[29] => output.DATAA
data_in_1[30] => output.DATAA
data_in_1[31] => output.DATAA
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
selection => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


