
stratagem_hero_game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007530  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001cc  08007710  08007710  00008710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078dc  080078dc  000090b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080078dc  080078dc  000088dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078e4  080078e4  000090b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078e4  080078e4  000088e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080078e8  080078e8  000088e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  080078ec  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020f4  200000b4  080079a0  000090b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021a8  080079a0  000091a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000090b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a823  00000000  00000000  000090e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b9d  00000000  00000000  00023907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  000274a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010ce  00000000  00000000  00028a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004aea  00000000  00000000  00029b46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001920c  00000000  00000000  0002e630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7851  00000000  00000000  0004783c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013f08d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f18  00000000  00000000  0013f0d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00144fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000b4 	.word	0x200000b4
 80001fc:	00000000 	.word	0x00000000
 8000200:	080076f8 	.word	0x080076f8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000b8 	.word	0x200000b8
 800021c:	080076f8 	.word	0x080076f8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <DisplayConfigCustomChars>:

uint8_t arrows[]={0x00,0x04,0x0e,0x15,0x04,0x04,0x00,0x00
                  ,0x00,0x04,0x04,0x15,0x0e,0x04,0x00,0x00};


void DisplayConfigCustomChars(void){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  lcd_set_custom_symbol(arrows,2);
 80005f0:	2102      	movs	r1, #2
 80005f2:	4802      	ldr	r0, [pc, #8]	@ (80005fc <DisplayConfigCustomChars+0x10>)
 80005f4:	f000 fc36 	bl	8000e64 <lcd_set_custom_symbol>
}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000000 	.word	0x20000000

08000600 <ClearStratagemOnDisplay>:

void ClearStratagemOnDisplay(void){
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  lcd_update_buffer("        ", MAX_STRATAGEM_SIZE, 20+STRATAGEM_COL_START);
 8000604:	221a      	movs	r2, #26
 8000606:	2108      	movs	r1, #8
 8000608:	4802      	ldr	r0, [pc, #8]	@ (8000614 <ClearStratagemOnDisplay+0x14>)
 800060a:	f000 fbdd 	bl	8000dc8 <lcd_update_buffer>
}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	08007710 	.word	0x08007710

08000618 <DisplayNextSequenceArrow>:

void DisplayNextSequenceArrow(uint8_t arrow,uint8_t number){
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	460a      	mov	r2, r1
 8000622:	71fb      	strb	r3, [r7, #7]
 8000624:	4613      	mov	r3, r2
 8000626:	71bb      	strb	r3, [r7, #6]
  lcd_update_buffer(&arrow,1,20+STRATAGEM_COL_START+number);
 8000628:	79bb      	ldrb	r3, [r7, #6]
 800062a:	331a      	adds	r3, #26
 800062c:	b2da      	uxtb	r2, r3
 800062e:	1dfb      	adds	r3, r7, #7
 8000630:	2101      	movs	r1, #1
 8000632:	4618      	mov	r0, r3
 8000634:	f000 fbc8 	bl	8000dc8 <lcd_update_buffer>
}
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}

08000640 <DisplayWaitForStartScreen>:

void DisplayWaitForStartScreen(void){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  lcd_clear_buffer();
 8000644:	f000 fbd6 	bl	8000df4 <lcd_clear_buffer>
  lcd_update_buffer("  Press any button  ",20,0);
 8000648:	2200      	movs	r2, #0
 800064a:	2114      	movs	r1, #20
 800064c:	4804      	ldr	r0, [pc, #16]	@ (8000660 <DisplayWaitForStartScreen+0x20>)
 800064e:	f000 fbbb 	bl	8000dc8 <lcd_update_buffer>
  lcd_update_buffer("  to start the game ",20,20);
 8000652:	2214      	movs	r2, #20
 8000654:	2114      	movs	r1, #20
 8000656:	4803      	ldr	r0, [pc, #12]	@ (8000664 <DisplayWaitForStartScreen+0x24>)
 8000658:	f000 fbb6 	bl	8000dc8 <lcd_update_buffer>
}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	0800771c 	.word	0x0800771c
 8000664:	08007734 	.word	0x08007734

08000668 <DisplayStartCountDownScreen>:

void DisplayStartCountDownScreen(uint8_t time_s){
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	71fb      	strb	r3, [r7, #7]
  lcd_clear_buffer();
 8000672:	f000 fbbf 	bl	8000df4 <lcd_clear_buffer>
  lcd_update_buffer("  Starting game in  ",20,0);
 8000676:	2200      	movs	r2, #0
 8000678:	2114      	movs	r1, #20
 800067a:	480a      	ldr	r0, [pc, #40]	@ (80006a4 <DisplayStartCountDownScreen+0x3c>)
 800067c:	f000 fba4 	bl	8000dc8 <lcd_update_buffer>
  uint8_t buf[9];
  sprintf(buf,"%d sec ",time_s);
 8000680:	79fa      	ldrb	r2, [r7, #7]
 8000682:	f107 030c 	add.w	r3, r7, #12
 8000686:	4908      	ldr	r1, [pc, #32]	@ (80006a8 <DisplayStartCountDownScreen+0x40>)
 8000688:	4618      	mov	r0, r3
 800068a:	f006 fb95 	bl	8006db8 <siprintf>
  lcd_update_buffer(buf,6,26);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	221a      	movs	r2, #26
 8000694:	2106      	movs	r1, #6
 8000696:	4618      	mov	r0, r3
 8000698:	f000 fb96 	bl	8000dc8 <lcd_update_buffer>
}
 800069c:	bf00      	nop
 800069e:	3718      	adds	r7, #24
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	0800774c 	.word	0x0800774c
 80006a8:	08007764 	.word	0x08007764

080006ac <DisplayActiveGameScreen>:

void DisplayActiveGameScreen(uint32_t sequence){
 80006ac:	b590      	push	{r4, r7, lr}
 80006ae:	b087      	sub	sp, #28
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  //lcd_clear_buffer();
  lcd_update_buffer("Game started: ",14,0);
 80006b4:	2200      	movs	r2, #0
 80006b6:	210e      	movs	r1, #14
 80006b8:	4815      	ldr	r0, [pc, #84]	@ (8000710 <DisplayActiveGameScreen+0x64>)
 80006ba:	f000 fb85 	bl	8000dc8 <lcd_update_buffer>
  uint8_t act_sequence[8];
  for(uint8_t i=0;i<=32;i++){
 80006be:	2300      	movs	r3, #0
 80006c0:	75fb      	strb	r3, [r7, #23]
 80006c2:	e016      	b.n	80006f2 <DisplayActiveGameScreen+0x46>
    act_sequence[i]=ParseKeysToLcdArrows((sequence>>(i*4))&0xF);
 80006c4:	7dfb      	ldrb	r3, [r7, #23]
 80006c6:	009b      	lsls	r3, r3, #2
 80006c8:	687a      	ldr	r2, [r7, #4]
 80006ca:	fa22 f303 	lsr.w	r3, r2, r3
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	f003 030f 	and.w	r3, r3, #15
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	7dfc      	ldrb	r4, [r7, #23]
 80006d8:	4618      	mov	r0, r3
 80006da:	f000 fa53 	bl	8000b84 <ParseKeysToLcdArrows>
 80006de:	4603      	mov	r3, r0
 80006e0:	461a      	mov	r2, r3
 80006e2:	f104 0318 	add.w	r3, r4, #24
 80006e6:	443b      	add	r3, r7
 80006e8:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for(uint8_t i=0;i<=32;i++){
 80006ec:	7dfb      	ldrb	r3, [r7, #23]
 80006ee:	3301      	adds	r3, #1
 80006f0:	75fb      	strb	r3, [r7, #23]
 80006f2:	7dfb      	ldrb	r3, [r7, #23]
 80006f4:	2b20      	cmp	r3, #32
 80006f6:	d9e5      	bls.n	80006c4 <DisplayActiveGameScreen+0x18>
  }
  lcd_update_buffer(&act_sequence,8,40+6);
 80006f8:	f107 030c 	add.w	r3, r7, #12
 80006fc:	222e      	movs	r2, #46	@ 0x2e
 80006fe:	2108      	movs	r1, #8
 8000700:	4618      	mov	r0, r3
 8000702:	f000 fb61 	bl	8000dc8 <lcd_update_buffer>
}
 8000706:	bf00      	nop
 8000708:	371c      	adds	r7, #28
 800070a:	46bd      	mov	sp, r7
 800070c:	bd90      	pop	{r4, r7, pc}
 800070e:	bf00      	nop
 8000710:	0800776c 	.word	0x0800776c

08000714 <DisplayAfterRoundInfo>:

void DisplayAfterRoundInfo(uint8_t time_left,uint16_t points){
 8000714:	b580      	push	{r7, lr}
 8000716:	b088      	sub	sp, #32
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	460a      	mov	r2, r1
 800071e:	71fb      	strb	r3, [r7, #7]
 8000720:	4613      	mov	r3, r2
 8000722:	80bb      	strh	r3, [r7, #4]
  lcd_clear_buffer();
 8000724:	f000 fb66 	bl	8000df4 <lcd_clear_buffer>
  lcd_update_buffer("   Round Complete   ",20,0);
 8000728:	2200      	movs	r2, #0
 800072a:	2114      	movs	r1, #20
 800072c:	4808      	ldr	r0, [pc, #32]	@ (8000750 <DisplayAfterRoundInfo+0x3c>)
 800072e:	f000 fb4b 	bl	8000dc8 <lcd_update_buffer>
  uint8_t buf[20];
 // sprintf(buf,"  your score: %d",points);
  //lcd_update_buffer(buf,20,20);
  lcd_update_buffer("  Press any button  ",20,40);
 8000732:	2228      	movs	r2, #40	@ 0x28
 8000734:	2114      	movs	r1, #20
 8000736:	4807      	ldr	r0, [pc, #28]	@ (8000754 <DisplayAfterRoundInfo+0x40>)
 8000738:	f000 fb46 	bl	8000dc8 <lcd_update_buffer>
  lcd_update_buffer("     to continue    ",20,60);
 800073c:	223c      	movs	r2, #60	@ 0x3c
 800073e:	2114      	movs	r1, #20
 8000740:	4805      	ldr	r0, [pc, #20]	@ (8000758 <DisplayAfterRoundInfo+0x44>)
 8000742:	f000 fb41 	bl	8000dc8 <lcd_update_buffer>
}
 8000746:	bf00      	nop
 8000748:	3720      	adds	r7, #32
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	0800777c 	.word	0x0800777c
 8000754:	0800771c 	.word	0x0800771c
 8000758:	08007794 	.word	0x08007794

0800075c <DisplayFinalRoundInfo>:

void DisplayFinalRoundInfo(uint16_t points){
 800075c:	b580      	push	{r7, lr}
 800075e:	b088      	sub	sp, #32
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	80fb      	strh	r3, [r7, #6]
  lcd_clear_buffer();
 8000766:	f000 fb45 	bl	8000df4 <lcd_clear_buffer>
  lcd_update_buffer("    Game Complete   ",20,0);
 800076a:	2200      	movs	r2, #0
 800076c:	2114      	movs	r1, #20
 800076e:	4808      	ldr	r0, [pc, #32]	@ (8000790 <DisplayFinalRoundInfo+0x34>)
 8000770:	f000 fb2a 	bl	8000dc8 <lcd_update_buffer>
  uint8_t buf[20];
  //sprintf(buf,"  your score: %d     ",points);
  //lcd_update_buffer(buf,20,20);
  lcd_update_buffer("  Press any button  ",20,40);
 8000774:	2228      	movs	r2, #40	@ 0x28
 8000776:	2114      	movs	r1, #20
 8000778:	4806      	ldr	r0, [pc, #24]	@ (8000794 <DisplayFinalRoundInfo+0x38>)
 800077a:	f000 fb25 	bl	8000dc8 <lcd_update_buffer>
  lcd_update_buffer("     to restart     ",20,60);
 800077e:	223c      	movs	r2, #60	@ 0x3c
 8000780:	2114      	movs	r1, #20
 8000782:	4805      	ldr	r0, [pc, #20]	@ (8000798 <DisplayFinalRoundInfo+0x3c>)
 8000784:	f000 fb20 	bl	8000dc8 <lcd_update_buffer>
}
 8000788:	bf00      	nop
 800078a:	3720      	adds	r7, #32
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	080077ac 	.word	0x080077ac
 8000794:	0800771c 	.word	0x0800771c
 8000798:	080077c4 	.word	0x080077c4

0800079c <PlaceEventInQueue>:
fourBitSequenceStruct RESSUPLY_STRATAGEM={.sequence=0x2188};
fourBitSequenceStruct LASER_CANNON_STRATAGEM={.sequence=0x41848};
fourBitSequenceStruct ORBITAL_LASER_STRATAGEM={.sequence=0x82182};//right down up right down
fourBitSequenceStruct HELLBOMB_STRATAGEM={.sequence=0x81281481};// up down left up down right up down

void PlaceEventInQueue(GameEvents event){
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	71fb      	strb	r3, [r7, #7]
//  if(event_tail!=event_head){
    event_queue[event_head]=event;
 80007a6:	4b0d      	ldr	r3, [pc, #52]	@ (80007dc <PlaceEventInQueue+0x40>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	4619      	mov	r1, r3
 80007ac:	4a0c      	ldr	r2, [pc, #48]	@ (80007e0 <PlaceEventInQueue+0x44>)
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	5453      	strb	r3, [r2, r1]
    if(event_head!=10)
 80007b2:	4b0a      	ldr	r3, [pc, #40]	@ (80007dc <PlaceEventInQueue+0x40>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b0a      	cmp	r3, #10
 80007b8:	d006      	beq.n	80007c8 <PlaceEventInQueue+0x2c>
      event_head++;
 80007ba:	4b08      	ldr	r3, [pc, #32]	@ (80007dc <PlaceEventInQueue+0x40>)
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	3301      	adds	r3, #1
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <PlaceEventInQueue+0x40>)
 80007c4:	701a      	strb	r2, [r3, #0]
    else
      event_head=0;
//  }
}
 80007c6:	e002      	b.n	80007ce <PlaceEventInQueue+0x32>
      event_head=0;
 80007c8:	4b04      	ldr	r3, [pc, #16]	@ (80007dc <PlaceEventInQueue+0x40>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
}
 80007ce:	bf00      	nop
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	200000db 	.word	0x200000db
 80007e0:	200000d0 	.word	0x200000d0

080007e4 <GetLastEvent>:

GameEvents GetLastEvent(void){
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
  if(event_tail!=event_head){
 80007ea:	4b11      	ldr	r3, [pc, #68]	@ (8000830 <GetLastEvent+0x4c>)
 80007ec:	781a      	ldrb	r2, [r3, #0]
 80007ee:	4b11      	ldr	r3, [pc, #68]	@ (8000834 <GetLastEvent+0x50>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d015      	beq.n	8000822 <GetLastEvent+0x3e>
    GameEvents return_event=event_queue[event_tail];
 80007f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000830 <GetLastEvent+0x4c>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	461a      	mov	r2, r3
 80007fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <GetLastEvent+0x54>)
 80007fe:	5c9b      	ldrb	r3, [r3, r2]
 8000800:	71fb      	strb	r3, [r7, #7]
    if(event_tail!=10)
 8000802:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <GetLastEvent+0x4c>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	2b0a      	cmp	r3, #10
 8000808:	d006      	beq.n	8000818 <GetLastEvent+0x34>
      event_tail++;
 800080a:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <GetLastEvent+0x4c>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	3301      	adds	r3, #1
 8000810:	b2da      	uxtb	r2, r3
 8000812:	4b07      	ldr	r3, [pc, #28]	@ (8000830 <GetLastEvent+0x4c>)
 8000814:	701a      	strb	r2, [r3, #0]
 8000816:	e002      	b.n	800081e <GetLastEvent+0x3a>
    else
      event_tail=0;
 8000818:	4b05      	ldr	r3, [pc, #20]	@ (8000830 <GetLastEvent+0x4c>)
 800081a:	2200      	movs	r2, #0
 800081c:	701a      	strb	r2, [r3, #0]
    return return_event;
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	e000      	b.n	8000824 <GetLastEvent+0x40>
  }
  else
    return NO_EVENT;
 8000822:	2300      	movs	r3, #0
}
 8000824:	4618      	mov	r0, r3
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	200000da 	.word	0x200000da
 8000834:	200000db 	.word	0x200000db
 8000838:	200000d0 	.word	0x200000d0

0800083c <AppStateProcessor>:

void AppStateProcessor(void){
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
  //get last event from queue
  GameEvents last_event=GetLastEvent();
 8000842:	f7ff ffcf 	bl	80007e4 <GetLastEvent>
 8000846:	4603      	mov	r3, r0
 8000848:	71fb      	strb	r3, [r7, #7]
  switch(AppStateMachine){
 800084a:	4b1b      	ldr	r3, [pc, #108]	@ (80008b8 <AppStateProcessor+0x7c>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	2b02      	cmp	r3, #2
 8000850:	d017      	beq.n	8000882 <AppStateProcessor+0x46>
 8000852:	2b02      	cmp	r3, #2
 8000854:	dc2b      	bgt.n	80008ae <AppStateProcessor+0x72>
 8000856:	2b00      	cmp	r3, #0
 8000858:	d002      	beq.n	8000860 <AppStateProcessor+0x24>
 800085a:	2b01      	cmp	r3, #1
 800085c:	d00c      	beq.n	8000878 <AppStateProcessor+0x3c>
        GameSubStateMachine=START_COUNTDOWN;
        AppStateMachine=GAME_IS_ACTIVE;
      }
      break;
  }
}
 800085e:	e026      	b.n	80008ae <AppStateProcessor+0x72>
      DisplayWaitForStartScreen();
 8000860:	f7ff feee 	bl	8000640 <DisplayWaitForStartScreen>
      if(last_event==ANY_BUTTON_PRESSED){
 8000864:	79fb      	ldrb	r3, [r7, #7]
 8000866:	2b01      	cmp	r3, #1
 8000868:	d11e      	bne.n	80008a8 <AppStateProcessor+0x6c>
        AppStateMachine=GAME_IS_ACTIVE;
 800086a:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <AppStateProcessor+0x7c>)
 800086c:	2201      	movs	r2, #1
 800086e:	701a      	strb	r2, [r3, #0]
        StartTimeout(CTDOWN_TIMEOUT);
 8000870:	2002      	movs	r0, #2
 8000872:	f000 f91f 	bl	8000ab4 <StartTimeout>
      break;
 8000876:	e017      	b.n	80008a8 <AppStateProcessor+0x6c>
      GameProcessor(last_event);
 8000878:	79fb      	ldrb	r3, [r7, #7]
 800087a:	4618      	mov	r0, r3
 800087c:	f000 f820 	bl	80008c0 <GameProcessor>
      break;
 8000880:	e015      	b.n	80008ae <AppStateProcessor+0x72>
      if(last_event==IDLE_TIMEOUT){
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2b04      	cmp	r3, #4
 8000886:	d102      	bne.n	800088e <AppStateProcessor+0x52>
        AppStateMachine=WAIT_FOR_START;
 8000888:	4b0b      	ldr	r3, [pc, #44]	@ (80008b8 <AppStateProcessor+0x7c>)
 800088a:	2200      	movs	r2, #0
 800088c:	701a      	strb	r2, [r3, #0]
      if(last_event==ANY_BUTTON_PRESSED){
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	2b01      	cmp	r3, #1
 8000892:	d10b      	bne.n	80008ac <AppStateProcessor+0x70>
        StartTimeout(CTDOWN_TIMEOUT);
 8000894:	2002      	movs	r0, #2
 8000896:	f000 f90d 	bl	8000ab4 <StartTimeout>
        GameSubStateMachine=START_COUNTDOWN;
 800089a:	4b08      	ldr	r3, [pc, #32]	@ (80008bc <AppStateProcessor+0x80>)
 800089c:	2200      	movs	r2, #0
 800089e:	701a      	strb	r2, [r3, #0]
        AppStateMachine=GAME_IS_ACTIVE;
 80008a0:	4b05      	ldr	r3, [pc, #20]	@ (80008b8 <AppStateProcessor+0x7c>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	701a      	strb	r2, [r3, #0]
      break;
 80008a6:	e001      	b.n	80008ac <AppStateProcessor+0x70>
      break;
 80008a8:	bf00      	nop
 80008aa:	e000      	b.n	80008ae <AppStateProcessor+0x72>
      break;
 80008ac:	bf00      	nop
}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	200000dd 	.word	0x200000dd
 80008bc:	200000dc 	.word	0x200000dc

080008c0 <GameProcessor>:

void GameProcessor(GameEvents last_event){
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b085      	sub	sp, #20
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	71fb      	strb	r3, [r7, #7]
  switch(GameSubStateMachine){
 80008ca:	4b70      	ldr	r3, [pc, #448]	@ (8000a8c <GameProcessor+0x1cc>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b02      	cmp	r3, #2
 80008d0:	f000 80bf 	beq.w	8000a52 <GameProcessor+0x192>
 80008d4:	2b02      	cmp	r3, #2
 80008d6:	f300 80d4 	bgt.w	8000a82 <GameProcessor+0x1c2>
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d002      	beq.n	80008e4 <GameProcessor+0x24>
 80008de:	2b01      	cmp	r3, #1
 80008e0:	d03c      	beq.n	800095c <GameProcessor+0x9c>
      }
      //wait for button - start countdown , start idle
      break;
  }

}
 80008e2:	e0ce      	b.n	8000a82 <GameProcessor+0x1c2>
      DisplayStartCountDownScreen(1+(((Timeouts[0]->timespan+Timeouts[0]->start_timestamp-HAL_GetTick()))/1000));
 80008e4:	4b6a      	ldr	r3, [pc, #424]	@ (8000a90 <GameProcessor+0x1d0>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	689a      	ldr	r2, [r3, #8]
 80008ea:	4b69      	ldr	r3, [pc, #420]	@ (8000a90 <GameProcessor+0x1d0>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	685b      	ldr	r3, [r3, #4]
 80008f0:	18d4      	adds	r4, r2, r3
 80008f2:	f000 fef9 	bl	80016e8 <HAL_GetTick>
 80008f6:	4603      	mov	r3, r0
 80008f8:	1ae3      	subs	r3, r4, r3
 80008fa:	4a66      	ldr	r2, [pc, #408]	@ (8000a94 <GameProcessor+0x1d4>)
 80008fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000900:	099b      	lsrs	r3, r3, #6
 8000902:	b2db      	uxtb	r3, r3
 8000904:	3301      	adds	r3, #1
 8000906:	b2db      	uxtb	r3, r3
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff fead 	bl	8000668 <DisplayStartCountDownScreen>
      if(last_event==CTDOWN_TIMEOUT){
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	2b02      	cmp	r3, #2
 8000912:	f040 80b1 	bne.w	8000a78 <GameProcessor+0x1b8>
        GameSubStateMachine=ACTIVE_ROUND;
 8000916:	4b5d      	ldr	r3, [pc, #372]	@ (8000a8c <GameProcessor+0x1cc>)
 8000918:	2201      	movs	r2, #1
 800091a:	701a      	strb	r2, [r3, #0]
        StartTimeout(GAME_TIMEOUT);
 800091c:	2003      	movs	r0, #3
 800091e:	f000 f8c9 	bl	8000ab4 <StartTimeout>
        GameData.sequence_cursor=0;
 8000922:	4b5d      	ldr	r3, [pc, #372]	@ (8000a98 <GameProcessor+0x1d8>)
 8000924:	2200      	movs	r2, #0
 8000926:	705a      	strb	r2, [r3, #1]
        GameData.sequence_array_cursor=0;
 8000928:	4b5b      	ldr	r3, [pc, #364]	@ (8000a98 <GameProcessor+0x1d8>)
 800092a:	2200      	movs	r2, #0
 800092c:	701a      	strb	r2, [r3, #0]
        GameData.stratagems[0].sequence=REVIVE_STRATAGEM.sequence;
 800092e:	4b5b      	ldr	r3, [pc, #364]	@ (8000a9c <GameProcessor+0x1dc>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4a59      	ldr	r2, [pc, #356]	@ (8000a98 <GameProcessor+0x1d8>)
 8000934:	6093      	str	r3, [r2, #8]
        GameData.stratagems[1].sequence=ORBITAL_LASER_STRATAGEM.sequence;
 8000936:	4b5a      	ldr	r3, [pc, #360]	@ (8000aa0 <GameProcessor+0x1e0>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	4a57      	ldr	r2, [pc, #348]	@ (8000a98 <GameProcessor+0x1d8>)
 800093c:	60d3      	str	r3, [r2, #12]
        GameData.stratagems[2].sequence=HELLBOMB_STRATAGEM.sequence;
 800093e:	4b59      	ldr	r3, [pc, #356]	@ (8000aa4 <GameProcessor+0x1e4>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4a55      	ldr	r2, [pc, #340]	@ (8000a98 <GameProcessor+0x1d8>)
 8000944:	6113      	str	r3, [r2, #16]
        GameData.stratagems[3].sequence=LASER_CANNON_STRATAGEM.sequence;
 8000946:	4b58      	ldr	r3, [pc, #352]	@ (8000aa8 <GameProcessor+0x1e8>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a53      	ldr	r2, [pc, #332]	@ (8000a98 <GameProcessor+0x1d8>)
 800094c:	6153      	str	r3, [r2, #20]
        GameData.stratagems[4].sequence=RESSUPLY_STRATAGEM.sequence;
 800094e:	4b57      	ldr	r3, [pc, #348]	@ (8000aac <GameProcessor+0x1ec>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a51      	ldr	r2, [pc, #324]	@ (8000a98 <GameProcessor+0x1d8>)
 8000954:	6193      	str	r3, [r2, #24]
        lcd_clear_buffer();
 8000956:	f000 fa4d 	bl	8000df4 <lcd_clear_buffer>
      break;
 800095a:	e08d      	b.n	8000a78 <GameProcessor+0x1b8>
      DisplayActiveGameScreen(GameData.stratagems[GameData.sequence_array_cursor].sequence);
 800095c:	4b4e      	ldr	r3, [pc, #312]	@ (8000a98 <GameProcessor+0x1d8>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	4a4d      	ldr	r2, [pc, #308]	@ (8000a98 <GameProcessor+0x1d8>)
 8000962:	3302      	adds	r3, #2
 8000964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff fe9f 	bl	80006ac <DisplayActiveGameScreen>
      if(last_event==ANY_BUTTON_PRESSED){
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	2b01      	cmp	r3, #1
 8000972:	d15e      	bne.n	8000a32 <GameProcessor+0x172>
        if(GameData.last_pressed_button==((GameData.stratagems[GameData.sequence_array_cursor].sequence>>GameData.sequence_cursor)&0xF)){
 8000974:	4b48      	ldr	r3, [pc, #288]	@ (8000a98 <GameProcessor+0x1d8>)
 8000976:	789b      	ldrb	r3, [r3, #2]
 8000978:	4619      	mov	r1, r3
 800097a:	4b47      	ldr	r3, [pc, #284]	@ (8000a98 <GameProcessor+0x1d8>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	4a46      	ldr	r2, [pc, #280]	@ (8000a98 <GameProcessor+0x1d8>)
 8000980:	3302      	adds	r3, #2
 8000982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000986:	4a44      	ldr	r2, [pc, #272]	@ (8000a98 <GameProcessor+0x1d8>)
 8000988:	7852      	ldrb	r2, [r2, #1]
 800098a:	40d3      	lsrs	r3, r2
 800098c:	f003 030f 	and.w	r3, r3, #15
 8000990:	4299      	cmp	r1, r3
 8000992:	d146      	bne.n	8000a22 <GameProcessor+0x162>
          uint8_t new_arrow=ParseKeysToLcdArrows(GameData.last_pressed_button);
 8000994:	4b40      	ldr	r3, [pc, #256]	@ (8000a98 <GameProcessor+0x1d8>)
 8000996:	789b      	ldrb	r3, [r3, #2]
 8000998:	4618      	mov	r0, r3
 800099a:	f000 f8f3 	bl	8000b84 <ParseKeysToLcdArrows>
 800099e:	4603      	mov	r3, r0
 80009a0:	73fb      	strb	r3, [r7, #15]
          DisplayNextSequenceArrow(new_arrow,GameData.sequence_cursor/4);
 80009a2:	4b3d      	ldr	r3, [pc, #244]	@ (8000a98 <GameProcessor+0x1d8>)
 80009a4:	785b      	ldrb	r3, [r3, #1]
 80009a6:	089b      	lsrs	r3, r3, #2
 80009a8:	b2da      	uxtb	r2, r3
 80009aa:	7bfb      	ldrb	r3, [r7, #15]
 80009ac:	4611      	mov	r1, r2
 80009ae:	4618      	mov	r0, r3
 80009b0:	f7ff fe32 	bl	8000618 <DisplayNextSequenceArrow>
          GameData.input.sequence=new_arrow<<GameData.sequence_cursor;
 80009b4:	7bfb      	ldrb	r3, [r7, #15]
 80009b6:	4a38      	ldr	r2, [pc, #224]	@ (8000a98 <GameProcessor+0x1d8>)
 80009b8:	7852      	ldrb	r2, [r2, #1]
 80009ba:	4093      	lsls	r3, r2
 80009bc:	461a      	mov	r2, r3
 80009be:	4b36      	ldr	r3, [pc, #216]	@ (8000a98 <GameProcessor+0x1d8>)
 80009c0:	605a      	str	r2, [r3, #4]
          GameData.sequence_cursor+=4;
 80009c2:	4b35      	ldr	r3, [pc, #212]	@ (8000a98 <GameProcessor+0x1d8>)
 80009c4:	785b      	ldrb	r3, [r3, #1]
 80009c6:	3304      	adds	r3, #4
 80009c8:	b2da      	uxtb	r2, r3
 80009ca:	4b33      	ldr	r3, [pc, #204]	@ (8000a98 <GameProcessor+0x1d8>)
 80009cc:	705a      	strb	r2, [r3, #1]
          if(((GameData.stratagems[GameData.sequence_array_cursor].sequence>>GameData.sequence_cursor)&0xF)==0x00){
 80009ce:	4b32      	ldr	r3, [pc, #200]	@ (8000a98 <GameProcessor+0x1d8>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	4a31      	ldr	r2, [pc, #196]	@ (8000a98 <GameProcessor+0x1d8>)
 80009d4:	3302      	adds	r3, #2
 80009d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009da:	4a2f      	ldr	r2, [pc, #188]	@ (8000a98 <GameProcessor+0x1d8>)
 80009dc:	7852      	ldrb	r2, [r2, #1]
 80009de:	40d3      	lsrs	r3, r2
 80009e0:	f003 030f 	and.w	r3, r3, #15
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d124      	bne.n	8000a32 <GameProcessor+0x172>
            GameData.sequence_array_cursor++;   //increment cursor for next stratagem
 80009e8:	4b2b      	ldr	r3, [pc, #172]	@ (8000a98 <GameProcessor+0x1d8>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	3301      	adds	r3, #1
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	4b29      	ldr	r3, [pc, #164]	@ (8000a98 <GameProcessor+0x1d8>)
 80009f2:	701a      	strb	r2, [r3, #0]
            GameData.sequence_cursor=0;         //clear cursor of each arrow in sequence
 80009f4:	4b28      	ldr	r3, [pc, #160]	@ (8000a98 <GameProcessor+0x1d8>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	705a      	strb	r2, [r3, #1]
            GameData.input.sequence=0;          //clear previous sequence
 80009fa:	4b27      	ldr	r3, [pc, #156]	@ (8000a98 <GameProcessor+0x1d8>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	605a      	str	r2, [r3, #4]
            ClearStratagemOnDisplay();
 8000a00:	f7ff fdfe 	bl	8000600 <ClearStratagemOnDisplay>
            if(GameData.sequence_array_cursor==STRATAGEM_PER_GAME){
 8000a04:	4b24      	ldr	r3, [pc, #144]	@ (8000a98 <GameProcessor+0x1d8>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	2b05      	cmp	r3, #5
 8000a0a:	d112      	bne.n	8000a32 <GameProcessor+0x172>
              GameSubStateMachine=ROUND_COMPLETE; //change state
 8000a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a8c <GameProcessor+0x1cc>)
 8000a0e:	2202      	movs	r2, #2
 8000a10:	701a      	strb	r2, [r3, #0]
              DisplayAfterRoundInfo(0,0);            //update lcd
 8000a12:	2100      	movs	r1, #0
 8000a14:	2000      	movs	r0, #0
 8000a16:	f7ff fe7d 	bl	8000714 <DisplayAfterRoundInfo>
              StartTimeout(IDLE_TIMEOUT);         //
 8000a1a:	2004      	movs	r0, #4
 8000a1c:	f000 f84a 	bl	8000ab4 <StartTimeout>
 8000a20:	e007      	b.n	8000a32 <GameProcessor+0x172>
          GameData.input.sequence=0;
 8000a22:	4b1d      	ldr	r3, [pc, #116]	@ (8000a98 <GameProcessor+0x1d8>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	605a      	str	r2, [r3, #4]
          GameData.sequence_cursor=0;
 8000a28:	4b1b      	ldr	r3, [pc, #108]	@ (8000a98 <GameProcessor+0x1d8>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	705a      	strb	r2, [r3, #1]
          ClearStratagemOnDisplay();
 8000a2e:	f7ff fde7 	bl	8000600 <ClearStratagemOnDisplay>
      if(last_event==GAME_TIMEOUT){
 8000a32:	79fb      	ldrb	r3, [r7, #7]
 8000a34:	2b03      	cmp	r3, #3
 8000a36:	d121      	bne.n	8000a7c <GameProcessor+0x1bc>
        StartTimeout(IDLE_TIMEOUT);
 8000a38:	2004      	movs	r0, #4
 8000a3a:	f000 f83b 	bl	8000ab4 <StartTimeout>
        DisplayFinalRoundInfo(0);
 8000a3e:	2000      	movs	r0, #0
 8000a40:	f7ff fe8c 	bl	800075c <DisplayFinalRoundInfo>
        GameSubStateMachine=START_COUNTDOWN;
 8000a44:	4b11      	ldr	r3, [pc, #68]	@ (8000a8c <GameProcessor+0x1cc>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	701a      	strb	r2, [r3, #0]
        AppStateMachine=GAME_ENDED;
 8000a4a:	4b19      	ldr	r3, [pc, #100]	@ (8000ab0 <GameProcessor+0x1f0>)
 8000a4c:	2202      	movs	r2, #2
 8000a4e:	701a      	strb	r2, [r3, #0]
      break;
 8000a50:	e014      	b.n	8000a7c <GameProcessor+0x1bc>
      if(last_event==IDLE_TIMEOUT){
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	2b04      	cmp	r3, #4
 8000a56:	d105      	bne.n	8000a64 <GameProcessor+0x1a4>
        GameSubStateMachine=START_COUNTDOWN;
 8000a58:	4b0c      	ldr	r3, [pc, #48]	@ (8000a8c <GameProcessor+0x1cc>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
        AppStateMachine=WAIT_FOR_START;
 8000a5e:	4b14      	ldr	r3, [pc, #80]	@ (8000ab0 <GameProcessor+0x1f0>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	701a      	strb	r2, [r3, #0]
      if(last_event==ANY_BUTTON_PRESSED){
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d10a      	bne.n	8000a80 <GameProcessor+0x1c0>
        StartTimeout(CTDOWN_TIMEOUT);
 8000a6a:	2002      	movs	r0, #2
 8000a6c:	f000 f822 	bl	8000ab4 <StartTimeout>
        GameSubStateMachine=START_COUNTDOWN;
 8000a70:	4b06      	ldr	r3, [pc, #24]	@ (8000a8c <GameProcessor+0x1cc>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	701a      	strb	r2, [r3, #0]
      break;
 8000a76:	e003      	b.n	8000a80 <GameProcessor+0x1c0>
      break;
 8000a78:	bf00      	nop
 8000a7a:	e002      	b.n	8000a82 <GameProcessor+0x1c2>
      break;
 8000a7c:	bf00      	nop
 8000a7e:	e000      	b.n	8000a82 <GameProcessor+0x1c2>
      break;
 8000a80:	bf00      	nop
}
 8000a82:	bf00      	nop
 8000a84:	3714      	adds	r7, #20
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd90      	pop	{r4, r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	200000dc 	.word	0x200000dc
 8000a90:	20000034 	.word	0x20000034
 8000a94:	10624dd3 	.word	0x10624dd3
 8000a98:	200000e0 	.word	0x200000e0
 8000a9c:	20000040 	.word	0x20000040
 8000aa0:	2000004c 	.word	0x2000004c
 8000aa4:	20000050 	.word	0x20000050
 8000aa8:	20000048 	.word	0x20000048
 8000aac:	20000044 	.word	0x20000044
 8000ab0:	200000dd 	.word	0x200000dd

08000ab4 <StartTimeout>:


void StartTimeout(GameEvents TimeoutType){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	4603      	mov	r3, r0
 8000abc:	71fb      	strb	r3, [r7, #7]
  TimeoutDataStruct * timeout_local=NULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60fb      	str	r3, [r7, #12]
  uint8_t i=0;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	72fb      	strb	r3, [r7, #11]
  while(i<TIMEOUTS_COUNT){
 8000ac6:	e010      	b.n	8000aea <StartTimeout+0x36>
    if(Timeouts[i]->timeout_type==TimeoutType){
 8000ac8:	7afb      	ldrb	r3, [r7, #11]
 8000aca:	4a11      	ldr	r2, [pc, #68]	@ (8000b10 <StartTimeout+0x5c>)
 8000acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	79fa      	ldrb	r2, [r7, #7]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d105      	bne.n	8000ae4 <StartTimeout+0x30>
      timeout_local=Timeouts[i];
 8000ad8:	7afb      	ldrb	r3, [r7, #11]
 8000ada:	4a0d      	ldr	r2, [pc, #52]	@ (8000b10 <StartTimeout+0x5c>)
 8000adc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ae0:	60fb      	str	r3, [r7, #12]
      break;
 8000ae2:	e005      	b.n	8000af0 <StartTimeout+0x3c>
    }
    else
      i++;
 8000ae4:	7afb      	ldrb	r3, [r7, #11]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	72fb      	strb	r3, [r7, #11]
  while(i<TIMEOUTS_COUNT){
 8000aea:	7afb      	ldrb	r3, [r7, #11]
 8000aec:	2b02      	cmp	r3, #2
 8000aee:	d9eb      	bls.n	8000ac8 <StartTimeout+0x14>
  }
  if(timeout_local==NULL)
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d008      	beq.n	8000b08 <StartTimeout+0x54>
    return;
  timeout_local->start_timestamp=HAL_GetTick();
 8000af6:	f000 fdf7 	bl	80016e8 <HAL_GetTick>
 8000afa:	4602      	mov	r2, r0
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	605a      	str	r2, [r3, #4]
  //timeout_local->stop_timestamp+=timeout_local->start_timestamp;
  timeout_local->is_active=1;
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	2201      	movs	r2, #1
 8000b04:	705a      	strb	r2, [r3, #1]
 8000b06:	e000      	b.n	8000b0a <StartTimeout+0x56>
    return;
 8000b08:	bf00      	nop
}
 8000b0a:	3710      	adds	r7, #16
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	20000034 	.word	0x20000034

08000b14 <TimeoutProcessor>:

void TimeoutProcessor(void){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
  for(uint8_t i=0;i<TIMEOUTS_COUNT;i++){
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	71fb      	strb	r3, [r7, #7]
 8000b1e:	e027      	b.n	8000b70 <TimeoutProcessor+0x5c>
    if((HAL_GetTick()-Timeouts[i]->start_timestamp)>Timeouts[i]->timespan && Timeouts[i]->is_active){
 8000b20:	f000 fde2 	bl	80016e8 <HAL_GetTick>
 8000b24:	4602      	mov	r2, r0
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	4915      	ldr	r1, [pc, #84]	@ (8000b80 <TimeoutProcessor+0x6c>)
 8000b2a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	1ad2      	subs	r2, r2, r3
 8000b32:	79fb      	ldrb	r3, [r7, #7]
 8000b34:	4912      	ldr	r1, [pc, #72]	@ (8000b80 <TimeoutProcessor+0x6c>)
 8000b36:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b3a:	689b      	ldr	r3, [r3, #8]
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	d914      	bls.n	8000b6a <TimeoutProcessor+0x56>
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	4a0f      	ldr	r2, [pc, #60]	@ (8000b80 <TimeoutProcessor+0x6c>)
 8000b44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b48:	785b      	ldrb	r3, [r3, #1]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d00d      	beq.n	8000b6a <TimeoutProcessor+0x56>
      PlaceEventInQueue(Timeouts[i]->timeout_type);
 8000b4e:	79fb      	ldrb	r3, [r7, #7]
 8000b50:	4a0b      	ldr	r2, [pc, #44]	@ (8000b80 <TimeoutProcessor+0x6c>)
 8000b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f7ff fe1f 	bl	800079c <PlaceEventInQueue>
      Timeouts[i]->is_active=0;
 8000b5e:	79fb      	ldrb	r3, [r7, #7]
 8000b60:	4a07      	ldr	r2, [pc, #28]	@ (8000b80 <TimeoutProcessor+0x6c>)
 8000b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b66:	2200      	movs	r2, #0
 8000b68:	705a      	strb	r2, [r3, #1]
  for(uint8_t i=0;i<TIMEOUTS_COUNT;i++){
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	71fb      	strb	r3, [r7, #7]
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	2b02      	cmp	r3, #2
 8000b74:	d9d4      	bls.n	8000b20 <TimeoutProcessor+0xc>
    }
  }
}
 8000b76:	bf00      	nop
 8000b78:	bf00      	nop
 8000b7a:	3708      	adds	r7, #8
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000034 	.word	0x20000034

08000b84 <ParseKeysToLcdArrows>:

uint8_t ParseKeysToLcdArrows(uint8_t result){
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
  switch(result){
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	3b01      	subs	r3, #1
 8000b92:	2b07      	cmp	r3, #7
 8000b94:	d81a      	bhi.n	8000bcc <ParseKeysToLcdArrows+0x48>
 8000b96:	a201      	add	r2, pc, #4	@ (adr r2, 8000b9c <ParseKeysToLcdArrows+0x18>)
 8000b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b9c:	08000bbd 	.word	0x08000bbd
 8000ba0:	08000bc9 	.word	0x08000bc9
 8000ba4:	08000bcd 	.word	0x08000bcd
 8000ba8:	08000bc1 	.word	0x08000bc1
 8000bac:	08000bcd 	.word	0x08000bcd
 8000bb0:	08000bcd 	.word	0x08000bcd
 8000bb4:	08000bcd 	.word	0x08000bcd
 8000bb8:	08000bc5 	.word	0x08000bc5
    case KEY_UP_Pin:
      return ARROW_UP;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	e006      	b.n	8000bce <ParseKeysToLcdArrows+0x4a>
    case KEY_LEFT_Pin:
      return ARROW_LEFT;
 8000bc0:	237f      	movs	r3, #127	@ 0x7f
 8000bc2:	e004      	b.n	8000bce <ParseKeysToLcdArrows+0x4a>
    case KEY_DOWN_Pin:
      return ARROW_DOWN;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	e002      	b.n	8000bce <ParseKeysToLcdArrows+0x4a>
    case KEY_RIGHT_Pin:
      return ARROW_RIGHT;
 8000bc8:	237e      	movs	r3, #126	@ 0x7e
 8000bca:	e000      	b.n	8000bce <ParseKeysToLcdArrows+0x4a>
    default:
      return ' ';
 8000bcc:	2320      	movs	r3, #32
  }
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <UpdateLastPressedKey>:

void UpdateLastPressedKey(uint8_t last_key){
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	71fb      	strb	r3, [r7, #7]
  GameData.last_pressed_button=last_key;
 8000be6:	4a04      	ldr	r2, [pc, #16]	@ (8000bf8 <UpdateLastPressedKey+0x1c>)
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	7093      	strb	r3, [r2, #2]
}
 8000bec:	bf00      	nop
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr
 8000bf8:	200000e0 	.word	0x200000e0

08000bfc <lcd_init>:

/** @brief: moving a cursor to the start of a specific line */
void lcd_set_line(uint8_t line);

/** @brief: initialization of lcd to work with i2c module*/
void lcd_init (void){
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000c00:	2032      	movs	r0, #50	@ 0x32
 8000c02:	f000 fd7d 	bl	8001700 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000c06:	2030      	movs	r0, #48	@ 0x30
 8000c08:	f000 f838 	bl	8000c7c <lcd_send_cmd>
	HAL_Delay(10);  // wait for >4.1ms
 8000c0c:	200a      	movs	r0, #10
 8000c0e:	f000 fd77 	bl	8001700 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000c12:	2030      	movs	r0, #48	@ 0x30
 8000c14:	f000 f832 	bl	8000c7c <lcd_send_cmd>
	HAL_Delay(5);  // wait for >100us
 8000c18:	2005      	movs	r0, #5
 8000c1a:	f000 fd71 	bl	8001700 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000c1e:	2030      	movs	r0, #48	@ 0x30
 8000c20:	f000 f82c 	bl	8000c7c <lcd_send_cmd>
	HAL_Delay(20);
 8000c24:	2014      	movs	r0, #20
 8000c26:	f000 fd6b 	bl	8001700 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000c2a:	2020      	movs	r0, #32
 8000c2c:	f000 f826 	bl	8000c7c <lcd_send_cmd>
	HAL_Delay(20);
 8000c30:	2014      	movs	r0, #20
 8000c32:	f000 fd65 	bl	8001700 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000c36:	2028      	movs	r0, #40	@ 0x28
 8000c38:	f000 f820 	bl	8000c7c <lcd_send_cmd>
	HAL_Delay(5);
 8000c3c:	2005      	movs	r0, #5
 8000c3e:	f000 fd5f 	bl	8001700 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000c42:	2008      	movs	r0, #8
 8000c44:	f000 f81a 	bl	8000c7c <lcd_send_cmd>
	HAL_Delay(5);
 8000c48:	2005      	movs	r0, #5
 8000c4a:	f000 fd59 	bl	8001700 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000c4e:	2001      	movs	r0, #1
 8000c50:	f000 f814 	bl	8000c7c <lcd_send_cmd>
	HAL_Delay(1);
 8000c54:	2001      	movs	r0, #1
 8000c56:	f000 fd53 	bl	8001700 <HAL_Delay>
	HAL_Delay(5);
 8000c5a:	2005      	movs	r0, #5
 8000c5c:	f000 fd50 	bl	8001700 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000c60:	2006      	movs	r0, #6
 8000c62:	f000 f80b 	bl	8000c7c <lcd_send_cmd>
	HAL_Delay(5);
 8000c66:	2005      	movs	r0, #5
 8000c68:	f000 fd4a 	bl	8001700 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000c6c:	200c      	movs	r0, #12
 8000c6e:	f000 f805 	bl	8000c7c <lcd_send_cmd>
	lcd_clear_buffer();
 8000c72:	f000 f8bf 	bl	8000df4 <lcd_clear_buffer>
}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}
	...

08000c7c <lcd_send_cmd>:

/** @brief: sends command to an lcd*/
void lcd_send_cmd (char cmd){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af02      	add	r7, sp, #8
 8000c82:	4603      	mov	r3, r0
 8000c84:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	f023 030f 	bic.w	r3, r3, #15
 8000c8c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	011b      	lsls	r3, r3, #4
 8000c92:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000c94:	7bfb      	ldrb	r3, [r7, #15]
 8000c96:	f043 030c 	orr.w	r3, r3, #12
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000c9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ca0:	f043 0308 	orr.w	r3, r3, #8
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000ca8:	7bbb      	ldrb	r3, [r7, #14]
 8000caa:	f043 030c 	orr.w	r3, r3, #12
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000cb2:	7bbb      	ldrb	r3, [r7, #14]
 8000cb4:	f043 0308 	orr.w	r3, r3, #8
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000cbc:	f107 0208 	add.w	r2, r7, #8
 8000cc0:	2364      	movs	r3, #100	@ 0x64
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	2304      	movs	r3, #4
 8000cc6:	214e      	movs	r1, #78	@ 0x4e
 8000cc8:	4803      	ldr	r0, [pc, #12]	@ (8000cd8 <lcd_send_cmd+0x5c>)
 8000cca:	f001 f855 	bl	8001d78 <HAL_I2C_Master_Transmit>
}
 8000cce:	bf00      	nop
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	2000014c 	.word	0x2000014c

08000cdc <lcd_send_data>:

/** @brief: sends data to an lcd*/
void lcd_send_data (char data){
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af02      	add	r7, sp, #8
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	f023 030f 	bic.w	r3, r3, #15
 8000cec:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	011b      	lsls	r3, r3, #4
 8000cf2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8000cf4:	7bfb      	ldrb	r3, [r7, #15]
 8000cf6:	f043 030d 	orr.w	r3, r3, #13
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
 8000d00:	f043 0309 	orr.w	r3, r3, #9
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8000d08:	7bbb      	ldrb	r3, [r7, #14]
 8000d0a:	f043 030d 	orr.w	r3, r3, #13
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 8000d12:	7bbb      	ldrb	r3, [r7, #14]
 8000d14:	f043 0309 	orr.w	r3, r3, #9
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d1c:	f107 0208 	add.w	r2, r7, #8
 8000d20:	2364      	movs	r3, #100	@ 0x64
 8000d22:	9300      	str	r3, [sp, #0]
 8000d24:	2304      	movs	r3, #4
 8000d26:	214e      	movs	r1, #78	@ 0x4e
 8000d28:	4803      	ldr	r0, [pc, #12]	@ (8000d38 <lcd_send_data+0x5c>)
 8000d2a:	f001 f825 	bl	8001d78 <HAL_I2C_Master_Transmit>
}
 8000d2e:	bf00      	nop
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	2000014c 	.word	0x2000014c

08000d3c <lcd_set_line>:

/** @brief: moving a cursor to the start of a specific line */
void lcd_set_line(uint8_t line){
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
	uint8_t frame=0x80;
 8000d46:	2380      	movs	r3, #128	@ 0x80
 8000d48:	73fb      	strb	r3, [r7, #15]
	switch(line){
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2b03      	cmp	r3, #3
 8000d4e:	d81a      	bhi.n	8000d86 <lcd_set_line+0x4a>
 8000d50:	a201      	add	r2, pc, #4	@ (adr r2, 8000d58 <lcd_set_line+0x1c>)
 8000d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d56:	bf00      	nop
 8000d58:	08000d87 	.word	0x08000d87
 8000d5c:	08000d69 	.word	0x08000d69
 8000d60:	08000d73 	.word	0x08000d73
 8000d64:	08000d7d 	.word	0x08000d7d
		case 0:
			frame|=0x00;
			break;
		case 1:
			frame|=0x40;
 8000d68:	7bfb      	ldrb	r3, [r7, #15]
 8000d6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d6e:	73fb      	strb	r3, [r7, #15]
			break;
 8000d70:	e009      	b.n	8000d86 <lcd_set_line+0x4a>
		case 2:
			frame|=0x14;
 8000d72:	7bfb      	ldrb	r3, [r7, #15]
 8000d74:	f043 0314 	orr.w	r3, r3, #20
 8000d78:	73fb      	strb	r3, [r7, #15]
			break;
 8000d7a:	e004      	b.n	8000d86 <lcd_set_line+0x4a>
		case 3:
			frame|=0x54;
 8000d7c:	7bfb      	ldrb	r3, [r7, #15]
 8000d7e:	f043 0354 	orr.w	r3, r3, #84	@ 0x54
 8000d82:	73fb      	strb	r3, [r7, #15]
			break;
 8000d84:	bf00      	nop
	}
	lcd_send_cmd(frame);
 8000d86:	7bfb      	ldrb	r3, [r7, #15]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff ff77 	bl	8000c7c <lcd_send_cmd>
}
 8000d8e:	bf00      	nop
 8000d90:	3710      	adds	r7, #16
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop

08000d98 <lcd_send_string>:
void lcd_clear(void){
	lcd_send_cmd (0x01);
}

/** @brief: sends full string on one line of lcd */
void lcd_send_string (char *str,uint8_t size){
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	460b      	mov	r3, r1
 8000da2:	70fb      	strb	r3, [r7, #3]
	while (size--) lcd_send_data (*str++);
 8000da4:	e006      	b.n	8000db4 <lcd_send_string+0x1c>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	1c5a      	adds	r2, r3, #1
 8000daa:	607a      	str	r2, [r7, #4]
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f7ff ff94 	bl	8000cdc <lcd_send_data>
 8000db4:	78fb      	ldrb	r3, [r7, #3]
 8000db6:	1e5a      	subs	r2, r3, #1
 8000db8:	70fa      	strb	r2, [r7, #3]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d1f3      	bne.n	8000da6 <lcd_send_string+0xe>
}
 8000dbe:	bf00      	nop
 8000dc0:	bf00      	nop
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <lcd_update_buffer>:

/** @brief: updates a buffer with our data */
void lcd_update_buffer(uint8_t * data , uint8_t size,uint8_t offset){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	460b      	mov	r3, r1
 8000dd2:	70fb      	strb	r3, [r7, #3]
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	70bb      	strb	r3, [r7, #2]
	memcpy(LCD_80buf+offset,data,size);
 8000dd8:	78bb      	ldrb	r3, [r7, #2]
 8000dda:	4a05      	ldr	r2, [pc, #20]	@ (8000df0 <lcd_update_buffer+0x28>)
 8000ddc:	4413      	add	r3, r2
 8000dde:	78fa      	ldrb	r2, [r7, #3]
 8000de0:	6879      	ldr	r1, [r7, #4]
 8000de2:	4618      	mov	r0, r3
 8000de4:	f006 f83e 	bl	8006e64 <memcpy>
}
 8000de8:	bf00      	nop
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	200000fc 	.word	0x200000fc

08000df4 <lcd_clear_buffer>:

void lcd_clear_buffer(void){
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  memset(LCD_80buf,' ',80);
 8000df8:	2250      	movs	r2, #80	@ 0x50
 8000dfa:	2120      	movs	r1, #32
 8000dfc:	4802      	ldr	r0, [pc, #8]	@ (8000e08 <lcd_clear_buffer+0x14>)
 8000dfe:	f005 fffd 	bl	8006dfc <memset>
}
 8000e02:	bf00      	nop
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	200000fc 	.word	0x200000fc

08000e0c <lcd_update_screen>:

/** @brief: sends full data to the lcd to update whole screen */
void lcd_update_screen(void){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	lcd_set_line(0);
 8000e10:	2000      	movs	r0, #0
 8000e12:	f7ff ff93 	bl	8000d3c <lcd_set_line>
	lcd_send_string(LCD_80buf,20);
 8000e16:	2114      	movs	r1, #20
 8000e18:	480e      	ldr	r0, [pc, #56]	@ (8000e54 <lcd_update_screen+0x48>)
 8000e1a:	f7ff ffbd 	bl	8000d98 <lcd_send_string>
	lcd_set_line(1);
 8000e1e:	2001      	movs	r0, #1
 8000e20:	f7ff ff8c 	bl	8000d3c <lcd_set_line>
	lcd_send_string(LCD_80buf+20,20);
 8000e24:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <lcd_update_screen+0x4c>)
 8000e26:	2114      	movs	r1, #20
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff ffb5 	bl	8000d98 <lcd_send_string>
	lcd_set_line(2);
 8000e2e:	2002      	movs	r0, #2
 8000e30:	f7ff ff84 	bl	8000d3c <lcd_set_line>
	lcd_send_string(LCD_80buf+40,20);
 8000e34:	4b09      	ldr	r3, [pc, #36]	@ (8000e5c <lcd_update_screen+0x50>)
 8000e36:	2114      	movs	r1, #20
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff ffad 	bl	8000d98 <lcd_send_string>
	lcd_set_line(3);
 8000e3e:	2003      	movs	r0, #3
 8000e40:	f7ff ff7c 	bl	8000d3c <lcd_set_line>
	lcd_send_string(LCD_80buf+60,20);
 8000e44:	4b06      	ldr	r3, [pc, #24]	@ (8000e60 <lcd_update_screen+0x54>)
 8000e46:	2114      	movs	r1, #20
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff ffa5 	bl	8000d98 <lcd_send_string>
}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	200000fc 	.word	0x200000fc
 8000e58:	20000110 	.word	0x20000110
 8000e5c:	20000124 	.word	0x20000124
 8000e60:	20000138 	.word	0x20000138

08000e64 <lcd_set_custom_symbol>:

void lcd_set_custom_symbol(uint8_t *buf,uint8_t symbol_count){
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	70fb      	strb	r3, [r7, #3]
  lcd_send_cmd(0x40);
 8000e70:	2040      	movs	r0, #64	@ 0x40
 8000e72:	f7ff ff03 	bl	8000c7c <lcd_send_cmd>
  for(uint8_t i=0;i<symbol_count*8;i++)
 8000e76:	2300      	movs	r3, #0
 8000e78:	73fb      	strb	r3, [r7, #15]
 8000e7a:	e009      	b.n	8000e90 <lcd_set_custom_symbol+0x2c>
    lcd_send_data(buf[i]);
 8000e7c:	7bfb      	ldrb	r3, [r7, #15]
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	4413      	add	r3, r2
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff ff29 	bl	8000cdc <lcd_send_data>
  for(uint8_t i=0;i<symbol_count*8;i++)
 8000e8a:	7bfb      	ldrb	r3, [r7, #15]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	73fb      	strb	r3, [r7, #15]
 8000e90:	7bfa      	ldrb	r2, [r7, #15]
 8000e92:	78fb      	ldrb	r3, [r7, #3]
 8000e94:	00db      	lsls	r3, r3, #3
 8000e96:	429a      	cmp	r2, r3
 8000e98:	dbf0      	blt.n	8000e7c <lcd_set_custom_symbol+0x18>
}
 8000e9a:	bf00      	nop
 8000e9c:	bf00      	nop
 8000e9e:	3710      	adds	r7, #16
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea8:	f000 fbb9 	bl	800161e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eac:	f000 f83e 	bl	8000f2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb0:	f000 f910 	bl	80010d4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000eb4:	f000 f8c4 	bl	8001040 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 8000eb8:	f000 f882 	bl	8000fc0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(500);
 8000ebc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ec0:	f000 fc1e 	bl	8001700 <HAL_Delay>
  lcd_init();
 8000ec4:	f7ff fe9a 	bl	8000bfc <lcd_init>
  HAL_Delay(500);
 8000ec8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ecc:	f000 fc18 	bl	8001700 <HAL_Delay>
  DisplayConfigCustomChars();
 8000ed0:	f7ff fb8c 	bl	80005ec <DisplayConfigCustomChars>
  //lcd_clear();
  lcd_update_buffer((uint8_t*)"stratagem game test", 20, 0);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2114      	movs	r1, #20
 8000ed8:	480d      	ldr	r0, [pc, #52]	@ (8000f10 <main+0x6c>)
 8000eda:	f7ff ff75 	bl	8000dc8 <lcd_update_buffer>
  lcd_update_screen();
 8000ede:	f7ff ff95 	bl	8000e0c <lcd_update_screen>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000ee2:	f003 f9e5 	bl	80042b0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of GameTask */
  GameTaskHandle = osThreadNew(StartGameTask, NULL, &GameTask_attributes);
 8000ee6:	4a0b      	ldr	r2, [pc, #44]	@ (8000f14 <main+0x70>)
 8000ee8:	2100      	movs	r1, #0
 8000eea:	480b      	ldr	r0, [pc, #44]	@ (8000f18 <main+0x74>)
 8000eec:	f003 fa2a 	bl	8004344 <osThreadNew>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <main+0x78>)
 8000ef4:	6013      	str	r3, [r2, #0]

  /* creation of DisplayTask */
  DisplayTaskHandle = osThreadNew(StartDisplayTask, NULL, &DisplayTask_attributes);
 8000ef6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f20 <main+0x7c>)
 8000ef8:	2100      	movs	r1, #0
 8000efa:	480a      	ldr	r0, [pc, #40]	@ (8000f24 <main+0x80>)
 8000efc:	f003 fa22 	bl	8004344 <osThreadNew>
 8000f00:	4603      	mov	r3, r0
 8000f02:	4a09      	ldr	r2, [pc, #36]	@ (8000f28 <main+0x84>)
 8000f04:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f06:	f003 f9f7 	bl	80042f8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f0a:	bf00      	nop
 8000f0c:	e7fd      	b.n	8000f0a <main+0x66>
 8000f0e:	bf00      	nop
 8000f10:	080077f4 	.word	0x080077f4
 8000f14:	08007820 	.word	0x08007820
 8000f18:	0800119d 	.word	0x0800119d
 8000f1c:	20000234 	.word	0x20000234
 8000f20:	08007844 	.word	0x08007844
 8000f24:	080011d9 	.word	0x080011d9
 8000f28:	20000494 	.word	0x20000494

08000f2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b094      	sub	sp, #80	@ 0x50
 8000f30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f32:	f107 0318 	add.w	r3, r7, #24
 8000f36:	2238      	movs	r2, #56	@ 0x38
 8000f38:	2100      	movs	r1, #0
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f005 ff5e 	bl	8006dfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f40:	1d3b      	adds	r3, r7, #4
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	605a      	str	r2, [r3, #4]
 8000f48:	609a      	str	r2, [r3, #8]
 8000f4a:	60da      	str	r2, [r3, #12]
 8000f4c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f001 fadc 	bl	800250c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f54:	2301      	movs	r3, #1
 8000f56:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f58:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f5c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f5e:	2302      	movs	r3, #2
 8000f60:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f62:	2303      	movs	r3, #3
 8000f64:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000f66:	2306      	movs	r3, #6
 8000f68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000f6a:	2355      	movs	r3, #85	@ 0x55
 8000f6c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f72:	2302      	movs	r3, #2
 8000f74:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f76:	2302      	movs	r3, #2
 8000f78:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f7a:	f107 0318 	add.w	r3, r7, #24
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 fb78 	bl	8002674 <HAL_RCC_OscConfig>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000f8a:	f000 f930 	bl	80011ee <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f8e:	230f      	movs	r3, #15
 8000f90:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f92:	2303      	movs	r3, #3
 8000f94:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	2104      	movs	r1, #4
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f001 fe76 	bl	8002c98 <HAL_RCC_ClockConfig>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000fb2:	f000 f91c 	bl	80011ee <Error_Handler>
  }
}
 8000fb6:	bf00      	nop
 8000fb8:	3750      	adds	r7, #80	@ 0x50
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
	...

08000fc0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fc6:	4a1c      	ldr	r2, [pc, #112]	@ (8001038 <MX_I2C1_Init+0x78>)
 8000fc8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8000fca:	4b1a      	ldr	r3, [pc, #104]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	@ (800103c <MX_I2C1_Init+0x7c>)
 8000fce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fd0:	4b18      	ldr	r3, [pc, #96]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fd6:	4b17      	ldr	r3, [pc, #92]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fdc:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fe2:	4b14      	ldr	r3, [pc, #80]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fe8:	4b12      	ldr	r3, [pc, #72]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fee:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ffa:	480e      	ldr	r0, [pc, #56]	@ (8001034 <MX_I2C1_Init+0x74>)
 8000ffc:	f000 fe20 	bl	8001c40 <HAL_I2C_Init>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001006:	f000 f8f2 	bl	80011ee <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800100a:	2100      	movs	r1, #0
 800100c:	4809      	ldr	r0, [pc, #36]	@ (8001034 <MX_I2C1_Init+0x74>)
 800100e:	f001 f9e5 	bl	80023dc <HAL_I2CEx_ConfigAnalogFilter>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001018:	f000 f8e9 	bl	80011ee <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800101c:	2100      	movs	r1, #0
 800101e:	4805      	ldr	r0, [pc, #20]	@ (8001034 <MX_I2C1_Init+0x74>)
 8001020:	f001 fa27 	bl	8002472 <HAL_I2CEx_ConfigDigitalFilter>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800102a:	f000 f8e0 	bl	80011ee <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	2000014c 	.word	0x2000014c
 8001038:	40005400 	.word	0x40005400
 800103c:	40b285c2 	.word	0x40b285c2

08001040 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001044:	4b20      	ldr	r3, [pc, #128]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 8001046:	4a21      	ldr	r2, [pc, #132]	@ (80010cc <MX_LPUART1_UART_Init+0x8c>)
 8001048:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 800104a:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 800104c:	4a20      	ldr	r2, [pc, #128]	@ (80010d0 <MX_LPUART1_UART_Init+0x90>)
 800104e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001050:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 8001052:	2200      	movs	r2, #0
 8001054:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 8001058:	2200      	movs	r2, #0
 800105a:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 8001064:	220c      	movs	r2, #12
 8001066:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 800106a:	2200      	movs	r2, #0
 800106c:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800106e:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 8001070:	2200      	movs	r2, #0
 8001072:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 8001076:	2200      	movs	r2, #0
 8001078:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800107a:	4b13      	ldr	r3, [pc, #76]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 800107c:	2200      	movs	r2, #0
 800107e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001080:	4811      	ldr	r0, [pc, #68]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 8001082:	f002 fa73 	bl	800356c <HAL_UART_Init>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 800108c:	f000 f8af 	bl	80011ee <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001090:	2100      	movs	r1, #0
 8001092:	480d      	ldr	r0, [pc, #52]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 8001094:	f003 f80e 	bl	80040b4 <HAL_UARTEx_SetTxFifoThreshold>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 800109e:	f000 f8a6 	bl	80011ee <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010a2:	2100      	movs	r1, #0
 80010a4:	4808      	ldr	r0, [pc, #32]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 80010a6:	f003 f843 	bl	8004130 <HAL_UARTEx_SetRxFifoThreshold>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 80010b0:	f000 f89d 	bl	80011ee <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80010b4:	4804      	ldr	r0, [pc, #16]	@ (80010c8 <MX_LPUART1_UART_Init+0x88>)
 80010b6:	f002 ffc4 	bl	8004042 <HAL_UARTEx_DisableFifoMode>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 80010c0:	f000 f895 	bl	80011ee <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	200001a0 	.word	0x200001a0
 80010cc:	40008000 	.word	0x40008000
 80010d0:	00033324 	.word	0x00033324

080010d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	@ 0x28
 80010d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
 80010e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001194 <MX_GPIO_Init+0xc0>)
 80010ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ee:	4a29      	ldr	r2, [pc, #164]	@ (8001194 <MX_GPIO_Init+0xc0>)
 80010f0:	f043 0304 	orr.w	r3, r3, #4
 80010f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f6:	4b27      	ldr	r3, [pc, #156]	@ (8001194 <MX_GPIO_Init+0xc0>)
 80010f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fa:	f003 0304 	and.w	r3, r3, #4
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001102:	4b24      	ldr	r3, [pc, #144]	@ (8001194 <MX_GPIO_Init+0xc0>)
 8001104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001106:	4a23      	ldr	r2, [pc, #140]	@ (8001194 <MX_GPIO_Init+0xc0>)
 8001108:	f043 0320 	orr.w	r3, r3, #32
 800110c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800110e:	4b21      	ldr	r3, [pc, #132]	@ (8001194 <MX_GPIO_Init+0xc0>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001112:	f003 0320 	and.w	r3, r3, #32
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111a:	4b1e      	ldr	r3, [pc, #120]	@ (8001194 <MX_GPIO_Init+0xc0>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	4a1d      	ldr	r2, [pc, #116]	@ (8001194 <MX_GPIO_Init+0xc0>)
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001126:	4b1b      	ldr	r3, [pc, #108]	@ (8001194 <MX_GPIO_Init+0xc0>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001132:	4b18      	ldr	r3, [pc, #96]	@ (8001194 <MX_GPIO_Init+0xc0>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	4a17      	ldr	r2, [pc, #92]	@ (8001194 <MX_GPIO_Init+0xc0>)
 8001138:	f043 0302 	orr.w	r3, r3, #2
 800113c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113e:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <MX_GPIO_Init+0xc0>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800114a:	2200      	movs	r2, #0
 800114c:	2120      	movs	r1, #32
 800114e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001152:	f000 fd5d 	bl	8001c10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY_UP_Pin KEY_RIGHT_Pin KEY_LEFT_Pin KEY_DOWN_Pin */
  GPIO_InitStruct.Pin = KEY_UP_Pin|KEY_RIGHT_Pin|KEY_LEFT_Pin|KEY_DOWN_Pin;
 8001156:	230f      	movs	r3, #15
 8001158:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115a:	2300      	movs	r3, #0
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800115e:	2301      	movs	r3, #1
 8001160:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	480b      	ldr	r0, [pc, #44]	@ (8001198 <MX_GPIO_Init+0xc4>)
 800116a:	f000 fbcf 	bl	800190c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800116e:	2320      	movs	r3, #32
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001188:	f000 fbc0 	bl	800190c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800118c:	bf00      	nop
 800118e:	3728      	adds	r7, #40	@ 0x28
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40021000 	.word	0x40021000
 8001198:	48000800 	.word	0x48000800

0800119c <StartGameTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartGameTask */
void StartGameTask(void *argument)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    result=GetKeyStates();
 80011a4:	f000 f930 	bl	8001408 <GetKeyStates>
 80011a8:	4603      	mov	r3, r0
 80011aa:	461a      	mov	r2, r3
 80011ac:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <StartGameTask+0x38>)
 80011ae:	701a      	strb	r2, [r3, #0]
    if(result!=0){
 80011b0:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <StartGameTask+0x38>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d007      	beq.n	80011c8 <StartGameTask+0x2c>
      //uint8_t new_arrow=ParseKeysToLcdArrows(result);
      PlaceEventInQueue(ANY_BUTTON_PRESSED);
 80011b8:	2001      	movs	r0, #1
 80011ba:	f7ff faef 	bl	800079c <PlaceEventInQueue>
      UpdateLastPressedKey(result);
 80011be:	4b05      	ldr	r3, [pc, #20]	@ (80011d4 <StartGameTask+0x38>)
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff fd0a 	bl	8000bdc <UpdateLastPressedKey>
    }
    AppStateProcessor();
 80011c8:	f7ff fb38 	bl	800083c <AppStateProcessor>
    osDelay(2);
 80011cc:	2002      	movs	r0, #2
 80011ce:	f003 f94b 	bl	8004468 <osDelay>
    result=GetKeyStates();
 80011d2:	e7e7      	b.n	80011a4 <StartGameTask+0x8>
 80011d4:	200006f4 	.word	0x200006f4

080011d8 <StartDisplayTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void *argument)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
  /* Infinite loop */
  for(;;)
  {
    lcd_update_screen();
 80011e0:	f7ff fe14 	bl	8000e0c <lcd_update_screen>
    osDelay(30);
 80011e4:	201e      	movs	r0, #30
 80011e6:	f003 f93f 	bl	8004468 <osDelay>
    lcd_update_screen();
 80011ea:	bf00      	nop
 80011ec:	e7f8      	b.n	80011e0 <StartDisplayTask+0x8>

080011ee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f2:	b672      	cpsid	i
}
 80011f4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011f6:	bf00      	nop
 80011f8:	e7fd      	b.n	80011f6 <Error_Handler+0x8>
	...

080011fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001202:	4b12      	ldr	r3, [pc, #72]	@ (800124c <HAL_MspInit+0x50>)
 8001204:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001206:	4a11      	ldr	r2, [pc, #68]	@ (800124c <HAL_MspInit+0x50>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	6613      	str	r3, [r2, #96]	@ 0x60
 800120e:	4b0f      	ldr	r3, [pc, #60]	@ (800124c <HAL_MspInit+0x50>)
 8001210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800121a:	4b0c      	ldr	r3, [pc, #48]	@ (800124c <HAL_MspInit+0x50>)
 800121c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800121e:	4a0b      	ldr	r2, [pc, #44]	@ (800124c <HAL_MspInit+0x50>)
 8001220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001224:	6593      	str	r3, [r2, #88]	@ 0x58
 8001226:	4b09      	ldr	r3, [pc, #36]	@ (800124c <HAL_MspInit+0x50>)
 8001228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800122a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800122e:	603b      	str	r3, [r7, #0]
 8001230:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	210f      	movs	r1, #15
 8001236:	f06f 0001 	mvn.w	r0, #1
 800123a:	f000 fb40 	bl	80018be <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800123e:	f001 fa09 	bl	8002654 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40021000 	.word	0x40021000

08001250 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b09e      	sub	sp, #120	@ 0x78
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001268:	f107 0310 	add.w	r3, r7, #16
 800126c:	2254      	movs	r2, #84	@ 0x54
 800126e:	2100      	movs	r1, #0
 8001270:	4618      	mov	r0, r3
 8001272:	f005 fdc3 	bl	8006dfc <memset>
  if(hi2c->Instance==I2C1)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a1f      	ldr	r2, [pc, #124]	@ (80012f8 <HAL_I2C_MspInit+0xa8>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d136      	bne.n	80012ee <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001280:	2340      	movs	r3, #64	@ 0x40
 8001282:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001284:	2300      	movs	r3, #0
 8001286:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001288:	f107 0310 	add.w	r3, r7, #16
 800128c:	4618      	mov	r0, r3
 800128e:	f001 ff1f 	bl	80030d0 <HAL_RCCEx_PeriphCLKConfig>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001298:	f7ff ffa9 	bl	80011ee <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800129c:	4b17      	ldr	r3, [pc, #92]	@ (80012fc <HAL_I2C_MspInit+0xac>)
 800129e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a0:	4a16      	ldr	r2, [pc, #88]	@ (80012fc <HAL_I2C_MspInit+0xac>)
 80012a2:	f043 0302 	orr.w	r3, r3, #2
 80012a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012a8:	4b14      	ldr	r3, [pc, #80]	@ (80012fc <HAL_I2C_MspInit+0xac>)
 80012aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ac:	f003 0302 	and.w	r3, r3, #2
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012b4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012b8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012ba:	2312      	movs	r3, #18
 80012bc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c2:	2303      	movs	r3, #3
 80012c4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012c6:	2304      	movs	r3, #4
 80012c8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ca:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012ce:	4619      	mov	r1, r3
 80012d0:	480b      	ldr	r0, [pc, #44]	@ (8001300 <HAL_I2C_MspInit+0xb0>)
 80012d2:	f000 fb1b 	bl	800190c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <HAL_I2C_MspInit+0xac>)
 80012d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012da:	4a08      	ldr	r2, [pc, #32]	@ (80012fc <HAL_I2C_MspInit+0xac>)
 80012dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012e2:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <HAL_I2C_MspInit+0xac>)
 80012e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80012ee:	bf00      	nop
 80012f0:	3778      	adds	r7, #120	@ 0x78
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40005400 	.word	0x40005400
 80012fc:	40021000 	.word	0x40021000
 8001300:	48000400 	.word	0x48000400

08001304 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b09e      	sub	sp, #120	@ 0x78
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800131c:	f107 0310 	add.w	r3, r7, #16
 8001320:	2254      	movs	r2, #84	@ 0x54
 8001322:	2100      	movs	r1, #0
 8001324:	4618      	mov	r0, r3
 8001326:	f005 fd69 	bl	8006dfc <memset>
  if(huart->Instance==LPUART1)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a1f      	ldr	r2, [pc, #124]	@ (80013ac <HAL_UART_MspInit+0xa8>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d136      	bne.n	80013a2 <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001334:	2320      	movs	r3, #32
 8001336:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001338:	2300      	movs	r3, #0
 800133a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800133c:	f107 0310 	add.w	r3, r7, #16
 8001340:	4618      	mov	r0, r3
 8001342:	f001 fec5 	bl	80030d0 <HAL_RCCEx_PeriphCLKConfig>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800134c:	f7ff ff4f 	bl	80011ee <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001350:	4b17      	ldr	r3, [pc, #92]	@ (80013b0 <HAL_UART_MspInit+0xac>)
 8001352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001354:	4a16      	ldr	r2, [pc, #88]	@ (80013b0 <HAL_UART_MspInit+0xac>)
 8001356:	f043 0301 	orr.w	r3, r3, #1
 800135a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800135c:	4b14      	ldr	r3, [pc, #80]	@ (80013b0 <HAL_UART_MspInit+0xac>)
 800135e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001360:	f003 0301 	and.w	r3, r3, #1
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001368:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <HAL_UART_MspInit+0xac>)
 800136a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136c:	4a10      	ldr	r2, [pc, #64]	@ (80013b0 <HAL_UART_MspInit+0xac>)
 800136e:	f043 0301 	orr.w	r3, r3, #1
 8001372:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001374:	4b0e      	ldr	r3, [pc, #56]	@ (80013b0 <HAL_UART_MspInit+0xac>)
 8001376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001378:	f003 0301 	and.w	r3, r3, #1
 800137c:	60bb      	str	r3, [r7, #8]
 800137e:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001380:	230c      	movs	r3, #12
 8001382:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001384:	2302      	movs	r3, #2
 8001386:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001388:	2300      	movs	r3, #0
 800138a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138c:	2300      	movs	r3, #0
 800138e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001390:	230c      	movs	r3, #12
 8001392:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001394:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001398:	4619      	mov	r1, r3
 800139a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800139e:	f000 fab5 	bl	800190c <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80013a2:	bf00      	nop
 80013a4:	3778      	adds	r7, #120	@ 0x78
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40008000 	.word	0x40008000
 80013b0:	40021000 	.word	0x40021000

080013b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <NMI_Handler+0x4>

080013bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013c0:	bf00      	nop
 80013c2:	e7fd      	b.n	80013c0 <HardFault_Handler+0x4>

080013c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <MemManage_Handler+0x4>

080013cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013d0:	bf00      	nop
 80013d2:	e7fd      	b.n	80013d0 <BusFault_Handler+0x4>

080013d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d8:	bf00      	nop
 80013da:	e7fd      	b.n	80013d8 <UsageFault_Handler+0x4>

080013dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr

080013ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ee:	f000 f969 	bl	80016c4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80013f2:	f004 fc61 	bl	8005cb8 <xTaskGetSchedulerState>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d001      	beq.n	8001400 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80013fc:	f005 fa5c 	bl	80068b8 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */
  TimeoutProcessor();
 8001400:	f7ff fb88 	bl	8000b14 <TimeoutProcessor>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}

08001408 <GetKeyStates>:
KeyDataStruct keyUpStruct;
KeyDataStruct keyDownStruct;
KeyDataStruct keyRightStruct;
KeyDataStruct keyLeftStruct;

uint8_t GetKeyStates(void){
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
  uint8_t states=(~GPIOC->IDR)&0xF;
 800140e:	4b46      	ldr	r3, [pc, #280]	@ (8001528 <GetKeyStates+0x120>)
 8001410:	691b      	ldr	r3, [r3, #16]
 8001412:	b2db      	uxtb	r3, r3
 8001414:	43db      	mvns	r3, r3
 8001416:	b2db      	uxtb	r3, r3
 8001418:	f003 030f 	and.w	r3, r3, #15
 800141c:	71bb      	strb	r3, [r7, #6]
  uint8_t firstDetectedKey=0;
 800141e:	2300      	movs	r3, #0
 8001420:	71fb      	strb	r3, [r7, #7]
  if(states&KEY_UP_Pin){
 8001422:	79bb      	ldrb	r3, [r7, #6]
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	2b00      	cmp	r3, #0
 800142a:	d013      	beq.n	8001454 <GetKeyStates+0x4c>
    keyUpStruct.press_timer++;
 800142c:	4b3f      	ldr	r3, [pc, #252]	@ (800152c <GetKeyStates+0x124>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	3301      	adds	r3, #1
 8001432:	b2da      	uxtb	r2, r3
 8001434:	4b3d      	ldr	r3, [pc, #244]	@ (800152c <GetKeyStates+0x124>)
 8001436:	701a      	strb	r2, [r3, #0]
    if(keyUpStruct.press_timer>=PRESS_DETECT_TIME){
 8001438:	4b3c      	ldr	r3, [pc, #240]	@ (800152c <GetKeyStates+0x124>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b13      	cmp	r3, #19
 800143e:	d90f      	bls.n	8001460 <GetKeyStates+0x58>
      if(keyUpStruct.key_state!=1){
 8001440:	4b3a      	ldr	r3, [pc, #232]	@ (800152c <GetKeyStates+0x124>)
 8001442:	785b      	ldrb	r3, [r3, #1]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d00b      	beq.n	8001460 <GetKeyStates+0x58>
        keyUpStruct.key_state=1;
 8001448:	4b38      	ldr	r3, [pc, #224]	@ (800152c <GetKeyStates+0x124>)
 800144a:	2201      	movs	r2, #1
 800144c:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_UP_Pin;
 800144e:	2301      	movs	r3, #1
 8001450:	71fb      	strb	r3, [r7, #7]
 8001452:	e005      	b.n	8001460 <GetKeyStates+0x58>
      }
    }
  }
  else{
    keyUpStruct.key_state=0;
 8001454:	4b35      	ldr	r3, [pc, #212]	@ (800152c <GetKeyStates+0x124>)
 8001456:	2200      	movs	r2, #0
 8001458:	705a      	strb	r2, [r3, #1]
    keyUpStruct.press_timer=0;
 800145a:	4b34      	ldr	r3, [pc, #208]	@ (800152c <GetKeyStates+0x124>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
  }

  if(states&KEY_DOWN_Pin){
 8001460:	79bb      	ldrb	r3, [r7, #6]
 8001462:	f003 0308 	and.w	r3, r3, #8
 8001466:	2b00      	cmp	r3, #0
 8001468:	d013      	beq.n	8001492 <GetKeyStates+0x8a>
    keyDownStruct.press_timer++;
 800146a:	4b31      	ldr	r3, [pc, #196]	@ (8001530 <GetKeyStates+0x128>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	3301      	adds	r3, #1
 8001470:	b2da      	uxtb	r2, r3
 8001472:	4b2f      	ldr	r3, [pc, #188]	@ (8001530 <GetKeyStates+0x128>)
 8001474:	701a      	strb	r2, [r3, #0]
    if(keyDownStruct.press_timer>=PRESS_DETECT_TIME){
 8001476:	4b2e      	ldr	r3, [pc, #184]	@ (8001530 <GetKeyStates+0x128>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b13      	cmp	r3, #19
 800147c:	d90f      	bls.n	800149e <GetKeyStates+0x96>
      if(keyDownStruct.key_state!=1){
 800147e:	4b2c      	ldr	r3, [pc, #176]	@ (8001530 <GetKeyStates+0x128>)
 8001480:	785b      	ldrb	r3, [r3, #1]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d00b      	beq.n	800149e <GetKeyStates+0x96>
        keyDownStruct.key_state=1;
 8001486:	4b2a      	ldr	r3, [pc, #168]	@ (8001530 <GetKeyStates+0x128>)
 8001488:	2201      	movs	r2, #1
 800148a:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_DOWN_Pin;
 800148c:	2308      	movs	r3, #8
 800148e:	71fb      	strb	r3, [r7, #7]
 8001490:	e005      	b.n	800149e <GetKeyStates+0x96>
      }
    }
  }
  else{
    keyDownStruct.key_state=0;
 8001492:	4b27      	ldr	r3, [pc, #156]	@ (8001530 <GetKeyStates+0x128>)
 8001494:	2200      	movs	r2, #0
 8001496:	705a      	strb	r2, [r3, #1]
    keyDownStruct.press_timer=0;
 8001498:	4b25      	ldr	r3, [pc, #148]	@ (8001530 <GetKeyStates+0x128>)
 800149a:	2200      	movs	r2, #0
 800149c:	701a      	strb	r2, [r3, #0]
  }

  if(states&KEY_RIGHT_Pin){
 800149e:	79bb      	ldrb	r3, [r7, #6]
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d013      	beq.n	80014d0 <GetKeyStates+0xc8>
    keyRightStruct.press_timer++;
 80014a8:	4b22      	ldr	r3, [pc, #136]	@ (8001534 <GetKeyStates+0x12c>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	3301      	adds	r3, #1
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	4b20      	ldr	r3, [pc, #128]	@ (8001534 <GetKeyStates+0x12c>)
 80014b2:	701a      	strb	r2, [r3, #0]
    if(keyRightStruct.press_timer>=PRESS_DETECT_TIME){
 80014b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001534 <GetKeyStates+0x12c>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b13      	cmp	r3, #19
 80014ba:	d90f      	bls.n	80014dc <GetKeyStates+0xd4>
      if(keyRightStruct.key_state!=1){
 80014bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001534 <GetKeyStates+0x12c>)
 80014be:	785b      	ldrb	r3, [r3, #1]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d00b      	beq.n	80014dc <GetKeyStates+0xd4>
        keyRightStruct.key_state=1;
 80014c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001534 <GetKeyStates+0x12c>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_RIGHT_Pin;
 80014ca:	2302      	movs	r3, #2
 80014cc:	71fb      	strb	r3, [r7, #7]
 80014ce:	e005      	b.n	80014dc <GetKeyStates+0xd4>
      }
    }
  }
  else{
    keyRightStruct.key_state=0;
 80014d0:	4b18      	ldr	r3, [pc, #96]	@ (8001534 <GetKeyStates+0x12c>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	705a      	strb	r2, [r3, #1]
    keyRightStruct.press_timer=0;
 80014d6:	4b17      	ldr	r3, [pc, #92]	@ (8001534 <GetKeyStates+0x12c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
  }

  if(states&KEY_LEFT_Pin){
 80014dc:	79bb      	ldrb	r3, [r7, #6]
 80014de:	f003 0304 	and.w	r3, r3, #4
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d013      	beq.n	800150e <GetKeyStates+0x106>
    keyLeftStruct.press_timer++;
 80014e6:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <GetKeyStates+0x130>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	3301      	adds	r3, #1
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <GetKeyStates+0x130>)
 80014f0:	701a      	strb	r2, [r3, #0]
    if(keyLeftStruct.press_timer>=PRESS_DETECT_TIME){
 80014f2:	4b11      	ldr	r3, [pc, #68]	@ (8001538 <GetKeyStates+0x130>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b13      	cmp	r3, #19
 80014f8:	d90f      	bls.n	800151a <GetKeyStates+0x112>
      if(keyLeftStruct.key_state!=1){
 80014fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <GetKeyStates+0x130>)
 80014fc:	785b      	ldrb	r3, [r3, #1]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d00b      	beq.n	800151a <GetKeyStates+0x112>
        keyLeftStruct.key_state=1;
 8001502:	4b0d      	ldr	r3, [pc, #52]	@ (8001538 <GetKeyStates+0x130>)
 8001504:	2201      	movs	r2, #1
 8001506:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_LEFT_Pin;
 8001508:	2304      	movs	r3, #4
 800150a:	71fb      	strb	r3, [r7, #7]
 800150c:	e005      	b.n	800151a <GetKeyStates+0x112>
      }
    }
  }
  else{
    keyLeftStruct.key_state=0;
 800150e:	4b0a      	ldr	r3, [pc, #40]	@ (8001538 <GetKeyStates+0x130>)
 8001510:	2200      	movs	r2, #0
 8001512:	705a      	strb	r2, [r3, #1]
    keyLeftStruct.press_timer=0;
 8001514:	4b08      	ldr	r3, [pc, #32]	@ (8001538 <GetKeyStates+0x130>)
 8001516:	2200      	movs	r2, #0
 8001518:	701a      	strb	r2, [r3, #0]
  }
  return firstDetectedKey;
 800151a:	79fb      	ldrb	r3, [r7, #7]
}
 800151c:	4618      	mov	r0, r3
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	48000800 	.word	0x48000800
 800152c:	200006f8 	.word	0x200006f8
 8001530:	200006fc 	.word	0x200006fc
 8001534:	20000700 	.word	0x20000700
 8001538:	20000704 	.word	0x20000704

0800153c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001544:	4a14      	ldr	r2, [pc, #80]	@ (8001598 <_sbrk+0x5c>)
 8001546:	4b15      	ldr	r3, [pc, #84]	@ (800159c <_sbrk+0x60>)
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001550:	4b13      	ldr	r3, [pc, #76]	@ (80015a0 <_sbrk+0x64>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d102      	bne.n	800155e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001558:	4b11      	ldr	r3, [pc, #68]	@ (80015a0 <_sbrk+0x64>)
 800155a:	4a12      	ldr	r2, [pc, #72]	@ (80015a4 <_sbrk+0x68>)
 800155c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800155e:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <_sbrk+0x64>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4413      	add	r3, r2
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	429a      	cmp	r2, r3
 800156a:	d207      	bcs.n	800157c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800156c:	f005 fc4e 	bl	8006e0c <__errno>
 8001570:	4603      	mov	r3, r0
 8001572:	220c      	movs	r2, #12
 8001574:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001576:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800157a:	e009      	b.n	8001590 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800157c:	4b08      	ldr	r3, [pc, #32]	@ (80015a0 <_sbrk+0x64>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001582:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <_sbrk+0x64>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4413      	add	r3, r2
 800158a:	4a05      	ldr	r2, [pc, #20]	@ (80015a0 <_sbrk+0x64>)
 800158c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800158e:	68fb      	ldr	r3, [r7, #12]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20020000 	.word	0x20020000
 800159c:	00000400 	.word	0x00000400
 80015a0:	20000708 	.word	0x20000708
 80015a4:	200021a8 	.word	0x200021a8

080015a8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80015ac:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <SystemInit+0x20>)
 80015ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015b2:	4a05      	ldr	r2, [pc, #20]	@ (80015c8 <SystemInit+0x20>)
 80015b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015cc:	480d      	ldr	r0, [pc, #52]	@ (8001604 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015ce:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015d0:	f7ff ffea 	bl	80015a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015d4:	480c      	ldr	r0, [pc, #48]	@ (8001608 <LoopForever+0x6>)
  ldr r1, =_edata
 80015d6:	490d      	ldr	r1, [pc, #52]	@ (800160c <LoopForever+0xa>)
  ldr r2, =_sidata
 80015d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001610 <LoopForever+0xe>)
  movs r3, #0
 80015da:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80015dc:	e002      	b.n	80015e4 <LoopCopyDataInit>

080015de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015e2:	3304      	adds	r3, #4

080015e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015e8:	d3f9      	bcc.n	80015de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001614 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001618 <LoopForever+0x16>)
  movs r3, #0
 80015ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015f0:	e001      	b.n	80015f6 <LoopFillZerobss>

080015f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015f4:	3204      	adds	r2, #4

080015f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015f8:	d3fb      	bcc.n	80015f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015fa:	f005 fc0d 	bl	8006e18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015fe:	f7ff fc51 	bl	8000ea4 <main>

08001602 <LoopForever>:

LoopForever:
    b LoopForever
 8001602:	e7fe      	b.n	8001602 <LoopForever>
  ldr   r0, =_estack
 8001604:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001608:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800160c:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8001610:	080078ec 	.word	0x080078ec
  ldr r2, =_sbss
 8001614:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8001618:	200021a8 	.word	0x200021a8

0800161c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800161c:	e7fe      	b.n	800161c <ADC1_2_IRQHandler>

0800161e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001624:	2300      	movs	r3, #0
 8001626:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001628:	2003      	movs	r0, #3
 800162a:	f000 f93d 	bl	80018a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800162e:	200f      	movs	r0, #15
 8001630:	f000 f80e 	bl	8001650 <HAL_InitTick>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d002      	beq.n	8001640 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	71fb      	strb	r3, [r7, #7]
 800163e:	e001      	b.n	8001644 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001640:	f7ff fddc 	bl	80011fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001644:	79fb      	ldrb	r3, [r7, #7]

}
 8001646:	4618      	mov	r0, r3
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001658:	2300      	movs	r3, #0
 800165a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800165c:	4b16      	ldr	r3, [pc, #88]	@ (80016b8 <HAL_InitTick+0x68>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d022      	beq.n	80016aa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001664:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <HAL_InitTick+0x6c>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	4b13      	ldr	r3, [pc, #76]	@ (80016b8 <HAL_InitTick+0x68>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001670:	fbb1 f3f3 	udiv	r3, r1, r3
 8001674:	fbb2 f3f3 	udiv	r3, r2, r3
 8001678:	4618      	mov	r0, r3
 800167a:	f000 f93a 	bl	80018f2 <HAL_SYSTICK_Config>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d10f      	bne.n	80016a4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2b0f      	cmp	r3, #15
 8001688:	d809      	bhi.n	800169e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800168a:	2200      	movs	r2, #0
 800168c:	6879      	ldr	r1, [r7, #4]
 800168e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001692:	f000 f914 	bl	80018be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001696:	4a0a      	ldr	r2, [pc, #40]	@ (80016c0 <HAL_InitTick+0x70>)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	e007      	b.n	80016ae <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	73fb      	strb	r3, [r7, #15]
 80016a2:	e004      	b.n	80016ae <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	73fb      	strb	r3, [r7, #15]
 80016a8:	e001      	b.n	80016ae <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	2000005c 	.word	0x2000005c
 80016bc:	20000054 	.word	0x20000054
 80016c0:	20000058 	.word	0x20000058

080016c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016c8:	4b05      	ldr	r3, [pc, #20]	@ (80016e0 <HAL_IncTick+0x1c>)
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	4b05      	ldr	r3, [pc, #20]	@ (80016e4 <HAL_IncTick+0x20>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4413      	add	r3, r2
 80016d2:	4a03      	ldr	r2, [pc, #12]	@ (80016e0 <HAL_IncTick+0x1c>)
 80016d4:	6013      	str	r3, [r2, #0]
}
 80016d6:	bf00      	nop
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	2000070c 	.word	0x2000070c
 80016e4:	2000005c 	.word	0x2000005c

080016e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  return uwTick;
 80016ec:	4b03      	ldr	r3, [pc, #12]	@ (80016fc <HAL_GetTick+0x14>)
 80016ee:	681b      	ldr	r3, [r3, #0]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	2000070c 	.word	0x2000070c

08001700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001708:	f7ff ffee 	bl	80016e8 <HAL_GetTick>
 800170c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001718:	d004      	beq.n	8001724 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800171a:	4b09      	ldr	r3, [pc, #36]	@ (8001740 <HAL_Delay+0x40>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	4413      	add	r3, r2
 8001722:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001724:	bf00      	nop
 8001726:	f7ff ffdf 	bl	80016e8 <HAL_GetTick>
 800172a:	4602      	mov	r2, r0
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	68fa      	ldr	r2, [r7, #12]
 8001732:	429a      	cmp	r2, r3
 8001734:	d8f7      	bhi.n	8001726 <HAL_Delay+0x26>
  {
  }
}
 8001736:	bf00      	nop
 8001738:	bf00      	nop
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	2000005c 	.word	0x2000005c

08001744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001754:	4b0c      	ldr	r3, [pc, #48]	@ (8001788 <__NVIC_SetPriorityGrouping+0x44>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800175a:	68ba      	ldr	r2, [r7, #8]
 800175c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001760:	4013      	ands	r3, r2
 8001762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800176c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001770:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001776:	4a04      	ldr	r2, [pc, #16]	@ (8001788 <__NVIC_SetPriorityGrouping+0x44>)
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	60d3      	str	r3, [r2, #12]
}
 800177c:	bf00      	nop
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001790:	4b04      	ldr	r3, [pc, #16]	@ (80017a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	0a1b      	lsrs	r3, r3, #8
 8001796:	f003 0307 	and.w	r3, r3, #7
}
 800179a:	4618      	mov	r0, r3
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	6039      	str	r1, [r7, #0]
 80017b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	db0a      	blt.n	80017d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	490c      	ldr	r1, [pc, #48]	@ (80017f4 <__NVIC_SetPriority+0x4c>)
 80017c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c6:	0112      	lsls	r2, r2, #4
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	440b      	add	r3, r1
 80017cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d0:	e00a      	b.n	80017e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	4908      	ldr	r1, [pc, #32]	@ (80017f8 <__NVIC_SetPriority+0x50>)
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	f003 030f 	and.w	r3, r3, #15
 80017de:	3b04      	subs	r3, #4
 80017e0:	0112      	lsls	r2, r2, #4
 80017e2:	b2d2      	uxtb	r2, r2
 80017e4:	440b      	add	r3, r1
 80017e6:	761a      	strb	r2, [r3, #24]
}
 80017e8:	bf00      	nop
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr
 80017f4:	e000e100 	.word	0xe000e100
 80017f8:	e000ed00 	.word	0xe000ed00

080017fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b089      	sub	sp, #36	@ 0x24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	f003 0307 	and.w	r3, r3, #7
 800180e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	f1c3 0307 	rsb	r3, r3, #7
 8001816:	2b04      	cmp	r3, #4
 8001818:	bf28      	it	cs
 800181a:	2304      	movcs	r3, #4
 800181c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	3304      	adds	r3, #4
 8001822:	2b06      	cmp	r3, #6
 8001824:	d902      	bls.n	800182c <NVIC_EncodePriority+0x30>
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	3b03      	subs	r3, #3
 800182a:	e000      	b.n	800182e <NVIC_EncodePriority+0x32>
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001830:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	43da      	mvns	r2, r3
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	401a      	ands	r2, r3
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001844:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	43d9      	mvns	r1, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001854:	4313      	orrs	r3, r2
         );
}
 8001856:	4618      	mov	r0, r3
 8001858:	3724      	adds	r7, #36	@ 0x24
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
	...

08001864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3b01      	subs	r3, #1
 8001870:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001874:	d301      	bcc.n	800187a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001876:	2301      	movs	r3, #1
 8001878:	e00f      	b.n	800189a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800187a:	4a0a      	ldr	r2, [pc, #40]	@ (80018a4 <SysTick_Config+0x40>)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	3b01      	subs	r3, #1
 8001880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001882:	210f      	movs	r1, #15
 8001884:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001888:	f7ff ff8e 	bl	80017a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800188c:	4b05      	ldr	r3, [pc, #20]	@ (80018a4 <SysTick_Config+0x40>)
 800188e:	2200      	movs	r2, #0
 8001890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001892:	4b04      	ldr	r3, [pc, #16]	@ (80018a4 <SysTick_Config+0x40>)
 8001894:	2207      	movs	r2, #7
 8001896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	e000e010 	.word	0xe000e010

080018a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f7ff ff47 	bl	8001744 <__NVIC_SetPriorityGrouping>
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b086      	sub	sp, #24
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	4603      	mov	r3, r0
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
 80018ca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018cc:	f7ff ff5e 	bl	800178c <__NVIC_GetPriorityGrouping>
 80018d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	68b9      	ldr	r1, [r7, #8]
 80018d6:	6978      	ldr	r0, [r7, #20]
 80018d8:	f7ff ff90 	bl	80017fc <NVIC_EncodePriority>
 80018dc:	4602      	mov	r2, r0
 80018de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018e2:	4611      	mov	r1, r2
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff ff5f 	bl	80017a8 <__NVIC_SetPriority>
}
 80018ea:	bf00      	nop
 80018ec:	3718      	adds	r7, #24
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b082      	sub	sp, #8
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f7ff ffb2 	bl	8001864 <SysTick_Config>
 8001900:	4603      	mov	r3, r0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800190c:	b480      	push	{r7}
 800190e:	b087      	sub	sp, #28
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001916:	2300      	movs	r3, #0
 8001918:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800191a:	e15a      	b.n	8001bd2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	2101      	movs	r1, #1
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	fa01 f303 	lsl.w	r3, r1, r3
 8001928:	4013      	ands	r3, r2
 800192a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2b00      	cmp	r3, #0
 8001930:	f000 814c 	beq.w	8001bcc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f003 0303 	and.w	r3, r3, #3
 800193c:	2b01      	cmp	r3, #1
 800193e:	d005      	beq.n	800194c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001948:	2b02      	cmp	r3, #2
 800194a:	d130      	bne.n	80019ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	2203      	movs	r2, #3
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	43db      	mvns	r3, r3
 800195e:	693a      	ldr	r2, [r7, #16]
 8001960:	4013      	ands	r3, r2
 8001962:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	68da      	ldr	r2, [r3, #12]
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	4313      	orrs	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	693a      	ldr	r2, [r7, #16]
 800197a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001982:	2201      	movs	r2, #1
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	43db      	mvns	r3, r3
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	4013      	ands	r3, r2
 8001990:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	091b      	lsrs	r3, r3, #4
 8001998:	f003 0201 	and.w	r2, r3, #1
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f003 0303 	and.w	r3, r3, #3
 80019b6:	2b03      	cmp	r3, #3
 80019b8:	d017      	beq.n	80019ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	2203      	movs	r2, #3
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43db      	mvns	r3, r3
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	4013      	ands	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	689a      	ldr	r2, [r3, #8]
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f003 0303 	and.w	r3, r3, #3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d123      	bne.n	8001a3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	08da      	lsrs	r2, r3, #3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	3208      	adds	r2, #8
 80019fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	220f      	movs	r2, #15
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	43db      	mvns	r3, r3
 8001a14:	693a      	ldr	r2, [r7, #16]
 8001a16:	4013      	ands	r3, r2
 8001a18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	691a      	ldr	r2, [r3, #16]
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	f003 0307 	and.w	r3, r3, #7
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	08da      	lsrs	r2, r3, #3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	3208      	adds	r2, #8
 8001a38:	6939      	ldr	r1, [r7, #16]
 8001a3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	2203      	movs	r2, #3
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	693a      	ldr	r2, [r7, #16]
 8001a52:	4013      	ands	r3, r2
 8001a54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f003 0203 	and.w	r2, r3, #3
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	f000 80a6 	beq.w	8001bcc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a80:	4b5b      	ldr	r3, [pc, #364]	@ (8001bf0 <HAL_GPIO_Init+0x2e4>)
 8001a82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a84:	4a5a      	ldr	r2, [pc, #360]	@ (8001bf0 <HAL_GPIO_Init+0x2e4>)
 8001a86:	f043 0301 	orr.w	r3, r3, #1
 8001a8a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a8c:	4b58      	ldr	r3, [pc, #352]	@ (8001bf0 <HAL_GPIO_Init+0x2e4>)
 8001a8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a90:	f003 0301 	and.w	r3, r3, #1
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a98:	4a56      	ldr	r2, [pc, #344]	@ (8001bf4 <HAL_GPIO_Init+0x2e8>)
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	089b      	lsrs	r3, r3, #2
 8001a9e:	3302      	adds	r3, #2
 8001aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	f003 0303 	and.w	r3, r3, #3
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	220f      	movs	r2, #15
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ac2:	d01f      	beq.n	8001b04 <HAL_GPIO_Init+0x1f8>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4a4c      	ldr	r2, [pc, #304]	@ (8001bf8 <HAL_GPIO_Init+0x2ec>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d019      	beq.n	8001b00 <HAL_GPIO_Init+0x1f4>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a4b      	ldr	r2, [pc, #300]	@ (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d013      	beq.n	8001afc <HAL_GPIO_Init+0x1f0>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a4a      	ldr	r2, [pc, #296]	@ (8001c00 <HAL_GPIO_Init+0x2f4>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d00d      	beq.n	8001af8 <HAL_GPIO_Init+0x1ec>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a49      	ldr	r2, [pc, #292]	@ (8001c04 <HAL_GPIO_Init+0x2f8>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d007      	beq.n	8001af4 <HAL_GPIO_Init+0x1e8>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a48      	ldr	r2, [pc, #288]	@ (8001c08 <HAL_GPIO_Init+0x2fc>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d101      	bne.n	8001af0 <HAL_GPIO_Init+0x1e4>
 8001aec:	2305      	movs	r3, #5
 8001aee:	e00a      	b.n	8001b06 <HAL_GPIO_Init+0x1fa>
 8001af0:	2306      	movs	r3, #6
 8001af2:	e008      	b.n	8001b06 <HAL_GPIO_Init+0x1fa>
 8001af4:	2304      	movs	r3, #4
 8001af6:	e006      	b.n	8001b06 <HAL_GPIO_Init+0x1fa>
 8001af8:	2303      	movs	r3, #3
 8001afa:	e004      	b.n	8001b06 <HAL_GPIO_Init+0x1fa>
 8001afc:	2302      	movs	r3, #2
 8001afe:	e002      	b.n	8001b06 <HAL_GPIO_Init+0x1fa>
 8001b00:	2301      	movs	r3, #1
 8001b02:	e000      	b.n	8001b06 <HAL_GPIO_Init+0x1fa>
 8001b04:	2300      	movs	r3, #0
 8001b06:	697a      	ldr	r2, [r7, #20]
 8001b08:	f002 0203 	and.w	r2, r2, #3
 8001b0c:	0092      	lsls	r2, r2, #2
 8001b0e:	4093      	lsls	r3, r2
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b16:	4937      	ldr	r1, [pc, #220]	@ (8001bf4 <HAL_GPIO_Init+0x2e8>)
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	089b      	lsrs	r3, r3, #2
 8001b1c:	3302      	adds	r3, #2
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b24:	4b39      	ldr	r3, [pc, #228]	@ (8001c0c <HAL_GPIO_Init+0x300>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	4013      	ands	r3, r2
 8001b32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d003      	beq.n	8001b48 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001b40:	693a      	ldr	r2, [r7, #16]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b48:	4a30      	ldr	r2, [pc, #192]	@ (8001c0c <HAL_GPIO_Init+0x300>)
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b4e:	4b2f      	ldr	r3, [pc, #188]	@ (8001c0c <HAL_GPIO_Init+0x300>)
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	43db      	mvns	r3, r3
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b72:	4a26      	ldr	r2, [pc, #152]	@ (8001c0c <HAL_GPIO_Init+0x300>)
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001b78:	4b24      	ldr	r3, [pc, #144]	@ (8001c0c <HAL_GPIO_Init+0x300>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4013      	ands	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b9c:	4a1b      	ldr	r2, [pc, #108]	@ (8001c0c <HAL_GPIO_Init+0x300>)
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c0c <HAL_GPIO_Init+0x300>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	43db      	mvns	r3, r3
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d003      	beq.n	8001bc6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bc6:	4a11      	ldr	r2, [pc, #68]	@ (8001c0c <HAL_GPIO_Init+0x300>)
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f47f ae9d 	bne.w	800191c <HAL_GPIO_Init+0x10>
  }
}
 8001be2:	bf00      	nop
 8001be4:	bf00      	nop
 8001be6:	371c      	adds	r7, #28
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	40010000 	.word	0x40010000
 8001bf8:	48000400 	.word	0x48000400
 8001bfc:	48000800 	.word	0x48000800
 8001c00:	48000c00 	.word	0x48000c00
 8001c04:	48001000 	.word	0x48001000
 8001c08:	48001400 	.word	0x48001400
 8001c0c:	40010400 	.word	0x40010400

08001c10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	460b      	mov	r3, r1
 8001c1a:	807b      	strh	r3, [r7, #2]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c20:	787b      	ldrb	r3, [r7, #1]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d003      	beq.n	8001c2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c26:	887a      	ldrh	r2, [r7, #2]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c2c:	e002      	b.n	8001c34 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c2e:	887a      	ldrh	r2, [r7, #2]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e08d      	b.n	8001d6e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d106      	bne.n	8001c6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff faf2 	bl	8001250 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2224      	movs	r2, #36	@ 0x24
 8001c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f022 0201 	bic.w	r2, r2, #1
 8001c82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685a      	ldr	r2, [r3, #4]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c90:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	689a      	ldr	r2, [r3, #8]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ca0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d107      	bne.n	8001cba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	689a      	ldr	r2, [r3, #8]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	e006      	b.n	8001cc8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689a      	ldr	r2, [r3, #8]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001cc6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d108      	bne.n	8001ce2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	685a      	ldr	r2, [r3, #4]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	e007      	b.n	8001cf2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cf0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	6812      	ldr	r2, [r2, #0]
 8001cfc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d04:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	68da      	ldr	r2, [r3, #12]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d14:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	691a      	ldr	r2, [r3, #16]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	695b      	ldr	r3, [r3, #20]
 8001d1e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	69d9      	ldr	r1, [r3, #28]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a1a      	ldr	r2, [r3, #32]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f042 0201 	orr.w	r2, r2, #1
 8001d4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2220      	movs	r2, #32
 8001d5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
	...

08001d78 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af02      	add	r7, sp, #8
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	607a      	str	r2, [r7, #4]
 8001d82:	461a      	mov	r2, r3
 8001d84:	460b      	mov	r3, r1
 8001d86:	817b      	strh	r3, [r7, #10]
 8001d88:	4613      	mov	r3, r2
 8001d8a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b20      	cmp	r3, #32
 8001d96:	f040 80fd 	bne.w	8001f94 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d101      	bne.n	8001da8 <HAL_I2C_Master_Transmit+0x30>
 8001da4:	2302      	movs	r3, #2
 8001da6:	e0f6      	b.n	8001f96 <HAL_I2C_Master_Transmit+0x21e>
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001db0:	f7ff fc9a 	bl	80016e8 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	2319      	movs	r3, #25
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001dc2:	68f8      	ldr	r0, [r7, #12]
 8001dc4:	f000 f914 	bl	8001ff0 <I2C_WaitOnFlagUntilTimeout>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e0e1      	b.n	8001f96 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2221      	movs	r2, #33	@ 0x21
 8001dd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2210      	movs	r2, #16
 8001dde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2200      	movs	r2, #0
 8001de6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	893a      	ldrh	r2, [r7, #8]
 8001df2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2200      	movs	r2, #0
 8001df8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	2bff      	cmp	r3, #255	@ 0xff
 8001e02:	d906      	bls.n	8001e12 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	22ff      	movs	r2, #255	@ 0xff
 8001e08:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001e0a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e0e:	617b      	str	r3, [r7, #20]
 8001e10:	e007      	b.n	8001e22 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001e1c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e20:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d024      	beq.n	8001e74 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2e:	781a      	ldrb	r2, [r3, #0]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e3a:	1c5a      	adds	r2, r3, #1
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	3b01      	subs	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e52:	3b01      	subs	r3, #1
 8001e54:	b29a      	uxth	r2, r3
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	3301      	adds	r3, #1
 8001e62:	b2da      	uxtb	r2, r3
 8001e64:	8979      	ldrh	r1, [r7, #10]
 8001e66:	4b4e      	ldr	r3, [pc, #312]	@ (8001fa0 <HAL_I2C_Master_Transmit+0x228>)
 8001e68:	9300      	str	r3, [sp, #0]
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	68f8      	ldr	r0, [r7, #12]
 8001e6e:	f000 fa83 	bl	8002378 <I2C_TransferConfig>
 8001e72:	e066      	b.n	8001f42 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e78:	b2da      	uxtb	r2, r3
 8001e7a:	8979      	ldrh	r1, [r7, #10]
 8001e7c:	4b48      	ldr	r3, [pc, #288]	@ (8001fa0 <HAL_I2C_Master_Transmit+0x228>)
 8001e7e:	9300      	str	r3, [sp, #0]
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	68f8      	ldr	r0, [r7, #12]
 8001e84:	f000 fa78 	bl	8002378 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001e88:	e05b      	b.n	8001f42 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	6a39      	ldr	r1, [r7, #32]
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	f000 f907 	bl	80020a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e07b      	b.n	8001f96 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea2:	781a      	ldrb	r2, [r3, #0]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eae:	1c5a      	adds	r2, r3, #1
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d034      	beq.n	8001f42 <HAL_I2C_Master_Transmit+0x1ca>
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d130      	bne.n	8001f42 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	6a3b      	ldr	r3, [r7, #32]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2180      	movs	r1, #128	@ 0x80
 8001eea:	68f8      	ldr	r0, [r7, #12]
 8001eec:	f000 f880 	bl	8001ff0 <I2C_WaitOnFlagUntilTimeout>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e04d      	b.n	8001f96 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	2bff      	cmp	r3, #255	@ 0xff
 8001f02:	d90e      	bls.n	8001f22 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	22ff      	movs	r2, #255	@ 0xff
 8001f08:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f0e:	b2da      	uxtb	r2, r3
 8001f10:	8979      	ldrh	r1, [r7, #10]
 8001f12:	2300      	movs	r3, #0
 8001f14:	9300      	str	r3, [sp, #0]
 8001f16:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f1a:	68f8      	ldr	r0, [r7, #12]
 8001f1c:	f000 fa2c 	bl	8002378 <I2C_TransferConfig>
 8001f20:	e00f      	b.n	8001f42 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f30:	b2da      	uxtb	r2, r3
 8001f32:	8979      	ldrh	r1, [r7, #10]
 8001f34:	2300      	movs	r3, #0
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	f000 fa1b 	bl	8002378 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d19e      	bne.n	8001e8a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	6a39      	ldr	r1, [r7, #32]
 8001f50:	68f8      	ldr	r0, [r7, #12]
 8001f52:	f000 f8ed 	bl	8002130 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e01a      	b.n	8001f96 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2220      	movs	r2, #32
 8001f66:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6859      	ldr	r1, [r3, #4]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa4 <HAL_I2C_Master_Transmit+0x22c>)
 8001f74:	400b      	ands	r3, r1
 8001f76:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2220      	movs	r2, #32
 8001f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2200      	movs	r2, #0
 8001f84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f90:	2300      	movs	r3, #0
 8001f92:	e000      	b.n	8001f96 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001f94:	2302      	movs	r3, #2
  }
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3718      	adds	r7, #24
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	80002000 	.word	0x80002000
 8001fa4:	fe00e800 	.word	0xfe00e800

08001fa8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	699b      	ldr	r3, [r3, #24]
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d103      	bne.n	8001fc6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	f003 0301 	and.w	r3, r3, #1
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d007      	beq.n	8001fe4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	699a      	ldr	r2, [r3, #24]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f042 0201 	orr.w	r2, r2, #1
 8001fe2:	619a      	str	r2, [r3, #24]
  }
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	603b      	str	r3, [r7, #0]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002000:	e03b      	b.n	800207a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	6839      	ldr	r1, [r7, #0]
 8002006:	68f8      	ldr	r0, [r7, #12]
 8002008:	f000 f8d6 	bl	80021b8 <I2C_IsErrorOccurred>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e041      	b.n	800209a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800201c:	d02d      	beq.n	800207a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800201e:	f7ff fb63 	bl	80016e8 <HAL_GetTick>
 8002022:	4602      	mov	r2, r0
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	429a      	cmp	r2, r3
 800202c:	d302      	bcc.n	8002034 <I2C_WaitOnFlagUntilTimeout+0x44>
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d122      	bne.n	800207a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	699a      	ldr	r2, [r3, #24]
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	4013      	ands	r3, r2
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	429a      	cmp	r2, r3
 8002042:	bf0c      	ite	eq
 8002044:	2301      	moveq	r3, #1
 8002046:	2300      	movne	r3, #0
 8002048:	b2db      	uxtb	r3, r3
 800204a:	461a      	mov	r2, r3
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	429a      	cmp	r2, r3
 8002050:	d113      	bne.n	800207a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002056:	f043 0220 	orr.w	r2, r3, #32
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2220      	movs	r2, #32
 8002062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e00f      	b.n	800209a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	699a      	ldr	r2, [r3, #24]
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	4013      	ands	r3, r2
 8002084:	68ba      	ldr	r2, [r7, #8]
 8002086:	429a      	cmp	r2, r3
 8002088:	bf0c      	ite	eq
 800208a:	2301      	moveq	r3, #1
 800208c:	2300      	movne	r3, #0
 800208e:	b2db      	uxtb	r3, r3
 8002090:	461a      	mov	r2, r3
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	429a      	cmp	r2, r3
 8002096:	d0b4      	beq.n	8002002 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b084      	sub	sp, #16
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	60f8      	str	r0, [r7, #12]
 80020aa:	60b9      	str	r1, [r7, #8]
 80020ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80020ae:	e033      	b.n	8002118 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	68b9      	ldr	r1, [r7, #8]
 80020b4:	68f8      	ldr	r0, [r7, #12]
 80020b6:	f000 f87f 	bl	80021b8 <I2C_IsErrorOccurred>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e031      	b.n	8002128 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80020ca:	d025      	beq.n	8002118 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020cc:	f7ff fb0c 	bl	80016e8 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	68ba      	ldr	r2, [r7, #8]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d302      	bcc.n	80020e2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d11a      	bne.n	8002118 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	f003 0302 	and.w	r3, r3, #2
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d013      	beq.n	8002118 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f4:	f043 0220 	orr.w	r2, r3, #32
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2220      	movs	r2, #32
 8002100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e007      	b.n	8002128 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	699b      	ldr	r3, [r3, #24]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b02      	cmp	r3, #2
 8002124:	d1c4      	bne.n	80020b0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800213c:	e02f      	b.n	800219e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	68b9      	ldr	r1, [r7, #8]
 8002142:	68f8      	ldr	r0, [r7, #12]
 8002144:	f000 f838 	bl	80021b8 <I2C_IsErrorOccurred>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e02d      	b.n	80021ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002152:	f7ff fac9 	bl	80016e8 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	68ba      	ldr	r2, [r7, #8]
 800215e:	429a      	cmp	r2, r3
 8002160:	d302      	bcc.n	8002168 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d11a      	bne.n	800219e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	f003 0320 	and.w	r3, r3, #32
 8002172:	2b20      	cmp	r3, #32
 8002174:	d013      	beq.n	800219e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800217a:	f043 0220 	orr.w	r2, r3, #32
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	2220      	movs	r2, #32
 8002186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2200      	movs	r2, #0
 8002196:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e007      	b.n	80021ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	f003 0320 	and.w	r3, r3, #32
 80021a8:	2b20      	cmp	r3, #32
 80021aa:	d1c8      	bne.n	800213e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
	...

080021b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b08a      	sub	sp, #40	@ 0x28
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021c4:	2300      	movs	r3, #0
 80021c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80021d2:	2300      	movs	r3, #0
 80021d4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	f003 0310 	and.w	r3, r3, #16
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d068      	beq.n	80022b6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2210      	movs	r2, #16
 80021ea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80021ec:	e049      	b.n	8002282 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80021f4:	d045      	beq.n	8002282 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80021f6:	f7ff fa77 	bl	80016e8 <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	68ba      	ldr	r2, [r7, #8]
 8002202:	429a      	cmp	r2, r3
 8002204:	d302      	bcc.n	800220c <I2C_IsErrorOccurred+0x54>
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d13a      	bne.n	8002282 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002216:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800221e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800222a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800222e:	d121      	bne.n	8002274 <I2C_IsErrorOccurred+0xbc>
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002236:	d01d      	beq.n	8002274 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002238:	7cfb      	ldrb	r3, [r7, #19]
 800223a:	2b20      	cmp	r3, #32
 800223c:	d01a      	beq.n	8002274 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	685a      	ldr	r2, [r3, #4]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800224c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800224e:	f7ff fa4b 	bl	80016e8 <HAL_GetTick>
 8002252:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002254:	e00e      	b.n	8002274 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002256:	f7ff fa47 	bl	80016e8 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	2b19      	cmp	r3, #25
 8002262:	d907      	bls.n	8002274 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002264:	6a3b      	ldr	r3, [r7, #32]
 8002266:	f043 0320 	orr.w	r3, r3, #32
 800226a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002272:	e006      	b.n	8002282 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	f003 0320 	and.w	r3, r3, #32
 800227e:	2b20      	cmp	r3, #32
 8002280:	d1e9      	bne.n	8002256 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	f003 0320 	and.w	r3, r3, #32
 800228c:	2b20      	cmp	r3, #32
 800228e:	d003      	beq.n	8002298 <I2C_IsErrorOccurred+0xe0>
 8002290:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002294:	2b00      	cmp	r3, #0
 8002296:	d0aa      	beq.n	80021ee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002298:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800229c:	2b00      	cmp	r3, #0
 800229e:	d103      	bne.n	80022a8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2220      	movs	r2, #32
 80022a6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80022a8:	6a3b      	ldr	r3, [r7, #32]
 80022aa:	f043 0304 	orr.w	r3, r3, #4
 80022ae:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d00b      	beq.n	80022e0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80022c8:	6a3b      	ldr	r3, [r7, #32]
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00b      	beq.n	8002302 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80022ea:	6a3b      	ldr	r3, [r7, #32]
 80022ec:	f043 0308 	orr.w	r3, r3, #8
 80022f0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002308:	2b00      	cmp	r3, #0
 800230a:	d00b      	beq.n	8002324 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800230c:	6a3b      	ldr	r3, [r7, #32]
 800230e:	f043 0302 	orr.w	r3, r3, #2
 8002312:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800231c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002324:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002328:	2b00      	cmp	r3, #0
 800232a:	d01c      	beq.n	8002366 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800232c:	68f8      	ldr	r0, [r7, #12]
 800232e:	f7ff fe3b 	bl	8001fa8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	6859      	ldr	r1, [r3, #4]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4b0d      	ldr	r3, [pc, #52]	@ (8002374 <I2C_IsErrorOccurred+0x1bc>)
 800233e:	400b      	ands	r3, r1
 8002340:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002346:	6a3b      	ldr	r3, [r7, #32]
 8002348:	431a      	orrs	r2, r3
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2220      	movs	r2, #32
 8002352:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2200      	movs	r2, #0
 8002362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002366:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800236a:	4618      	mov	r0, r3
 800236c:	3728      	adds	r7, #40	@ 0x28
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	fe00e800 	.word	0xfe00e800

08002378 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002378:	b480      	push	{r7}
 800237a:	b087      	sub	sp, #28
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	607b      	str	r3, [r7, #4]
 8002382:	460b      	mov	r3, r1
 8002384:	817b      	strh	r3, [r7, #10]
 8002386:	4613      	mov	r3, r2
 8002388:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800238a:	897b      	ldrh	r3, [r7, #10]
 800238c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002390:	7a7b      	ldrb	r3, [r7, #9]
 8002392:	041b      	lsls	r3, r3, #16
 8002394:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002398:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800239e:	6a3b      	ldr	r3, [r7, #32]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023a6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	6a3b      	ldr	r3, [r7, #32]
 80023b0:	0d5b      	lsrs	r3, r3, #21
 80023b2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80023b6:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <I2C_TransferConfig+0x60>)
 80023b8:	430b      	orrs	r3, r1
 80023ba:	43db      	mvns	r3, r3
 80023bc:	ea02 0103 	and.w	r1, r2, r3
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	697a      	ldr	r2, [r7, #20]
 80023c6:	430a      	orrs	r2, r1
 80023c8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80023ca:	bf00      	nop
 80023cc:	371c      	adds	r7, #28
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	03ff63ff 	.word	0x03ff63ff

080023dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b20      	cmp	r3, #32
 80023f0:	d138      	bne.n	8002464 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d101      	bne.n	8002400 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80023fc:	2302      	movs	r3, #2
 80023fe:	e032      	b.n	8002466 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2224      	movs	r2, #36	@ 0x24
 800240c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f022 0201 	bic.w	r2, r2, #1
 800241e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800242e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	6819      	ldr	r1, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	683a      	ldr	r2, [r7, #0]
 800243c:	430a      	orrs	r2, r1
 800243e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f042 0201 	orr.w	r2, r2, #1
 800244e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2220      	movs	r2, #32
 8002454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002460:	2300      	movs	r3, #0
 8002462:	e000      	b.n	8002466 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002464:	2302      	movs	r3, #2
  }
}
 8002466:	4618      	mov	r0, r3
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002472:	b480      	push	{r7}
 8002474:	b085      	sub	sp, #20
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b20      	cmp	r3, #32
 8002486:	d139      	bne.n	80024fc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800248e:	2b01      	cmp	r3, #1
 8002490:	d101      	bne.n	8002496 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002492:	2302      	movs	r3, #2
 8002494:	e033      	b.n	80024fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2201      	movs	r2, #1
 800249a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2224      	movs	r2, #36	@ 0x24
 80024a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 0201 	bic.w	r2, r2, #1
 80024b4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80024c4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	021b      	lsls	r3, r3, #8
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f042 0201 	orr.w	r2, r2, #1
 80024e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2220      	movs	r2, #32
 80024ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80024f8:	2300      	movs	r3, #0
 80024fa:	e000      	b.n	80024fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80024fc:	2302      	movs	r3, #2
  }
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3714      	adds	r7, #20
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
	...

0800250c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d141      	bne.n	800259e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800251a:	4b4b      	ldr	r3, [pc, #300]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002526:	d131      	bne.n	800258c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002528:	4b47      	ldr	r3, [pc, #284]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800252a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800252e:	4a46      	ldr	r2, [pc, #280]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002534:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002538:	4b43      	ldr	r3, [pc, #268]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002540:	4a41      	ldr	r2, [pc, #260]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002542:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002546:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002548:	4b40      	ldr	r3, [pc, #256]	@ (800264c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2232      	movs	r2, #50	@ 0x32
 800254e:	fb02 f303 	mul.w	r3, r2, r3
 8002552:	4a3f      	ldr	r2, [pc, #252]	@ (8002650 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002554:	fba2 2303 	umull	r2, r3, r2, r3
 8002558:	0c9b      	lsrs	r3, r3, #18
 800255a:	3301      	adds	r3, #1
 800255c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800255e:	e002      	b.n	8002566 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	3b01      	subs	r3, #1
 8002564:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002566:	4b38      	ldr	r3, [pc, #224]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800256e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002572:	d102      	bne.n	800257a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1f2      	bne.n	8002560 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800257a:	4b33      	ldr	r3, [pc, #204]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002582:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002586:	d158      	bne.n	800263a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e057      	b.n	800263c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800258c:	4b2e      	ldr	r3, [pc, #184]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800258e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002592:	4a2d      	ldr	r2, [pc, #180]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002594:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002598:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800259c:	e04d      	b.n	800263a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025a4:	d141      	bne.n	800262a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80025a6:	4b28      	ldr	r3, [pc, #160]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025b2:	d131      	bne.n	8002618 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025b4:	4b24      	ldr	r3, [pc, #144]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025ba:	4a23      	ldr	r2, [pc, #140]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025c4:	4b20      	ldr	r3, [pc, #128]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025cc:	4a1e      	ldr	r2, [pc, #120]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025d2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80025d4:	4b1d      	ldr	r3, [pc, #116]	@ (800264c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2232      	movs	r2, #50	@ 0x32
 80025da:	fb02 f303 	mul.w	r3, r2, r3
 80025de:	4a1c      	ldr	r2, [pc, #112]	@ (8002650 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80025e0:	fba2 2303 	umull	r2, r3, r2, r3
 80025e4:	0c9b      	lsrs	r3, r3, #18
 80025e6:	3301      	adds	r3, #1
 80025e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025ea:	e002      	b.n	80025f2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025f2:	4b15      	ldr	r3, [pc, #84]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025fe:	d102      	bne.n	8002606 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1f2      	bne.n	80025ec <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002606:	4b10      	ldr	r3, [pc, #64]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800260e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002612:	d112      	bne.n	800263a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002614:	2303      	movs	r3, #3
 8002616:	e011      	b.n	800263c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002618:	4b0b      	ldr	r3, [pc, #44]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800261a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800261e:	4a0a      	ldr	r2, [pc, #40]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002620:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002624:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002628:	e007      	b.n	800263a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800262a:	4b07      	ldr	r3, [pc, #28]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002632:	4a05      	ldr	r2, [pc, #20]	@ (8002648 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002634:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002638:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800263a:	2300      	movs	r3, #0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3714      	adds	r7, #20
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	40007000 	.word	0x40007000
 800264c:	20000054 	.word	0x20000054
 8002650:	431bde83 	.word	0x431bde83

08002654 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002658:	4b05      	ldr	r3, [pc, #20]	@ (8002670 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	4a04      	ldr	r2, [pc, #16]	@ (8002670 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800265e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002662:	6093      	str	r3, [r2, #8]
}
 8002664:	bf00      	nop
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40007000 	.word	0x40007000

08002674 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b088      	sub	sp, #32
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e2fe      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	d075      	beq.n	800277e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002692:	4b97      	ldr	r3, [pc, #604]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f003 030c 	and.w	r3, r3, #12
 800269a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800269c:	4b94      	ldr	r3, [pc, #592]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	f003 0303 	and.w	r3, r3, #3
 80026a4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	2b0c      	cmp	r3, #12
 80026aa:	d102      	bne.n	80026b2 <HAL_RCC_OscConfig+0x3e>
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	2b03      	cmp	r3, #3
 80026b0:	d002      	beq.n	80026b8 <HAL_RCC_OscConfig+0x44>
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	2b08      	cmp	r3, #8
 80026b6:	d10b      	bne.n	80026d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b8:	4b8d      	ldr	r3, [pc, #564]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d05b      	beq.n	800277c <HAL_RCC_OscConfig+0x108>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d157      	bne.n	800277c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e2d9      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026d8:	d106      	bne.n	80026e8 <HAL_RCC_OscConfig+0x74>
 80026da:	4b85      	ldr	r3, [pc, #532]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a84      	ldr	r2, [pc, #528]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80026e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026e4:	6013      	str	r3, [r2, #0]
 80026e6:	e01d      	b.n	8002724 <HAL_RCC_OscConfig+0xb0>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026f0:	d10c      	bne.n	800270c <HAL_RCC_OscConfig+0x98>
 80026f2:	4b7f      	ldr	r3, [pc, #508]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a7e      	ldr	r2, [pc, #504]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80026f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026fc:	6013      	str	r3, [r2, #0]
 80026fe:	4b7c      	ldr	r3, [pc, #496]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a7b      	ldr	r2, [pc, #492]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002704:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002708:	6013      	str	r3, [r2, #0]
 800270a:	e00b      	b.n	8002724 <HAL_RCC_OscConfig+0xb0>
 800270c:	4b78      	ldr	r3, [pc, #480]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a77      	ldr	r2, [pc, #476]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002712:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002716:	6013      	str	r3, [r2, #0]
 8002718:	4b75      	ldr	r3, [pc, #468]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a74      	ldr	r2, [pc, #464]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 800271e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002722:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d013      	beq.n	8002754 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800272c:	f7fe ffdc 	bl	80016e8 <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002734:	f7fe ffd8 	bl	80016e8 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b64      	cmp	r3, #100	@ 0x64
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e29e      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002746:	4b6a      	ldr	r3, [pc, #424]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d0f0      	beq.n	8002734 <HAL_RCC_OscConfig+0xc0>
 8002752:	e014      	b.n	800277e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002754:	f7fe ffc8 	bl	80016e8 <HAL_GetTick>
 8002758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800275a:	e008      	b.n	800276e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800275c:	f7fe ffc4 	bl	80016e8 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b64      	cmp	r3, #100	@ 0x64
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e28a      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800276e:	4b60      	ldr	r3, [pc, #384]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1f0      	bne.n	800275c <HAL_RCC_OscConfig+0xe8>
 800277a:	e000      	b.n	800277e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800277c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	2b00      	cmp	r3, #0
 8002788:	d075      	beq.n	8002876 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800278a:	4b59      	ldr	r3, [pc, #356]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	f003 030c 	and.w	r3, r3, #12
 8002792:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002794:	4b56      	ldr	r3, [pc, #344]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	f003 0303 	and.w	r3, r3, #3
 800279c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	2b0c      	cmp	r3, #12
 80027a2:	d102      	bne.n	80027aa <HAL_RCC_OscConfig+0x136>
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d002      	beq.n	80027b0 <HAL_RCC_OscConfig+0x13c>
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	d11f      	bne.n	80027f0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027b0:	4b4f      	ldr	r3, [pc, #316]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d005      	beq.n	80027c8 <HAL_RCC_OscConfig+0x154>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e25d      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027c8:	4b49      	ldr	r3, [pc, #292]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	061b      	lsls	r3, r3, #24
 80027d6:	4946      	ldr	r1, [pc, #280]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80027dc:	4b45      	ldr	r3, [pc, #276]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7fe ff35 	bl	8001650 <HAL_InitTick>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d043      	beq.n	8002874 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e249      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d023      	beq.n	8002840 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027f8:	4b3d      	ldr	r3, [pc, #244]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a3c      	ldr	r2, [pc, #240]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80027fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002802:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002804:	f7fe ff70 	bl	80016e8 <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800280c:	f7fe ff6c 	bl	80016e8 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e232      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800281e:	4b34      	ldr	r3, [pc, #208]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002826:	2b00      	cmp	r3, #0
 8002828:	d0f0      	beq.n	800280c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800282a:	4b31      	ldr	r3, [pc, #196]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	061b      	lsls	r3, r3, #24
 8002838:	492d      	ldr	r1, [pc, #180]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 800283a:	4313      	orrs	r3, r2
 800283c:	604b      	str	r3, [r1, #4]
 800283e:	e01a      	b.n	8002876 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002840:	4b2b      	ldr	r3, [pc, #172]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a2a      	ldr	r2, [pc, #168]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002846:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800284a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284c:	f7fe ff4c 	bl	80016e8 <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002854:	f7fe ff48 	bl	80016e8 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e20e      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002866:	4b22      	ldr	r3, [pc, #136]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1f0      	bne.n	8002854 <HAL_RCC_OscConfig+0x1e0>
 8002872:	e000      	b.n	8002876 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002874:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0308 	and.w	r3, r3, #8
 800287e:	2b00      	cmp	r3, #0
 8002880:	d041      	beq.n	8002906 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d01c      	beq.n	80028c4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800288a:	4b19      	ldr	r3, [pc, #100]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 800288c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002890:	4a17      	ldr	r2, [pc, #92]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 8002892:	f043 0301 	orr.w	r3, r3, #1
 8002896:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289a:	f7fe ff25 	bl	80016e8 <HAL_GetTick>
 800289e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028a0:	e008      	b.n	80028b4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a2:	f7fe ff21 	bl	80016e8 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d901      	bls.n	80028b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e1e7      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028b4:	4b0e      	ldr	r3, [pc, #56]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80028b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0ef      	beq.n	80028a2 <HAL_RCC_OscConfig+0x22e>
 80028c2:	e020      	b.n	8002906 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028c4:	4b0a      	ldr	r3, [pc, #40]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80028c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028ca:	4a09      	ldr	r2, [pc, #36]	@ (80028f0 <HAL_RCC_OscConfig+0x27c>)
 80028cc:	f023 0301 	bic.w	r3, r3, #1
 80028d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d4:	f7fe ff08 	bl	80016e8 <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028da:	e00d      	b.n	80028f8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028dc:	f7fe ff04 	bl	80016e8 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d906      	bls.n	80028f8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e1ca      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
 80028ee:	bf00      	nop
 80028f0:	40021000 	.word	0x40021000
 80028f4:	20000058 	.word	0x20000058
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028f8:	4b8c      	ldr	r3, [pc, #560]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 80028fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1ea      	bne.n	80028dc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0304 	and.w	r3, r3, #4
 800290e:	2b00      	cmp	r3, #0
 8002910:	f000 80a6 	beq.w	8002a60 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002914:	2300      	movs	r3, #0
 8002916:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002918:	4b84      	ldr	r3, [pc, #528]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 800291a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_RCC_OscConfig+0x2b4>
 8002924:	2301      	movs	r3, #1
 8002926:	e000      	b.n	800292a <HAL_RCC_OscConfig+0x2b6>
 8002928:	2300      	movs	r3, #0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00d      	beq.n	800294a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800292e:	4b7f      	ldr	r3, [pc, #508]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002932:	4a7e      	ldr	r2, [pc, #504]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002938:	6593      	str	r3, [r2, #88]	@ 0x58
 800293a:	4b7c      	ldr	r3, [pc, #496]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 800293c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002946:	2301      	movs	r3, #1
 8002948:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800294a:	4b79      	ldr	r3, [pc, #484]	@ (8002b30 <HAL_RCC_OscConfig+0x4bc>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002952:	2b00      	cmp	r3, #0
 8002954:	d118      	bne.n	8002988 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002956:	4b76      	ldr	r3, [pc, #472]	@ (8002b30 <HAL_RCC_OscConfig+0x4bc>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a75      	ldr	r2, [pc, #468]	@ (8002b30 <HAL_RCC_OscConfig+0x4bc>)
 800295c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002962:	f7fe fec1 	bl	80016e8 <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800296a:	f7fe febd 	bl	80016e8 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e183      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800297c:	4b6c      	ldr	r3, [pc, #432]	@ (8002b30 <HAL_RCC_OscConfig+0x4bc>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002984:	2b00      	cmp	r3, #0
 8002986:	d0f0      	beq.n	800296a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d108      	bne.n	80029a2 <HAL_RCC_OscConfig+0x32e>
 8002990:	4b66      	ldr	r3, [pc, #408]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002996:	4a65      	ldr	r2, [pc, #404]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002998:	f043 0301 	orr.w	r3, r3, #1
 800299c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029a0:	e024      	b.n	80029ec <HAL_RCC_OscConfig+0x378>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	2b05      	cmp	r3, #5
 80029a8:	d110      	bne.n	80029cc <HAL_RCC_OscConfig+0x358>
 80029aa:	4b60      	ldr	r3, [pc, #384]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 80029ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029b0:	4a5e      	ldr	r2, [pc, #376]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 80029b2:	f043 0304 	orr.w	r3, r3, #4
 80029b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029ba:	4b5c      	ldr	r3, [pc, #368]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 80029bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029c0:	4a5a      	ldr	r2, [pc, #360]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 80029c2:	f043 0301 	orr.w	r3, r3, #1
 80029c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029ca:	e00f      	b.n	80029ec <HAL_RCC_OscConfig+0x378>
 80029cc:	4b57      	ldr	r3, [pc, #348]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 80029ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029d2:	4a56      	ldr	r2, [pc, #344]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 80029d4:	f023 0301 	bic.w	r3, r3, #1
 80029d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029dc:	4b53      	ldr	r3, [pc, #332]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 80029de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029e2:	4a52      	ldr	r2, [pc, #328]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 80029e4:	f023 0304 	bic.w	r3, r3, #4
 80029e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d016      	beq.n	8002a22 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f4:	f7fe fe78 	bl	80016e8 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029fa:	e00a      	b.n	8002a12 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029fc:	f7fe fe74 	bl	80016e8 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e138      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a12:	4b46      	ldr	r3, [pc, #280]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0ed      	beq.n	80029fc <HAL_RCC_OscConfig+0x388>
 8002a20:	e015      	b.n	8002a4e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a22:	f7fe fe61 	bl	80016e8 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a28:	e00a      	b.n	8002a40 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a2a:	f7fe fe5d 	bl	80016e8 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d901      	bls.n	8002a40 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e121      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a40:	4b3a      	ldr	r3, [pc, #232]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1ed      	bne.n	8002a2a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a4e:	7ffb      	ldrb	r3, [r7, #31]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d105      	bne.n	8002a60 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a54:	4b35      	ldr	r3, [pc, #212]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a58:	4a34      	ldr	r2, [pc, #208]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002a5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a5e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0320 	and.w	r3, r3, #32
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d03c      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d01c      	beq.n	8002aae <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a74:	4b2d      	ldr	r3, [pc, #180]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002a76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002a7a:	4a2c      	ldr	r2, [pc, #176]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a84:	f7fe fe30 	bl	80016e8 <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a8c:	f7fe fe2c 	bl	80016e8 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e0f2      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a9e:	4b23      	ldr	r3, [pc, #140]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002aa0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0ef      	beq.n	8002a8c <HAL_RCC_OscConfig+0x418>
 8002aac:	e01b      	b.n	8002ae6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002aae:	4b1f      	ldr	r3, [pc, #124]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002ab0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ab4:	4a1d      	ldr	r2, [pc, #116]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002ab6:	f023 0301 	bic.w	r3, r3, #1
 8002aba:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002abe:	f7fe fe13 	bl	80016e8 <HAL_GetTick>
 8002ac2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002ac4:	e008      	b.n	8002ad8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ac6:	f7fe fe0f 	bl	80016e8 <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d901      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e0d5      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002ad8:	4b14      	ldr	r3, [pc, #80]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002ada:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1ef      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f000 80c9 	beq.w	8002c82 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002af0:	4b0e      	ldr	r3, [pc, #56]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f003 030c 	and.w	r3, r3, #12
 8002af8:	2b0c      	cmp	r3, #12
 8002afa:	f000 8083 	beq.w	8002c04 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	69db      	ldr	r3, [r3, #28]
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d15e      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b06:	4b09      	ldr	r3, [pc, #36]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a08      	ldr	r2, [pc, #32]	@ (8002b2c <HAL_RCC_OscConfig+0x4b8>)
 8002b0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b12:	f7fe fde9 	bl	80016e8 <HAL_GetTick>
 8002b16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b18:	e00c      	b.n	8002b34 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b1a:	f7fe fde5 	bl	80016e8 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d905      	bls.n	8002b34 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e0ab      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b34:	4b55      	ldr	r3, [pc, #340]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d1ec      	bne.n	8002b1a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b40:	4b52      	ldr	r3, [pc, #328]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002b42:	68da      	ldr	r2, [r3, #12]
 8002b44:	4b52      	ldr	r3, [pc, #328]	@ (8002c90 <HAL_RCC_OscConfig+0x61c>)
 8002b46:	4013      	ands	r3, r2
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	6a11      	ldr	r1, [r2, #32]
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b50:	3a01      	subs	r2, #1
 8002b52:	0112      	lsls	r2, r2, #4
 8002b54:	4311      	orrs	r1, r2
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002b5a:	0212      	lsls	r2, r2, #8
 8002b5c:	4311      	orrs	r1, r2
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002b62:	0852      	lsrs	r2, r2, #1
 8002b64:	3a01      	subs	r2, #1
 8002b66:	0552      	lsls	r2, r2, #21
 8002b68:	4311      	orrs	r1, r2
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002b6e:	0852      	lsrs	r2, r2, #1
 8002b70:	3a01      	subs	r2, #1
 8002b72:	0652      	lsls	r2, r2, #25
 8002b74:	4311      	orrs	r1, r2
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002b7a:	06d2      	lsls	r2, r2, #27
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	4943      	ldr	r1, [pc, #268]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b84:	4b41      	ldr	r3, [pc, #260]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a40      	ldr	r2, [pc, #256]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002b8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b8e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b90:	4b3e      	ldr	r3, [pc, #248]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	4a3d      	ldr	r2, [pc, #244]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002b96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b9a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b9c:	f7fe fda4 	bl	80016e8 <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba4:	f7fe fda0 	bl	80016e8 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e066      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bb6:	4b35      	ldr	r3, [pc, #212]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d0f0      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x530>
 8002bc2:	e05e      	b.n	8002c82 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bc4:	4b31      	ldr	r3, [pc, #196]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a30      	ldr	r2, [pc, #192]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002bca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd0:	f7fe fd8a 	bl	80016e8 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bd8:	f7fe fd86 	bl	80016e8 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e04c      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bea:	4b28      	ldr	r3, [pc, #160]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1f0      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002bf6:	4b25      	ldr	r3, [pc, #148]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	4924      	ldr	r1, [pc, #144]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002bfc:	4b25      	ldr	r3, [pc, #148]	@ (8002c94 <HAL_RCC_OscConfig+0x620>)
 8002bfe:	4013      	ands	r3, r2
 8002c00:	60cb      	str	r3, [r1, #12]
 8002c02:	e03e      	b.n	8002c82 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	69db      	ldr	r3, [r3, #28]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d101      	bne.n	8002c10 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e039      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002c10:	4b1e      	ldr	r3, [pc, #120]	@ (8002c8c <HAL_RCC_OscConfig+0x618>)
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f003 0203 	and.w	r2, r3, #3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6a1b      	ldr	r3, [r3, #32]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d12c      	bne.n	8002c7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d123      	bne.n	8002c7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c40:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d11b      	bne.n	8002c7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c50:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d113      	bne.n	8002c7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c60:	085b      	lsrs	r3, r3, #1
 8002c62:	3b01      	subs	r3, #1
 8002c64:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d109      	bne.n	8002c7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c74:	085b      	lsrs	r3, r3, #1
 8002c76:	3b01      	subs	r3, #1
 8002c78:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d001      	beq.n	8002c82 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3720      	adds	r7, #32
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	019f800c 	.word	0x019f800c
 8002c94:	feeefffc 	.word	0xfeeefffc

08002c98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d101      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e11e      	b.n	8002eee <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cb0:	4b91      	ldr	r3, [pc, #580]	@ (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 030f 	and.w	r3, r3, #15
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d910      	bls.n	8002ce0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cbe:	4b8e      	ldr	r3, [pc, #568]	@ (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f023 020f 	bic.w	r2, r3, #15
 8002cc6:	498c      	ldr	r1, [pc, #560]	@ (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cce:	4b8a      	ldr	r3, [pc, #552]	@ (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d001      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e106      	b.n	8002eee <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d073      	beq.n	8002dd4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	2b03      	cmp	r3, #3
 8002cf2:	d129      	bne.n	8002d48 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cf4:	4b81      	ldr	r3, [pc, #516]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d101      	bne.n	8002d04 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e0f4      	b.n	8002eee <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002d04:	f000 f99e 	bl	8003044 <RCC_GetSysClockFreqFromPLLSource>
 8002d08:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	4a7c      	ldr	r2, [pc, #496]	@ (8002f00 <HAL_RCC_ClockConfig+0x268>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d93f      	bls.n	8002d92 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d12:	4b7a      	ldr	r3, [pc, #488]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d009      	beq.n	8002d32 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d033      	beq.n	8002d92 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d12f      	bne.n	8002d92 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d32:	4b72      	ldr	r3, [pc, #456]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d3a:	4a70      	ldr	r2, [pc, #448]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002d3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d40:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002d42:	2380      	movs	r3, #128	@ 0x80
 8002d44:	617b      	str	r3, [r7, #20]
 8002d46:	e024      	b.n	8002d92 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d107      	bne.n	8002d60 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d50:	4b6a      	ldr	r3, [pc, #424]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d109      	bne.n	8002d70 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e0c6      	b.n	8002eee <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d60:	4b66      	ldr	r3, [pc, #408]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d101      	bne.n	8002d70 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e0be      	b.n	8002eee <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002d70:	f000 f8ce 	bl	8002f10 <HAL_RCC_GetSysClockFreq>
 8002d74:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	4a61      	ldr	r2, [pc, #388]	@ (8002f00 <HAL_RCC_ClockConfig+0x268>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d909      	bls.n	8002d92 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d7e:	4b5f      	ldr	r3, [pc, #380]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d86:	4a5d      	ldr	r2, [pc, #372]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002d88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d8c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002d8e:	2380      	movs	r3, #128	@ 0x80
 8002d90:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d92:	4b5a      	ldr	r3, [pc, #360]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f023 0203 	bic.w	r2, r3, #3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	4957      	ldr	r1, [pc, #348]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002da4:	f7fe fca0 	bl	80016e8 <HAL_GetTick>
 8002da8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002daa:	e00a      	b.n	8002dc2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dac:	f7fe fc9c 	bl	80016e8 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e095      	b.n	8002eee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc2:	4b4e      	ldr	r3, [pc, #312]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 020c 	and.w	r2, r3, #12
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d1eb      	bne.n	8002dac <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d023      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0304 	and.w	r3, r3, #4
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d005      	beq.n	8002df8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002dec:	4b43      	ldr	r3, [pc, #268]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	4a42      	ldr	r2, [pc, #264]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002df2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002df6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0308 	and.w	r3, r3, #8
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d007      	beq.n	8002e14 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002e04:	4b3d      	ldr	r3, [pc, #244]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002e0c:	4a3b      	ldr	r2, [pc, #236]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002e0e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e12:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e14:	4b39      	ldr	r3, [pc, #228]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	4936      	ldr	r1, [pc, #216]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	608b      	str	r3, [r1, #8]
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	2b80      	cmp	r3, #128	@ 0x80
 8002e2c:	d105      	bne.n	8002e3a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002e2e:	4b33      	ldr	r3, [pc, #204]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	4a32      	ldr	r2, [pc, #200]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002e34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e38:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e3a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 030f 	and.w	r3, r3, #15
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d21d      	bcs.n	8002e84 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e48:	4b2b      	ldr	r3, [pc, #172]	@ (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f023 020f 	bic.w	r2, r3, #15
 8002e50:	4929      	ldr	r1, [pc, #164]	@ (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e58:	f7fe fc46 	bl	80016e8 <HAL_GetTick>
 8002e5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e5e:	e00a      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e60:	f7fe fc42 	bl	80016e8 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e03b      	b.n	8002eee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e76:	4b20      	ldr	r3, [pc, #128]	@ (8002ef8 <HAL_RCC_ClockConfig+0x260>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 030f 	and.w	r3, r3, #15
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d1ed      	bne.n	8002e60 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0304 	and.w	r3, r3, #4
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d008      	beq.n	8002ea2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e90:	4b1a      	ldr	r3, [pc, #104]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	4917      	ldr	r1, [pc, #92]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0308 	and.w	r3, r3, #8
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d009      	beq.n	8002ec2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002eae:	4b13      	ldr	r3, [pc, #76]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	490f      	ldr	r1, [pc, #60]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ec2:	f000 f825 	bl	8002f10 <HAL_RCC_GetSysClockFreq>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8002efc <HAL_RCC_ClockConfig+0x264>)
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	091b      	lsrs	r3, r3, #4
 8002ece:	f003 030f 	and.w	r3, r3, #15
 8002ed2:	490c      	ldr	r1, [pc, #48]	@ (8002f04 <HAL_RCC_ClockConfig+0x26c>)
 8002ed4:	5ccb      	ldrb	r3, [r1, r3]
 8002ed6:	f003 031f 	and.w	r3, r3, #31
 8002eda:	fa22 f303 	lsr.w	r3, r2, r3
 8002ede:	4a0a      	ldr	r2, [pc, #40]	@ (8002f08 <HAL_RCC_ClockConfig+0x270>)
 8002ee0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8002f0c <HAL_RCC_ClockConfig+0x274>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7fe fbb2 	bl	8001650 <HAL_InitTick>
 8002eec:	4603      	mov	r3, r0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3718      	adds	r7, #24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	40022000 	.word	0x40022000
 8002efc:	40021000 	.word	0x40021000
 8002f00:	04c4b400 	.word	0x04c4b400
 8002f04:	08007868 	.word	0x08007868
 8002f08:	20000054 	.word	0x20000054
 8002f0c:	20000058 	.word	0x20000058

08002f10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b087      	sub	sp, #28
 8002f14:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f16:	4b2c      	ldr	r3, [pc, #176]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 030c 	and.w	r3, r3, #12
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d102      	bne.n	8002f28 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f22:	4b2a      	ldr	r3, [pc, #168]	@ (8002fcc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f24:	613b      	str	r3, [r7, #16]
 8002f26:	e047      	b.n	8002fb8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f28:	4b27      	ldr	r3, [pc, #156]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f003 030c 	and.w	r3, r3, #12
 8002f30:	2b08      	cmp	r3, #8
 8002f32:	d102      	bne.n	8002f3a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f34:	4b26      	ldr	r3, [pc, #152]	@ (8002fd0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f36:	613b      	str	r3, [r7, #16]
 8002f38:	e03e      	b.n	8002fb8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002f3a:	4b23      	ldr	r3, [pc, #140]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f003 030c 	and.w	r3, r3, #12
 8002f42:	2b0c      	cmp	r3, #12
 8002f44:	d136      	bne.n	8002fb4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f46:	4b20      	ldr	r3, [pc, #128]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	f003 0303 	and.w	r3, r3, #3
 8002f4e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f50:	4b1d      	ldr	r3, [pc, #116]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	091b      	lsrs	r3, r3, #4
 8002f56:	f003 030f 	and.w	r3, r3, #15
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2b03      	cmp	r3, #3
 8002f62:	d10c      	bne.n	8002f7e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f64:	4a1a      	ldr	r2, [pc, #104]	@ (8002fd0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f6c:	4a16      	ldr	r2, [pc, #88]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f6e:	68d2      	ldr	r2, [r2, #12]
 8002f70:	0a12      	lsrs	r2, r2, #8
 8002f72:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f76:	fb02 f303 	mul.w	r3, r2, r3
 8002f7a:	617b      	str	r3, [r7, #20]
      break;
 8002f7c:	e00c      	b.n	8002f98 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f7e:	4a13      	ldr	r2, [pc, #76]	@ (8002fcc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f86:	4a10      	ldr	r2, [pc, #64]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f88:	68d2      	ldr	r2, [r2, #12]
 8002f8a:	0a12      	lsrs	r2, r2, #8
 8002f8c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f90:	fb02 f303 	mul.w	r3, r2, r3
 8002f94:	617b      	str	r3, [r7, #20]
      break;
 8002f96:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f98:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	0e5b      	lsrs	r3, r3, #25
 8002f9e:	f003 0303 	and.w	r3, r3, #3
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fb0:	613b      	str	r3, [r7, #16]
 8002fb2:	e001      	b.n	8002fb8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002fb8:	693b      	ldr	r3, [r7, #16]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	371c      	adds	r7, #28
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	00f42400 	.word	0x00f42400
 8002fd0:	016e3600 	.word	0x016e3600

08002fd4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fd8:	4b03      	ldr	r3, [pc, #12]	@ (8002fe8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fda:	681b      	ldr	r3, [r3, #0]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	20000054 	.word	0x20000054

08002fec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ff0:	f7ff fff0 	bl	8002fd4 <HAL_RCC_GetHCLKFreq>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4b06      	ldr	r3, [pc, #24]	@ (8003010 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	0a1b      	lsrs	r3, r3, #8
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	4904      	ldr	r1, [pc, #16]	@ (8003014 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003002:	5ccb      	ldrb	r3, [r1, r3]
 8003004:	f003 031f 	and.w	r3, r3, #31
 8003008:	fa22 f303 	lsr.w	r3, r2, r3
}
 800300c:	4618      	mov	r0, r3
 800300e:	bd80      	pop	{r7, pc}
 8003010:	40021000 	.word	0x40021000
 8003014:	08007878 	.word	0x08007878

08003018 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800301c:	f7ff ffda 	bl	8002fd4 <HAL_RCC_GetHCLKFreq>
 8003020:	4602      	mov	r2, r0
 8003022:	4b06      	ldr	r3, [pc, #24]	@ (800303c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	0adb      	lsrs	r3, r3, #11
 8003028:	f003 0307 	and.w	r3, r3, #7
 800302c:	4904      	ldr	r1, [pc, #16]	@ (8003040 <HAL_RCC_GetPCLK2Freq+0x28>)
 800302e:	5ccb      	ldrb	r3, [r1, r3]
 8003030:	f003 031f 	and.w	r3, r3, #31
 8003034:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003038:	4618      	mov	r0, r3
 800303a:	bd80      	pop	{r7, pc}
 800303c:	40021000 	.word	0x40021000
 8003040:	08007878 	.word	0x08007878

08003044 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003044:	b480      	push	{r7}
 8003046:	b087      	sub	sp, #28
 8003048:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800304a:	4b1e      	ldr	r3, [pc, #120]	@ (80030c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	f003 0303 	and.w	r3, r3, #3
 8003052:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003054:	4b1b      	ldr	r3, [pc, #108]	@ (80030c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	091b      	lsrs	r3, r3, #4
 800305a:	f003 030f 	and.w	r3, r3, #15
 800305e:	3301      	adds	r3, #1
 8003060:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	2b03      	cmp	r3, #3
 8003066:	d10c      	bne.n	8003082 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003068:	4a17      	ldr	r2, [pc, #92]	@ (80030c8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003070:	4a14      	ldr	r2, [pc, #80]	@ (80030c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003072:	68d2      	ldr	r2, [r2, #12]
 8003074:	0a12      	lsrs	r2, r2, #8
 8003076:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800307a:	fb02 f303 	mul.w	r3, r2, r3
 800307e:	617b      	str	r3, [r7, #20]
    break;
 8003080:	e00c      	b.n	800309c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003082:	4a12      	ldr	r2, [pc, #72]	@ (80030cc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	fbb2 f3f3 	udiv	r3, r2, r3
 800308a:	4a0e      	ldr	r2, [pc, #56]	@ (80030c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800308c:	68d2      	ldr	r2, [r2, #12]
 800308e:	0a12      	lsrs	r2, r2, #8
 8003090:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003094:	fb02 f303 	mul.w	r3, r2, r3
 8003098:	617b      	str	r3, [r7, #20]
    break;
 800309a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800309c:	4b09      	ldr	r3, [pc, #36]	@ (80030c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	0e5b      	lsrs	r3, r3, #25
 80030a2:	f003 0303 	and.w	r3, r3, #3
 80030a6:	3301      	adds	r3, #1
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80030b6:	687b      	ldr	r3, [r7, #4]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	371c      	adds	r7, #28
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	40021000 	.word	0x40021000
 80030c8:	016e3600 	.word	0x016e3600
 80030cc:	00f42400 	.word	0x00f42400

080030d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80030d8:	2300      	movs	r3, #0
 80030da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80030dc:	2300      	movs	r3, #0
 80030de:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 8098 	beq.w	800321e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ee:	2300      	movs	r3, #0
 80030f0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030f2:	4b43      	ldr	r3, [pc, #268]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10d      	bne.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030fe:	4b40      	ldr	r3, [pc, #256]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003102:	4a3f      	ldr	r2, [pc, #252]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003104:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003108:	6593      	str	r3, [r2, #88]	@ 0x58
 800310a:	4b3d      	ldr	r3, [pc, #244]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800310c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800310e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003112:	60bb      	str	r3, [r7, #8]
 8003114:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003116:	2301      	movs	r3, #1
 8003118:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800311a:	4b3a      	ldr	r3, [pc, #232]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a39      	ldr	r2, [pc, #228]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003120:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003124:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003126:	f7fe fadf 	bl	80016e8 <HAL_GetTick>
 800312a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800312c:	e009      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800312e:	f7fe fadb 	bl	80016e8 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d902      	bls.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	74fb      	strb	r3, [r7, #19]
        break;
 8003140:	e005      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003142:	4b30      	ldr	r3, [pc, #192]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800314a:	2b00      	cmp	r3, #0
 800314c:	d0ef      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800314e:	7cfb      	ldrb	r3, [r7, #19]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d159      	bne.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003154:	4b2a      	ldr	r3, [pc, #168]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800315a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800315e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d01e      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	429a      	cmp	r2, r3
 800316e:	d019      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003170:	4b23      	ldr	r3, [pc, #140]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003176:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800317a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800317c:	4b20      	ldr	r3, [pc, #128]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800317e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003182:	4a1f      	ldr	r2, [pc, #124]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003184:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003188:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800318c:	4b1c      	ldr	r3, [pc, #112]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800318e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003192:	4a1b      	ldr	r2, [pc, #108]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003194:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800319c:	4a18      	ldr	r2, [pc, #96]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d016      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ae:	f7fe fa9b 	bl	80016e8 <HAL_GetTick>
 80031b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031b4:	e00b      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031b6:	f7fe fa97 	bl	80016e8 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d902      	bls.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	74fb      	strb	r3, [r7, #19]
            break;
 80031cc:	e006      	b.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d0ec      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80031dc:	7cfb      	ldrb	r3, [r7, #19]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10b      	bne.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031e2:	4b07      	ldr	r3, [pc, #28]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031f0:	4903      	ldr	r1, [pc, #12]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031f2:	4313      	orrs	r3, r2
 80031f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80031f8:	e008      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031fa:	7cfb      	ldrb	r3, [r7, #19]
 80031fc:	74bb      	strb	r3, [r7, #18]
 80031fe:	e005      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003200:	40021000 	.word	0x40021000
 8003204:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003208:	7cfb      	ldrb	r3, [r7, #19]
 800320a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800320c:	7c7b      	ldrb	r3, [r7, #17]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d105      	bne.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003212:	4ba7      	ldr	r3, [pc, #668]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003216:	4aa6      	ldr	r2, [pc, #664]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003218:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800321c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	2b00      	cmp	r3, #0
 8003228:	d00a      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800322a:	4ba1      	ldr	r3, [pc, #644]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800322c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003230:	f023 0203 	bic.w	r2, r3, #3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	499d      	ldr	r1, [pc, #628]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800323a:	4313      	orrs	r3, r2
 800323c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d00a      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800324c:	4b98      	ldr	r3, [pc, #608]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800324e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003252:	f023 020c 	bic.w	r2, r3, #12
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	4995      	ldr	r1, [pc, #596]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800325c:	4313      	orrs	r3, r2
 800325e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0304 	and.w	r3, r3, #4
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00a      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800326e:	4b90      	ldr	r3, [pc, #576]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003274:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	498c      	ldr	r1, [pc, #560]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800327e:	4313      	orrs	r3, r2
 8003280:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0308 	and.w	r3, r3, #8
 800328c:	2b00      	cmp	r3, #0
 800328e:	d00a      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003290:	4b87      	ldr	r3, [pc, #540]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003296:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	691b      	ldr	r3, [r3, #16]
 800329e:	4984      	ldr	r1, [pc, #528]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0310 	and.w	r3, r3, #16
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00a      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032b2:	4b7f      	ldr	r3, [pc, #508]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	695b      	ldr	r3, [r3, #20]
 80032c0:	497b      	ldr	r1, [pc, #492]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0320 	and.w	r3, r3, #32
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00a      	beq.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032d4:	4b76      	ldr	r3, [pc, #472]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	4973      	ldr	r1, [pc, #460]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00a      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032f6:	4b6e      	ldr	r3, [pc, #440]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	69db      	ldr	r3, [r3, #28]
 8003304:	496a      	ldr	r1, [pc, #424]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003306:	4313      	orrs	r3, r2
 8003308:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00a      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003318:	4b65      	ldr	r3, [pc, #404]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800331a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	4962      	ldr	r1, [pc, #392]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003328:	4313      	orrs	r3, r2
 800332a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00a      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800333a:	4b5d      	ldr	r3, [pc, #372]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800333c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003340:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003348:	4959      	ldr	r1, [pc, #356]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800334a:	4313      	orrs	r3, r2
 800334c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00a      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800335c:	4b54      	ldr	r3, [pc, #336]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800335e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003362:	f023 0203 	bic.w	r2, r3, #3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336a:	4951      	ldr	r1, [pc, #324]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800336c:	4313      	orrs	r3, r2
 800336e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00a      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800337e:	4b4c      	ldr	r3, [pc, #304]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003384:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338c:	4948      	ldr	r1, [pc, #288]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800338e:	4313      	orrs	r3, r2
 8003390:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800339c:	2b00      	cmp	r3, #0
 800339e:	d015      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033a0:	4b43      	ldr	r3, [pc, #268]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ae:	4940      	ldr	r1, [pc, #256]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033be:	d105      	bne.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033c0:	4b3b      	ldr	r3, [pc, #236]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	4a3a      	ldr	r2, [pc, #232]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033ca:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d015      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80033d8:	4b35      	ldr	r3, [pc, #212]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033de:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033e6:	4932      	ldr	r1, [pc, #200]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033f6:	d105      	bne.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033f8:	4b2d      	ldr	r3, [pc, #180]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	4a2c      	ldr	r2, [pc, #176]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003402:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d015      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003410:	4b27      	ldr	r3, [pc, #156]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003416:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800341e:	4924      	ldr	r1, [pc, #144]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003420:	4313      	orrs	r3, r2
 8003422:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800342a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800342e:	d105      	bne.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003430:	4b1f      	ldr	r3, [pc, #124]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	4a1e      	ldr	r2, [pc, #120]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003436:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800343a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d015      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003448:	4b19      	ldr	r3, [pc, #100]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800344a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800344e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003456:	4916      	ldr	r1, [pc, #88]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003458:	4313      	orrs	r3, r2
 800345a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003462:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003466:	d105      	bne.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003468:	4b11      	ldr	r3, [pc, #68]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	4a10      	ldr	r2, [pc, #64]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800346e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003472:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d019      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003480:	4b0b      	ldr	r3, [pc, #44]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003486:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348e:	4908      	ldr	r1, [pc, #32]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003490:	4313      	orrs	r3, r2
 8003492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800349e:	d109      	bne.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034a0:	4b03      	ldr	r3, [pc, #12]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	4a02      	ldr	r2, [pc, #8]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034aa:	60d3      	str	r3, [r2, #12]
 80034ac:	e002      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80034ae:	bf00      	nop
 80034b0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d015      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80034c0:	4b29      	ldr	r3, [pc, #164]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ce:	4926      	ldr	r1, [pc, #152]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034d0:	4313      	orrs	r3, r2
 80034d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034de:	d105      	bne.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80034e0:	4b21      	ldr	r3, [pc, #132]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	4a20      	ldr	r2, [pc, #128]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ea:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d015      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80034f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034fe:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003506:	4918      	ldr	r1, [pc, #96]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003508:	4313      	orrs	r3, r2
 800350a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003512:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003516:	d105      	bne.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003518:	4b13      	ldr	r3, [pc, #76]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	4a12      	ldr	r2, [pc, #72]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800351e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003522:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d015      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003530:	4b0d      	ldr	r3, [pc, #52]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003532:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003536:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800353e:	490a      	ldr	r1, [pc, #40]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003540:	4313      	orrs	r3, r2
 8003542:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800354a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800354e:	d105      	bne.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003550:	4b05      	ldr	r3, [pc, #20]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	4a04      	ldr	r2, [pc, #16]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003556:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800355a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800355c:	7cbb      	ldrb	r3, [r7, #18]
}
 800355e:	4618      	mov	r0, r3
 8003560:	3718      	adds	r7, #24
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	40021000 	.word	0x40021000

0800356c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e042      	b.n	8003604 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003584:	2b00      	cmp	r3, #0
 8003586:	d106      	bne.n	8003596 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f7fd feb7 	bl	8001304 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2224      	movs	r2, #36	@ 0x24
 800359a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 0201 	bic.w	r2, r2, #1
 80035ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d002      	beq.n	80035bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 fb24 	bl	8003c04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f000 f825 	bl	800360c <UART_SetConfig>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d101      	bne.n	80035cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e01b      	b.n	8003604 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	685a      	ldr	r2, [r3, #4]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80035da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	689a      	ldr	r2, [r3, #8]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80035ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f042 0201 	orr.w	r2, r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 fba3 	bl	8003d48 <UART_CheckIdleState>
 8003602:	4603      	mov	r3, r0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800360c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003610:	b08c      	sub	sp, #48	@ 0x30
 8003612:	af00      	add	r7, sp, #0
 8003614:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003616:	2300      	movs	r3, #0
 8003618:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	689a      	ldr	r2, [r3, #8]
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	431a      	orrs	r2, r3
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	431a      	orrs	r2, r3
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	69db      	ldr	r3, [r3, #28]
 8003630:	4313      	orrs	r3, r2
 8003632:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	4baa      	ldr	r3, [pc, #680]	@ (80038e4 <UART_SetConfig+0x2d8>)
 800363c:	4013      	ands	r3, r2
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	6812      	ldr	r2, [r2, #0]
 8003642:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003644:	430b      	orrs	r3, r1
 8003646:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	430a      	orrs	r2, r1
 800365c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a9f      	ldr	r2, [pc, #636]	@ (80038e8 <UART_SetConfig+0x2dc>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d004      	beq.n	8003678 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003674:	4313      	orrs	r3, r2
 8003676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003682:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	6812      	ldr	r2, [r2, #0]
 800368a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800368c:	430b      	orrs	r3, r1
 800368e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003696:	f023 010f 	bic.w	r1, r3, #15
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	430a      	orrs	r2, r1
 80036a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a90      	ldr	r2, [pc, #576]	@ (80038ec <UART_SetConfig+0x2e0>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d125      	bne.n	80036fc <UART_SetConfig+0xf0>
 80036b0:	4b8f      	ldr	r3, [pc, #572]	@ (80038f0 <UART_SetConfig+0x2e4>)
 80036b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b6:	f003 0303 	and.w	r3, r3, #3
 80036ba:	2b03      	cmp	r3, #3
 80036bc:	d81a      	bhi.n	80036f4 <UART_SetConfig+0xe8>
 80036be:	a201      	add	r2, pc, #4	@ (adr r2, 80036c4 <UART_SetConfig+0xb8>)
 80036c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c4:	080036d5 	.word	0x080036d5
 80036c8:	080036e5 	.word	0x080036e5
 80036cc:	080036dd 	.word	0x080036dd
 80036d0:	080036ed 	.word	0x080036ed
 80036d4:	2301      	movs	r3, #1
 80036d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036da:	e116      	b.n	800390a <UART_SetConfig+0x2fe>
 80036dc:	2302      	movs	r3, #2
 80036de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036e2:	e112      	b.n	800390a <UART_SetConfig+0x2fe>
 80036e4:	2304      	movs	r3, #4
 80036e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036ea:	e10e      	b.n	800390a <UART_SetConfig+0x2fe>
 80036ec:	2308      	movs	r3, #8
 80036ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036f2:	e10a      	b.n	800390a <UART_SetConfig+0x2fe>
 80036f4:	2310      	movs	r3, #16
 80036f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036fa:	e106      	b.n	800390a <UART_SetConfig+0x2fe>
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a7c      	ldr	r2, [pc, #496]	@ (80038f4 <UART_SetConfig+0x2e8>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d138      	bne.n	8003778 <UART_SetConfig+0x16c>
 8003706:	4b7a      	ldr	r3, [pc, #488]	@ (80038f0 <UART_SetConfig+0x2e4>)
 8003708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800370c:	f003 030c 	and.w	r3, r3, #12
 8003710:	2b0c      	cmp	r3, #12
 8003712:	d82d      	bhi.n	8003770 <UART_SetConfig+0x164>
 8003714:	a201      	add	r2, pc, #4	@ (adr r2, 800371c <UART_SetConfig+0x110>)
 8003716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371a:	bf00      	nop
 800371c:	08003751 	.word	0x08003751
 8003720:	08003771 	.word	0x08003771
 8003724:	08003771 	.word	0x08003771
 8003728:	08003771 	.word	0x08003771
 800372c:	08003761 	.word	0x08003761
 8003730:	08003771 	.word	0x08003771
 8003734:	08003771 	.word	0x08003771
 8003738:	08003771 	.word	0x08003771
 800373c:	08003759 	.word	0x08003759
 8003740:	08003771 	.word	0x08003771
 8003744:	08003771 	.word	0x08003771
 8003748:	08003771 	.word	0x08003771
 800374c:	08003769 	.word	0x08003769
 8003750:	2300      	movs	r3, #0
 8003752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003756:	e0d8      	b.n	800390a <UART_SetConfig+0x2fe>
 8003758:	2302      	movs	r3, #2
 800375a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800375e:	e0d4      	b.n	800390a <UART_SetConfig+0x2fe>
 8003760:	2304      	movs	r3, #4
 8003762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003766:	e0d0      	b.n	800390a <UART_SetConfig+0x2fe>
 8003768:	2308      	movs	r3, #8
 800376a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800376e:	e0cc      	b.n	800390a <UART_SetConfig+0x2fe>
 8003770:	2310      	movs	r3, #16
 8003772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003776:	e0c8      	b.n	800390a <UART_SetConfig+0x2fe>
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a5e      	ldr	r2, [pc, #376]	@ (80038f8 <UART_SetConfig+0x2ec>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d125      	bne.n	80037ce <UART_SetConfig+0x1c2>
 8003782:	4b5b      	ldr	r3, [pc, #364]	@ (80038f0 <UART_SetConfig+0x2e4>)
 8003784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003788:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800378c:	2b30      	cmp	r3, #48	@ 0x30
 800378e:	d016      	beq.n	80037be <UART_SetConfig+0x1b2>
 8003790:	2b30      	cmp	r3, #48	@ 0x30
 8003792:	d818      	bhi.n	80037c6 <UART_SetConfig+0x1ba>
 8003794:	2b20      	cmp	r3, #32
 8003796:	d00a      	beq.n	80037ae <UART_SetConfig+0x1a2>
 8003798:	2b20      	cmp	r3, #32
 800379a:	d814      	bhi.n	80037c6 <UART_SetConfig+0x1ba>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d002      	beq.n	80037a6 <UART_SetConfig+0x19a>
 80037a0:	2b10      	cmp	r3, #16
 80037a2:	d008      	beq.n	80037b6 <UART_SetConfig+0x1aa>
 80037a4:	e00f      	b.n	80037c6 <UART_SetConfig+0x1ba>
 80037a6:	2300      	movs	r3, #0
 80037a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037ac:	e0ad      	b.n	800390a <UART_SetConfig+0x2fe>
 80037ae:	2302      	movs	r3, #2
 80037b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037b4:	e0a9      	b.n	800390a <UART_SetConfig+0x2fe>
 80037b6:	2304      	movs	r3, #4
 80037b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037bc:	e0a5      	b.n	800390a <UART_SetConfig+0x2fe>
 80037be:	2308      	movs	r3, #8
 80037c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037c4:	e0a1      	b.n	800390a <UART_SetConfig+0x2fe>
 80037c6:	2310      	movs	r3, #16
 80037c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80037cc:	e09d      	b.n	800390a <UART_SetConfig+0x2fe>
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a4a      	ldr	r2, [pc, #296]	@ (80038fc <UART_SetConfig+0x2f0>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d125      	bne.n	8003824 <UART_SetConfig+0x218>
 80037d8:	4b45      	ldr	r3, [pc, #276]	@ (80038f0 <UART_SetConfig+0x2e4>)
 80037da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037de:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80037e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80037e4:	d016      	beq.n	8003814 <UART_SetConfig+0x208>
 80037e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80037e8:	d818      	bhi.n	800381c <UART_SetConfig+0x210>
 80037ea:	2b80      	cmp	r3, #128	@ 0x80
 80037ec:	d00a      	beq.n	8003804 <UART_SetConfig+0x1f8>
 80037ee:	2b80      	cmp	r3, #128	@ 0x80
 80037f0:	d814      	bhi.n	800381c <UART_SetConfig+0x210>
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d002      	beq.n	80037fc <UART_SetConfig+0x1f0>
 80037f6:	2b40      	cmp	r3, #64	@ 0x40
 80037f8:	d008      	beq.n	800380c <UART_SetConfig+0x200>
 80037fa:	e00f      	b.n	800381c <UART_SetConfig+0x210>
 80037fc:	2300      	movs	r3, #0
 80037fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003802:	e082      	b.n	800390a <UART_SetConfig+0x2fe>
 8003804:	2302      	movs	r3, #2
 8003806:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800380a:	e07e      	b.n	800390a <UART_SetConfig+0x2fe>
 800380c:	2304      	movs	r3, #4
 800380e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003812:	e07a      	b.n	800390a <UART_SetConfig+0x2fe>
 8003814:	2308      	movs	r3, #8
 8003816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800381a:	e076      	b.n	800390a <UART_SetConfig+0x2fe>
 800381c:	2310      	movs	r3, #16
 800381e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003822:	e072      	b.n	800390a <UART_SetConfig+0x2fe>
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a35      	ldr	r2, [pc, #212]	@ (8003900 <UART_SetConfig+0x2f4>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d12a      	bne.n	8003884 <UART_SetConfig+0x278>
 800382e:	4b30      	ldr	r3, [pc, #192]	@ (80038f0 <UART_SetConfig+0x2e4>)
 8003830:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003834:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003838:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800383c:	d01a      	beq.n	8003874 <UART_SetConfig+0x268>
 800383e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003842:	d81b      	bhi.n	800387c <UART_SetConfig+0x270>
 8003844:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003848:	d00c      	beq.n	8003864 <UART_SetConfig+0x258>
 800384a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800384e:	d815      	bhi.n	800387c <UART_SetConfig+0x270>
 8003850:	2b00      	cmp	r3, #0
 8003852:	d003      	beq.n	800385c <UART_SetConfig+0x250>
 8003854:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003858:	d008      	beq.n	800386c <UART_SetConfig+0x260>
 800385a:	e00f      	b.n	800387c <UART_SetConfig+0x270>
 800385c:	2300      	movs	r3, #0
 800385e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003862:	e052      	b.n	800390a <UART_SetConfig+0x2fe>
 8003864:	2302      	movs	r3, #2
 8003866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800386a:	e04e      	b.n	800390a <UART_SetConfig+0x2fe>
 800386c:	2304      	movs	r3, #4
 800386e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003872:	e04a      	b.n	800390a <UART_SetConfig+0x2fe>
 8003874:	2308      	movs	r3, #8
 8003876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800387a:	e046      	b.n	800390a <UART_SetConfig+0x2fe>
 800387c:	2310      	movs	r3, #16
 800387e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003882:	e042      	b.n	800390a <UART_SetConfig+0x2fe>
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a17      	ldr	r2, [pc, #92]	@ (80038e8 <UART_SetConfig+0x2dc>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d13a      	bne.n	8003904 <UART_SetConfig+0x2f8>
 800388e:	4b18      	ldr	r3, [pc, #96]	@ (80038f0 <UART_SetConfig+0x2e4>)
 8003890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003894:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003898:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800389c:	d01a      	beq.n	80038d4 <UART_SetConfig+0x2c8>
 800389e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80038a2:	d81b      	bhi.n	80038dc <UART_SetConfig+0x2d0>
 80038a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038a8:	d00c      	beq.n	80038c4 <UART_SetConfig+0x2b8>
 80038aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038ae:	d815      	bhi.n	80038dc <UART_SetConfig+0x2d0>
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d003      	beq.n	80038bc <UART_SetConfig+0x2b0>
 80038b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038b8:	d008      	beq.n	80038cc <UART_SetConfig+0x2c0>
 80038ba:	e00f      	b.n	80038dc <UART_SetConfig+0x2d0>
 80038bc:	2300      	movs	r3, #0
 80038be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038c2:	e022      	b.n	800390a <UART_SetConfig+0x2fe>
 80038c4:	2302      	movs	r3, #2
 80038c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038ca:	e01e      	b.n	800390a <UART_SetConfig+0x2fe>
 80038cc:	2304      	movs	r3, #4
 80038ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038d2:	e01a      	b.n	800390a <UART_SetConfig+0x2fe>
 80038d4:	2308      	movs	r3, #8
 80038d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038da:	e016      	b.n	800390a <UART_SetConfig+0x2fe>
 80038dc:	2310      	movs	r3, #16
 80038de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038e2:	e012      	b.n	800390a <UART_SetConfig+0x2fe>
 80038e4:	cfff69f3 	.word	0xcfff69f3
 80038e8:	40008000 	.word	0x40008000
 80038ec:	40013800 	.word	0x40013800
 80038f0:	40021000 	.word	0x40021000
 80038f4:	40004400 	.word	0x40004400
 80038f8:	40004800 	.word	0x40004800
 80038fc:	40004c00 	.word	0x40004c00
 8003900:	40005000 	.word	0x40005000
 8003904:	2310      	movs	r3, #16
 8003906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4aae      	ldr	r2, [pc, #696]	@ (8003bc8 <UART_SetConfig+0x5bc>)
 8003910:	4293      	cmp	r3, r2
 8003912:	f040 8097 	bne.w	8003a44 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003916:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800391a:	2b08      	cmp	r3, #8
 800391c:	d823      	bhi.n	8003966 <UART_SetConfig+0x35a>
 800391e:	a201      	add	r2, pc, #4	@ (adr r2, 8003924 <UART_SetConfig+0x318>)
 8003920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003924:	08003949 	.word	0x08003949
 8003928:	08003967 	.word	0x08003967
 800392c:	08003951 	.word	0x08003951
 8003930:	08003967 	.word	0x08003967
 8003934:	08003957 	.word	0x08003957
 8003938:	08003967 	.word	0x08003967
 800393c:	08003967 	.word	0x08003967
 8003940:	08003967 	.word	0x08003967
 8003944:	0800395f 	.word	0x0800395f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003948:	f7ff fb50 	bl	8002fec <HAL_RCC_GetPCLK1Freq>
 800394c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800394e:	e010      	b.n	8003972 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003950:	4b9e      	ldr	r3, [pc, #632]	@ (8003bcc <UART_SetConfig+0x5c0>)
 8003952:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003954:	e00d      	b.n	8003972 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003956:	f7ff fadb 	bl	8002f10 <HAL_RCC_GetSysClockFreq>
 800395a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800395c:	e009      	b.n	8003972 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800395e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003962:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003964:	e005      	b.n	8003972 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8003966:	2300      	movs	r3, #0
 8003968:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003970:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 8130 	beq.w	8003bda <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397e:	4a94      	ldr	r2, [pc, #592]	@ (8003bd0 <UART_SetConfig+0x5c4>)
 8003980:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003984:	461a      	mov	r2, r3
 8003986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003988:	fbb3 f3f2 	udiv	r3, r3, r2
 800398c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	4613      	mov	r3, r2
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	4413      	add	r3, r2
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	429a      	cmp	r2, r3
 800399c:	d305      	bcc.n	80039aa <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d903      	bls.n	80039b2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80039b0:	e113      	b.n	8003bda <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80039b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b4:	2200      	movs	r2, #0
 80039b6:	60bb      	str	r3, [r7, #8]
 80039b8:	60fa      	str	r2, [r7, #12]
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039be:	4a84      	ldr	r2, [pc, #528]	@ (8003bd0 <UART_SetConfig+0x5c4>)
 80039c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	2200      	movs	r2, #0
 80039c8:	603b      	str	r3, [r7, #0]
 80039ca:	607a      	str	r2, [r7, #4]
 80039cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80039d4:	f7fc fc74 	bl	80002c0 <__aeabi_uldivmod>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	4610      	mov	r0, r2
 80039de:	4619      	mov	r1, r3
 80039e0:	f04f 0200 	mov.w	r2, #0
 80039e4:	f04f 0300 	mov.w	r3, #0
 80039e8:	020b      	lsls	r3, r1, #8
 80039ea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80039ee:	0202      	lsls	r2, r0, #8
 80039f0:	6979      	ldr	r1, [r7, #20]
 80039f2:	6849      	ldr	r1, [r1, #4]
 80039f4:	0849      	lsrs	r1, r1, #1
 80039f6:	2000      	movs	r0, #0
 80039f8:	460c      	mov	r4, r1
 80039fa:	4605      	mov	r5, r0
 80039fc:	eb12 0804 	adds.w	r8, r2, r4
 8003a00:	eb43 0905 	adc.w	r9, r3, r5
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	469a      	mov	sl, r3
 8003a0c:	4693      	mov	fp, r2
 8003a0e:	4652      	mov	r2, sl
 8003a10:	465b      	mov	r3, fp
 8003a12:	4640      	mov	r0, r8
 8003a14:	4649      	mov	r1, r9
 8003a16:	f7fc fc53 	bl	80002c0 <__aeabi_uldivmod>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	4613      	mov	r3, r2
 8003a20:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a22:	6a3b      	ldr	r3, [r7, #32]
 8003a24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a28:	d308      	bcc.n	8003a3c <UART_SetConfig+0x430>
 8003a2a:	6a3b      	ldr	r3, [r7, #32]
 8003a2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a30:	d204      	bcs.n	8003a3c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	6a3a      	ldr	r2, [r7, #32]
 8003a38:	60da      	str	r2, [r3, #12]
 8003a3a:	e0ce      	b.n	8003bda <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003a42:	e0ca      	b.n	8003bda <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	69db      	ldr	r3, [r3, #28]
 8003a48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a4c:	d166      	bne.n	8003b1c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003a4e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	d827      	bhi.n	8003aa6 <UART_SetConfig+0x49a>
 8003a56:	a201      	add	r2, pc, #4	@ (adr r2, 8003a5c <UART_SetConfig+0x450>)
 8003a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a5c:	08003a81 	.word	0x08003a81
 8003a60:	08003a89 	.word	0x08003a89
 8003a64:	08003a91 	.word	0x08003a91
 8003a68:	08003aa7 	.word	0x08003aa7
 8003a6c:	08003a97 	.word	0x08003a97
 8003a70:	08003aa7 	.word	0x08003aa7
 8003a74:	08003aa7 	.word	0x08003aa7
 8003a78:	08003aa7 	.word	0x08003aa7
 8003a7c:	08003a9f 	.word	0x08003a9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a80:	f7ff fab4 	bl	8002fec <HAL_RCC_GetPCLK1Freq>
 8003a84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003a86:	e014      	b.n	8003ab2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a88:	f7ff fac6 	bl	8003018 <HAL_RCC_GetPCLK2Freq>
 8003a8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003a8e:	e010      	b.n	8003ab2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a90:	4b4e      	ldr	r3, [pc, #312]	@ (8003bcc <UART_SetConfig+0x5c0>)
 8003a92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003a94:	e00d      	b.n	8003ab2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a96:	f7ff fa3b 	bl	8002f10 <HAL_RCC_GetSysClockFreq>
 8003a9a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003a9c:	e009      	b.n	8003ab2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003aa2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003aa4:	e005      	b.n	8003ab2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003ab0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 8090 	beq.w	8003bda <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abe:	4a44      	ldr	r2, [pc, #272]	@ (8003bd0 <UART_SetConfig+0x5c4>)
 8003ac0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac8:	fbb3 f3f2 	udiv	r3, r3, r2
 8003acc:	005a      	lsls	r2, r3, #1
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	085b      	lsrs	r3, r3, #1
 8003ad4:	441a      	add	r2, r3
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ade:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ae0:	6a3b      	ldr	r3, [r7, #32]
 8003ae2:	2b0f      	cmp	r3, #15
 8003ae4:	d916      	bls.n	8003b14 <UART_SetConfig+0x508>
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aec:	d212      	bcs.n	8003b14 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	f023 030f 	bic.w	r3, r3, #15
 8003af6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003af8:	6a3b      	ldr	r3, [r7, #32]
 8003afa:	085b      	lsrs	r3, r3, #1
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	f003 0307 	and.w	r3, r3, #7
 8003b02:	b29a      	uxth	r2, r3
 8003b04:	8bfb      	ldrh	r3, [r7, #30]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	8bfa      	ldrh	r2, [r7, #30]
 8003b10:	60da      	str	r2, [r3, #12]
 8003b12:	e062      	b.n	8003bda <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003b1a:	e05e      	b.n	8003bda <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003b1c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003b20:	2b08      	cmp	r3, #8
 8003b22:	d828      	bhi.n	8003b76 <UART_SetConfig+0x56a>
 8003b24:	a201      	add	r2, pc, #4	@ (adr r2, 8003b2c <UART_SetConfig+0x520>)
 8003b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2a:	bf00      	nop
 8003b2c:	08003b51 	.word	0x08003b51
 8003b30:	08003b59 	.word	0x08003b59
 8003b34:	08003b61 	.word	0x08003b61
 8003b38:	08003b77 	.word	0x08003b77
 8003b3c:	08003b67 	.word	0x08003b67
 8003b40:	08003b77 	.word	0x08003b77
 8003b44:	08003b77 	.word	0x08003b77
 8003b48:	08003b77 	.word	0x08003b77
 8003b4c:	08003b6f 	.word	0x08003b6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b50:	f7ff fa4c 	bl	8002fec <HAL_RCC_GetPCLK1Freq>
 8003b54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b56:	e014      	b.n	8003b82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b58:	f7ff fa5e 	bl	8003018 <HAL_RCC_GetPCLK2Freq>
 8003b5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b5e:	e010      	b.n	8003b82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b60:	4b1a      	ldr	r3, [pc, #104]	@ (8003bcc <UART_SetConfig+0x5c0>)
 8003b62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003b64:	e00d      	b.n	8003b82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b66:	f7ff f9d3 	bl	8002f10 <HAL_RCC_GetSysClockFreq>
 8003b6a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003b6c:	e009      	b.n	8003b82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003b74:	e005      	b.n	8003b82 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003b80:	bf00      	nop
    }

    if (pclk != 0U)
 8003b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d028      	beq.n	8003bda <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8c:	4a10      	ldr	r2, [pc, #64]	@ (8003bd0 <UART_SetConfig+0x5c4>)
 8003b8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b92:	461a      	mov	r2, r3
 8003b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b96:	fbb3 f2f2 	udiv	r2, r3, r2
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	085b      	lsrs	r3, r3, #1
 8003ba0:	441a      	add	r2, r3
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003baa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bac:	6a3b      	ldr	r3, [r7, #32]
 8003bae:	2b0f      	cmp	r3, #15
 8003bb0:	d910      	bls.n	8003bd4 <UART_SetConfig+0x5c8>
 8003bb2:	6a3b      	ldr	r3, [r7, #32]
 8003bb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bb8:	d20c      	bcs.n	8003bd4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003bba:	6a3b      	ldr	r3, [r7, #32]
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	60da      	str	r2, [r3, #12]
 8003bc4:	e009      	b.n	8003bda <UART_SetConfig+0x5ce>
 8003bc6:	bf00      	nop
 8003bc8:	40008000 	.word	0x40008000
 8003bcc:	00f42400 	.word	0x00f42400
 8003bd0:	08007880 	.word	0x08007880
      }
      else
      {
        ret = HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	2201      	movs	r2, #1
 8003be6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	2200      	movs	r2, #0
 8003bee:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003bf6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3730      	adds	r7, #48	@ 0x30
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003c04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c10:	f003 0308 	and.w	r3, r3, #8
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00a      	beq.n	8003c2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00a      	beq.n	8003c50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00a      	beq.n	8003c72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c76:	f003 0304 	and.w	r3, r3, #4
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00a      	beq.n	8003c94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	430a      	orrs	r2, r1
 8003c92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c98:	f003 0310 	and.w	r3, r3, #16
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00a      	beq.n	8003cb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cba:	f003 0320 	and.w	r3, r3, #32
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00a      	beq.n	8003cd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d01a      	beq.n	8003d1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d02:	d10a      	bne.n	8003d1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	430a      	orrs	r2, r1
 8003d18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00a      	beq.n	8003d3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	605a      	str	r2, [r3, #4]
  }
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b098      	sub	sp, #96	@ 0x60
 8003d4c:	af02      	add	r7, sp, #8
 8003d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003d58:	f7fd fcc6 	bl	80016e8 <HAL_GetTick>
 8003d5c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0308 	and.w	r3, r3, #8
 8003d68:	2b08      	cmp	r3, #8
 8003d6a:	d12f      	bne.n	8003dcc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d74:	2200      	movs	r2, #0
 8003d76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 f88e 	bl	8003e9c <UART_WaitOnFlagUntilTimeout>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d022      	beq.n	8003dcc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d8e:	e853 3f00 	ldrex	r3, [r3]
 8003d92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	461a      	mov	r2, r3
 8003da2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003da4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003da6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003daa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003dac:	e841 2300 	strex	r3, r2, [r1]
 8003db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003db2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d1e6      	bne.n	8003d86 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2220      	movs	r2, #32
 8003dbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e063      	b.n	8003e94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0304 	and.w	r3, r3, #4
 8003dd6:	2b04      	cmp	r3, #4
 8003dd8:	d149      	bne.n	8003e6e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003dda:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003de2:	2200      	movs	r2, #0
 8003de4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f000 f857 	bl	8003e9c <UART_WaitOnFlagUntilTimeout>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d03c      	beq.n	8003e6e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	e853 3f00 	ldrex	r3, [r3]
 8003e00:	623b      	str	r3, [r7, #32]
   return(result);
 8003e02:	6a3b      	ldr	r3, [r7, #32]
 8003e04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	461a      	mov	r2, r3
 8003e10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e12:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e14:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e1a:	e841 2300 	strex	r3, r2, [r1]
 8003e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1e6      	bne.n	8003df4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	3308      	adds	r3, #8
 8003e2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	e853 3f00 	ldrex	r3, [r3]
 8003e34:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f023 0301 	bic.w	r3, r3, #1
 8003e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	3308      	adds	r3, #8
 8003e44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e46:	61fa      	str	r2, [r7, #28]
 8003e48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4a:	69b9      	ldr	r1, [r7, #24]
 8003e4c:	69fa      	ldr	r2, [r7, #28]
 8003e4e:	e841 2300 	strex	r3, r2, [r1]
 8003e52:	617b      	str	r3, [r7, #20]
   return(result);
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1e5      	bne.n	8003e26 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e012      	b.n	8003e94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2220      	movs	r2, #32
 8003e72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003e92:	2300      	movs	r3, #0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3758      	adds	r7, #88	@ 0x58
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	603b      	str	r3, [r7, #0]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eac:	e04f      	b.n	8003f4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003eb4:	d04b      	beq.n	8003f4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb6:	f7fd fc17 	bl	80016e8 <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d302      	bcc.n	8003ecc <UART_WaitOnFlagUntilTimeout+0x30>
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d101      	bne.n	8003ed0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e04e      	b.n	8003f6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0304 	and.w	r3, r3, #4
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d037      	beq.n	8003f4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	2b80      	cmp	r3, #128	@ 0x80
 8003ee2:	d034      	beq.n	8003f4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	2b40      	cmp	r3, #64	@ 0x40
 8003ee8:	d031      	beq.n	8003f4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	69db      	ldr	r3, [r3, #28]
 8003ef0:	f003 0308 	and.w	r3, r3, #8
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	d110      	bne.n	8003f1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2208      	movs	r2, #8
 8003efe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f00:	68f8      	ldr	r0, [r7, #12]
 8003f02:	f000 f838 	bl	8003f76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2208      	movs	r2, #8
 8003f0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e029      	b.n	8003f6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	69db      	ldr	r3, [r3, #28]
 8003f20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f28:	d111      	bne.n	8003f4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f000 f81e 	bl	8003f76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2220      	movs	r2, #32
 8003f3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e00f      	b.n	8003f6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	69da      	ldr	r2, [r3, #28]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	4013      	ands	r3, r2
 8003f58:	68ba      	ldr	r2, [r7, #8]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	bf0c      	ite	eq
 8003f5e:	2301      	moveq	r3, #1
 8003f60:	2300      	movne	r3, #0
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	461a      	mov	r2, r3
 8003f66:	79fb      	ldrb	r3, [r7, #7]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d0a0      	beq.n	8003eae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f76:	b480      	push	{r7}
 8003f78:	b095      	sub	sp, #84	@ 0x54
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f86:	e853 3f00 	ldrex	r3, [r3]
 8003f8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f9e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003fa2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003fa4:	e841 2300 	strex	r3, r2, [r1]
 8003fa8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1e6      	bne.n	8003f7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	3308      	adds	r3, #8
 8003fb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb8:	6a3b      	ldr	r3, [r7, #32]
 8003fba:	e853 3f00 	ldrex	r3, [r3]
 8003fbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fc6:	f023 0301 	bic.w	r3, r3, #1
 8003fca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	3308      	adds	r3, #8
 8003fd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fdc:	e841 2300 	strex	r3, r2, [r1]
 8003fe0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1e3      	bne.n	8003fb0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d118      	bne.n	8004022 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	e853 3f00 	ldrex	r3, [r3]
 8003ffc:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	f023 0310 	bic.w	r3, r3, #16
 8004004:	647b      	str	r3, [r7, #68]	@ 0x44
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	461a      	mov	r2, r3
 800400c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800400e:	61bb      	str	r3, [r7, #24]
 8004010:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004012:	6979      	ldr	r1, [r7, #20]
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	e841 2300 	strex	r3, r2, [r1]
 800401a:	613b      	str	r3, [r7, #16]
   return(result);
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1e6      	bne.n	8003ff0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2220      	movs	r2, #32
 8004026:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004036:	bf00      	nop
 8004038:	3754      	adds	r7, #84	@ 0x54
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr

08004042 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004042:	b480      	push	{r7}
 8004044:	b085      	sub	sp, #20
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <HAL_UARTEx_DisableFifoMode+0x16>
 8004054:	2302      	movs	r3, #2
 8004056:	e027      	b.n	80040a8 <HAL_UARTEx_DisableFifoMode+0x66>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2224      	movs	r2, #36	@ 0x24
 8004064:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0201 	bic.w	r2, r2, #1
 800407e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004086:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68fa      	ldr	r2, [r7, #12]
 8004094:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2220      	movs	r2, #32
 800409a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3714      	adds	r7, #20
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d101      	bne.n	80040cc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80040c8:	2302      	movs	r3, #2
 80040ca:	e02d      	b.n	8004128 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2224      	movs	r2, #36	@ 0x24
 80040d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0201 	bic.w	r2, r2, #1
 80040f2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 f84f 	bl	80041ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2220      	movs	r2, #32
 800411a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3710      	adds	r7, #16
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004140:	2b01      	cmp	r3, #1
 8004142:	d101      	bne.n	8004148 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004144:	2302      	movs	r3, #2
 8004146:	e02d      	b.n	80041a4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2224      	movs	r2, #36	@ 0x24
 8004154:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 0201 	bic.w	r2, r2, #1
 800416e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	683a      	ldr	r2, [r7, #0]
 8004180:	430a      	orrs	r2, r1
 8004182:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 f811 	bl	80041ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2220      	movs	r2, #32
 8004196:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3710      	adds	r7, #16
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b085      	sub	sp, #20
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d108      	bne.n	80041ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80041cc:	e031      	b.n	8004232 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80041ce:	2308      	movs	r3, #8
 80041d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80041d2:	2308      	movs	r3, #8
 80041d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	0e5b      	lsrs	r3, r3, #25
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	f003 0307 	and.w	r3, r3, #7
 80041e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	0f5b      	lsrs	r3, r3, #29
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	f003 0307 	and.w	r3, r3, #7
 80041f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80041f6:	7bbb      	ldrb	r3, [r7, #14]
 80041f8:	7b3a      	ldrb	r2, [r7, #12]
 80041fa:	4911      	ldr	r1, [pc, #68]	@ (8004240 <UARTEx_SetNbDataToProcess+0x94>)
 80041fc:	5c8a      	ldrb	r2, [r1, r2]
 80041fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004202:	7b3a      	ldrb	r2, [r7, #12]
 8004204:	490f      	ldr	r1, [pc, #60]	@ (8004244 <UARTEx_SetNbDataToProcess+0x98>)
 8004206:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004208:	fb93 f3f2 	sdiv	r3, r3, r2
 800420c:	b29a      	uxth	r2, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004214:	7bfb      	ldrb	r3, [r7, #15]
 8004216:	7b7a      	ldrb	r2, [r7, #13]
 8004218:	4909      	ldr	r1, [pc, #36]	@ (8004240 <UARTEx_SetNbDataToProcess+0x94>)
 800421a:	5c8a      	ldrb	r2, [r1, r2]
 800421c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004220:	7b7a      	ldrb	r2, [r7, #13]
 8004222:	4908      	ldr	r1, [pc, #32]	@ (8004244 <UARTEx_SetNbDataToProcess+0x98>)
 8004224:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004226:	fb93 f3f2 	sdiv	r3, r3, r2
 800422a:	b29a      	uxth	r2, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004232:	bf00      	nop
 8004234:	3714      	adds	r7, #20
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	08007898 	.word	0x08007898
 8004244:	080078a0 	.word	0x080078a0

08004248 <__NVIC_SetPriority>:
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	4603      	mov	r3, r0
 8004250:	6039      	str	r1, [r7, #0]
 8004252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004258:	2b00      	cmp	r3, #0
 800425a:	db0a      	blt.n	8004272 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	b2da      	uxtb	r2, r3
 8004260:	490c      	ldr	r1, [pc, #48]	@ (8004294 <__NVIC_SetPriority+0x4c>)
 8004262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004266:	0112      	lsls	r2, r2, #4
 8004268:	b2d2      	uxtb	r2, r2
 800426a:	440b      	add	r3, r1
 800426c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004270:	e00a      	b.n	8004288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	b2da      	uxtb	r2, r3
 8004276:	4908      	ldr	r1, [pc, #32]	@ (8004298 <__NVIC_SetPriority+0x50>)
 8004278:	79fb      	ldrb	r3, [r7, #7]
 800427a:	f003 030f 	and.w	r3, r3, #15
 800427e:	3b04      	subs	r3, #4
 8004280:	0112      	lsls	r2, r2, #4
 8004282:	b2d2      	uxtb	r2, r2
 8004284:	440b      	add	r3, r1
 8004286:	761a      	strb	r2, [r3, #24]
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	e000e100 	.word	0xe000e100
 8004298:	e000ed00 	.word	0xe000ed00

0800429c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80042a0:	2100      	movs	r1, #0
 80042a2:	f06f 0004 	mvn.w	r0, #4
 80042a6:	f7ff ffcf 	bl	8004248 <__NVIC_SetPriority>
#endif
}
 80042aa:	bf00      	nop
 80042ac:	bd80      	pop	{r7, pc}
	...

080042b0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042b6:	f3ef 8305 	mrs	r3, IPSR
 80042ba:	603b      	str	r3, [r7, #0]
  return(result);
 80042bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d003      	beq.n	80042ca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80042c2:	f06f 0305 	mvn.w	r3, #5
 80042c6:	607b      	str	r3, [r7, #4]
 80042c8:	e00c      	b.n	80042e4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80042ca:	4b0a      	ldr	r3, [pc, #40]	@ (80042f4 <osKernelInitialize+0x44>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d105      	bne.n	80042de <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80042d2:	4b08      	ldr	r3, [pc, #32]	@ (80042f4 <osKernelInitialize+0x44>)
 80042d4:	2201      	movs	r2, #1
 80042d6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80042d8:	2300      	movs	r3, #0
 80042da:	607b      	str	r3, [r7, #4]
 80042dc:	e002      	b.n	80042e4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80042de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80042e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042e4:	687b      	ldr	r3, [r7, #4]
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	370c      	adds	r7, #12
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	20000710 	.word	0x20000710

080042f8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042fe:	f3ef 8305 	mrs	r3, IPSR
 8004302:	603b      	str	r3, [r7, #0]
  return(result);
 8004304:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004306:	2b00      	cmp	r3, #0
 8004308:	d003      	beq.n	8004312 <osKernelStart+0x1a>
    stat = osErrorISR;
 800430a:	f06f 0305 	mvn.w	r3, #5
 800430e:	607b      	str	r3, [r7, #4]
 8004310:	e010      	b.n	8004334 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004312:	4b0b      	ldr	r3, [pc, #44]	@ (8004340 <osKernelStart+0x48>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2b01      	cmp	r3, #1
 8004318:	d109      	bne.n	800432e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800431a:	f7ff ffbf 	bl	800429c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800431e:	4b08      	ldr	r3, [pc, #32]	@ (8004340 <osKernelStart+0x48>)
 8004320:	2202      	movs	r2, #2
 8004322:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004324:	f001 f87a 	bl	800541c <vTaskStartScheduler>
      stat = osOK;
 8004328:	2300      	movs	r3, #0
 800432a:	607b      	str	r3, [r7, #4]
 800432c:	e002      	b.n	8004334 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800432e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004332:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004334:	687b      	ldr	r3, [r7, #4]
}
 8004336:	4618      	mov	r0, r3
 8004338:	3708      	adds	r7, #8
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	20000710 	.word	0x20000710

08004344 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004344:	b580      	push	{r7, lr}
 8004346:	b08e      	sub	sp, #56	@ 0x38
 8004348:	af04      	add	r7, sp, #16
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004350:	2300      	movs	r3, #0
 8004352:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004354:	f3ef 8305 	mrs	r3, IPSR
 8004358:	617b      	str	r3, [r7, #20]
  return(result);
 800435a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800435c:	2b00      	cmp	r3, #0
 800435e:	d17e      	bne.n	800445e <osThreadNew+0x11a>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d07b      	beq.n	800445e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004366:	2380      	movs	r3, #128	@ 0x80
 8004368:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800436a:	2318      	movs	r3, #24
 800436c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800436e:	2300      	movs	r3, #0
 8004370:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004372:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004376:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d045      	beq.n	800440a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d002      	beq.n	800438c <osThreadNew+0x48>
        name = attr->name;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d002      	beq.n	800439a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d008      	beq.n	80043b2 <osThreadNew+0x6e>
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	2b38      	cmp	r3, #56	@ 0x38
 80043a4:	d805      	bhi.n	80043b2 <osThreadNew+0x6e>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <osThreadNew+0x72>
        return (NULL);
 80043b2:	2300      	movs	r3, #0
 80043b4:	e054      	b.n	8004460 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	695b      	ldr	r3, [r3, #20]
 80043c2:	089b      	lsrs	r3, r3, #2
 80043c4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00e      	beq.n	80043ec <osThreadNew+0xa8>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	2b5b      	cmp	r3, #91	@ 0x5b
 80043d4:	d90a      	bls.n	80043ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d006      	beq.n	80043ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d002      	beq.n	80043ec <osThreadNew+0xa8>
        mem = 1;
 80043e6:	2301      	movs	r3, #1
 80043e8:	61bb      	str	r3, [r7, #24]
 80043ea:	e010      	b.n	800440e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10c      	bne.n	800440e <osThreadNew+0xca>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d108      	bne.n	800440e <osThreadNew+0xca>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	691b      	ldr	r3, [r3, #16]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d104      	bne.n	800440e <osThreadNew+0xca>
          mem = 0;
 8004404:	2300      	movs	r3, #0
 8004406:	61bb      	str	r3, [r7, #24]
 8004408:	e001      	b.n	800440e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800440a:	2300      	movs	r3, #0
 800440c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d110      	bne.n	8004436 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800441c:	9202      	str	r2, [sp, #8]
 800441e:	9301      	str	r3, [sp, #4]
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	9300      	str	r3, [sp, #0]
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	6a3a      	ldr	r2, [r7, #32]
 8004428:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800442a:	68f8      	ldr	r0, [r7, #12]
 800442c:	f000 fe1a 	bl	8005064 <xTaskCreateStatic>
 8004430:	4603      	mov	r3, r0
 8004432:	613b      	str	r3, [r7, #16]
 8004434:	e013      	b.n	800445e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d110      	bne.n	800445e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800443c:	6a3b      	ldr	r3, [r7, #32]
 800443e:	b29a      	uxth	r2, r3
 8004440:	f107 0310 	add.w	r3, r7, #16
 8004444:	9301      	str	r3, [sp, #4]
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	9300      	str	r3, [sp, #0]
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f000 fe68 	bl	8005124 <xTaskCreate>
 8004454:	4603      	mov	r3, r0
 8004456:	2b01      	cmp	r3, #1
 8004458:	d001      	beq.n	800445e <osThreadNew+0x11a>
            hTask = NULL;
 800445a:	2300      	movs	r3, #0
 800445c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800445e:	693b      	ldr	r3, [r7, #16]
}
 8004460:	4618      	mov	r0, r3
 8004462:	3728      	adds	r7, #40	@ 0x28
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}

08004468 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004470:	f3ef 8305 	mrs	r3, IPSR
 8004474:	60bb      	str	r3, [r7, #8]
  return(result);
 8004476:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004478:	2b00      	cmp	r3, #0
 800447a:	d003      	beq.n	8004484 <osDelay+0x1c>
    stat = osErrorISR;
 800447c:	f06f 0305 	mvn.w	r3, #5
 8004480:	60fb      	str	r3, [r7, #12]
 8004482:	e007      	b.n	8004494 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004484:	2300      	movs	r3, #0
 8004486:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d002      	beq.n	8004494 <osDelay+0x2c>
      vTaskDelay(ticks);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 ff8e 	bl	80053b0 <vTaskDelay>
    }
  }

  return (stat);
 8004494:	68fb      	ldr	r3, [r7, #12]
}
 8004496:	4618      	mov	r0, r3
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
	...

080044a0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80044a0:	b480      	push	{r7}
 80044a2:	b085      	sub	sp, #20
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	4a07      	ldr	r2, [pc, #28]	@ (80044cc <vApplicationGetIdleTaskMemory+0x2c>)
 80044b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	4a06      	ldr	r2, [pc, #24]	@ (80044d0 <vApplicationGetIdleTaskMemory+0x30>)
 80044b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2280      	movs	r2, #128	@ 0x80
 80044bc:	601a      	str	r2, [r3, #0]
}
 80044be:	bf00      	nop
 80044c0:	3714      	adds	r7, #20
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	20000714 	.word	0x20000714
 80044d0:	20000770 	.word	0x20000770

080044d4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4a07      	ldr	r2, [pc, #28]	@ (8004500 <vApplicationGetTimerTaskMemory+0x2c>)
 80044e4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	4a06      	ldr	r2, [pc, #24]	@ (8004504 <vApplicationGetTimerTaskMemory+0x30>)
 80044ea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044f2:	601a      	str	r2, [r3, #0]
}
 80044f4:	bf00      	nop
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr
 8004500:	20000970 	.word	0x20000970
 8004504:	200009cc 	.word	0x200009cc

08004508 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f103 0208 	add.w	r2, r3, #8
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004520:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f103 0208 	add.w	r2, r3, #8
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f103 0208 	add.w	r2, r3, #8
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr

08004562 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004562:	b480      	push	{r7}
 8004564:	b085      	sub	sp, #20
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
 800456a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	68fa      	ldr	r2, [r7, #12]
 8004576:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	683a      	ldr	r2, [r7, #0]
 8004586:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	683a      	ldr	r2, [r7, #0]
 800458c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	601a      	str	r2, [r3, #0]
}
 800459e:	bf00      	nop
 80045a0:	3714      	adds	r7, #20
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr

080045aa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045aa:	b480      	push	{r7}
 80045ac:	b085      	sub	sp, #20
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
 80045b2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045c0:	d103      	bne.n	80045ca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	60fb      	str	r3, [r7, #12]
 80045c8:	e00c      	b.n	80045e4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	3308      	adds	r3, #8
 80045ce:	60fb      	str	r3, [r7, #12]
 80045d0:	e002      	b.n	80045d8 <vListInsert+0x2e>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	60fb      	str	r3, [r7, #12]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	68ba      	ldr	r2, [r7, #8]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d2f6      	bcs.n	80045d2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	683a      	ldr	r2, [r7, #0]
 80045f2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	1c5a      	adds	r2, r3, #1
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	601a      	str	r2, [r3, #0]
}
 8004610:	bf00      	nop
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	691b      	ldr	r3, [r3, #16]
 8004628:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	6892      	ldr	r2, [r2, #8]
 8004632:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	6852      	ldr	r2, [r2, #4]
 800463c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	429a      	cmp	r2, r3
 8004646:	d103      	bne.n	8004650 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689a      	ldr	r2, [r3, #8]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	1e5a      	subs	r2, r3, #1
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
}
 8004664:	4618      	mov	r0, r3
 8004666:	3714      	adds	r7, #20
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d10b      	bne.n	800469c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004688:	f383 8811 	msr	BASEPRI, r3
 800468c:	f3bf 8f6f 	isb	sy
 8004690:	f3bf 8f4f 	dsb	sy
 8004694:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004696:	bf00      	nop
 8004698:	bf00      	nop
 800469a:	e7fd      	b.n	8004698 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800469c:	f002 f87c 	bl	8006798 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a8:	68f9      	ldr	r1, [r7, #12]
 80046aa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80046ac:	fb01 f303 	mul.w	r3, r1, r3
 80046b0:	441a      	add	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046cc:	3b01      	subs	r3, #1
 80046ce:	68f9      	ldr	r1, [r7, #12]
 80046d0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80046d2:	fb01 f303 	mul.w	r3, r1, r3
 80046d6:	441a      	add	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	22ff      	movs	r2, #255	@ 0xff
 80046e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	22ff      	movs	r2, #255	@ 0xff
 80046e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d114      	bne.n	800471c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d01a      	beq.n	8004730 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	3310      	adds	r3, #16
 80046fe:	4618      	mov	r0, r3
 8004700:	f001 f91a 	bl	8005938 <xTaskRemoveFromEventList>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d012      	beq.n	8004730 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800470a:	4b0d      	ldr	r3, [pc, #52]	@ (8004740 <xQueueGenericReset+0xd0>)
 800470c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004710:	601a      	str	r2, [r3, #0]
 8004712:	f3bf 8f4f 	dsb	sy
 8004716:	f3bf 8f6f 	isb	sy
 800471a:	e009      	b.n	8004730 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	3310      	adds	r3, #16
 8004720:	4618      	mov	r0, r3
 8004722:	f7ff fef1 	bl	8004508 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	3324      	adds	r3, #36	@ 0x24
 800472a:	4618      	mov	r0, r3
 800472c:	f7ff feec 	bl	8004508 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004730:	f002 f864 	bl	80067fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004734:	2301      	movs	r3, #1
}
 8004736:	4618      	mov	r0, r3
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	e000ed04 	.word	0xe000ed04

08004744 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004744:	b580      	push	{r7, lr}
 8004746:	b08e      	sub	sp, #56	@ 0x38
 8004748:	af02      	add	r7, sp, #8
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	607a      	str	r2, [r7, #4]
 8004750:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10b      	bne.n	8004770 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800475c:	f383 8811 	msr	BASEPRI, r3
 8004760:	f3bf 8f6f 	isb	sy
 8004764:	f3bf 8f4f 	dsb	sy
 8004768:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800476a:	bf00      	nop
 800476c:	bf00      	nop
 800476e:	e7fd      	b.n	800476c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10b      	bne.n	800478e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800477a:	f383 8811 	msr	BASEPRI, r3
 800477e:	f3bf 8f6f 	isb	sy
 8004782:	f3bf 8f4f 	dsb	sy
 8004786:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004788:	bf00      	nop
 800478a:	bf00      	nop
 800478c:	e7fd      	b.n	800478a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d002      	beq.n	800479a <xQueueGenericCreateStatic+0x56>
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <xQueueGenericCreateStatic+0x5a>
 800479a:	2301      	movs	r3, #1
 800479c:	e000      	b.n	80047a0 <xQueueGenericCreateStatic+0x5c>
 800479e:	2300      	movs	r3, #0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d10b      	bne.n	80047bc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80047a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a8:	f383 8811 	msr	BASEPRI, r3
 80047ac:	f3bf 8f6f 	isb	sy
 80047b0:	f3bf 8f4f 	dsb	sy
 80047b4:	623b      	str	r3, [r7, #32]
}
 80047b6:	bf00      	nop
 80047b8:	bf00      	nop
 80047ba:	e7fd      	b.n	80047b8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d102      	bne.n	80047c8 <xQueueGenericCreateStatic+0x84>
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d101      	bne.n	80047cc <xQueueGenericCreateStatic+0x88>
 80047c8:	2301      	movs	r3, #1
 80047ca:	e000      	b.n	80047ce <xQueueGenericCreateStatic+0x8a>
 80047cc:	2300      	movs	r3, #0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10b      	bne.n	80047ea <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80047d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d6:	f383 8811 	msr	BASEPRI, r3
 80047da:	f3bf 8f6f 	isb	sy
 80047de:	f3bf 8f4f 	dsb	sy
 80047e2:	61fb      	str	r3, [r7, #28]
}
 80047e4:	bf00      	nop
 80047e6:	bf00      	nop
 80047e8:	e7fd      	b.n	80047e6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80047ea:	2350      	movs	r3, #80	@ 0x50
 80047ec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	2b50      	cmp	r3, #80	@ 0x50
 80047f2:	d00b      	beq.n	800480c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80047f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f8:	f383 8811 	msr	BASEPRI, r3
 80047fc:	f3bf 8f6f 	isb	sy
 8004800:	f3bf 8f4f 	dsb	sy
 8004804:	61bb      	str	r3, [r7, #24]
}
 8004806:	bf00      	nop
 8004808:	bf00      	nop
 800480a:	e7fd      	b.n	8004808 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800480c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00d      	beq.n	8004834 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004820:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	4613      	mov	r3, r2
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	68b9      	ldr	r1, [r7, #8]
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f000 f805 	bl	800483e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004836:	4618      	mov	r0, r3
 8004838:	3730      	adds	r7, #48	@ 0x30
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800483e:	b580      	push	{r7, lr}
 8004840:	b084      	sub	sp, #16
 8004842:	af00      	add	r7, sp, #0
 8004844:	60f8      	str	r0, [r7, #12]
 8004846:	60b9      	str	r1, [r7, #8]
 8004848:	607a      	str	r2, [r7, #4]
 800484a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d103      	bne.n	800485a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	69ba      	ldr	r2, [r7, #24]
 8004856:	601a      	str	r2, [r3, #0]
 8004858:	e002      	b.n	8004860 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	68fa      	ldr	r2, [r7, #12]
 8004864:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800486c:	2101      	movs	r1, #1
 800486e:	69b8      	ldr	r0, [r7, #24]
 8004870:	f7ff fefe 	bl	8004670 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	78fa      	ldrb	r2, [r7, #3]
 8004878:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800487c:	bf00      	nop
 800487e:	3710      	adds	r7, #16
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b08e      	sub	sp, #56	@ 0x38
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
 8004890:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004892:	2300      	movs	r3, #0
 8004894:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800489a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800489c:	2b00      	cmp	r3, #0
 800489e:	d10b      	bne.n	80048b8 <xQueueGenericSend+0x34>
	__asm volatile
 80048a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048a4:	f383 8811 	msr	BASEPRI, r3
 80048a8:	f3bf 8f6f 	isb	sy
 80048ac:	f3bf 8f4f 	dsb	sy
 80048b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048b2:	bf00      	nop
 80048b4:	bf00      	nop
 80048b6:	e7fd      	b.n	80048b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d103      	bne.n	80048c6 <xQueueGenericSend+0x42>
 80048be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <xQueueGenericSend+0x46>
 80048c6:	2301      	movs	r3, #1
 80048c8:	e000      	b.n	80048cc <xQueueGenericSend+0x48>
 80048ca:	2300      	movs	r3, #0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d10b      	bne.n	80048e8 <xQueueGenericSend+0x64>
	__asm volatile
 80048d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d4:	f383 8811 	msr	BASEPRI, r3
 80048d8:	f3bf 8f6f 	isb	sy
 80048dc:	f3bf 8f4f 	dsb	sy
 80048e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80048e2:	bf00      	nop
 80048e4:	bf00      	nop
 80048e6:	e7fd      	b.n	80048e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d103      	bne.n	80048f6 <xQueueGenericSend+0x72>
 80048ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d101      	bne.n	80048fa <xQueueGenericSend+0x76>
 80048f6:	2301      	movs	r3, #1
 80048f8:	e000      	b.n	80048fc <xQueueGenericSend+0x78>
 80048fa:	2300      	movs	r3, #0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d10b      	bne.n	8004918 <xQueueGenericSend+0x94>
	__asm volatile
 8004900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004904:	f383 8811 	msr	BASEPRI, r3
 8004908:	f3bf 8f6f 	isb	sy
 800490c:	f3bf 8f4f 	dsb	sy
 8004910:	623b      	str	r3, [r7, #32]
}
 8004912:	bf00      	nop
 8004914:	bf00      	nop
 8004916:	e7fd      	b.n	8004914 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004918:	f001 f9ce 	bl	8005cb8 <xTaskGetSchedulerState>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d102      	bne.n	8004928 <xQueueGenericSend+0xa4>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d101      	bne.n	800492c <xQueueGenericSend+0xa8>
 8004928:	2301      	movs	r3, #1
 800492a:	e000      	b.n	800492e <xQueueGenericSend+0xaa>
 800492c:	2300      	movs	r3, #0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10b      	bne.n	800494a <xQueueGenericSend+0xc6>
	__asm volatile
 8004932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004936:	f383 8811 	msr	BASEPRI, r3
 800493a:	f3bf 8f6f 	isb	sy
 800493e:	f3bf 8f4f 	dsb	sy
 8004942:	61fb      	str	r3, [r7, #28]
}
 8004944:	bf00      	nop
 8004946:	bf00      	nop
 8004948:	e7fd      	b.n	8004946 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800494a:	f001 ff25 	bl	8006798 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800494e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004950:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004956:	429a      	cmp	r2, r3
 8004958:	d302      	bcc.n	8004960 <xQueueGenericSend+0xdc>
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	2b02      	cmp	r3, #2
 800495e:	d129      	bne.n	80049b4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	68b9      	ldr	r1, [r7, #8]
 8004964:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004966:	f000 fa0f 	bl	8004d88 <prvCopyDataToQueue>
 800496a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800496c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004970:	2b00      	cmp	r3, #0
 8004972:	d010      	beq.n	8004996 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004976:	3324      	adds	r3, #36	@ 0x24
 8004978:	4618      	mov	r0, r3
 800497a:	f000 ffdd 	bl	8005938 <xTaskRemoveFromEventList>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d013      	beq.n	80049ac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004984:	4b3f      	ldr	r3, [pc, #252]	@ (8004a84 <xQueueGenericSend+0x200>)
 8004986:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800498a:	601a      	str	r2, [r3, #0]
 800498c:	f3bf 8f4f 	dsb	sy
 8004990:	f3bf 8f6f 	isb	sy
 8004994:	e00a      	b.n	80049ac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004998:	2b00      	cmp	r3, #0
 800499a:	d007      	beq.n	80049ac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800499c:	4b39      	ldr	r3, [pc, #228]	@ (8004a84 <xQueueGenericSend+0x200>)
 800499e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049a2:	601a      	str	r2, [r3, #0]
 80049a4:	f3bf 8f4f 	dsb	sy
 80049a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80049ac:	f001 ff26 	bl	80067fc <vPortExitCritical>
				return pdPASS;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e063      	b.n	8004a7c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d103      	bne.n	80049c2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80049ba:	f001 ff1f 	bl	80067fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80049be:	2300      	movs	r3, #0
 80049c0:	e05c      	b.n	8004a7c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d106      	bne.n	80049d6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049c8:	f107 0314 	add.w	r3, r7, #20
 80049cc:	4618      	mov	r0, r3
 80049ce:	f001 f817 	bl	8005a00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049d2:	2301      	movs	r3, #1
 80049d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80049d6:	f001 ff11 	bl	80067fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80049da:	f000 fd87 	bl	80054ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80049de:	f001 fedb 	bl	8006798 <vPortEnterCritical>
 80049e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049e8:	b25b      	sxtb	r3, r3
 80049ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049ee:	d103      	bne.n	80049f8 <xQueueGenericSend+0x174>
 80049f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80049fe:	b25b      	sxtb	r3, r3
 8004a00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a04:	d103      	bne.n	8004a0e <xQueueGenericSend+0x18a>
 8004a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a0e:	f001 fef5 	bl	80067fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a12:	1d3a      	adds	r2, r7, #4
 8004a14:	f107 0314 	add.w	r3, r7, #20
 8004a18:	4611      	mov	r1, r2
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f001 f806 	bl	8005a2c <xTaskCheckForTimeOut>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d124      	bne.n	8004a70 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a26:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a28:	f000 faa6 	bl	8004f78 <prvIsQueueFull>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d018      	beq.n	8004a64 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a34:	3310      	adds	r3, #16
 8004a36:	687a      	ldr	r2, [r7, #4]
 8004a38:	4611      	mov	r1, r2
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f000 ff2a 	bl	8005894 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004a40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a42:	f000 fa31 	bl	8004ea8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004a46:	f000 fd5f 	bl	8005508 <xTaskResumeAll>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f47f af7c 	bne.w	800494a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004a52:	4b0c      	ldr	r3, [pc, #48]	@ (8004a84 <xQueueGenericSend+0x200>)
 8004a54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a58:	601a      	str	r2, [r3, #0]
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	f3bf 8f6f 	isb	sy
 8004a62:	e772      	b.n	800494a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004a64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a66:	f000 fa1f 	bl	8004ea8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a6a:	f000 fd4d 	bl	8005508 <xTaskResumeAll>
 8004a6e:	e76c      	b.n	800494a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004a70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a72:	f000 fa19 	bl	8004ea8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a76:	f000 fd47 	bl	8005508 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004a7a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3738      	adds	r7, #56	@ 0x38
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	e000ed04 	.word	0xe000ed04

08004a88 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b090      	sub	sp, #64	@ 0x40
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
 8004a94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10b      	bne.n	8004ab8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa4:	f383 8811 	msr	BASEPRI, r3
 8004aa8:	f3bf 8f6f 	isb	sy
 8004aac:	f3bf 8f4f 	dsb	sy
 8004ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ab2:	bf00      	nop
 8004ab4:	bf00      	nop
 8004ab6:	e7fd      	b.n	8004ab4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d103      	bne.n	8004ac6 <xQueueGenericSendFromISR+0x3e>
 8004abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <xQueueGenericSendFromISR+0x42>
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e000      	b.n	8004acc <xQueueGenericSendFromISR+0x44>
 8004aca:	2300      	movs	r3, #0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d10b      	bne.n	8004ae8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad4:	f383 8811 	msr	BASEPRI, r3
 8004ad8:	f3bf 8f6f 	isb	sy
 8004adc:	f3bf 8f4f 	dsb	sy
 8004ae0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ae2:	bf00      	nop
 8004ae4:	bf00      	nop
 8004ae6:	e7fd      	b.n	8004ae4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d103      	bne.n	8004af6 <xQueueGenericSendFromISR+0x6e>
 8004aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d101      	bne.n	8004afa <xQueueGenericSendFromISR+0x72>
 8004af6:	2301      	movs	r3, #1
 8004af8:	e000      	b.n	8004afc <xQueueGenericSendFromISR+0x74>
 8004afa:	2300      	movs	r3, #0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d10b      	bne.n	8004b18 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b04:	f383 8811 	msr	BASEPRI, r3
 8004b08:	f3bf 8f6f 	isb	sy
 8004b0c:	f3bf 8f4f 	dsb	sy
 8004b10:	623b      	str	r3, [r7, #32]
}
 8004b12:	bf00      	nop
 8004b14:	bf00      	nop
 8004b16:	e7fd      	b.n	8004b14 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b18:	f001 ff1e 	bl	8006958 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004b1c:	f3ef 8211 	mrs	r2, BASEPRI
 8004b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b24:	f383 8811 	msr	BASEPRI, r3
 8004b28:	f3bf 8f6f 	isb	sy
 8004b2c:	f3bf 8f4f 	dsb	sy
 8004b30:	61fa      	str	r2, [r7, #28]
 8004b32:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004b34:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004b36:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d302      	bcc.n	8004b4a <xQueueGenericSendFromISR+0xc2>
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d12f      	bne.n	8004baa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b5a:	683a      	ldr	r2, [r7, #0]
 8004b5c:	68b9      	ldr	r1, [r7, #8]
 8004b5e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004b60:	f000 f912 	bl	8004d88 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004b64:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004b68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b6c:	d112      	bne.n	8004b94 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d016      	beq.n	8004ba4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b78:	3324      	adds	r3, #36	@ 0x24
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f000 fedc 	bl	8005938 <xTaskRemoveFromEventList>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00e      	beq.n	8004ba4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d00b      	beq.n	8004ba4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	601a      	str	r2, [r3, #0]
 8004b92:	e007      	b.n	8004ba4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004b94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004b98:	3301      	adds	r3, #1
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	b25a      	sxtb	r2, r3
 8004b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ba0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004ba8:	e001      	b.n	8004bae <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004baa:	2300      	movs	r3, #0
 8004bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bb0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004bb8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004bba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3740      	adds	r7, #64	@ 0x40
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b08c      	sub	sp, #48	@ 0x30
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10b      	bne.n	8004bf6 <xQueueReceive+0x32>
	__asm volatile
 8004bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be2:	f383 8811 	msr	BASEPRI, r3
 8004be6:	f3bf 8f6f 	isb	sy
 8004bea:	f3bf 8f4f 	dsb	sy
 8004bee:	623b      	str	r3, [r7, #32]
}
 8004bf0:	bf00      	nop
 8004bf2:	bf00      	nop
 8004bf4:	e7fd      	b.n	8004bf2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d103      	bne.n	8004c04 <xQueueReceive+0x40>
 8004bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d101      	bne.n	8004c08 <xQueueReceive+0x44>
 8004c04:	2301      	movs	r3, #1
 8004c06:	e000      	b.n	8004c0a <xQueueReceive+0x46>
 8004c08:	2300      	movs	r3, #0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10b      	bne.n	8004c26 <xQueueReceive+0x62>
	__asm volatile
 8004c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c12:	f383 8811 	msr	BASEPRI, r3
 8004c16:	f3bf 8f6f 	isb	sy
 8004c1a:	f3bf 8f4f 	dsb	sy
 8004c1e:	61fb      	str	r3, [r7, #28]
}
 8004c20:	bf00      	nop
 8004c22:	bf00      	nop
 8004c24:	e7fd      	b.n	8004c22 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c26:	f001 f847 	bl	8005cb8 <xTaskGetSchedulerState>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d102      	bne.n	8004c36 <xQueueReceive+0x72>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <xQueueReceive+0x76>
 8004c36:	2301      	movs	r3, #1
 8004c38:	e000      	b.n	8004c3c <xQueueReceive+0x78>
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d10b      	bne.n	8004c58 <xQueueReceive+0x94>
	__asm volatile
 8004c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c44:	f383 8811 	msr	BASEPRI, r3
 8004c48:	f3bf 8f6f 	isb	sy
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	61bb      	str	r3, [r7, #24]
}
 8004c52:	bf00      	nop
 8004c54:	bf00      	nop
 8004c56:	e7fd      	b.n	8004c54 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c58:	f001 fd9e 	bl	8006798 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c60:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d01f      	beq.n	8004ca8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c68:	68b9      	ldr	r1, [r7, #8]
 8004c6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c6c:	f000 f8f6 	bl	8004e5c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c72:	1e5a      	subs	r2, r3, #1
 8004c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c76:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00f      	beq.n	8004ca0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c82:	3310      	adds	r3, #16
 8004c84:	4618      	mov	r0, r3
 8004c86:	f000 fe57 	bl	8005938 <xTaskRemoveFromEventList>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d007      	beq.n	8004ca0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004c90:	4b3c      	ldr	r3, [pc, #240]	@ (8004d84 <xQueueReceive+0x1c0>)
 8004c92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c96:	601a      	str	r2, [r3, #0]
 8004c98:	f3bf 8f4f 	dsb	sy
 8004c9c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004ca0:	f001 fdac 	bl	80067fc <vPortExitCritical>
				return pdPASS;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e069      	b.n	8004d7c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d103      	bne.n	8004cb6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004cae:	f001 fda5 	bl	80067fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	e062      	b.n	8004d7c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d106      	bne.n	8004cca <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004cbc:	f107 0310 	add.w	r3, r7, #16
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f000 fe9d 	bl	8005a00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cca:	f001 fd97 	bl	80067fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cce:	f000 fc0d 	bl	80054ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cd2:	f001 fd61 	bl	8006798 <vPortEnterCritical>
 8004cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004cdc:	b25b      	sxtb	r3, r3
 8004cde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ce2:	d103      	bne.n	8004cec <xQueueReceive+0x128>
 8004ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004cf2:	b25b      	sxtb	r3, r3
 8004cf4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cf8:	d103      	bne.n	8004d02 <xQueueReceive+0x13e>
 8004cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d02:	f001 fd7b 	bl	80067fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d06:	1d3a      	adds	r2, r7, #4
 8004d08:	f107 0310 	add.w	r3, r7, #16
 8004d0c:	4611      	mov	r1, r2
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f000 fe8c 	bl	8005a2c <xTaskCheckForTimeOut>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d123      	bne.n	8004d62 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d1c:	f000 f916 	bl	8004f4c <prvIsQueueEmpty>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d017      	beq.n	8004d56 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d28:	3324      	adds	r3, #36	@ 0x24
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	4611      	mov	r1, r2
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f000 fdb0 	bl	8005894 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d36:	f000 f8b7 	bl	8004ea8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d3a:	f000 fbe5 	bl	8005508 <xTaskResumeAll>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d189      	bne.n	8004c58 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004d44:	4b0f      	ldr	r3, [pc, #60]	@ (8004d84 <xQueueReceive+0x1c0>)
 8004d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d4a:	601a      	str	r2, [r3, #0]
 8004d4c:	f3bf 8f4f 	dsb	sy
 8004d50:	f3bf 8f6f 	isb	sy
 8004d54:	e780      	b.n	8004c58 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004d56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d58:	f000 f8a6 	bl	8004ea8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d5c:	f000 fbd4 	bl	8005508 <xTaskResumeAll>
 8004d60:	e77a      	b.n	8004c58 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004d62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d64:	f000 f8a0 	bl	8004ea8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d68:	f000 fbce 	bl	8005508 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d6e:	f000 f8ed 	bl	8004f4c <prvIsQueueEmpty>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f43f af6f 	beq.w	8004c58 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004d7a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3730      	adds	r7, #48	@ 0x30
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	e000ed04 	.word	0xe000ed04

08004d88 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b086      	sub	sp, #24
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004d94:	2300      	movs	r3, #0
 8004d96:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d9c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10d      	bne.n	8004dc2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d14d      	bne.n	8004e4a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 ff9e 	bl	8005cf4 <xTaskPriorityDisinherit>
 8004db8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	609a      	str	r2, [r3, #8]
 8004dc0:	e043      	b.n	8004e4a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d119      	bne.n	8004dfc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6858      	ldr	r0, [r3, #4]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	68b9      	ldr	r1, [r7, #8]
 8004dd4:	f002 f846 	bl	8006e64 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de0:	441a      	add	r2, r3
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	685a      	ldr	r2, [r3, #4]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d32b      	bcc.n	8004e4a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	605a      	str	r2, [r3, #4]
 8004dfa:	e026      	b.n	8004e4a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	68d8      	ldr	r0, [r3, #12]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e04:	461a      	mov	r2, r3
 8004e06:	68b9      	ldr	r1, [r7, #8]
 8004e08:	f002 f82c 	bl	8006e64 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	68da      	ldr	r2, [r3, #12]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e14:	425b      	negs	r3, r3
 8004e16:	441a      	add	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	68da      	ldr	r2, [r3, #12]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d207      	bcs.n	8004e38 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e30:	425b      	negs	r3, r3
 8004e32:	441a      	add	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d105      	bne.n	8004e4a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d002      	beq.n	8004e4a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	3b01      	subs	r3, #1
 8004e48:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	1c5a      	adds	r2, r3, #1
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004e52:	697b      	ldr	r3, [r7, #20]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3718      	adds	r7, #24
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d018      	beq.n	8004ea0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68da      	ldr	r2, [r3, #12]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e76:	441a      	add	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	68da      	ldr	r2, [r3, #12]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d303      	bcc.n	8004e90 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	68d9      	ldr	r1, [r3, #12]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e98:	461a      	mov	r2, r3
 8004e9a:	6838      	ldr	r0, [r7, #0]
 8004e9c:	f001 ffe2 	bl	8006e64 <memcpy>
	}
}
 8004ea0:	bf00      	nop
 8004ea2:	3708      	adds	r7, #8
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004eb0:	f001 fc72 	bl	8006798 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004eba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ebc:	e011      	b.n	8004ee2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d012      	beq.n	8004eec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	3324      	adds	r3, #36	@ 0x24
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 fd34 	bl	8005938 <xTaskRemoveFromEventList>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004ed6:	f000 fe0d 	bl	8005af4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004eda:	7bfb      	ldrb	r3, [r7, #15]
 8004edc:	3b01      	subs	r3, #1
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	dce9      	bgt.n	8004ebe <prvUnlockQueue+0x16>
 8004eea:	e000      	b.n	8004eee <prvUnlockQueue+0x46>
					break;
 8004eec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	22ff      	movs	r2, #255	@ 0xff
 8004ef2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004ef6:	f001 fc81 	bl	80067fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004efa:	f001 fc4d 	bl	8006798 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f04:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f06:	e011      	b.n	8004f2c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d012      	beq.n	8004f36 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	3310      	adds	r3, #16
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 fd0f 	bl	8005938 <xTaskRemoveFromEventList>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004f20:	f000 fde8 	bl	8005af4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004f24:	7bbb      	ldrb	r3, [r7, #14]
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	dce9      	bgt.n	8004f08 <prvUnlockQueue+0x60>
 8004f34:	e000      	b.n	8004f38 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004f36:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	22ff      	movs	r2, #255	@ 0xff
 8004f3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004f40:	f001 fc5c 	bl	80067fc <vPortExitCritical>
}
 8004f44:	bf00      	nop
 8004f46:	3710      	adds	r7, #16
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f54:	f001 fc20 	bl	8006798 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d102      	bne.n	8004f66 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004f60:	2301      	movs	r3, #1
 8004f62:	60fb      	str	r3, [r7, #12]
 8004f64:	e001      	b.n	8004f6a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004f66:	2300      	movs	r3, #0
 8004f68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f6a:	f001 fc47 	bl	80067fc <vPortExitCritical>

	return xReturn;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3710      	adds	r7, #16
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f80:	f001 fc0a 	bl	8006798 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d102      	bne.n	8004f96 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004f90:	2301      	movs	r3, #1
 8004f92:	60fb      	str	r3, [r7, #12]
 8004f94:	e001      	b.n	8004f9a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004f96:	2300      	movs	r3, #0
 8004f98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f9a:	f001 fc2f 	bl	80067fc <vPortExitCritical>

	return xReturn;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3710      	adds	r7, #16
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004fa8:	b480      	push	{r7}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	60fb      	str	r3, [r7, #12]
 8004fb6:	e014      	b.n	8004fe2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004fb8:	4a0f      	ldr	r2, [pc, #60]	@ (8004ff8 <vQueueAddToRegistry+0x50>)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d10b      	bne.n	8004fdc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004fc4:	490c      	ldr	r1, [pc, #48]	@ (8004ff8 <vQueueAddToRegistry+0x50>)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	683a      	ldr	r2, [r7, #0]
 8004fca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004fce:	4a0a      	ldr	r2, [pc, #40]	@ (8004ff8 <vQueueAddToRegistry+0x50>)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	00db      	lsls	r3, r3, #3
 8004fd4:	4413      	add	r3, r2
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004fda:	e006      	b.n	8004fea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	3301      	adds	r3, #1
 8004fe0:	60fb      	str	r3, [r7, #12]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2b07      	cmp	r3, #7
 8004fe6:	d9e7      	bls.n	8004fb8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004fe8:	bf00      	nop
 8004fea:	bf00      	nop
 8004fec:	3714      	adds	r7, #20
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	20000dcc 	.word	0x20000dcc

08004ffc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b086      	sub	sp, #24
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800500c:	f001 fbc4 	bl	8006798 <vPortEnterCritical>
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005016:	b25b      	sxtb	r3, r3
 8005018:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800501c:	d103      	bne.n	8005026 <vQueueWaitForMessageRestricted+0x2a>
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800502c:	b25b      	sxtb	r3, r3
 800502e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005032:	d103      	bne.n	800503c <vQueueWaitForMessageRestricted+0x40>
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800503c:	f001 fbde 	bl	80067fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005044:	2b00      	cmp	r3, #0
 8005046:	d106      	bne.n	8005056 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	3324      	adds	r3, #36	@ 0x24
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	68b9      	ldr	r1, [r7, #8]
 8005050:	4618      	mov	r0, r3
 8005052:	f000 fc45 	bl	80058e0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005056:	6978      	ldr	r0, [r7, #20]
 8005058:	f7ff ff26 	bl	8004ea8 <prvUnlockQueue>
	}
 800505c:	bf00      	nop
 800505e:	3718      	adds	r7, #24
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005064:	b580      	push	{r7, lr}
 8005066:	b08e      	sub	sp, #56	@ 0x38
 8005068:	af04      	add	r7, sp, #16
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
 8005070:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005074:	2b00      	cmp	r3, #0
 8005076:	d10b      	bne.n	8005090 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800507c:	f383 8811 	msr	BASEPRI, r3
 8005080:	f3bf 8f6f 	isb	sy
 8005084:	f3bf 8f4f 	dsb	sy
 8005088:	623b      	str	r3, [r7, #32]
}
 800508a:	bf00      	nop
 800508c:	bf00      	nop
 800508e:	e7fd      	b.n	800508c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005092:	2b00      	cmp	r3, #0
 8005094:	d10b      	bne.n	80050ae <xTaskCreateStatic+0x4a>
	__asm volatile
 8005096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800509a:	f383 8811 	msr	BASEPRI, r3
 800509e:	f3bf 8f6f 	isb	sy
 80050a2:	f3bf 8f4f 	dsb	sy
 80050a6:	61fb      	str	r3, [r7, #28]
}
 80050a8:	bf00      	nop
 80050aa:	bf00      	nop
 80050ac:	e7fd      	b.n	80050aa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80050ae:	235c      	movs	r3, #92	@ 0x5c
 80050b0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	2b5c      	cmp	r3, #92	@ 0x5c
 80050b6:	d00b      	beq.n	80050d0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80050b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050bc:	f383 8811 	msr	BASEPRI, r3
 80050c0:	f3bf 8f6f 	isb	sy
 80050c4:	f3bf 8f4f 	dsb	sy
 80050c8:	61bb      	str	r3, [r7, #24]
}
 80050ca:	bf00      	nop
 80050cc:	bf00      	nop
 80050ce:	e7fd      	b.n	80050cc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80050d0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80050d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d01e      	beq.n	8005116 <xTaskCreateStatic+0xb2>
 80050d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d01b      	beq.n	8005116 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050e0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80050e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80050e6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80050e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80050f0:	2300      	movs	r3, #0
 80050f2:	9303      	str	r3, [sp, #12]
 80050f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f6:	9302      	str	r3, [sp, #8]
 80050f8:	f107 0314 	add.w	r3, r7, #20
 80050fc:	9301      	str	r3, [sp, #4]
 80050fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	68b9      	ldr	r1, [r7, #8]
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f000 f850 	bl	80051ae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800510e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005110:	f000 f8de 	bl	80052d0 <prvAddNewTaskToReadyList>
 8005114:	e001      	b.n	800511a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005116:	2300      	movs	r3, #0
 8005118:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800511a:	697b      	ldr	r3, [r7, #20]
	}
 800511c:	4618      	mov	r0, r3
 800511e:	3728      	adds	r7, #40	@ 0x28
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}

08005124 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005124:	b580      	push	{r7, lr}
 8005126:	b08c      	sub	sp, #48	@ 0x30
 8005128:	af04      	add	r7, sp, #16
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	603b      	str	r3, [r7, #0]
 8005130:	4613      	mov	r3, r2
 8005132:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005134:	88fb      	ldrh	r3, [r7, #6]
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	4618      	mov	r0, r3
 800513a:	f001 fc4f 	bl	80069dc <pvPortMalloc>
 800513e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00e      	beq.n	8005164 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005146:	205c      	movs	r0, #92	@ 0x5c
 8005148:	f001 fc48 	bl	80069dc <pvPortMalloc>
 800514c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d003      	beq.n	800515c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	631a      	str	r2, [r3, #48]	@ 0x30
 800515a:	e005      	b.n	8005168 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800515c:	6978      	ldr	r0, [r7, #20]
 800515e:	f001 fd0b 	bl	8006b78 <vPortFree>
 8005162:	e001      	b.n	8005168 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005164:	2300      	movs	r3, #0
 8005166:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d017      	beq.n	800519e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005176:	88fa      	ldrh	r2, [r7, #6]
 8005178:	2300      	movs	r3, #0
 800517a:	9303      	str	r3, [sp, #12]
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	9302      	str	r3, [sp, #8]
 8005180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005182:	9301      	str	r3, [sp, #4]
 8005184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005186:	9300      	str	r3, [sp, #0]
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	68b9      	ldr	r1, [r7, #8]
 800518c:	68f8      	ldr	r0, [r7, #12]
 800518e:	f000 f80e 	bl	80051ae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005192:	69f8      	ldr	r0, [r7, #28]
 8005194:	f000 f89c 	bl	80052d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005198:	2301      	movs	r3, #1
 800519a:	61bb      	str	r3, [r7, #24]
 800519c:	e002      	b.n	80051a4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800519e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80051a2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80051a4:	69bb      	ldr	r3, [r7, #24]
	}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3720      	adds	r7, #32
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80051ae:	b580      	push	{r7, lr}
 80051b0:	b088      	sub	sp, #32
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	60f8      	str	r0, [r7, #12]
 80051b6:	60b9      	str	r1, [r7, #8]
 80051b8:	607a      	str	r2, [r7, #4]
 80051ba:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80051bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051be:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	461a      	mov	r2, r3
 80051c6:	21a5      	movs	r1, #165	@ 0xa5
 80051c8:	f001 fe18 	bl	8006dfc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80051cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80051d6:	3b01      	subs	r3, #1
 80051d8:	009b      	lsls	r3, r3, #2
 80051da:	4413      	add	r3, r2
 80051dc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	f023 0307 	bic.w	r3, r3, #7
 80051e4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	f003 0307 	and.w	r3, r3, #7
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d00b      	beq.n	8005208 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80051f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f4:	f383 8811 	msr	BASEPRI, r3
 80051f8:	f3bf 8f6f 	isb	sy
 80051fc:	f3bf 8f4f 	dsb	sy
 8005200:	617b      	str	r3, [r7, #20]
}
 8005202:	bf00      	nop
 8005204:	bf00      	nop
 8005206:	e7fd      	b.n	8005204 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d01f      	beq.n	800524e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800520e:	2300      	movs	r3, #0
 8005210:	61fb      	str	r3, [r7, #28]
 8005212:	e012      	b.n	800523a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005214:	68ba      	ldr	r2, [r7, #8]
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	4413      	add	r3, r2
 800521a:	7819      	ldrb	r1, [r3, #0]
 800521c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	4413      	add	r3, r2
 8005222:	3334      	adds	r3, #52	@ 0x34
 8005224:	460a      	mov	r2, r1
 8005226:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	4413      	add	r3, r2
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d006      	beq.n	8005242 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	3301      	adds	r3, #1
 8005238:	61fb      	str	r3, [r7, #28]
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	2b0f      	cmp	r3, #15
 800523e:	d9e9      	bls.n	8005214 <prvInitialiseNewTask+0x66>
 8005240:	e000      	b.n	8005244 <prvInitialiseNewTask+0x96>
			{
				break;
 8005242:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005246:	2200      	movs	r2, #0
 8005248:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800524c:	e003      	b.n	8005256 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800524e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005258:	2b37      	cmp	r3, #55	@ 0x37
 800525a:	d901      	bls.n	8005260 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800525c:	2337      	movs	r3, #55	@ 0x37
 800525e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005262:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005264:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005268:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800526a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800526c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526e:	2200      	movs	r2, #0
 8005270:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005274:	3304      	adds	r3, #4
 8005276:	4618      	mov	r0, r3
 8005278:	f7ff f966 	bl	8004548 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800527c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800527e:	3318      	adds	r3, #24
 8005280:	4618      	mov	r0, r3
 8005282:	f7ff f961 	bl	8004548 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005288:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800528a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800528c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800528e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005294:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800529a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800529c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800529e:	2200      	movs	r2, #0
 80052a0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80052a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80052aa:	683a      	ldr	r2, [r7, #0]
 80052ac:	68f9      	ldr	r1, [r7, #12]
 80052ae:	69b8      	ldr	r0, [r7, #24]
 80052b0:	f001 f93e 	bl	8006530 <pxPortInitialiseStack>
 80052b4:	4602      	mov	r2, r0
 80052b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80052ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d002      	beq.n	80052c6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80052c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052c6:	bf00      	nop
 80052c8:	3720      	adds	r7, #32
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
	...

080052d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80052d8:	f001 fa5e 	bl	8006798 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80052dc:	4b2d      	ldr	r3, [pc, #180]	@ (8005394 <prvAddNewTaskToReadyList+0xc4>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	3301      	adds	r3, #1
 80052e2:	4a2c      	ldr	r2, [pc, #176]	@ (8005394 <prvAddNewTaskToReadyList+0xc4>)
 80052e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80052e6:	4b2c      	ldr	r3, [pc, #176]	@ (8005398 <prvAddNewTaskToReadyList+0xc8>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d109      	bne.n	8005302 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80052ee:	4a2a      	ldr	r2, [pc, #168]	@ (8005398 <prvAddNewTaskToReadyList+0xc8>)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80052f4:	4b27      	ldr	r3, [pc, #156]	@ (8005394 <prvAddNewTaskToReadyList+0xc4>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d110      	bne.n	800531e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80052fc:	f000 fc1e 	bl	8005b3c <prvInitialiseTaskLists>
 8005300:	e00d      	b.n	800531e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005302:	4b26      	ldr	r3, [pc, #152]	@ (800539c <prvAddNewTaskToReadyList+0xcc>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d109      	bne.n	800531e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800530a:	4b23      	ldr	r3, [pc, #140]	@ (8005398 <prvAddNewTaskToReadyList+0xc8>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005314:	429a      	cmp	r2, r3
 8005316:	d802      	bhi.n	800531e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005318:	4a1f      	ldr	r2, [pc, #124]	@ (8005398 <prvAddNewTaskToReadyList+0xc8>)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800531e:	4b20      	ldr	r3, [pc, #128]	@ (80053a0 <prvAddNewTaskToReadyList+0xd0>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	3301      	adds	r3, #1
 8005324:	4a1e      	ldr	r2, [pc, #120]	@ (80053a0 <prvAddNewTaskToReadyList+0xd0>)
 8005326:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005328:	4b1d      	ldr	r3, [pc, #116]	@ (80053a0 <prvAddNewTaskToReadyList+0xd0>)
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005334:	4b1b      	ldr	r3, [pc, #108]	@ (80053a4 <prvAddNewTaskToReadyList+0xd4>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	429a      	cmp	r2, r3
 800533a:	d903      	bls.n	8005344 <prvAddNewTaskToReadyList+0x74>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005340:	4a18      	ldr	r2, [pc, #96]	@ (80053a4 <prvAddNewTaskToReadyList+0xd4>)
 8005342:	6013      	str	r3, [r2, #0]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005348:	4613      	mov	r3, r2
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	4413      	add	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4a15      	ldr	r2, [pc, #84]	@ (80053a8 <prvAddNewTaskToReadyList+0xd8>)
 8005352:	441a      	add	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	3304      	adds	r3, #4
 8005358:	4619      	mov	r1, r3
 800535a:	4610      	mov	r0, r2
 800535c:	f7ff f901 	bl	8004562 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005360:	f001 fa4c 	bl	80067fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005364:	4b0d      	ldr	r3, [pc, #52]	@ (800539c <prvAddNewTaskToReadyList+0xcc>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d00e      	beq.n	800538a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800536c:	4b0a      	ldr	r3, [pc, #40]	@ (8005398 <prvAddNewTaskToReadyList+0xc8>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005376:	429a      	cmp	r2, r3
 8005378:	d207      	bcs.n	800538a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800537a:	4b0c      	ldr	r3, [pc, #48]	@ (80053ac <prvAddNewTaskToReadyList+0xdc>)
 800537c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005380:	601a      	str	r2, [r3, #0]
 8005382:	f3bf 8f4f 	dsb	sy
 8005386:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800538a:	bf00      	nop
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	200012e0 	.word	0x200012e0
 8005398:	20000e0c 	.word	0x20000e0c
 800539c:	200012ec 	.word	0x200012ec
 80053a0:	200012fc 	.word	0x200012fc
 80053a4:	200012e8 	.word	0x200012e8
 80053a8:	20000e10 	.word	0x20000e10
 80053ac:	e000ed04 	.word	0xe000ed04

080053b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80053b8:	2300      	movs	r3, #0
 80053ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d018      	beq.n	80053f4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80053c2:	4b14      	ldr	r3, [pc, #80]	@ (8005414 <vTaskDelay+0x64>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00b      	beq.n	80053e2 <vTaskDelay+0x32>
	__asm volatile
 80053ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ce:	f383 8811 	msr	BASEPRI, r3
 80053d2:	f3bf 8f6f 	isb	sy
 80053d6:	f3bf 8f4f 	dsb	sy
 80053da:	60bb      	str	r3, [r7, #8]
}
 80053dc:	bf00      	nop
 80053de:	bf00      	nop
 80053e0:	e7fd      	b.n	80053de <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80053e2:	f000 f883 	bl	80054ec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80053e6:	2100      	movs	r1, #0
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 fcf3 	bl	8005dd4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80053ee:	f000 f88b 	bl	8005508 <xTaskResumeAll>
 80053f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d107      	bne.n	800540a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80053fa:	4b07      	ldr	r3, [pc, #28]	@ (8005418 <vTaskDelay+0x68>)
 80053fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	f3bf 8f4f 	dsb	sy
 8005406:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800540a:	bf00      	nop
 800540c:	3710      	adds	r7, #16
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}
 8005412:	bf00      	nop
 8005414:	20001308 	.word	0x20001308
 8005418:	e000ed04 	.word	0xe000ed04

0800541c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b08a      	sub	sp, #40	@ 0x28
 8005420:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005422:	2300      	movs	r3, #0
 8005424:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005426:	2300      	movs	r3, #0
 8005428:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800542a:	463a      	mov	r2, r7
 800542c:	1d39      	adds	r1, r7, #4
 800542e:	f107 0308 	add.w	r3, r7, #8
 8005432:	4618      	mov	r0, r3
 8005434:	f7ff f834 	bl	80044a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005438:	6839      	ldr	r1, [r7, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	68ba      	ldr	r2, [r7, #8]
 800543e:	9202      	str	r2, [sp, #8]
 8005440:	9301      	str	r3, [sp, #4]
 8005442:	2300      	movs	r3, #0
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	2300      	movs	r3, #0
 8005448:	460a      	mov	r2, r1
 800544a:	4922      	ldr	r1, [pc, #136]	@ (80054d4 <vTaskStartScheduler+0xb8>)
 800544c:	4822      	ldr	r0, [pc, #136]	@ (80054d8 <vTaskStartScheduler+0xbc>)
 800544e:	f7ff fe09 	bl	8005064 <xTaskCreateStatic>
 8005452:	4603      	mov	r3, r0
 8005454:	4a21      	ldr	r2, [pc, #132]	@ (80054dc <vTaskStartScheduler+0xc0>)
 8005456:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005458:	4b20      	ldr	r3, [pc, #128]	@ (80054dc <vTaskStartScheduler+0xc0>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d002      	beq.n	8005466 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005460:	2301      	movs	r3, #1
 8005462:	617b      	str	r3, [r7, #20]
 8005464:	e001      	b.n	800546a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005466:	2300      	movs	r3, #0
 8005468:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d102      	bne.n	8005476 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005470:	f000 fd04 	bl	8005e7c <xTimerCreateTimerTask>
 8005474:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d116      	bne.n	80054aa <vTaskStartScheduler+0x8e>
	__asm volatile
 800547c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005480:	f383 8811 	msr	BASEPRI, r3
 8005484:	f3bf 8f6f 	isb	sy
 8005488:	f3bf 8f4f 	dsb	sy
 800548c:	613b      	str	r3, [r7, #16]
}
 800548e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005490:	4b13      	ldr	r3, [pc, #76]	@ (80054e0 <vTaskStartScheduler+0xc4>)
 8005492:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005496:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005498:	4b12      	ldr	r3, [pc, #72]	@ (80054e4 <vTaskStartScheduler+0xc8>)
 800549a:	2201      	movs	r2, #1
 800549c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800549e:	4b12      	ldr	r3, [pc, #72]	@ (80054e8 <vTaskStartScheduler+0xcc>)
 80054a0:	2200      	movs	r2, #0
 80054a2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80054a4:	f001 f8d4 	bl	8006650 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80054a8:	e00f      	b.n	80054ca <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054b0:	d10b      	bne.n	80054ca <vTaskStartScheduler+0xae>
	__asm volatile
 80054b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054b6:	f383 8811 	msr	BASEPRI, r3
 80054ba:	f3bf 8f6f 	isb	sy
 80054be:	f3bf 8f4f 	dsb	sy
 80054c2:	60fb      	str	r3, [r7, #12]
}
 80054c4:	bf00      	nop
 80054c6:	bf00      	nop
 80054c8:	e7fd      	b.n	80054c6 <vTaskStartScheduler+0xaa>
}
 80054ca:	bf00      	nop
 80054cc:	3718      	adds	r7, #24
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	08007808 	.word	0x08007808
 80054d8:	08005b0d 	.word	0x08005b0d
 80054dc:	20001304 	.word	0x20001304
 80054e0:	20001300 	.word	0x20001300
 80054e4:	200012ec 	.word	0x200012ec
 80054e8:	200012e4 	.word	0x200012e4

080054ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80054ec:	b480      	push	{r7}
 80054ee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80054f0:	4b04      	ldr	r3, [pc, #16]	@ (8005504 <vTaskSuspendAll+0x18>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	3301      	adds	r3, #1
 80054f6:	4a03      	ldr	r2, [pc, #12]	@ (8005504 <vTaskSuspendAll+0x18>)
 80054f8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80054fa:	bf00      	nop
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr
 8005504:	20001308 	.word	0x20001308

08005508 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005512:	2300      	movs	r3, #0
 8005514:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005516:	4b42      	ldr	r3, [pc, #264]	@ (8005620 <xTaskResumeAll+0x118>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10b      	bne.n	8005536 <xTaskResumeAll+0x2e>
	__asm volatile
 800551e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005522:	f383 8811 	msr	BASEPRI, r3
 8005526:	f3bf 8f6f 	isb	sy
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	603b      	str	r3, [r7, #0]
}
 8005530:	bf00      	nop
 8005532:	bf00      	nop
 8005534:	e7fd      	b.n	8005532 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005536:	f001 f92f 	bl	8006798 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800553a:	4b39      	ldr	r3, [pc, #228]	@ (8005620 <xTaskResumeAll+0x118>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3b01      	subs	r3, #1
 8005540:	4a37      	ldr	r2, [pc, #220]	@ (8005620 <xTaskResumeAll+0x118>)
 8005542:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005544:	4b36      	ldr	r3, [pc, #216]	@ (8005620 <xTaskResumeAll+0x118>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d162      	bne.n	8005612 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800554c:	4b35      	ldr	r3, [pc, #212]	@ (8005624 <xTaskResumeAll+0x11c>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d05e      	beq.n	8005612 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005554:	e02f      	b.n	80055b6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005556:	4b34      	ldr	r3, [pc, #208]	@ (8005628 <xTaskResumeAll+0x120>)
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	3318      	adds	r3, #24
 8005562:	4618      	mov	r0, r3
 8005564:	f7ff f85a 	bl	800461c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	3304      	adds	r3, #4
 800556c:	4618      	mov	r0, r3
 800556e:	f7ff f855 	bl	800461c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005576:	4b2d      	ldr	r3, [pc, #180]	@ (800562c <xTaskResumeAll+0x124>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	429a      	cmp	r2, r3
 800557c:	d903      	bls.n	8005586 <xTaskResumeAll+0x7e>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005582:	4a2a      	ldr	r2, [pc, #168]	@ (800562c <xTaskResumeAll+0x124>)
 8005584:	6013      	str	r3, [r2, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800558a:	4613      	mov	r3, r2
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	4413      	add	r3, r2
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	4a27      	ldr	r2, [pc, #156]	@ (8005630 <xTaskResumeAll+0x128>)
 8005594:	441a      	add	r2, r3
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	3304      	adds	r3, #4
 800559a:	4619      	mov	r1, r3
 800559c:	4610      	mov	r0, r2
 800559e:	f7fe ffe0 	bl	8004562 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055a6:	4b23      	ldr	r3, [pc, #140]	@ (8005634 <xTaskResumeAll+0x12c>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d302      	bcc.n	80055b6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80055b0:	4b21      	ldr	r3, [pc, #132]	@ (8005638 <xTaskResumeAll+0x130>)
 80055b2:	2201      	movs	r2, #1
 80055b4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055b6:	4b1c      	ldr	r3, [pc, #112]	@ (8005628 <xTaskResumeAll+0x120>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1cb      	bne.n	8005556 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d001      	beq.n	80055c8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80055c4:	f000 fb58 	bl	8005c78 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80055c8:	4b1c      	ldr	r3, [pc, #112]	@ (800563c <xTaskResumeAll+0x134>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d010      	beq.n	80055f6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80055d4:	f000 f846 	bl	8005664 <xTaskIncrementTick>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d002      	beq.n	80055e4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80055de:	4b16      	ldr	r3, [pc, #88]	@ (8005638 <xTaskResumeAll+0x130>)
 80055e0:	2201      	movs	r2, #1
 80055e2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	3b01      	subs	r3, #1
 80055e8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1f1      	bne.n	80055d4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80055f0:	4b12      	ldr	r3, [pc, #72]	@ (800563c <xTaskResumeAll+0x134>)
 80055f2:	2200      	movs	r2, #0
 80055f4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80055f6:	4b10      	ldr	r3, [pc, #64]	@ (8005638 <xTaskResumeAll+0x130>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d009      	beq.n	8005612 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80055fe:	2301      	movs	r3, #1
 8005600:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005602:	4b0f      	ldr	r3, [pc, #60]	@ (8005640 <xTaskResumeAll+0x138>)
 8005604:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005608:	601a      	str	r2, [r3, #0]
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005612:	f001 f8f3 	bl	80067fc <vPortExitCritical>

	return xAlreadyYielded;
 8005616:	68bb      	ldr	r3, [r7, #8]
}
 8005618:	4618      	mov	r0, r3
 800561a:	3710      	adds	r7, #16
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	20001308 	.word	0x20001308
 8005624:	200012e0 	.word	0x200012e0
 8005628:	200012a0 	.word	0x200012a0
 800562c:	200012e8 	.word	0x200012e8
 8005630:	20000e10 	.word	0x20000e10
 8005634:	20000e0c 	.word	0x20000e0c
 8005638:	200012f4 	.word	0x200012f4
 800563c:	200012f0 	.word	0x200012f0
 8005640:	e000ed04 	.word	0xe000ed04

08005644 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800564a:	4b05      	ldr	r3, [pc, #20]	@ (8005660 <xTaskGetTickCount+0x1c>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005650:	687b      	ldr	r3, [r7, #4]
}
 8005652:	4618      	mov	r0, r3
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	200012e4 	.word	0x200012e4

08005664 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800566a:	2300      	movs	r3, #0
 800566c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800566e:	4b4f      	ldr	r3, [pc, #316]	@ (80057ac <xTaskIncrementTick+0x148>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	f040 8090 	bne.w	8005798 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005678:	4b4d      	ldr	r3, [pc, #308]	@ (80057b0 <xTaskIncrementTick+0x14c>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	3301      	adds	r3, #1
 800567e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005680:	4a4b      	ldr	r2, [pc, #300]	@ (80057b0 <xTaskIncrementTick+0x14c>)
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d121      	bne.n	80056d0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800568c:	4b49      	ldr	r3, [pc, #292]	@ (80057b4 <xTaskIncrementTick+0x150>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00b      	beq.n	80056ae <xTaskIncrementTick+0x4a>
	__asm volatile
 8005696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569a:	f383 8811 	msr	BASEPRI, r3
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	f3bf 8f4f 	dsb	sy
 80056a6:	603b      	str	r3, [r7, #0]
}
 80056a8:	bf00      	nop
 80056aa:	bf00      	nop
 80056ac:	e7fd      	b.n	80056aa <xTaskIncrementTick+0x46>
 80056ae:	4b41      	ldr	r3, [pc, #260]	@ (80057b4 <xTaskIncrementTick+0x150>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	60fb      	str	r3, [r7, #12]
 80056b4:	4b40      	ldr	r3, [pc, #256]	@ (80057b8 <xTaskIncrementTick+0x154>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a3e      	ldr	r2, [pc, #248]	@ (80057b4 <xTaskIncrementTick+0x150>)
 80056ba:	6013      	str	r3, [r2, #0]
 80056bc:	4a3e      	ldr	r2, [pc, #248]	@ (80057b8 <xTaskIncrementTick+0x154>)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6013      	str	r3, [r2, #0]
 80056c2:	4b3e      	ldr	r3, [pc, #248]	@ (80057bc <xTaskIncrementTick+0x158>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3301      	adds	r3, #1
 80056c8:	4a3c      	ldr	r2, [pc, #240]	@ (80057bc <xTaskIncrementTick+0x158>)
 80056ca:	6013      	str	r3, [r2, #0]
 80056cc:	f000 fad4 	bl	8005c78 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80056d0:	4b3b      	ldr	r3, [pc, #236]	@ (80057c0 <xTaskIncrementTick+0x15c>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	693a      	ldr	r2, [r7, #16]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d349      	bcc.n	800576e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056da:	4b36      	ldr	r3, [pc, #216]	@ (80057b4 <xTaskIncrementTick+0x150>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d104      	bne.n	80056ee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056e4:	4b36      	ldr	r3, [pc, #216]	@ (80057c0 <xTaskIncrementTick+0x15c>)
 80056e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80056ea:	601a      	str	r2, [r3, #0]
					break;
 80056ec:	e03f      	b.n	800576e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056ee:	4b31      	ldr	r3, [pc, #196]	@ (80057b4 <xTaskIncrementTick+0x150>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	429a      	cmp	r2, r3
 8005704:	d203      	bcs.n	800570e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005706:	4a2e      	ldr	r2, [pc, #184]	@ (80057c0 <xTaskIncrementTick+0x15c>)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800570c:	e02f      	b.n	800576e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	3304      	adds	r3, #4
 8005712:	4618      	mov	r0, r3
 8005714:	f7fe ff82 	bl	800461c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800571c:	2b00      	cmp	r3, #0
 800571e:	d004      	beq.n	800572a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	3318      	adds	r3, #24
 8005724:	4618      	mov	r0, r3
 8005726:	f7fe ff79 	bl	800461c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800572e:	4b25      	ldr	r3, [pc, #148]	@ (80057c4 <xTaskIncrementTick+0x160>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	429a      	cmp	r2, r3
 8005734:	d903      	bls.n	800573e <xTaskIncrementTick+0xda>
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800573a:	4a22      	ldr	r2, [pc, #136]	@ (80057c4 <xTaskIncrementTick+0x160>)
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005742:	4613      	mov	r3, r2
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	4413      	add	r3, r2
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	4a1f      	ldr	r2, [pc, #124]	@ (80057c8 <xTaskIncrementTick+0x164>)
 800574c:	441a      	add	r2, r3
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	3304      	adds	r3, #4
 8005752:	4619      	mov	r1, r3
 8005754:	4610      	mov	r0, r2
 8005756:	f7fe ff04 	bl	8004562 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800575e:	4b1b      	ldr	r3, [pc, #108]	@ (80057cc <xTaskIncrementTick+0x168>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005764:	429a      	cmp	r2, r3
 8005766:	d3b8      	bcc.n	80056da <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005768:	2301      	movs	r3, #1
 800576a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800576c:	e7b5      	b.n	80056da <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800576e:	4b17      	ldr	r3, [pc, #92]	@ (80057cc <xTaskIncrementTick+0x168>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005774:	4914      	ldr	r1, [pc, #80]	@ (80057c8 <xTaskIncrementTick+0x164>)
 8005776:	4613      	mov	r3, r2
 8005778:	009b      	lsls	r3, r3, #2
 800577a:	4413      	add	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	440b      	add	r3, r1
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d901      	bls.n	800578a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005786:	2301      	movs	r3, #1
 8005788:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800578a:	4b11      	ldr	r3, [pc, #68]	@ (80057d0 <xTaskIncrementTick+0x16c>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d007      	beq.n	80057a2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005792:	2301      	movs	r3, #1
 8005794:	617b      	str	r3, [r7, #20]
 8005796:	e004      	b.n	80057a2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005798:	4b0e      	ldr	r3, [pc, #56]	@ (80057d4 <xTaskIncrementTick+0x170>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3301      	adds	r3, #1
 800579e:	4a0d      	ldr	r2, [pc, #52]	@ (80057d4 <xTaskIncrementTick+0x170>)
 80057a0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80057a2:	697b      	ldr	r3, [r7, #20]
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3718      	adds	r7, #24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	20001308 	.word	0x20001308
 80057b0:	200012e4 	.word	0x200012e4
 80057b4:	20001298 	.word	0x20001298
 80057b8:	2000129c 	.word	0x2000129c
 80057bc:	200012f8 	.word	0x200012f8
 80057c0:	20001300 	.word	0x20001300
 80057c4:	200012e8 	.word	0x200012e8
 80057c8:	20000e10 	.word	0x20000e10
 80057cc:	20000e0c 	.word	0x20000e0c
 80057d0:	200012f4 	.word	0x200012f4
 80057d4:	200012f0 	.word	0x200012f0

080057d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80057de:	4b28      	ldr	r3, [pc, #160]	@ (8005880 <vTaskSwitchContext+0xa8>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80057e6:	4b27      	ldr	r3, [pc, #156]	@ (8005884 <vTaskSwitchContext+0xac>)
 80057e8:	2201      	movs	r2, #1
 80057ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80057ec:	e042      	b.n	8005874 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80057ee:	4b25      	ldr	r3, [pc, #148]	@ (8005884 <vTaskSwitchContext+0xac>)
 80057f0:	2200      	movs	r2, #0
 80057f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057f4:	4b24      	ldr	r3, [pc, #144]	@ (8005888 <vTaskSwitchContext+0xb0>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	60fb      	str	r3, [r7, #12]
 80057fa:	e011      	b.n	8005820 <vTaskSwitchContext+0x48>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d10b      	bne.n	800581a <vTaskSwitchContext+0x42>
	__asm volatile
 8005802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005806:	f383 8811 	msr	BASEPRI, r3
 800580a:	f3bf 8f6f 	isb	sy
 800580e:	f3bf 8f4f 	dsb	sy
 8005812:	607b      	str	r3, [r7, #4]
}
 8005814:	bf00      	nop
 8005816:	bf00      	nop
 8005818:	e7fd      	b.n	8005816 <vTaskSwitchContext+0x3e>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	3b01      	subs	r3, #1
 800581e:	60fb      	str	r3, [r7, #12]
 8005820:	491a      	ldr	r1, [pc, #104]	@ (800588c <vTaskSwitchContext+0xb4>)
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	4613      	mov	r3, r2
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	4413      	add	r3, r2
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	440b      	add	r3, r1
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d0e3      	beq.n	80057fc <vTaskSwitchContext+0x24>
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	4613      	mov	r3, r2
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	4413      	add	r3, r2
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	4a13      	ldr	r2, [pc, #76]	@ (800588c <vTaskSwitchContext+0xb4>)
 8005840:	4413      	add	r3, r2
 8005842:	60bb      	str	r3, [r7, #8]
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	685a      	ldr	r2, [r3, #4]
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	605a      	str	r2, [r3, #4]
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	685a      	ldr	r2, [r3, #4]
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	3308      	adds	r3, #8
 8005856:	429a      	cmp	r2, r3
 8005858:	d104      	bne.n	8005864 <vTaskSwitchContext+0x8c>
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	685a      	ldr	r2, [r3, #4]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	605a      	str	r2, [r3, #4]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	4a09      	ldr	r2, [pc, #36]	@ (8005890 <vTaskSwitchContext+0xb8>)
 800586c:	6013      	str	r3, [r2, #0]
 800586e:	4a06      	ldr	r2, [pc, #24]	@ (8005888 <vTaskSwitchContext+0xb0>)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6013      	str	r3, [r2, #0]
}
 8005874:	bf00      	nop
 8005876:	3714      	adds	r7, #20
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	20001308 	.word	0x20001308
 8005884:	200012f4 	.word	0x200012f4
 8005888:	200012e8 	.word	0x200012e8
 800588c:	20000e10 	.word	0x20000e10
 8005890:	20000e0c 	.word	0x20000e0c

08005894 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10b      	bne.n	80058bc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80058a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058a8:	f383 8811 	msr	BASEPRI, r3
 80058ac:	f3bf 8f6f 	isb	sy
 80058b0:	f3bf 8f4f 	dsb	sy
 80058b4:	60fb      	str	r3, [r7, #12]
}
 80058b6:	bf00      	nop
 80058b8:	bf00      	nop
 80058ba:	e7fd      	b.n	80058b8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058bc:	4b07      	ldr	r3, [pc, #28]	@ (80058dc <vTaskPlaceOnEventList+0x48>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	3318      	adds	r3, #24
 80058c2:	4619      	mov	r1, r3
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f7fe fe70 	bl	80045aa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80058ca:	2101      	movs	r1, #1
 80058cc:	6838      	ldr	r0, [r7, #0]
 80058ce:	f000 fa81 	bl	8005dd4 <prvAddCurrentTaskToDelayedList>
}
 80058d2:	bf00      	nop
 80058d4:	3710      	adds	r7, #16
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	20000e0c 	.word	0x20000e0c

080058e0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b086      	sub	sp, #24
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10b      	bne.n	800590a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80058f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058f6:	f383 8811 	msr	BASEPRI, r3
 80058fa:	f3bf 8f6f 	isb	sy
 80058fe:	f3bf 8f4f 	dsb	sy
 8005902:	617b      	str	r3, [r7, #20]
}
 8005904:	bf00      	nop
 8005906:	bf00      	nop
 8005908:	e7fd      	b.n	8005906 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800590a:	4b0a      	ldr	r3, [pc, #40]	@ (8005934 <vTaskPlaceOnEventListRestricted+0x54>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	3318      	adds	r3, #24
 8005910:	4619      	mov	r1, r3
 8005912:	68f8      	ldr	r0, [r7, #12]
 8005914:	f7fe fe25 	bl	8004562 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d002      	beq.n	8005924 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800591e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005922:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005924:	6879      	ldr	r1, [r7, #4]
 8005926:	68b8      	ldr	r0, [r7, #8]
 8005928:	f000 fa54 	bl	8005dd4 <prvAddCurrentTaskToDelayedList>
	}
 800592c:	bf00      	nop
 800592e:	3718      	adds	r7, #24
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	20000e0c 	.word	0x20000e0c

08005938 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	68db      	ldr	r3, [r3, #12]
 8005946:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10b      	bne.n	8005966 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800594e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005952:	f383 8811 	msr	BASEPRI, r3
 8005956:	f3bf 8f6f 	isb	sy
 800595a:	f3bf 8f4f 	dsb	sy
 800595e:	60fb      	str	r3, [r7, #12]
}
 8005960:	bf00      	nop
 8005962:	bf00      	nop
 8005964:	e7fd      	b.n	8005962 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	3318      	adds	r3, #24
 800596a:	4618      	mov	r0, r3
 800596c:	f7fe fe56 	bl	800461c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005970:	4b1d      	ldr	r3, [pc, #116]	@ (80059e8 <xTaskRemoveFromEventList+0xb0>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d11d      	bne.n	80059b4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	3304      	adds	r3, #4
 800597c:	4618      	mov	r0, r3
 800597e:	f7fe fe4d 	bl	800461c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005986:	4b19      	ldr	r3, [pc, #100]	@ (80059ec <xTaskRemoveFromEventList+0xb4>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	429a      	cmp	r2, r3
 800598c:	d903      	bls.n	8005996 <xTaskRemoveFromEventList+0x5e>
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005992:	4a16      	ldr	r2, [pc, #88]	@ (80059ec <xTaskRemoveFromEventList+0xb4>)
 8005994:	6013      	str	r3, [r2, #0]
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800599a:	4613      	mov	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	4413      	add	r3, r2
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	4a13      	ldr	r2, [pc, #76]	@ (80059f0 <xTaskRemoveFromEventList+0xb8>)
 80059a4:	441a      	add	r2, r3
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	3304      	adds	r3, #4
 80059aa:	4619      	mov	r1, r3
 80059ac:	4610      	mov	r0, r2
 80059ae:	f7fe fdd8 	bl	8004562 <vListInsertEnd>
 80059b2:	e005      	b.n	80059c0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	3318      	adds	r3, #24
 80059b8:	4619      	mov	r1, r3
 80059ba:	480e      	ldr	r0, [pc, #56]	@ (80059f4 <xTaskRemoveFromEventList+0xbc>)
 80059bc:	f7fe fdd1 	bl	8004562 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059c4:	4b0c      	ldr	r3, [pc, #48]	@ (80059f8 <xTaskRemoveFromEventList+0xc0>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d905      	bls.n	80059da <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80059ce:	2301      	movs	r3, #1
 80059d0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80059d2:	4b0a      	ldr	r3, [pc, #40]	@ (80059fc <xTaskRemoveFromEventList+0xc4>)
 80059d4:	2201      	movs	r2, #1
 80059d6:	601a      	str	r2, [r3, #0]
 80059d8:	e001      	b.n	80059de <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80059da:	2300      	movs	r3, #0
 80059dc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80059de:	697b      	ldr	r3, [r7, #20]
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3718      	adds	r7, #24
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	20001308 	.word	0x20001308
 80059ec:	200012e8 	.word	0x200012e8
 80059f0:	20000e10 	.word	0x20000e10
 80059f4:	200012a0 	.word	0x200012a0
 80059f8:	20000e0c 	.word	0x20000e0c
 80059fc:	200012f4 	.word	0x200012f4

08005a00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a08:	4b06      	ldr	r3, [pc, #24]	@ (8005a24 <vTaskInternalSetTimeOutState+0x24>)
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a10:	4b05      	ldr	r3, [pc, #20]	@ (8005a28 <vTaskInternalSetTimeOutState+0x28>)
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	605a      	str	r2, [r3, #4]
}
 8005a18:	bf00      	nop
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr
 8005a24:	200012f8 	.word	0x200012f8
 8005a28:	200012e4 	.word	0x200012e4

08005a2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b088      	sub	sp, #32
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10b      	bne.n	8005a54 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a40:	f383 8811 	msr	BASEPRI, r3
 8005a44:	f3bf 8f6f 	isb	sy
 8005a48:	f3bf 8f4f 	dsb	sy
 8005a4c:	613b      	str	r3, [r7, #16]
}
 8005a4e:	bf00      	nop
 8005a50:	bf00      	nop
 8005a52:	e7fd      	b.n	8005a50 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d10b      	bne.n	8005a72 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a5e:	f383 8811 	msr	BASEPRI, r3
 8005a62:	f3bf 8f6f 	isb	sy
 8005a66:	f3bf 8f4f 	dsb	sy
 8005a6a:	60fb      	str	r3, [r7, #12]
}
 8005a6c:	bf00      	nop
 8005a6e:	bf00      	nop
 8005a70:	e7fd      	b.n	8005a6e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005a72:	f000 fe91 	bl	8006798 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005a76:	4b1d      	ldr	r3, [pc, #116]	@ (8005aec <xTaskCheckForTimeOut+0xc0>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	69ba      	ldr	r2, [r7, #24]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a8e:	d102      	bne.n	8005a96 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005a90:	2300      	movs	r3, #0
 8005a92:	61fb      	str	r3, [r7, #28]
 8005a94:	e023      	b.n	8005ade <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	4b15      	ldr	r3, [pc, #84]	@ (8005af0 <xTaskCheckForTimeOut+0xc4>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d007      	beq.n	8005ab2 <xTaskCheckForTimeOut+0x86>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	69ba      	ldr	r2, [r7, #24]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d302      	bcc.n	8005ab2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005aac:	2301      	movs	r3, #1
 8005aae:	61fb      	str	r3, [r7, #28]
 8005ab0:	e015      	b.n	8005ade <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	697a      	ldr	r2, [r7, #20]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d20b      	bcs.n	8005ad4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	1ad2      	subs	r2, r2, r3
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f7ff ff99 	bl	8005a00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	61fb      	str	r3, [r7, #28]
 8005ad2:	e004      	b.n	8005ade <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005ada:	2301      	movs	r3, #1
 8005adc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005ade:	f000 fe8d 	bl	80067fc <vPortExitCritical>

	return xReturn;
 8005ae2:	69fb      	ldr	r3, [r7, #28]
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3720      	adds	r7, #32
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	200012e4 	.word	0x200012e4
 8005af0:	200012f8 	.word	0x200012f8

08005af4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005af4:	b480      	push	{r7}
 8005af6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005af8:	4b03      	ldr	r3, [pc, #12]	@ (8005b08 <vTaskMissedYield+0x14>)
 8005afa:	2201      	movs	r2, #1
 8005afc:	601a      	str	r2, [r3, #0]
}
 8005afe:	bf00      	nop
 8005b00:	46bd      	mov	sp, r7
 8005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b06:	4770      	bx	lr
 8005b08:	200012f4 	.word	0x200012f4

08005b0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b082      	sub	sp, #8
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b14:	f000 f852 	bl	8005bbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b18:	4b06      	ldr	r3, [pc, #24]	@ (8005b34 <prvIdleTask+0x28>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d9f9      	bls.n	8005b14 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b20:	4b05      	ldr	r3, [pc, #20]	@ (8005b38 <prvIdleTask+0x2c>)
 8005b22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b26:	601a      	str	r2, [r3, #0]
 8005b28:	f3bf 8f4f 	dsb	sy
 8005b2c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b30:	e7f0      	b.n	8005b14 <prvIdleTask+0x8>
 8005b32:	bf00      	nop
 8005b34:	20000e10 	.word	0x20000e10
 8005b38:	e000ed04 	.word	0xe000ed04

08005b3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b42:	2300      	movs	r3, #0
 8005b44:	607b      	str	r3, [r7, #4]
 8005b46:	e00c      	b.n	8005b62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	4613      	mov	r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	4413      	add	r3, r2
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	4a12      	ldr	r2, [pc, #72]	@ (8005b9c <prvInitialiseTaskLists+0x60>)
 8005b54:	4413      	add	r3, r2
 8005b56:	4618      	mov	r0, r3
 8005b58:	f7fe fcd6 	bl	8004508 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	3301      	adds	r3, #1
 8005b60:	607b      	str	r3, [r7, #4]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2b37      	cmp	r3, #55	@ 0x37
 8005b66:	d9ef      	bls.n	8005b48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b68:	480d      	ldr	r0, [pc, #52]	@ (8005ba0 <prvInitialiseTaskLists+0x64>)
 8005b6a:	f7fe fccd 	bl	8004508 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b6e:	480d      	ldr	r0, [pc, #52]	@ (8005ba4 <prvInitialiseTaskLists+0x68>)
 8005b70:	f7fe fcca 	bl	8004508 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b74:	480c      	ldr	r0, [pc, #48]	@ (8005ba8 <prvInitialiseTaskLists+0x6c>)
 8005b76:	f7fe fcc7 	bl	8004508 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b7a:	480c      	ldr	r0, [pc, #48]	@ (8005bac <prvInitialiseTaskLists+0x70>)
 8005b7c:	f7fe fcc4 	bl	8004508 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005b80:	480b      	ldr	r0, [pc, #44]	@ (8005bb0 <prvInitialiseTaskLists+0x74>)
 8005b82:	f7fe fcc1 	bl	8004508 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b86:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb4 <prvInitialiseTaskLists+0x78>)
 8005b88:	4a05      	ldr	r2, [pc, #20]	@ (8005ba0 <prvInitialiseTaskLists+0x64>)
 8005b8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005bb8 <prvInitialiseTaskLists+0x7c>)
 8005b8e:	4a05      	ldr	r2, [pc, #20]	@ (8005ba4 <prvInitialiseTaskLists+0x68>)
 8005b90:	601a      	str	r2, [r3, #0]
}
 8005b92:	bf00      	nop
 8005b94:	3708      	adds	r7, #8
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	20000e10 	.word	0x20000e10
 8005ba0:	20001270 	.word	0x20001270
 8005ba4:	20001284 	.word	0x20001284
 8005ba8:	200012a0 	.word	0x200012a0
 8005bac:	200012b4 	.word	0x200012b4
 8005bb0:	200012cc 	.word	0x200012cc
 8005bb4:	20001298 	.word	0x20001298
 8005bb8:	2000129c 	.word	0x2000129c

08005bbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bc2:	e019      	b.n	8005bf8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005bc4:	f000 fde8 	bl	8006798 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bc8:	4b10      	ldr	r3, [pc, #64]	@ (8005c0c <prvCheckTasksWaitingTermination+0x50>)
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	3304      	adds	r3, #4
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f7fe fd21 	bl	800461c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005bda:	4b0d      	ldr	r3, [pc, #52]	@ (8005c10 <prvCheckTasksWaitingTermination+0x54>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	3b01      	subs	r3, #1
 8005be0:	4a0b      	ldr	r2, [pc, #44]	@ (8005c10 <prvCheckTasksWaitingTermination+0x54>)
 8005be2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005be4:	4b0b      	ldr	r3, [pc, #44]	@ (8005c14 <prvCheckTasksWaitingTermination+0x58>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	3b01      	subs	r3, #1
 8005bea:	4a0a      	ldr	r2, [pc, #40]	@ (8005c14 <prvCheckTasksWaitingTermination+0x58>)
 8005bec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005bee:	f000 fe05 	bl	80067fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 f810 	bl	8005c18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bf8:	4b06      	ldr	r3, [pc, #24]	@ (8005c14 <prvCheckTasksWaitingTermination+0x58>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d1e1      	bne.n	8005bc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005c00:	bf00      	nop
 8005c02:	bf00      	nop
 8005c04:	3708      	adds	r7, #8
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
 8005c0a:	bf00      	nop
 8005c0c:	200012b4 	.word	0x200012b4
 8005c10:	200012e0 	.word	0x200012e0
 8005c14:	200012c8 	.word	0x200012c8

08005c18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d108      	bne.n	8005c3c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f000 ffa2 	bl	8006b78 <vPortFree>
				vPortFree( pxTCB );
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 ff9f 	bl	8006b78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c3a:	e019      	b.n	8005c70 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d103      	bne.n	8005c4e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 ff96 	bl	8006b78 <vPortFree>
	}
 8005c4c:	e010      	b.n	8005c70 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005c54:	2b02      	cmp	r3, #2
 8005c56:	d00b      	beq.n	8005c70 <prvDeleteTCB+0x58>
	__asm volatile
 8005c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c5c:	f383 8811 	msr	BASEPRI, r3
 8005c60:	f3bf 8f6f 	isb	sy
 8005c64:	f3bf 8f4f 	dsb	sy
 8005c68:	60fb      	str	r3, [r7, #12]
}
 8005c6a:	bf00      	nop
 8005c6c:	bf00      	nop
 8005c6e:	e7fd      	b.n	8005c6c <prvDeleteTCB+0x54>
	}
 8005c70:	bf00      	nop
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8005cb0 <prvResetNextTaskUnblockTime+0x38>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d104      	bne.n	8005c92 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c88:	4b0a      	ldr	r3, [pc, #40]	@ (8005cb4 <prvResetNextTaskUnblockTime+0x3c>)
 8005c8a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c8e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005c90:	e008      	b.n	8005ca4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c92:	4b07      	ldr	r3, [pc, #28]	@ (8005cb0 <prvResetNextTaskUnblockTime+0x38>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	4a04      	ldr	r2, [pc, #16]	@ (8005cb4 <prvResetNextTaskUnblockTime+0x3c>)
 8005ca2:	6013      	str	r3, [r2, #0]
}
 8005ca4:	bf00      	nop
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr
 8005cb0:	20001298 	.word	0x20001298
 8005cb4:	20001300 	.word	0x20001300

08005cb8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8005cec <xTaskGetSchedulerState+0x34>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d102      	bne.n	8005ccc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	607b      	str	r3, [r7, #4]
 8005cca:	e008      	b.n	8005cde <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ccc:	4b08      	ldr	r3, [pc, #32]	@ (8005cf0 <xTaskGetSchedulerState+0x38>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d102      	bne.n	8005cda <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005cd4:	2302      	movs	r3, #2
 8005cd6:	607b      	str	r3, [r7, #4]
 8005cd8:	e001      	b.n	8005cde <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005cde:	687b      	ldr	r3, [r7, #4]
	}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr
 8005cec:	200012ec 	.word	0x200012ec
 8005cf0:	20001308 	.word	0x20001308

08005cf4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b086      	sub	sp, #24
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d00:	2300      	movs	r3, #0
 8005d02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d058      	beq.n	8005dbc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d0a:	4b2f      	ldr	r3, [pc, #188]	@ (8005dc8 <xTaskPriorityDisinherit+0xd4>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d00b      	beq.n	8005d2c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d18:	f383 8811 	msr	BASEPRI, r3
 8005d1c:	f3bf 8f6f 	isb	sy
 8005d20:	f3bf 8f4f 	dsb	sy
 8005d24:	60fb      	str	r3, [r7, #12]
}
 8005d26:	bf00      	nop
 8005d28:	bf00      	nop
 8005d2a:	e7fd      	b.n	8005d28 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10b      	bne.n	8005d4c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d38:	f383 8811 	msr	BASEPRI, r3
 8005d3c:	f3bf 8f6f 	isb	sy
 8005d40:	f3bf 8f4f 	dsb	sy
 8005d44:	60bb      	str	r3, [r7, #8]
}
 8005d46:	bf00      	nop
 8005d48:	bf00      	nop
 8005d4a:	e7fd      	b.n	8005d48 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d50:	1e5a      	subs	r2, r3, #1
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d02c      	beq.n	8005dbc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d128      	bne.n	8005dbc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	3304      	adds	r3, #4
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7fe fc54 	bl	800461c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d80:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d8c:	4b0f      	ldr	r3, [pc, #60]	@ (8005dcc <xTaskPriorityDisinherit+0xd8>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d903      	bls.n	8005d9c <xTaskPriorityDisinherit+0xa8>
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d98:	4a0c      	ldr	r2, [pc, #48]	@ (8005dcc <xTaskPriorityDisinherit+0xd8>)
 8005d9a:	6013      	str	r3, [r2, #0]
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005da0:	4613      	mov	r3, r2
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	4413      	add	r3, r2
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	4a09      	ldr	r2, [pc, #36]	@ (8005dd0 <xTaskPriorityDisinherit+0xdc>)
 8005daa:	441a      	add	r2, r3
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	3304      	adds	r3, #4
 8005db0:	4619      	mov	r1, r3
 8005db2:	4610      	mov	r0, r2
 8005db4:	f7fe fbd5 	bl	8004562 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005db8:	2301      	movs	r3, #1
 8005dba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005dbc:	697b      	ldr	r3, [r7, #20]
	}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3718      	adds	r7, #24
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	20000e0c 	.word	0x20000e0c
 8005dcc:	200012e8 	.word	0x200012e8
 8005dd0:	20000e10 	.word	0x20000e10

08005dd4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005dde:	4b21      	ldr	r3, [pc, #132]	@ (8005e64 <prvAddCurrentTaskToDelayedList+0x90>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005de4:	4b20      	ldr	r3, [pc, #128]	@ (8005e68 <prvAddCurrentTaskToDelayedList+0x94>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	3304      	adds	r3, #4
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7fe fc16 	bl	800461c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005df6:	d10a      	bne.n	8005e0e <prvAddCurrentTaskToDelayedList+0x3a>
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d007      	beq.n	8005e0e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8005e68 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	3304      	adds	r3, #4
 8005e04:	4619      	mov	r1, r3
 8005e06:	4819      	ldr	r0, [pc, #100]	@ (8005e6c <prvAddCurrentTaskToDelayedList+0x98>)
 8005e08:	f7fe fbab 	bl	8004562 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005e0c:	e026      	b.n	8005e5c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4413      	add	r3, r2
 8005e14:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e16:	4b14      	ldr	r3, [pc, #80]	@ (8005e68 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e1e:	68ba      	ldr	r2, [r7, #8]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d209      	bcs.n	8005e3a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e26:	4b12      	ldr	r3, [pc, #72]	@ (8005e70 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8005e68 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	3304      	adds	r3, #4
 8005e30:	4619      	mov	r1, r3
 8005e32:	4610      	mov	r0, r2
 8005e34:	f7fe fbb9 	bl	80045aa <vListInsert>
}
 8005e38:	e010      	b.n	8005e5c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8005e74 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8005e68 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	3304      	adds	r3, #4
 8005e44:	4619      	mov	r1, r3
 8005e46:	4610      	mov	r0, r2
 8005e48:	f7fe fbaf 	bl	80045aa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d202      	bcs.n	8005e5c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e56:	4a08      	ldr	r2, [pc, #32]	@ (8005e78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	6013      	str	r3, [r2, #0]
}
 8005e5c:	bf00      	nop
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	200012e4 	.word	0x200012e4
 8005e68:	20000e0c 	.word	0x20000e0c
 8005e6c:	200012cc 	.word	0x200012cc
 8005e70:	2000129c 	.word	0x2000129c
 8005e74:	20001298 	.word	0x20001298
 8005e78:	20001300 	.word	0x20001300

08005e7c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b08a      	sub	sp, #40	@ 0x28
 8005e80:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005e82:	2300      	movs	r3, #0
 8005e84:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005e86:	f000 fb13 	bl	80064b0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8005f00 <xTimerCreateTimerTask+0x84>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d021      	beq.n	8005ed6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005e92:	2300      	movs	r3, #0
 8005e94:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005e96:	2300      	movs	r3, #0
 8005e98:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005e9a:	1d3a      	adds	r2, r7, #4
 8005e9c:	f107 0108 	add.w	r1, r7, #8
 8005ea0:	f107 030c 	add.w	r3, r7, #12
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7fe fb15 	bl	80044d4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005eaa:	6879      	ldr	r1, [r7, #4]
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	68fa      	ldr	r2, [r7, #12]
 8005eb0:	9202      	str	r2, [sp, #8]
 8005eb2:	9301      	str	r3, [sp, #4]
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	9300      	str	r3, [sp, #0]
 8005eb8:	2300      	movs	r3, #0
 8005eba:	460a      	mov	r2, r1
 8005ebc:	4911      	ldr	r1, [pc, #68]	@ (8005f04 <xTimerCreateTimerTask+0x88>)
 8005ebe:	4812      	ldr	r0, [pc, #72]	@ (8005f08 <xTimerCreateTimerTask+0x8c>)
 8005ec0:	f7ff f8d0 	bl	8005064 <xTaskCreateStatic>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	4a11      	ldr	r2, [pc, #68]	@ (8005f0c <xTimerCreateTimerTask+0x90>)
 8005ec8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005eca:	4b10      	ldr	r3, [pc, #64]	@ (8005f0c <xTimerCreateTimerTask+0x90>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d001      	beq.n	8005ed6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d10b      	bne.n	8005ef4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee0:	f383 8811 	msr	BASEPRI, r3
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	f3bf 8f4f 	dsb	sy
 8005eec:	613b      	str	r3, [r7, #16]
}
 8005eee:	bf00      	nop
 8005ef0:	bf00      	nop
 8005ef2:	e7fd      	b.n	8005ef0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005ef4:	697b      	ldr	r3, [r7, #20]
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3718      	adds	r7, #24
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	bf00      	nop
 8005f00:	2000133c 	.word	0x2000133c
 8005f04:	08007810 	.word	0x08007810
 8005f08:	08006049 	.word	0x08006049
 8005f0c:	20001340 	.word	0x20001340

08005f10 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b08a      	sub	sp, #40	@ 0x28
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]
 8005f1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d10b      	bne.n	8005f40 <xTimerGenericCommand+0x30>
	__asm volatile
 8005f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2c:	f383 8811 	msr	BASEPRI, r3
 8005f30:	f3bf 8f6f 	isb	sy
 8005f34:	f3bf 8f4f 	dsb	sy
 8005f38:	623b      	str	r3, [r7, #32]
}
 8005f3a:	bf00      	nop
 8005f3c:	bf00      	nop
 8005f3e:	e7fd      	b.n	8005f3c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f40:	4b19      	ldr	r3, [pc, #100]	@ (8005fa8 <xTimerGenericCommand+0x98>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d02a      	beq.n	8005f9e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	2b05      	cmp	r3, #5
 8005f58:	dc18      	bgt.n	8005f8c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f5a:	f7ff fead 	bl	8005cb8 <xTaskGetSchedulerState>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d109      	bne.n	8005f78 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005f64:	4b10      	ldr	r3, [pc, #64]	@ (8005fa8 <xTimerGenericCommand+0x98>)
 8005f66:	6818      	ldr	r0, [r3, #0]
 8005f68:	f107 0110 	add.w	r1, r7, #16
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f70:	f7fe fc88 	bl	8004884 <xQueueGenericSend>
 8005f74:	6278      	str	r0, [r7, #36]	@ 0x24
 8005f76:	e012      	b.n	8005f9e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005f78:	4b0b      	ldr	r3, [pc, #44]	@ (8005fa8 <xTimerGenericCommand+0x98>)
 8005f7a:	6818      	ldr	r0, [r3, #0]
 8005f7c:	f107 0110 	add.w	r1, r7, #16
 8005f80:	2300      	movs	r3, #0
 8005f82:	2200      	movs	r2, #0
 8005f84:	f7fe fc7e 	bl	8004884 <xQueueGenericSend>
 8005f88:	6278      	str	r0, [r7, #36]	@ 0x24
 8005f8a:	e008      	b.n	8005f9e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005f8c:	4b06      	ldr	r3, [pc, #24]	@ (8005fa8 <xTimerGenericCommand+0x98>)
 8005f8e:	6818      	ldr	r0, [r3, #0]
 8005f90:	f107 0110 	add.w	r1, r7, #16
 8005f94:	2300      	movs	r3, #0
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	f7fe fd76 	bl	8004a88 <xQueueGenericSendFromISR>
 8005f9c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3728      	adds	r7, #40	@ 0x28
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	2000133c 	.word	0x2000133c

08005fac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b088      	sub	sp, #32
 8005fb0:	af02      	add	r7, sp, #8
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fb6:	4b23      	ldr	r3, [pc, #140]	@ (8006044 <prvProcessExpiredTimer+0x98>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	3304      	adds	r3, #4
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7fe fb29 	bl	800461c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fd0:	f003 0304 	and.w	r3, r3, #4
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d023      	beq.n	8006020 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	699a      	ldr	r2, [r3, #24]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	18d1      	adds	r1, r2, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	683a      	ldr	r2, [r7, #0]
 8005fe4:	6978      	ldr	r0, [r7, #20]
 8005fe6:	f000 f8d5 	bl	8006194 <prvInsertTimerInActiveList>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d020      	beq.n	8006032 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	9300      	str	r3, [sp, #0]
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	2100      	movs	r1, #0
 8005ffa:	6978      	ldr	r0, [r7, #20]
 8005ffc:	f7ff ff88 	bl	8005f10 <xTimerGenericCommand>
 8006000:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d114      	bne.n	8006032 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800600c:	f383 8811 	msr	BASEPRI, r3
 8006010:	f3bf 8f6f 	isb	sy
 8006014:	f3bf 8f4f 	dsb	sy
 8006018:	60fb      	str	r3, [r7, #12]
}
 800601a:	bf00      	nop
 800601c:	bf00      	nop
 800601e:	e7fd      	b.n	800601c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006026:	f023 0301 	bic.w	r3, r3, #1
 800602a:	b2da      	uxtb	r2, r3
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	6978      	ldr	r0, [r7, #20]
 8006038:	4798      	blx	r3
}
 800603a:	bf00      	nop
 800603c:	3718      	adds	r7, #24
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	20001334 	.word	0x20001334

08006048 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006050:	f107 0308 	add.w	r3, r7, #8
 8006054:	4618      	mov	r0, r3
 8006056:	f000 f859 	bl	800610c <prvGetNextExpireTime>
 800605a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	4619      	mov	r1, r3
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	f000 f805 	bl	8006070 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006066:	f000 f8d7 	bl	8006218 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800606a:	bf00      	nop
 800606c:	e7f0      	b.n	8006050 <prvTimerTask+0x8>
	...

08006070 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800607a:	f7ff fa37 	bl	80054ec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800607e:	f107 0308 	add.w	r3, r7, #8
 8006082:	4618      	mov	r0, r3
 8006084:	f000 f866 	bl	8006154 <prvSampleTimeNow>
 8006088:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d130      	bne.n	80060f2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d10a      	bne.n	80060ac <prvProcessTimerOrBlockTask+0x3c>
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	429a      	cmp	r2, r3
 800609c:	d806      	bhi.n	80060ac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800609e:	f7ff fa33 	bl	8005508 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80060a2:	68f9      	ldr	r1, [r7, #12]
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f7ff ff81 	bl	8005fac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80060aa:	e024      	b.n	80060f6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d008      	beq.n	80060c4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80060b2:	4b13      	ldr	r3, [pc, #76]	@ (8006100 <prvProcessTimerOrBlockTask+0x90>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d101      	bne.n	80060c0 <prvProcessTimerOrBlockTask+0x50>
 80060bc:	2301      	movs	r3, #1
 80060be:	e000      	b.n	80060c2 <prvProcessTimerOrBlockTask+0x52>
 80060c0:	2300      	movs	r3, #0
 80060c2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80060c4:	4b0f      	ldr	r3, [pc, #60]	@ (8006104 <prvProcessTimerOrBlockTask+0x94>)
 80060c6:	6818      	ldr	r0, [r3, #0]
 80060c8:	687a      	ldr	r2, [r7, #4]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	1ad3      	subs	r3, r2, r3
 80060ce:	683a      	ldr	r2, [r7, #0]
 80060d0:	4619      	mov	r1, r3
 80060d2:	f7fe ff93 	bl	8004ffc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80060d6:	f7ff fa17 	bl	8005508 <xTaskResumeAll>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d10a      	bne.n	80060f6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80060e0:	4b09      	ldr	r3, [pc, #36]	@ (8006108 <prvProcessTimerOrBlockTask+0x98>)
 80060e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060e6:	601a      	str	r2, [r3, #0]
 80060e8:	f3bf 8f4f 	dsb	sy
 80060ec:	f3bf 8f6f 	isb	sy
}
 80060f0:	e001      	b.n	80060f6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80060f2:	f7ff fa09 	bl	8005508 <xTaskResumeAll>
}
 80060f6:	bf00      	nop
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	20001338 	.word	0x20001338
 8006104:	2000133c 	.word	0x2000133c
 8006108:	e000ed04 	.word	0xe000ed04

0800610c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800610c:	b480      	push	{r7}
 800610e:	b085      	sub	sp, #20
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006114:	4b0e      	ldr	r3, [pc, #56]	@ (8006150 <prvGetNextExpireTime+0x44>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <prvGetNextExpireTime+0x16>
 800611e:	2201      	movs	r2, #1
 8006120:	e000      	b.n	8006124 <prvGetNextExpireTime+0x18>
 8006122:	2200      	movs	r2, #0
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d105      	bne.n	800613c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006130:	4b07      	ldr	r3, [pc, #28]	@ (8006150 <prvGetNextExpireTime+0x44>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	60fb      	str	r3, [r7, #12]
 800613a:	e001      	b.n	8006140 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800613c:	2300      	movs	r3, #0
 800613e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006140:	68fb      	ldr	r3, [r7, #12]
}
 8006142:	4618      	mov	r0, r3
 8006144:	3714      	adds	r7, #20
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	20001334 	.word	0x20001334

08006154 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800615c:	f7ff fa72 	bl	8005644 <xTaskGetTickCount>
 8006160:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006162:	4b0b      	ldr	r3, [pc, #44]	@ (8006190 <prvSampleTimeNow+0x3c>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	429a      	cmp	r2, r3
 800616a:	d205      	bcs.n	8006178 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800616c:	f000 f93a 	bl	80063e4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	601a      	str	r2, [r3, #0]
 8006176:	e002      	b.n	800617e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800617e:	4a04      	ldr	r2, [pc, #16]	@ (8006190 <prvSampleTimeNow+0x3c>)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006184:	68fb      	ldr	r3, [r7, #12]
}
 8006186:	4618      	mov	r0, r3
 8006188:	3710      	adds	r7, #16
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	bf00      	nop
 8006190:	20001344 	.word	0x20001344

08006194 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b086      	sub	sp, #24
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
 80061a0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80061a2:	2300      	movs	r3, #0
 80061a4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	68ba      	ldr	r2, [r7, #8]
 80061aa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80061b2:	68ba      	ldr	r2, [r7, #8]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d812      	bhi.n	80061e0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	1ad2      	subs	r2, r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d302      	bcc.n	80061ce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80061c8:	2301      	movs	r3, #1
 80061ca:	617b      	str	r3, [r7, #20]
 80061cc:	e01b      	b.n	8006206 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80061ce:	4b10      	ldr	r3, [pc, #64]	@ (8006210 <prvInsertTimerInActiveList+0x7c>)
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	3304      	adds	r3, #4
 80061d6:	4619      	mov	r1, r3
 80061d8:	4610      	mov	r0, r2
 80061da:	f7fe f9e6 	bl	80045aa <vListInsert>
 80061de:	e012      	b.n	8006206 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d206      	bcs.n	80061f6 <prvInsertTimerInActiveList+0x62>
 80061e8:	68ba      	ldr	r2, [r7, #8]
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d302      	bcc.n	80061f6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80061f0:	2301      	movs	r3, #1
 80061f2:	617b      	str	r3, [r7, #20]
 80061f4:	e007      	b.n	8006206 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80061f6:	4b07      	ldr	r3, [pc, #28]	@ (8006214 <prvInsertTimerInActiveList+0x80>)
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	3304      	adds	r3, #4
 80061fe:	4619      	mov	r1, r3
 8006200:	4610      	mov	r0, r2
 8006202:	f7fe f9d2 	bl	80045aa <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006206:	697b      	ldr	r3, [r7, #20]
}
 8006208:	4618      	mov	r0, r3
 800620a:	3718      	adds	r7, #24
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}
 8006210:	20001338 	.word	0x20001338
 8006214:	20001334 	.word	0x20001334

08006218 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b08e      	sub	sp, #56	@ 0x38
 800621c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800621e:	e0ce      	b.n	80063be <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2b00      	cmp	r3, #0
 8006224:	da19      	bge.n	800625a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006226:	1d3b      	adds	r3, r7, #4
 8006228:	3304      	adds	r3, #4
 800622a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800622c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800622e:	2b00      	cmp	r3, #0
 8006230:	d10b      	bne.n	800624a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006236:	f383 8811 	msr	BASEPRI, r3
 800623a:	f3bf 8f6f 	isb	sy
 800623e:	f3bf 8f4f 	dsb	sy
 8006242:	61fb      	str	r3, [r7, #28]
}
 8006244:	bf00      	nop
 8006246:	bf00      	nop
 8006248:	e7fd      	b.n	8006246 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800624a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006250:	6850      	ldr	r0, [r2, #4]
 8006252:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006254:	6892      	ldr	r2, [r2, #8]
 8006256:	4611      	mov	r1, r2
 8006258:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2b00      	cmp	r3, #0
 800625e:	f2c0 80ae 	blt.w	80063be <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006268:	695b      	ldr	r3, [r3, #20]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d004      	beq.n	8006278 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800626e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006270:	3304      	adds	r3, #4
 8006272:	4618      	mov	r0, r3
 8006274:	f7fe f9d2 	bl	800461c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006278:	463b      	mov	r3, r7
 800627a:	4618      	mov	r0, r3
 800627c:	f7ff ff6a 	bl	8006154 <prvSampleTimeNow>
 8006280:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2b09      	cmp	r3, #9
 8006286:	f200 8097 	bhi.w	80063b8 <prvProcessReceivedCommands+0x1a0>
 800628a:	a201      	add	r2, pc, #4	@ (adr r2, 8006290 <prvProcessReceivedCommands+0x78>)
 800628c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006290:	080062b9 	.word	0x080062b9
 8006294:	080062b9 	.word	0x080062b9
 8006298:	080062b9 	.word	0x080062b9
 800629c:	0800632f 	.word	0x0800632f
 80062a0:	08006343 	.word	0x08006343
 80062a4:	0800638f 	.word	0x0800638f
 80062a8:	080062b9 	.word	0x080062b9
 80062ac:	080062b9 	.word	0x080062b9
 80062b0:	0800632f 	.word	0x0800632f
 80062b4:	08006343 	.word	0x08006343
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80062b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80062be:	f043 0301 	orr.w	r3, r3, #1
 80062c2:	b2da      	uxtb	r2, r3
 80062c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ce:	699b      	ldr	r3, [r3, #24]
 80062d0:	18d1      	adds	r1, r2, r3
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062d8:	f7ff ff5c 	bl	8006194 <prvInsertTimerInActiveList>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d06c      	beq.n	80063bc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062e8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80062f0:	f003 0304 	and.w	r3, r3, #4
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d061      	beq.n	80063bc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	441a      	add	r2, r3
 8006300:	2300      	movs	r3, #0
 8006302:	9300      	str	r3, [sp, #0]
 8006304:	2300      	movs	r3, #0
 8006306:	2100      	movs	r1, #0
 8006308:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800630a:	f7ff fe01 	bl	8005f10 <xTimerGenericCommand>
 800630e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006310:	6a3b      	ldr	r3, [r7, #32]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d152      	bne.n	80063bc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800631a:	f383 8811 	msr	BASEPRI, r3
 800631e:	f3bf 8f6f 	isb	sy
 8006322:	f3bf 8f4f 	dsb	sy
 8006326:	61bb      	str	r3, [r7, #24]
}
 8006328:	bf00      	nop
 800632a:	bf00      	nop
 800632c:	e7fd      	b.n	800632a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800632e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006330:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006334:	f023 0301 	bic.w	r3, r3, #1
 8006338:	b2da      	uxtb	r2, r3
 800633a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800633c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006340:	e03d      	b.n	80063be <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006344:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006348:	f043 0301 	orr.w	r3, r3, #1
 800634c:	b2da      	uxtb	r2, r3
 800634e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006350:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006354:	68ba      	ldr	r2, [r7, #8]
 8006356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006358:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800635a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d10b      	bne.n	800637a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006366:	f383 8811 	msr	BASEPRI, r3
 800636a:	f3bf 8f6f 	isb	sy
 800636e:	f3bf 8f4f 	dsb	sy
 8006372:	617b      	str	r3, [r7, #20]
}
 8006374:	bf00      	nop
 8006376:	bf00      	nop
 8006378:	e7fd      	b.n	8006376 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800637a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800637c:	699a      	ldr	r2, [r3, #24]
 800637e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006380:	18d1      	adds	r1, r2, r3
 8006382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006384:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006386:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006388:	f7ff ff04 	bl	8006194 <prvInsertTimerInActiveList>
					break;
 800638c:	e017      	b.n	80063be <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800638e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006390:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006394:	f003 0302 	and.w	r3, r3, #2
 8006398:	2b00      	cmp	r3, #0
 800639a:	d103      	bne.n	80063a4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800639c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800639e:	f000 fbeb 	bl	8006b78 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80063a2:	e00c      	b.n	80063be <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063aa:	f023 0301 	bic.w	r3, r3, #1
 80063ae:	b2da      	uxtb	r2, r3
 80063b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80063b6:	e002      	b.n	80063be <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80063b8:	bf00      	nop
 80063ba:	e000      	b.n	80063be <prvProcessReceivedCommands+0x1a6>
					break;
 80063bc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063be:	4b08      	ldr	r3, [pc, #32]	@ (80063e0 <prvProcessReceivedCommands+0x1c8>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	1d39      	adds	r1, r7, #4
 80063c4:	2200      	movs	r2, #0
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7fe fbfc 	bl	8004bc4 <xQueueReceive>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	f47f af26 	bne.w	8006220 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80063d4:	bf00      	nop
 80063d6:	bf00      	nop
 80063d8:	3730      	adds	r7, #48	@ 0x30
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	2000133c 	.word	0x2000133c

080063e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b088      	sub	sp, #32
 80063e8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80063ea:	e049      	b.n	8006480 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063ec:	4b2e      	ldr	r3, [pc, #184]	@ (80064a8 <prvSwitchTimerLists+0xc4>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063f6:	4b2c      	ldr	r3, [pc, #176]	@ (80064a8 <prvSwitchTimerLists+0xc4>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	3304      	adds	r3, #4
 8006404:	4618      	mov	r0, r3
 8006406:	f7fe f909 	bl	800461c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	68f8      	ldr	r0, [r7, #12]
 8006410:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006418:	f003 0304 	and.w	r3, r3, #4
 800641c:	2b00      	cmp	r3, #0
 800641e:	d02f      	beq.n	8006480 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	699b      	ldr	r3, [r3, #24]
 8006424:	693a      	ldr	r2, [r7, #16]
 8006426:	4413      	add	r3, r2
 8006428:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800642a:	68ba      	ldr	r2, [r7, #8]
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	429a      	cmp	r2, r3
 8006430:	d90e      	bls.n	8006450 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	68ba      	ldr	r2, [r7, #8]
 8006436:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800643e:	4b1a      	ldr	r3, [pc, #104]	@ (80064a8 <prvSwitchTimerLists+0xc4>)
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	3304      	adds	r3, #4
 8006446:	4619      	mov	r1, r3
 8006448:	4610      	mov	r0, r2
 800644a:	f7fe f8ae 	bl	80045aa <vListInsert>
 800644e:	e017      	b.n	8006480 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006450:	2300      	movs	r3, #0
 8006452:	9300      	str	r3, [sp, #0]
 8006454:	2300      	movs	r3, #0
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	2100      	movs	r1, #0
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f7ff fd58 	bl	8005f10 <xTimerGenericCommand>
 8006460:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d10b      	bne.n	8006480 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800646c:	f383 8811 	msr	BASEPRI, r3
 8006470:	f3bf 8f6f 	isb	sy
 8006474:	f3bf 8f4f 	dsb	sy
 8006478:	603b      	str	r3, [r7, #0]
}
 800647a:	bf00      	nop
 800647c:	bf00      	nop
 800647e:	e7fd      	b.n	800647c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006480:	4b09      	ldr	r3, [pc, #36]	@ (80064a8 <prvSwitchTimerLists+0xc4>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1b0      	bne.n	80063ec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800648a:	4b07      	ldr	r3, [pc, #28]	@ (80064a8 <prvSwitchTimerLists+0xc4>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006490:	4b06      	ldr	r3, [pc, #24]	@ (80064ac <prvSwitchTimerLists+0xc8>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a04      	ldr	r2, [pc, #16]	@ (80064a8 <prvSwitchTimerLists+0xc4>)
 8006496:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006498:	4a04      	ldr	r2, [pc, #16]	@ (80064ac <prvSwitchTimerLists+0xc8>)
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	6013      	str	r3, [r2, #0]
}
 800649e:	bf00      	nop
 80064a0:	3718      	adds	r7, #24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	20001334 	.word	0x20001334
 80064ac:	20001338 	.word	0x20001338

080064b0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80064b6:	f000 f96f 	bl	8006798 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80064ba:	4b15      	ldr	r3, [pc, #84]	@ (8006510 <prvCheckForValidListAndQueue+0x60>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d120      	bne.n	8006504 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80064c2:	4814      	ldr	r0, [pc, #80]	@ (8006514 <prvCheckForValidListAndQueue+0x64>)
 80064c4:	f7fe f820 	bl	8004508 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80064c8:	4813      	ldr	r0, [pc, #76]	@ (8006518 <prvCheckForValidListAndQueue+0x68>)
 80064ca:	f7fe f81d 	bl	8004508 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80064ce:	4b13      	ldr	r3, [pc, #76]	@ (800651c <prvCheckForValidListAndQueue+0x6c>)
 80064d0:	4a10      	ldr	r2, [pc, #64]	@ (8006514 <prvCheckForValidListAndQueue+0x64>)
 80064d2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80064d4:	4b12      	ldr	r3, [pc, #72]	@ (8006520 <prvCheckForValidListAndQueue+0x70>)
 80064d6:	4a10      	ldr	r2, [pc, #64]	@ (8006518 <prvCheckForValidListAndQueue+0x68>)
 80064d8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80064da:	2300      	movs	r3, #0
 80064dc:	9300      	str	r3, [sp, #0]
 80064de:	4b11      	ldr	r3, [pc, #68]	@ (8006524 <prvCheckForValidListAndQueue+0x74>)
 80064e0:	4a11      	ldr	r2, [pc, #68]	@ (8006528 <prvCheckForValidListAndQueue+0x78>)
 80064e2:	2110      	movs	r1, #16
 80064e4:	200a      	movs	r0, #10
 80064e6:	f7fe f92d 	bl	8004744 <xQueueGenericCreateStatic>
 80064ea:	4603      	mov	r3, r0
 80064ec:	4a08      	ldr	r2, [pc, #32]	@ (8006510 <prvCheckForValidListAndQueue+0x60>)
 80064ee:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80064f0:	4b07      	ldr	r3, [pc, #28]	@ (8006510 <prvCheckForValidListAndQueue+0x60>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d005      	beq.n	8006504 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80064f8:	4b05      	ldr	r3, [pc, #20]	@ (8006510 <prvCheckForValidListAndQueue+0x60>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	490b      	ldr	r1, [pc, #44]	@ (800652c <prvCheckForValidListAndQueue+0x7c>)
 80064fe:	4618      	mov	r0, r3
 8006500:	f7fe fd52 	bl	8004fa8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006504:	f000 f97a 	bl	80067fc <vPortExitCritical>
}
 8006508:	bf00      	nop
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
 800650e:	bf00      	nop
 8006510:	2000133c 	.word	0x2000133c
 8006514:	2000130c 	.word	0x2000130c
 8006518:	20001320 	.word	0x20001320
 800651c:	20001334 	.word	0x20001334
 8006520:	20001338 	.word	0x20001338
 8006524:	200013e8 	.word	0x200013e8
 8006528:	20001348 	.word	0x20001348
 800652c:	08007818 	.word	0x08007818

08006530 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006530:	b480      	push	{r7}
 8006532:	b085      	sub	sp, #20
 8006534:	af00      	add	r7, sp, #0
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	3b04      	subs	r3, #4
 8006540:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006548:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	3b04      	subs	r3, #4
 800654e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	f023 0201 	bic.w	r2, r3, #1
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	3b04      	subs	r3, #4
 800655e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006560:	4a0c      	ldr	r2, [pc, #48]	@ (8006594 <pxPortInitialiseStack+0x64>)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	3b14      	subs	r3, #20
 800656a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	3b04      	subs	r3, #4
 8006576:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f06f 0202 	mvn.w	r2, #2
 800657e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	3b20      	subs	r3, #32
 8006584:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006586:	68fb      	ldr	r3, [r7, #12]
}
 8006588:	4618      	mov	r0, r3
 800658a:	3714      	adds	r7, #20
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr
 8006594:	08006599 	.word	0x08006599

08006598 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006598:	b480      	push	{r7}
 800659a:	b085      	sub	sp, #20
 800659c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800659e:	2300      	movs	r3, #0
 80065a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80065a2:	4b13      	ldr	r3, [pc, #76]	@ (80065f0 <prvTaskExitError+0x58>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065aa:	d00b      	beq.n	80065c4 <prvTaskExitError+0x2c>
	__asm volatile
 80065ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b0:	f383 8811 	msr	BASEPRI, r3
 80065b4:	f3bf 8f6f 	isb	sy
 80065b8:	f3bf 8f4f 	dsb	sy
 80065bc:	60fb      	str	r3, [r7, #12]
}
 80065be:	bf00      	nop
 80065c0:	bf00      	nop
 80065c2:	e7fd      	b.n	80065c0 <prvTaskExitError+0x28>
	__asm volatile
 80065c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c8:	f383 8811 	msr	BASEPRI, r3
 80065cc:	f3bf 8f6f 	isb	sy
 80065d0:	f3bf 8f4f 	dsb	sy
 80065d4:	60bb      	str	r3, [r7, #8]
}
 80065d6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80065d8:	bf00      	nop
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d0fc      	beq.n	80065da <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80065e0:	bf00      	nop
 80065e2:	bf00      	nop
 80065e4:	3714      	adds	r7, #20
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop
 80065f0:	20000060 	.word	0x20000060
	...

08006600 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006600:	4b07      	ldr	r3, [pc, #28]	@ (8006620 <pxCurrentTCBConst2>)
 8006602:	6819      	ldr	r1, [r3, #0]
 8006604:	6808      	ldr	r0, [r1, #0]
 8006606:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800660a:	f380 8809 	msr	PSP, r0
 800660e:	f3bf 8f6f 	isb	sy
 8006612:	f04f 0000 	mov.w	r0, #0
 8006616:	f380 8811 	msr	BASEPRI, r0
 800661a:	4770      	bx	lr
 800661c:	f3af 8000 	nop.w

08006620 <pxCurrentTCBConst2>:
 8006620:	20000e0c 	.word	0x20000e0c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop

08006628 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006628:	4808      	ldr	r0, [pc, #32]	@ (800664c <prvPortStartFirstTask+0x24>)
 800662a:	6800      	ldr	r0, [r0, #0]
 800662c:	6800      	ldr	r0, [r0, #0]
 800662e:	f380 8808 	msr	MSP, r0
 8006632:	f04f 0000 	mov.w	r0, #0
 8006636:	f380 8814 	msr	CONTROL, r0
 800663a:	b662      	cpsie	i
 800663c:	b661      	cpsie	f
 800663e:	f3bf 8f4f 	dsb	sy
 8006642:	f3bf 8f6f 	isb	sy
 8006646:	df00      	svc	0
 8006648:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800664a:	bf00      	nop
 800664c:	e000ed08 	.word	0xe000ed08

08006650 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006656:	4b47      	ldr	r3, [pc, #284]	@ (8006774 <xPortStartScheduler+0x124>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a47      	ldr	r2, [pc, #284]	@ (8006778 <xPortStartScheduler+0x128>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d10b      	bne.n	8006678 <xPortStartScheduler+0x28>
	__asm volatile
 8006660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006664:	f383 8811 	msr	BASEPRI, r3
 8006668:	f3bf 8f6f 	isb	sy
 800666c:	f3bf 8f4f 	dsb	sy
 8006670:	60fb      	str	r3, [r7, #12]
}
 8006672:	bf00      	nop
 8006674:	bf00      	nop
 8006676:	e7fd      	b.n	8006674 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006678:	4b3e      	ldr	r3, [pc, #248]	@ (8006774 <xPortStartScheduler+0x124>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a3f      	ldr	r2, [pc, #252]	@ (800677c <xPortStartScheduler+0x12c>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d10b      	bne.n	800669a <xPortStartScheduler+0x4a>
	__asm volatile
 8006682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006686:	f383 8811 	msr	BASEPRI, r3
 800668a:	f3bf 8f6f 	isb	sy
 800668e:	f3bf 8f4f 	dsb	sy
 8006692:	613b      	str	r3, [r7, #16]
}
 8006694:	bf00      	nop
 8006696:	bf00      	nop
 8006698:	e7fd      	b.n	8006696 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800669a:	4b39      	ldr	r3, [pc, #228]	@ (8006780 <xPortStartScheduler+0x130>)
 800669c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	781b      	ldrb	r3, [r3, #0]
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	22ff      	movs	r2, #255	@ 0xff
 80066aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	781b      	ldrb	r3, [r3, #0]
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80066b4:	78fb      	ldrb	r3, [r7, #3]
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80066bc:	b2da      	uxtb	r2, r3
 80066be:	4b31      	ldr	r3, [pc, #196]	@ (8006784 <xPortStartScheduler+0x134>)
 80066c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80066c2:	4b31      	ldr	r3, [pc, #196]	@ (8006788 <xPortStartScheduler+0x138>)
 80066c4:	2207      	movs	r2, #7
 80066c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066c8:	e009      	b.n	80066de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80066ca:	4b2f      	ldr	r3, [pc, #188]	@ (8006788 <xPortStartScheduler+0x138>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	3b01      	subs	r3, #1
 80066d0:	4a2d      	ldr	r2, [pc, #180]	@ (8006788 <xPortStartScheduler+0x138>)
 80066d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80066d4:	78fb      	ldrb	r3, [r7, #3]
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	005b      	lsls	r3, r3, #1
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066de:	78fb      	ldrb	r3, [r7, #3]
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066e6:	2b80      	cmp	r3, #128	@ 0x80
 80066e8:	d0ef      	beq.n	80066ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80066ea:	4b27      	ldr	r3, [pc, #156]	@ (8006788 <xPortStartScheduler+0x138>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f1c3 0307 	rsb	r3, r3, #7
 80066f2:	2b04      	cmp	r3, #4
 80066f4:	d00b      	beq.n	800670e <xPortStartScheduler+0xbe>
	__asm volatile
 80066f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fa:	f383 8811 	msr	BASEPRI, r3
 80066fe:	f3bf 8f6f 	isb	sy
 8006702:	f3bf 8f4f 	dsb	sy
 8006706:	60bb      	str	r3, [r7, #8]
}
 8006708:	bf00      	nop
 800670a:	bf00      	nop
 800670c:	e7fd      	b.n	800670a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800670e:	4b1e      	ldr	r3, [pc, #120]	@ (8006788 <xPortStartScheduler+0x138>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	021b      	lsls	r3, r3, #8
 8006714:	4a1c      	ldr	r2, [pc, #112]	@ (8006788 <xPortStartScheduler+0x138>)
 8006716:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006718:	4b1b      	ldr	r3, [pc, #108]	@ (8006788 <xPortStartScheduler+0x138>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006720:	4a19      	ldr	r2, [pc, #100]	@ (8006788 <xPortStartScheduler+0x138>)
 8006722:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	b2da      	uxtb	r2, r3
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800672c:	4b17      	ldr	r3, [pc, #92]	@ (800678c <xPortStartScheduler+0x13c>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a16      	ldr	r2, [pc, #88]	@ (800678c <xPortStartScheduler+0x13c>)
 8006732:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006736:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006738:	4b14      	ldr	r3, [pc, #80]	@ (800678c <xPortStartScheduler+0x13c>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a13      	ldr	r2, [pc, #76]	@ (800678c <xPortStartScheduler+0x13c>)
 800673e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006742:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006744:	f000 f8da 	bl	80068fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006748:	4b11      	ldr	r3, [pc, #68]	@ (8006790 <xPortStartScheduler+0x140>)
 800674a:	2200      	movs	r2, #0
 800674c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800674e:	f000 f8f9 	bl	8006944 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006752:	4b10      	ldr	r3, [pc, #64]	@ (8006794 <xPortStartScheduler+0x144>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a0f      	ldr	r2, [pc, #60]	@ (8006794 <xPortStartScheduler+0x144>)
 8006758:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800675c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800675e:	f7ff ff63 	bl	8006628 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006762:	f7ff f839 	bl	80057d8 <vTaskSwitchContext>
	prvTaskExitError();
 8006766:	f7ff ff17 	bl	8006598 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3718      	adds	r7, #24
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}
 8006774:	e000ed00 	.word	0xe000ed00
 8006778:	410fc271 	.word	0x410fc271
 800677c:	410fc270 	.word	0x410fc270
 8006780:	e000e400 	.word	0xe000e400
 8006784:	20001438 	.word	0x20001438
 8006788:	2000143c 	.word	0x2000143c
 800678c:	e000ed20 	.word	0xe000ed20
 8006790:	20000060 	.word	0x20000060
 8006794:	e000ef34 	.word	0xe000ef34

08006798 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
	__asm volatile
 800679e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a2:	f383 8811 	msr	BASEPRI, r3
 80067a6:	f3bf 8f6f 	isb	sy
 80067aa:	f3bf 8f4f 	dsb	sy
 80067ae:	607b      	str	r3, [r7, #4]
}
 80067b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80067b2:	4b10      	ldr	r3, [pc, #64]	@ (80067f4 <vPortEnterCritical+0x5c>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	3301      	adds	r3, #1
 80067b8:	4a0e      	ldr	r2, [pc, #56]	@ (80067f4 <vPortEnterCritical+0x5c>)
 80067ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80067bc:	4b0d      	ldr	r3, [pc, #52]	@ (80067f4 <vPortEnterCritical+0x5c>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d110      	bne.n	80067e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80067c4:	4b0c      	ldr	r3, [pc, #48]	@ (80067f8 <vPortEnterCritical+0x60>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00b      	beq.n	80067e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80067ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d2:	f383 8811 	msr	BASEPRI, r3
 80067d6:	f3bf 8f6f 	isb	sy
 80067da:	f3bf 8f4f 	dsb	sy
 80067de:	603b      	str	r3, [r7, #0]
}
 80067e0:	bf00      	nop
 80067e2:	bf00      	nop
 80067e4:	e7fd      	b.n	80067e2 <vPortEnterCritical+0x4a>
	}
}
 80067e6:	bf00      	nop
 80067e8:	370c      	adds	r7, #12
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr
 80067f2:	bf00      	nop
 80067f4:	20000060 	.word	0x20000060
 80067f8:	e000ed04 	.word	0xe000ed04

080067fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006802:	4b12      	ldr	r3, [pc, #72]	@ (800684c <vPortExitCritical+0x50>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d10b      	bne.n	8006822 <vPortExitCritical+0x26>
	__asm volatile
 800680a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800680e:	f383 8811 	msr	BASEPRI, r3
 8006812:	f3bf 8f6f 	isb	sy
 8006816:	f3bf 8f4f 	dsb	sy
 800681a:	607b      	str	r3, [r7, #4]
}
 800681c:	bf00      	nop
 800681e:	bf00      	nop
 8006820:	e7fd      	b.n	800681e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006822:	4b0a      	ldr	r3, [pc, #40]	@ (800684c <vPortExitCritical+0x50>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	3b01      	subs	r3, #1
 8006828:	4a08      	ldr	r2, [pc, #32]	@ (800684c <vPortExitCritical+0x50>)
 800682a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800682c:	4b07      	ldr	r3, [pc, #28]	@ (800684c <vPortExitCritical+0x50>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d105      	bne.n	8006840 <vPortExitCritical+0x44>
 8006834:	2300      	movs	r3, #0
 8006836:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	f383 8811 	msr	BASEPRI, r3
}
 800683e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr
 800684c:	20000060 	.word	0x20000060

08006850 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006850:	f3ef 8009 	mrs	r0, PSP
 8006854:	f3bf 8f6f 	isb	sy
 8006858:	4b15      	ldr	r3, [pc, #84]	@ (80068b0 <pxCurrentTCBConst>)
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	f01e 0f10 	tst.w	lr, #16
 8006860:	bf08      	it	eq
 8006862:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006866:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800686a:	6010      	str	r0, [r2, #0]
 800686c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006870:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006874:	f380 8811 	msr	BASEPRI, r0
 8006878:	f3bf 8f4f 	dsb	sy
 800687c:	f3bf 8f6f 	isb	sy
 8006880:	f7fe ffaa 	bl	80057d8 <vTaskSwitchContext>
 8006884:	f04f 0000 	mov.w	r0, #0
 8006888:	f380 8811 	msr	BASEPRI, r0
 800688c:	bc09      	pop	{r0, r3}
 800688e:	6819      	ldr	r1, [r3, #0]
 8006890:	6808      	ldr	r0, [r1, #0]
 8006892:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006896:	f01e 0f10 	tst.w	lr, #16
 800689a:	bf08      	it	eq
 800689c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80068a0:	f380 8809 	msr	PSP, r0
 80068a4:	f3bf 8f6f 	isb	sy
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	f3af 8000 	nop.w

080068b0 <pxCurrentTCBConst>:
 80068b0:	20000e0c 	.word	0x20000e0c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80068b4:	bf00      	nop
 80068b6:	bf00      	nop

080068b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
	__asm volatile
 80068be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c2:	f383 8811 	msr	BASEPRI, r3
 80068c6:	f3bf 8f6f 	isb	sy
 80068ca:	f3bf 8f4f 	dsb	sy
 80068ce:	607b      	str	r3, [r7, #4]
}
 80068d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80068d2:	f7fe fec7 	bl	8005664 <xTaskIncrementTick>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d003      	beq.n	80068e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80068dc:	4b06      	ldr	r3, [pc, #24]	@ (80068f8 <xPortSysTickHandler+0x40>)
 80068de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068e2:	601a      	str	r2, [r3, #0]
 80068e4:	2300      	movs	r3, #0
 80068e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	f383 8811 	msr	BASEPRI, r3
}
 80068ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80068f0:	bf00      	nop
 80068f2:	3708      	adds	r7, #8
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	e000ed04 	.word	0xe000ed04

080068fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80068fc:	b480      	push	{r7}
 80068fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006900:	4b0b      	ldr	r3, [pc, #44]	@ (8006930 <vPortSetupTimerInterrupt+0x34>)
 8006902:	2200      	movs	r2, #0
 8006904:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006906:	4b0b      	ldr	r3, [pc, #44]	@ (8006934 <vPortSetupTimerInterrupt+0x38>)
 8006908:	2200      	movs	r2, #0
 800690a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800690c:	4b0a      	ldr	r3, [pc, #40]	@ (8006938 <vPortSetupTimerInterrupt+0x3c>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a0a      	ldr	r2, [pc, #40]	@ (800693c <vPortSetupTimerInterrupt+0x40>)
 8006912:	fba2 2303 	umull	r2, r3, r2, r3
 8006916:	099b      	lsrs	r3, r3, #6
 8006918:	4a09      	ldr	r2, [pc, #36]	@ (8006940 <vPortSetupTimerInterrupt+0x44>)
 800691a:	3b01      	subs	r3, #1
 800691c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800691e:	4b04      	ldr	r3, [pc, #16]	@ (8006930 <vPortSetupTimerInterrupt+0x34>)
 8006920:	2207      	movs	r2, #7
 8006922:	601a      	str	r2, [r3, #0]
}
 8006924:	bf00      	nop
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	e000e010 	.word	0xe000e010
 8006934:	e000e018 	.word	0xe000e018
 8006938:	20000054 	.word	0x20000054
 800693c:	10624dd3 	.word	0x10624dd3
 8006940:	e000e014 	.word	0xe000e014

08006944 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006944:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006954 <vPortEnableVFP+0x10>
 8006948:	6801      	ldr	r1, [r0, #0]
 800694a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800694e:	6001      	str	r1, [r0, #0]
 8006950:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006952:	bf00      	nop
 8006954:	e000ed88 	.word	0xe000ed88

08006958 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006958:	b480      	push	{r7}
 800695a:	b085      	sub	sp, #20
 800695c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800695e:	f3ef 8305 	mrs	r3, IPSR
 8006962:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2b0f      	cmp	r3, #15
 8006968:	d915      	bls.n	8006996 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800696a:	4a18      	ldr	r2, [pc, #96]	@ (80069cc <vPortValidateInterruptPriority+0x74>)
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	4413      	add	r3, r2
 8006970:	781b      	ldrb	r3, [r3, #0]
 8006972:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006974:	4b16      	ldr	r3, [pc, #88]	@ (80069d0 <vPortValidateInterruptPriority+0x78>)
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	7afa      	ldrb	r2, [r7, #11]
 800697a:	429a      	cmp	r2, r3
 800697c:	d20b      	bcs.n	8006996 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800697e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006982:	f383 8811 	msr	BASEPRI, r3
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	f3bf 8f4f 	dsb	sy
 800698e:	607b      	str	r3, [r7, #4]
}
 8006990:	bf00      	nop
 8006992:	bf00      	nop
 8006994:	e7fd      	b.n	8006992 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006996:	4b0f      	ldr	r3, [pc, #60]	@ (80069d4 <vPortValidateInterruptPriority+0x7c>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800699e:	4b0e      	ldr	r3, [pc, #56]	@ (80069d8 <vPortValidateInterruptPriority+0x80>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d90b      	bls.n	80069be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80069a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069aa:	f383 8811 	msr	BASEPRI, r3
 80069ae:	f3bf 8f6f 	isb	sy
 80069b2:	f3bf 8f4f 	dsb	sy
 80069b6:	603b      	str	r3, [r7, #0]
}
 80069b8:	bf00      	nop
 80069ba:	bf00      	nop
 80069bc:	e7fd      	b.n	80069ba <vPortValidateInterruptPriority+0x62>
	}
 80069be:	bf00      	nop
 80069c0:	3714      	adds	r7, #20
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr
 80069ca:	bf00      	nop
 80069cc:	e000e3f0 	.word	0xe000e3f0
 80069d0:	20001438 	.word	0x20001438
 80069d4:	e000ed0c 	.word	0xe000ed0c
 80069d8:	2000143c 	.word	0x2000143c

080069dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b08a      	sub	sp, #40	@ 0x28
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80069e4:	2300      	movs	r3, #0
 80069e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80069e8:	f7fe fd80 	bl	80054ec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80069ec:	4b5c      	ldr	r3, [pc, #368]	@ (8006b60 <pvPortMalloc+0x184>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d101      	bne.n	80069f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80069f4:	f000 f924 	bl	8006c40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80069f8:	4b5a      	ldr	r3, [pc, #360]	@ (8006b64 <pvPortMalloc+0x188>)
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4013      	ands	r3, r2
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f040 8095 	bne.w	8006b30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d01e      	beq.n	8006a4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006a0c:	2208      	movs	r2, #8
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4413      	add	r3, r2
 8006a12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f003 0307 	and.w	r3, r3, #7
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d015      	beq.n	8006a4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f023 0307 	bic.w	r3, r3, #7
 8006a24:	3308      	adds	r3, #8
 8006a26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f003 0307 	and.w	r3, r3, #7
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d00b      	beq.n	8006a4a <pvPortMalloc+0x6e>
	__asm volatile
 8006a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a36:	f383 8811 	msr	BASEPRI, r3
 8006a3a:	f3bf 8f6f 	isb	sy
 8006a3e:	f3bf 8f4f 	dsb	sy
 8006a42:	617b      	str	r3, [r7, #20]
}
 8006a44:	bf00      	nop
 8006a46:	bf00      	nop
 8006a48:	e7fd      	b.n	8006a46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d06f      	beq.n	8006b30 <pvPortMalloc+0x154>
 8006a50:	4b45      	ldr	r3, [pc, #276]	@ (8006b68 <pvPortMalloc+0x18c>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d86a      	bhi.n	8006b30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006a5a:	4b44      	ldr	r3, [pc, #272]	@ (8006b6c <pvPortMalloc+0x190>)
 8006a5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006a5e:	4b43      	ldr	r3, [pc, #268]	@ (8006b6c <pvPortMalloc+0x190>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a64:	e004      	b.n	8006a70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d903      	bls.n	8006a82 <pvPortMalloc+0xa6>
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1f1      	bne.n	8006a66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006a82:	4b37      	ldr	r3, [pc, #220]	@ (8006b60 <pvPortMalloc+0x184>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d051      	beq.n	8006b30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a8c:	6a3b      	ldr	r3, [r7, #32]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	2208      	movs	r2, #8
 8006a92:	4413      	add	r3, r2
 8006a94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	6a3b      	ldr	r3, [r7, #32]
 8006a9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa0:	685a      	ldr	r2, [r3, #4]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	1ad2      	subs	r2, r2, r3
 8006aa6:	2308      	movs	r3, #8
 8006aa8:	005b      	lsls	r3, r3, #1
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d920      	bls.n	8006af0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006aae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4413      	add	r3, r2
 8006ab4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	f003 0307 	and.w	r3, r3, #7
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d00b      	beq.n	8006ad8 <pvPortMalloc+0xfc>
	__asm volatile
 8006ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac4:	f383 8811 	msr	BASEPRI, r3
 8006ac8:	f3bf 8f6f 	isb	sy
 8006acc:	f3bf 8f4f 	dsb	sy
 8006ad0:	613b      	str	r3, [r7, #16]
}
 8006ad2:	bf00      	nop
 8006ad4:	bf00      	nop
 8006ad6:	e7fd      	b.n	8006ad4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ada:	685a      	ldr	r2, [r3, #4]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	1ad2      	subs	r2, r2, r3
 8006ae0:	69bb      	ldr	r3, [r7, #24]
 8006ae2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae6:	687a      	ldr	r2, [r7, #4]
 8006ae8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006aea:	69b8      	ldr	r0, [r7, #24]
 8006aec:	f000 f90a 	bl	8006d04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006af0:	4b1d      	ldr	r3, [pc, #116]	@ (8006b68 <pvPortMalloc+0x18c>)
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	4a1b      	ldr	r2, [pc, #108]	@ (8006b68 <pvPortMalloc+0x18c>)
 8006afc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006afe:	4b1a      	ldr	r3, [pc, #104]	@ (8006b68 <pvPortMalloc+0x18c>)
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	4b1b      	ldr	r3, [pc, #108]	@ (8006b70 <pvPortMalloc+0x194>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d203      	bcs.n	8006b12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b0a:	4b17      	ldr	r3, [pc, #92]	@ (8006b68 <pvPortMalloc+0x18c>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a18      	ldr	r2, [pc, #96]	@ (8006b70 <pvPortMalloc+0x194>)
 8006b10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b14:	685a      	ldr	r2, [r3, #4]
 8006b16:	4b13      	ldr	r3, [pc, #76]	@ (8006b64 <pvPortMalloc+0x188>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b22:	2200      	movs	r2, #0
 8006b24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006b26:	4b13      	ldr	r3, [pc, #76]	@ (8006b74 <pvPortMalloc+0x198>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	4a11      	ldr	r2, [pc, #68]	@ (8006b74 <pvPortMalloc+0x198>)
 8006b2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006b30:	f7fe fcea 	bl	8005508 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	f003 0307 	and.w	r3, r3, #7
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d00b      	beq.n	8006b56 <pvPortMalloc+0x17a>
	__asm volatile
 8006b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b42:	f383 8811 	msr	BASEPRI, r3
 8006b46:	f3bf 8f6f 	isb	sy
 8006b4a:	f3bf 8f4f 	dsb	sy
 8006b4e:	60fb      	str	r3, [r7, #12]
}
 8006b50:	bf00      	nop
 8006b52:	bf00      	nop
 8006b54:	e7fd      	b.n	8006b52 <pvPortMalloc+0x176>
	return pvReturn;
 8006b56:	69fb      	ldr	r3, [r7, #28]
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3728      	adds	r7, #40	@ 0x28
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}
 8006b60:	20002048 	.word	0x20002048
 8006b64:	2000205c 	.word	0x2000205c
 8006b68:	2000204c 	.word	0x2000204c
 8006b6c:	20002040 	.word	0x20002040
 8006b70:	20002050 	.word	0x20002050
 8006b74:	20002054 	.word	0x20002054

08006b78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b086      	sub	sp, #24
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d04f      	beq.n	8006c2a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006b8a:	2308      	movs	r3, #8
 8006b8c:	425b      	negs	r3, r3
 8006b8e:	697a      	ldr	r2, [r7, #20]
 8006b90:	4413      	add	r3, r2
 8006b92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	685a      	ldr	r2, [r3, #4]
 8006b9c:	4b25      	ldr	r3, [pc, #148]	@ (8006c34 <vPortFree+0xbc>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d10b      	bne.n	8006bbe <vPortFree+0x46>
	__asm volatile
 8006ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006baa:	f383 8811 	msr	BASEPRI, r3
 8006bae:	f3bf 8f6f 	isb	sy
 8006bb2:	f3bf 8f4f 	dsb	sy
 8006bb6:	60fb      	str	r3, [r7, #12]
}
 8006bb8:	bf00      	nop
 8006bba:	bf00      	nop
 8006bbc:	e7fd      	b.n	8006bba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00b      	beq.n	8006bde <vPortFree+0x66>
	__asm volatile
 8006bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bca:	f383 8811 	msr	BASEPRI, r3
 8006bce:	f3bf 8f6f 	isb	sy
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	60bb      	str	r3, [r7, #8]
}
 8006bd8:	bf00      	nop
 8006bda:	bf00      	nop
 8006bdc:	e7fd      	b.n	8006bda <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	685a      	ldr	r2, [r3, #4]
 8006be2:	4b14      	ldr	r3, [pc, #80]	@ (8006c34 <vPortFree+0xbc>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4013      	ands	r3, r2
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d01e      	beq.n	8006c2a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d11a      	bne.n	8006c2a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	685a      	ldr	r2, [r3, #4]
 8006bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8006c34 <vPortFree+0xbc>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	43db      	mvns	r3, r3
 8006bfe:	401a      	ands	r2, r3
 8006c00:	693b      	ldr	r3, [r7, #16]
 8006c02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006c04:	f7fe fc72 	bl	80054ec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	685a      	ldr	r2, [r3, #4]
 8006c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c38 <vPortFree+0xc0>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4413      	add	r3, r2
 8006c12:	4a09      	ldr	r2, [pc, #36]	@ (8006c38 <vPortFree+0xc0>)
 8006c14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006c16:	6938      	ldr	r0, [r7, #16]
 8006c18:	f000 f874 	bl	8006d04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006c1c:	4b07      	ldr	r3, [pc, #28]	@ (8006c3c <vPortFree+0xc4>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	3301      	adds	r3, #1
 8006c22:	4a06      	ldr	r2, [pc, #24]	@ (8006c3c <vPortFree+0xc4>)
 8006c24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006c26:	f7fe fc6f 	bl	8005508 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006c2a:	bf00      	nop
 8006c2c:	3718      	adds	r7, #24
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	2000205c 	.word	0x2000205c
 8006c38:	2000204c 	.word	0x2000204c
 8006c3c:	20002058 	.word	0x20002058

08006c40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006c40:	b480      	push	{r7}
 8006c42:	b085      	sub	sp, #20
 8006c44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006c46:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006c4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006c4c:	4b27      	ldr	r3, [pc, #156]	@ (8006cec <prvHeapInit+0xac>)
 8006c4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f003 0307 	and.w	r3, r3, #7
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00c      	beq.n	8006c74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	3307      	adds	r3, #7
 8006c5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f023 0307 	bic.w	r3, r3, #7
 8006c66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006c68:	68ba      	ldr	r2, [r7, #8]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	1ad3      	subs	r3, r2, r3
 8006c6e:	4a1f      	ldr	r2, [pc, #124]	@ (8006cec <prvHeapInit+0xac>)
 8006c70:	4413      	add	r3, r2
 8006c72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006c78:	4a1d      	ldr	r2, [pc, #116]	@ (8006cf0 <prvHeapInit+0xb0>)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8006cf0 <prvHeapInit+0xb0>)
 8006c80:	2200      	movs	r2, #0
 8006c82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	68ba      	ldr	r2, [r7, #8]
 8006c88:	4413      	add	r3, r2
 8006c8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006c8c:	2208      	movs	r2, #8
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	1a9b      	subs	r3, r3, r2
 8006c92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f023 0307 	bic.w	r3, r3, #7
 8006c9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	4a15      	ldr	r2, [pc, #84]	@ (8006cf4 <prvHeapInit+0xb4>)
 8006ca0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ca2:	4b14      	ldr	r3, [pc, #80]	@ (8006cf4 <prvHeapInit+0xb4>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006caa:	4b12      	ldr	r3, [pc, #72]	@ (8006cf4 <prvHeapInit+0xb4>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	1ad2      	subs	r2, r2, r3
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8006cf4 <prvHeapInit+0xb4>)
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8006cf8 <prvHeapInit+0xb8>)
 8006cce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	4a09      	ldr	r2, [pc, #36]	@ (8006cfc <prvHeapInit+0xbc>)
 8006cd6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006cd8:	4b09      	ldr	r3, [pc, #36]	@ (8006d00 <prvHeapInit+0xc0>)
 8006cda:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006cde:	601a      	str	r2, [r3, #0]
}
 8006ce0:	bf00      	nop
 8006ce2:	3714      	adds	r7, #20
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr
 8006cec:	20001440 	.word	0x20001440
 8006cf0:	20002040 	.word	0x20002040
 8006cf4:	20002048 	.word	0x20002048
 8006cf8:	20002050 	.word	0x20002050
 8006cfc:	2000204c 	.word	0x2000204c
 8006d00:	2000205c 	.word	0x2000205c

08006d04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006d04:	b480      	push	{r7}
 8006d06:	b085      	sub	sp, #20
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006d0c:	4b28      	ldr	r3, [pc, #160]	@ (8006db0 <prvInsertBlockIntoFreeList+0xac>)
 8006d0e:	60fb      	str	r3, [r7, #12]
 8006d10:	e002      	b.n	8006d18 <prvInsertBlockIntoFreeList+0x14>
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	60fb      	str	r3, [r7, #12]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	d8f7      	bhi.n	8006d12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	68ba      	ldr	r2, [r7, #8]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d108      	bne.n	8006d46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	685a      	ldr	r2, [r3, #4]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	441a      	add	r2, r3
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	441a      	add	r2, r3
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d118      	bne.n	8006d8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	4b15      	ldr	r3, [pc, #84]	@ (8006db4 <prvInsertBlockIntoFreeList+0xb0>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d00d      	beq.n	8006d82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685a      	ldr	r2, [r3, #4]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	441a      	add	r2, r3
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	601a      	str	r2, [r3, #0]
 8006d80:	e008      	b.n	8006d94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006d82:	4b0c      	ldr	r3, [pc, #48]	@ (8006db4 <prvInsertBlockIntoFreeList+0xb0>)
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	601a      	str	r2, [r3, #0]
 8006d8a:	e003      	b.n	8006d94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006d94:	68fa      	ldr	r2, [r7, #12]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d002      	beq.n	8006da2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006da2:	bf00      	nop
 8006da4:	3714      	adds	r7, #20
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	20002040 	.word	0x20002040
 8006db4:	20002048 	.word	0x20002048

08006db8 <siprintf>:
 8006db8:	b40e      	push	{r1, r2, r3}
 8006dba:	b510      	push	{r4, lr}
 8006dbc:	b09d      	sub	sp, #116	@ 0x74
 8006dbe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006dc0:	9002      	str	r0, [sp, #8]
 8006dc2:	9006      	str	r0, [sp, #24]
 8006dc4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006dc8:	480a      	ldr	r0, [pc, #40]	@ (8006df4 <siprintf+0x3c>)
 8006dca:	9107      	str	r1, [sp, #28]
 8006dcc:	9104      	str	r1, [sp, #16]
 8006dce:	490a      	ldr	r1, [pc, #40]	@ (8006df8 <siprintf+0x40>)
 8006dd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dd4:	9105      	str	r1, [sp, #20]
 8006dd6:	2400      	movs	r4, #0
 8006dd8:	a902      	add	r1, sp, #8
 8006dda:	6800      	ldr	r0, [r0, #0]
 8006ddc:	9301      	str	r3, [sp, #4]
 8006dde:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006de0:	f000 f9a2 	bl	8007128 <_svfiprintf_r>
 8006de4:	9b02      	ldr	r3, [sp, #8]
 8006de6:	701c      	strb	r4, [r3, #0]
 8006de8:	b01d      	add	sp, #116	@ 0x74
 8006dea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dee:	b003      	add	sp, #12
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	20000064 	.word	0x20000064
 8006df8:	ffff0208 	.word	0xffff0208

08006dfc <memset>:
 8006dfc:	4402      	add	r2, r0
 8006dfe:	4603      	mov	r3, r0
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d100      	bne.n	8006e06 <memset+0xa>
 8006e04:	4770      	bx	lr
 8006e06:	f803 1b01 	strb.w	r1, [r3], #1
 8006e0a:	e7f9      	b.n	8006e00 <memset+0x4>

08006e0c <__errno>:
 8006e0c:	4b01      	ldr	r3, [pc, #4]	@ (8006e14 <__errno+0x8>)
 8006e0e:	6818      	ldr	r0, [r3, #0]
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	20000064 	.word	0x20000064

08006e18 <__libc_init_array>:
 8006e18:	b570      	push	{r4, r5, r6, lr}
 8006e1a:	4d0d      	ldr	r5, [pc, #52]	@ (8006e50 <__libc_init_array+0x38>)
 8006e1c:	4c0d      	ldr	r4, [pc, #52]	@ (8006e54 <__libc_init_array+0x3c>)
 8006e1e:	1b64      	subs	r4, r4, r5
 8006e20:	10a4      	asrs	r4, r4, #2
 8006e22:	2600      	movs	r6, #0
 8006e24:	42a6      	cmp	r6, r4
 8006e26:	d109      	bne.n	8006e3c <__libc_init_array+0x24>
 8006e28:	4d0b      	ldr	r5, [pc, #44]	@ (8006e58 <__libc_init_array+0x40>)
 8006e2a:	4c0c      	ldr	r4, [pc, #48]	@ (8006e5c <__libc_init_array+0x44>)
 8006e2c:	f000 fc64 	bl	80076f8 <_init>
 8006e30:	1b64      	subs	r4, r4, r5
 8006e32:	10a4      	asrs	r4, r4, #2
 8006e34:	2600      	movs	r6, #0
 8006e36:	42a6      	cmp	r6, r4
 8006e38:	d105      	bne.n	8006e46 <__libc_init_array+0x2e>
 8006e3a:	bd70      	pop	{r4, r5, r6, pc}
 8006e3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e40:	4798      	blx	r3
 8006e42:	3601      	adds	r6, #1
 8006e44:	e7ee      	b.n	8006e24 <__libc_init_array+0xc>
 8006e46:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e4a:	4798      	blx	r3
 8006e4c:	3601      	adds	r6, #1
 8006e4e:	e7f2      	b.n	8006e36 <__libc_init_array+0x1e>
 8006e50:	080078e4 	.word	0x080078e4
 8006e54:	080078e4 	.word	0x080078e4
 8006e58:	080078e4 	.word	0x080078e4
 8006e5c:	080078e8 	.word	0x080078e8

08006e60 <__retarget_lock_acquire_recursive>:
 8006e60:	4770      	bx	lr

08006e62 <__retarget_lock_release_recursive>:
 8006e62:	4770      	bx	lr

08006e64 <memcpy>:
 8006e64:	440a      	add	r2, r1
 8006e66:	4291      	cmp	r1, r2
 8006e68:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006e6c:	d100      	bne.n	8006e70 <memcpy+0xc>
 8006e6e:	4770      	bx	lr
 8006e70:	b510      	push	{r4, lr}
 8006e72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e7a:	4291      	cmp	r1, r2
 8006e7c:	d1f9      	bne.n	8006e72 <memcpy+0xe>
 8006e7e:	bd10      	pop	{r4, pc}

08006e80 <_free_r>:
 8006e80:	b538      	push	{r3, r4, r5, lr}
 8006e82:	4605      	mov	r5, r0
 8006e84:	2900      	cmp	r1, #0
 8006e86:	d041      	beq.n	8006f0c <_free_r+0x8c>
 8006e88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e8c:	1f0c      	subs	r4, r1, #4
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	bfb8      	it	lt
 8006e92:	18e4      	addlt	r4, r4, r3
 8006e94:	f000 f8e0 	bl	8007058 <__malloc_lock>
 8006e98:	4a1d      	ldr	r2, [pc, #116]	@ (8006f10 <_free_r+0x90>)
 8006e9a:	6813      	ldr	r3, [r2, #0]
 8006e9c:	b933      	cbnz	r3, 8006eac <_free_r+0x2c>
 8006e9e:	6063      	str	r3, [r4, #4]
 8006ea0:	6014      	str	r4, [r2, #0]
 8006ea2:	4628      	mov	r0, r5
 8006ea4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ea8:	f000 b8dc 	b.w	8007064 <__malloc_unlock>
 8006eac:	42a3      	cmp	r3, r4
 8006eae:	d908      	bls.n	8006ec2 <_free_r+0x42>
 8006eb0:	6820      	ldr	r0, [r4, #0]
 8006eb2:	1821      	adds	r1, r4, r0
 8006eb4:	428b      	cmp	r3, r1
 8006eb6:	bf01      	itttt	eq
 8006eb8:	6819      	ldreq	r1, [r3, #0]
 8006eba:	685b      	ldreq	r3, [r3, #4]
 8006ebc:	1809      	addeq	r1, r1, r0
 8006ebe:	6021      	streq	r1, [r4, #0]
 8006ec0:	e7ed      	b.n	8006e9e <_free_r+0x1e>
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	b10b      	cbz	r3, 8006ecc <_free_r+0x4c>
 8006ec8:	42a3      	cmp	r3, r4
 8006eca:	d9fa      	bls.n	8006ec2 <_free_r+0x42>
 8006ecc:	6811      	ldr	r1, [r2, #0]
 8006ece:	1850      	adds	r0, r2, r1
 8006ed0:	42a0      	cmp	r0, r4
 8006ed2:	d10b      	bne.n	8006eec <_free_r+0x6c>
 8006ed4:	6820      	ldr	r0, [r4, #0]
 8006ed6:	4401      	add	r1, r0
 8006ed8:	1850      	adds	r0, r2, r1
 8006eda:	4283      	cmp	r3, r0
 8006edc:	6011      	str	r1, [r2, #0]
 8006ede:	d1e0      	bne.n	8006ea2 <_free_r+0x22>
 8006ee0:	6818      	ldr	r0, [r3, #0]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	6053      	str	r3, [r2, #4]
 8006ee6:	4408      	add	r0, r1
 8006ee8:	6010      	str	r0, [r2, #0]
 8006eea:	e7da      	b.n	8006ea2 <_free_r+0x22>
 8006eec:	d902      	bls.n	8006ef4 <_free_r+0x74>
 8006eee:	230c      	movs	r3, #12
 8006ef0:	602b      	str	r3, [r5, #0]
 8006ef2:	e7d6      	b.n	8006ea2 <_free_r+0x22>
 8006ef4:	6820      	ldr	r0, [r4, #0]
 8006ef6:	1821      	adds	r1, r4, r0
 8006ef8:	428b      	cmp	r3, r1
 8006efa:	bf04      	itt	eq
 8006efc:	6819      	ldreq	r1, [r3, #0]
 8006efe:	685b      	ldreq	r3, [r3, #4]
 8006f00:	6063      	str	r3, [r4, #4]
 8006f02:	bf04      	itt	eq
 8006f04:	1809      	addeq	r1, r1, r0
 8006f06:	6021      	streq	r1, [r4, #0]
 8006f08:	6054      	str	r4, [r2, #4]
 8006f0a:	e7ca      	b.n	8006ea2 <_free_r+0x22>
 8006f0c:	bd38      	pop	{r3, r4, r5, pc}
 8006f0e:	bf00      	nop
 8006f10:	200021a4 	.word	0x200021a4

08006f14 <sbrk_aligned>:
 8006f14:	b570      	push	{r4, r5, r6, lr}
 8006f16:	4e0f      	ldr	r6, [pc, #60]	@ (8006f54 <sbrk_aligned+0x40>)
 8006f18:	460c      	mov	r4, r1
 8006f1a:	6831      	ldr	r1, [r6, #0]
 8006f1c:	4605      	mov	r5, r0
 8006f1e:	b911      	cbnz	r1, 8006f26 <sbrk_aligned+0x12>
 8006f20:	f000 fba4 	bl	800766c <_sbrk_r>
 8006f24:	6030      	str	r0, [r6, #0]
 8006f26:	4621      	mov	r1, r4
 8006f28:	4628      	mov	r0, r5
 8006f2a:	f000 fb9f 	bl	800766c <_sbrk_r>
 8006f2e:	1c43      	adds	r3, r0, #1
 8006f30:	d103      	bne.n	8006f3a <sbrk_aligned+0x26>
 8006f32:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006f36:	4620      	mov	r0, r4
 8006f38:	bd70      	pop	{r4, r5, r6, pc}
 8006f3a:	1cc4      	adds	r4, r0, #3
 8006f3c:	f024 0403 	bic.w	r4, r4, #3
 8006f40:	42a0      	cmp	r0, r4
 8006f42:	d0f8      	beq.n	8006f36 <sbrk_aligned+0x22>
 8006f44:	1a21      	subs	r1, r4, r0
 8006f46:	4628      	mov	r0, r5
 8006f48:	f000 fb90 	bl	800766c <_sbrk_r>
 8006f4c:	3001      	adds	r0, #1
 8006f4e:	d1f2      	bne.n	8006f36 <sbrk_aligned+0x22>
 8006f50:	e7ef      	b.n	8006f32 <sbrk_aligned+0x1e>
 8006f52:	bf00      	nop
 8006f54:	200021a0 	.word	0x200021a0

08006f58 <_malloc_r>:
 8006f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f5c:	1ccd      	adds	r5, r1, #3
 8006f5e:	f025 0503 	bic.w	r5, r5, #3
 8006f62:	3508      	adds	r5, #8
 8006f64:	2d0c      	cmp	r5, #12
 8006f66:	bf38      	it	cc
 8006f68:	250c      	movcc	r5, #12
 8006f6a:	2d00      	cmp	r5, #0
 8006f6c:	4606      	mov	r6, r0
 8006f6e:	db01      	blt.n	8006f74 <_malloc_r+0x1c>
 8006f70:	42a9      	cmp	r1, r5
 8006f72:	d904      	bls.n	8006f7e <_malloc_r+0x26>
 8006f74:	230c      	movs	r3, #12
 8006f76:	6033      	str	r3, [r6, #0]
 8006f78:	2000      	movs	r0, #0
 8006f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007054 <_malloc_r+0xfc>
 8006f82:	f000 f869 	bl	8007058 <__malloc_lock>
 8006f86:	f8d8 3000 	ldr.w	r3, [r8]
 8006f8a:	461c      	mov	r4, r3
 8006f8c:	bb44      	cbnz	r4, 8006fe0 <_malloc_r+0x88>
 8006f8e:	4629      	mov	r1, r5
 8006f90:	4630      	mov	r0, r6
 8006f92:	f7ff ffbf 	bl	8006f14 <sbrk_aligned>
 8006f96:	1c43      	adds	r3, r0, #1
 8006f98:	4604      	mov	r4, r0
 8006f9a:	d158      	bne.n	800704e <_malloc_r+0xf6>
 8006f9c:	f8d8 4000 	ldr.w	r4, [r8]
 8006fa0:	4627      	mov	r7, r4
 8006fa2:	2f00      	cmp	r7, #0
 8006fa4:	d143      	bne.n	800702e <_malloc_r+0xd6>
 8006fa6:	2c00      	cmp	r4, #0
 8006fa8:	d04b      	beq.n	8007042 <_malloc_r+0xea>
 8006faa:	6823      	ldr	r3, [r4, #0]
 8006fac:	4639      	mov	r1, r7
 8006fae:	4630      	mov	r0, r6
 8006fb0:	eb04 0903 	add.w	r9, r4, r3
 8006fb4:	f000 fb5a 	bl	800766c <_sbrk_r>
 8006fb8:	4581      	cmp	r9, r0
 8006fba:	d142      	bne.n	8007042 <_malloc_r+0xea>
 8006fbc:	6821      	ldr	r1, [r4, #0]
 8006fbe:	1a6d      	subs	r5, r5, r1
 8006fc0:	4629      	mov	r1, r5
 8006fc2:	4630      	mov	r0, r6
 8006fc4:	f7ff ffa6 	bl	8006f14 <sbrk_aligned>
 8006fc8:	3001      	adds	r0, #1
 8006fca:	d03a      	beq.n	8007042 <_malloc_r+0xea>
 8006fcc:	6823      	ldr	r3, [r4, #0]
 8006fce:	442b      	add	r3, r5
 8006fd0:	6023      	str	r3, [r4, #0]
 8006fd2:	f8d8 3000 	ldr.w	r3, [r8]
 8006fd6:	685a      	ldr	r2, [r3, #4]
 8006fd8:	bb62      	cbnz	r2, 8007034 <_malloc_r+0xdc>
 8006fda:	f8c8 7000 	str.w	r7, [r8]
 8006fde:	e00f      	b.n	8007000 <_malloc_r+0xa8>
 8006fe0:	6822      	ldr	r2, [r4, #0]
 8006fe2:	1b52      	subs	r2, r2, r5
 8006fe4:	d420      	bmi.n	8007028 <_malloc_r+0xd0>
 8006fe6:	2a0b      	cmp	r2, #11
 8006fe8:	d917      	bls.n	800701a <_malloc_r+0xc2>
 8006fea:	1961      	adds	r1, r4, r5
 8006fec:	42a3      	cmp	r3, r4
 8006fee:	6025      	str	r5, [r4, #0]
 8006ff0:	bf18      	it	ne
 8006ff2:	6059      	strne	r1, [r3, #4]
 8006ff4:	6863      	ldr	r3, [r4, #4]
 8006ff6:	bf08      	it	eq
 8006ff8:	f8c8 1000 	streq.w	r1, [r8]
 8006ffc:	5162      	str	r2, [r4, r5]
 8006ffe:	604b      	str	r3, [r1, #4]
 8007000:	4630      	mov	r0, r6
 8007002:	f000 f82f 	bl	8007064 <__malloc_unlock>
 8007006:	f104 000b 	add.w	r0, r4, #11
 800700a:	1d23      	adds	r3, r4, #4
 800700c:	f020 0007 	bic.w	r0, r0, #7
 8007010:	1ac2      	subs	r2, r0, r3
 8007012:	bf1c      	itt	ne
 8007014:	1a1b      	subne	r3, r3, r0
 8007016:	50a3      	strne	r3, [r4, r2]
 8007018:	e7af      	b.n	8006f7a <_malloc_r+0x22>
 800701a:	6862      	ldr	r2, [r4, #4]
 800701c:	42a3      	cmp	r3, r4
 800701e:	bf0c      	ite	eq
 8007020:	f8c8 2000 	streq.w	r2, [r8]
 8007024:	605a      	strne	r2, [r3, #4]
 8007026:	e7eb      	b.n	8007000 <_malloc_r+0xa8>
 8007028:	4623      	mov	r3, r4
 800702a:	6864      	ldr	r4, [r4, #4]
 800702c:	e7ae      	b.n	8006f8c <_malloc_r+0x34>
 800702e:	463c      	mov	r4, r7
 8007030:	687f      	ldr	r7, [r7, #4]
 8007032:	e7b6      	b.n	8006fa2 <_malloc_r+0x4a>
 8007034:	461a      	mov	r2, r3
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	42a3      	cmp	r3, r4
 800703a:	d1fb      	bne.n	8007034 <_malloc_r+0xdc>
 800703c:	2300      	movs	r3, #0
 800703e:	6053      	str	r3, [r2, #4]
 8007040:	e7de      	b.n	8007000 <_malloc_r+0xa8>
 8007042:	230c      	movs	r3, #12
 8007044:	6033      	str	r3, [r6, #0]
 8007046:	4630      	mov	r0, r6
 8007048:	f000 f80c 	bl	8007064 <__malloc_unlock>
 800704c:	e794      	b.n	8006f78 <_malloc_r+0x20>
 800704e:	6005      	str	r5, [r0, #0]
 8007050:	e7d6      	b.n	8007000 <_malloc_r+0xa8>
 8007052:	bf00      	nop
 8007054:	200021a4 	.word	0x200021a4

08007058 <__malloc_lock>:
 8007058:	4801      	ldr	r0, [pc, #4]	@ (8007060 <__malloc_lock+0x8>)
 800705a:	f7ff bf01 	b.w	8006e60 <__retarget_lock_acquire_recursive>
 800705e:	bf00      	nop
 8007060:	2000219c 	.word	0x2000219c

08007064 <__malloc_unlock>:
 8007064:	4801      	ldr	r0, [pc, #4]	@ (800706c <__malloc_unlock+0x8>)
 8007066:	f7ff befc 	b.w	8006e62 <__retarget_lock_release_recursive>
 800706a:	bf00      	nop
 800706c:	2000219c 	.word	0x2000219c

08007070 <__ssputs_r>:
 8007070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007074:	688e      	ldr	r6, [r1, #8]
 8007076:	461f      	mov	r7, r3
 8007078:	42be      	cmp	r6, r7
 800707a:	680b      	ldr	r3, [r1, #0]
 800707c:	4682      	mov	sl, r0
 800707e:	460c      	mov	r4, r1
 8007080:	4690      	mov	r8, r2
 8007082:	d82d      	bhi.n	80070e0 <__ssputs_r+0x70>
 8007084:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007088:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800708c:	d026      	beq.n	80070dc <__ssputs_r+0x6c>
 800708e:	6965      	ldr	r5, [r4, #20]
 8007090:	6909      	ldr	r1, [r1, #16]
 8007092:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007096:	eba3 0901 	sub.w	r9, r3, r1
 800709a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800709e:	1c7b      	adds	r3, r7, #1
 80070a0:	444b      	add	r3, r9
 80070a2:	106d      	asrs	r5, r5, #1
 80070a4:	429d      	cmp	r5, r3
 80070a6:	bf38      	it	cc
 80070a8:	461d      	movcc	r5, r3
 80070aa:	0553      	lsls	r3, r2, #21
 80070ac:	d527      	bpl.n	80070fe <__ssputs_r+0x8e>
 80070ae:	4629      	mov	r1, r5
 80070b0:	f7ff ff52 	bl	8006f58 <_malloc_r>
 80070b4:	4606      	mov	r6, r0
 80070b6:	b360      	cbz	r0, 8007112 <__ssputs_r+0xa2>
 80070b8:	6921      	ldr	r1, [r4, #16]
 80070ba:	464a      	mov	r2, r9
 80070bc:	f7ff fed2 	bl	8006e64 <memcpy>
 80070c0:	89a3      	ldrh	r3, [r4, #12]
 80070c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80070c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070ca:	81a3      	strh	r3, [r4, #12]
 80070cc:	6126      	str	r6, [r4, #16]
 80070ce:	6165      	str	r5, [r4, #20]
 80070d0:	444e      	add	r6, r9
 80070d2:	eba5 0509 	sub.w	r5, r5, r9
 80070d6:	6026      	str	r6, [r4, #0]
 80070d8:	60a5      	str	r5, [r4, #8]
 80070da:	463e      	mov	r6, r7
 80070dc:	42be      	cmp	r6, r7
 80070de:	d900      	bls.n	80070e2 <__ssputs_r+0x72>
 80070e0:	463e      	mov	r6, r7
 80070e2:	6820      	ldr	r0, [r4, #0]
 80070e4:	4632      	mov	r2, r6
 80070e6:	4641      	mov	r1, r8
 80070e8:	f000 faa6 	bl	8007638 <memmove>
 80070ec:	68a3      	ldr	r3, [r4, #8]
 80070ee:	1b9b      	subs	r3, r3, r6
 80070f0:	60a3      	str	r3, [r4, #8]
 80070f2:	6823      	ldr	r3, [r4, #0]
 80070f4:	4433      	add	r3, r6
 80070f6:	6023      	str	r3, [r4, #0]
 80070f8:	2000      	movs	r0, #0
 80070fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070fe:	462a      	mov	r2, r5
 8007100:	f000 fac4 	bl	800768c <_realloc_r>
 8007104:	4606      	mov	r6, r0
 8007106:	2800      	cmp	r0, #0
 8007108:	d1e0      	bne.n	80070cc <__ssputs_r+0x5c>
 800710a:	6921      	ldr	r1, [r4, #16]
 800710c:	4650      	mov	r0, sl
 800710e:	f7ff feb7 	bl	8006e80 <_free_r>
 8007112:	230c      	movs	r3, #12
 8007114:	f8ca 3000 	str.w	r3, [sl]
 8007118:	89a3      	ldrh	r3, [r4, #12]
 800711a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800711e:	81a3      	strh	r3, [r4, #12]
 8007120:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007124:	e7e9      	b.n	80070fa <__ssputs_r+0x8a>
	...

08007128 <_svfiprintf_r>:
 8007128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800712c:	4698      	mov	r8, r3
 800712e:	898b      	ldrh	r3, [r1, #12]
 8007130:	061b      	lsls	r3, r3, #24
 8007132:	b09d      	sub	sp, #116	@ 0x74
 8007134:	4607      	mov	r7, r0
 8007136:	460d      	mov	r5, r1
 8007138:	4614      	mov	r4, r2
 800713a:	d510      	bpl.n	800715e <_svfiprintf_r+0x36>
 800713c:	690b      	ldr	r3, [r1, #16]
 800713e:	b973      	cbnz	r3, 800715e <_svfiprintf_r+0x36>
 8007140:	2140      	movs	r1, #64	@ 0x40
 8007142:	f7ff ff09 	bl	8006f58 <_malloc_r>
 8007146:	6028      	str	r0, [r5, #0]
 8007148:	6128      	str	r0, [r5, #16]
 800714a:	b930      	cbnz	r0, 800715a <_svfiprintf_r+0x32>
 800714c:	230c      	movs	r3, #12
 800714e:	603b      	str	r3, [r7, #0]
 8007150:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007154:	b01d      	add	sp, #116	@ 0x74
 8007156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800715a:	2340      	movs	r3, #64	@ 0x40
 800715c:	616b      	str	r3, [r5, #20]
 800715e:	2300      	movs	r3, #0
 8007160:	9309      	str	r3, [sp, #36]	@ 0x24
 8007162:	2320      	movs	r3, #32
 8007164:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007168:	f8cd 800c 	str.w	r8, [sp, #12]
 800716c:	2330      	movs	r3, #48	@ 0x30
 800716e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800730c <_svfiprintf_r+0x1e4>
 8007172:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007176:	f04f 0901 	mov.w	r9, #1
 800717a:	4623      	mov	r3, r4
 800717c:	469a      	mov	sl, r3
 800717e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007182:	b10a      	cbz	r2, 8007188 <_svfiprintf_r+0x60>
 8007184:	2a25      	cmp	r2, #37	@ 0x25
 8007186:	d1f9      	bne.n	800717c <_svfiprintf_r+0x54>
 8007188:	ebba 0b04 	subs.w	fp, sl, r4
 800718c:	d00b      	beq.n	80071a6 <_svfiprintf_r+0x7e>
 800718e:	465b      	mov	r3, fp
 8007190:	4622      	mov	r2, r4
 8007192:	4629      	mov	r1, r5
 8007194:	4638      	mov	r0, r7
 8007196:	f7ff ff6b 	bl	8007070 <__ssputs_r>
 800719a:	3001      	adds	r0, #1
 800719c:	f000 80a7 	beq.w	80072ee <_svfiprintf_r+0x1c6>
 80071a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071a2:	445a      	add	r2, fp
 80071a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80071a6:	f89a 3000 	ldrb.w	r3, [sl]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f000 809f 	beq.w	80072ee <_svfiprintf_r+0x1c6>
 80071b0:	2300      	movs	r3, #0
 80071b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80071b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071ba:	f10a 0a01 	add.w	sl, sl, #1
 80071be:	9304      	str	r3, [sp, #16]
 80071c0:	9307      	str	r3, [sp, #28]
 80071c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80071c8:	4654      	mov	r4, sl
 80071ca:	2205      	movs	r2, #5
 80071cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071d0:	484e      	ldr	r0, [pc, #312]	@ (800730c <_svfiprintf_r+0x1e4>)
 80071d2:	f7f9 f825 	bl	8000220 <memchr>
 80071d6:	9a04      	ldr	r2, [sp, #16]
 80071d8:	b9d8      	cbnz	r0, 8007212 <_svfiprintf_r+0xea>
 80071da:	06d0      	lsls	r0, r2, #27
 80071dc:	bf44      	itt	mi
 80071de:	2320      	movmi	r3, #32
 80071e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071e4:	0711      	lsls	r1, r2, #28
 80071e6:	bf44      	itt	mi
 80071e8:	232b      	movmi	r3, #43	@ 0x2b
 80071ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071ee:	f89a 3000 	ldrb.w	r3, [sl]
 80071f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80071f4:	d015      	beq.n	8007222 <_svfiprintf_r+0xfa>
 80071f6:	9a07      	ldr	r2, [sp, #28]
 80071f8:	4654      	mov	r4, sl
 80071fa:	2000      	movs	r0, #0
 80071fc:	f04f 0c0a 	mov.w	ip, #10
 8007200:	4621      	mov	r1, r4
 8007202:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007206:	3b30      	subs	r3, #48	@ 0x30
 8007208:	2b09      	cmp	r3, #9
 800720a:	d94b      	bls.n	80072a4 <_svfiprintf_r+0x17c>
 800720c:	b1b0      	cbz	r0, 800723c <_svfiprintf_r+0x114>
 800720e:	9207      	str	r2, [sp, #28]
 8007210:	e014      	b.n	800723c <_svfiprintf_r+0x114>
 8007212:	eba0 0308 	sub.w	r3, r0, r8
 8007216:	fa09 f303 	lsl.w	r3, r9, r3
 800721a:	4313      	orrs	r3, r2
 800721c:	9304      	str	r3, [sp, #16]
 800721e:	46a2      	mov	sl, r4
 8007220:	e7d2      	b.n	80071c8 <_svfiprintf_r+0xa0>
 8007222:	9b03      	ldr	r3, [sp, #12]
 8007224:	1d19      	adds	r1, r3, #4
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	9103      	str	r1, [sp, #12]
 800722a:	2b00      	cmp	r3, #0
 800722c:	bfbb      	ittet	lt
 800722e:	425b      	neglt	r3, r3
 8007230:	f042 0202 	orrlt.w	r2, r2, #2
 8007234:	9307      	strge	r3, [sp, #28]
 8007236:	9307      	strlt	r3, [sp, #28]
 8007238:	bfb8      	it	lt
 800723a:	9204      	strlt	r2, [sp, #16]
 800723c:	7823      	ldrb	r3, [r4, #0]
 800723e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007240:	d10a      	bne.n	8007258 <_svfiprintf_r+0x130>
 8007242:	7863      	ldrb	r3, [r4, #1]
 8007244:	2b2a      	cmp	r3, #42	@ 0x2a
 8007246:	d132      	bne.n	80072ae <_svfiprintf_r+0x186>
 8007248:	9b03      	ldr	r3, [sp, #12]
 800724a:	1d1a      	adds	r2, r3, #4
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	9203      	str	r2, [sp, #12]
 8007250:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007254:	3402      	adds	r4, #2
 8007256:	9305      	str	r3, [sp, #20]
 8007258:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800731c <_svfiprintf_r+0x1f4>
 800725c:	7821      	ldrb	r1, [r4, #0]
 800725e:	2203      	movs	r2, #3
 8007260:	4650      	mov	r0, sl
 8007262:	f7f8 ffdd 	bl	8000220 <memchr>
 8007266:	b138      	cbz	r0, 8007278 <_svfiprintf_r+0x150>
 8007268:	9b04      	ldr	r3, [sp, #16]
 800726a:	eba0 000a 	sub.w	r0, r0, sl
 800726e:	2240      	movs	r2, #64	@ 0x40
 8007270:	4082      	lsls	r2, r0
 8007272:	4313      	orrs	r3, r2
 8007274:	3401      	adds	r4, #1
 8007276:	9304      	str	r3, [sp, #16]
 8007278:	f814 1b01 	ldrb.w	r1, [r4], #1
 800727c:	4824      	ldr	r0, [pc, #144]	@ (8007310 <_svfiprintf_r+0x1e8>)
 800727e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007282:	2206      	movs	r2, #6
 8007284:	f7f8 ffcc 	bl	8000220 <memchr>
 8007288:	2800      	cmp	r0, #0
 800728a:	d036      	beq.n	80072fa <_svfiprintf_r+0x1d2>
 800728c:	4b21      	ldr	r3, [pc, #132]	@ (8007314 <_svfiprintf_r+0x1ec>)
 800728e:	bb1b      	cbnz	r3, 80072d8 <_svfiprintf_r+0x1b0>
 8007290:	9b03      	ldr	r3, [sp, #12]
 8007292:	3307      	adds	r3, #7
 8007294:	f023 0307 	bic.w	r3, r3, #7
 8007298:	3308      	adds	r3, #8
 800729a:	9303      	str	r3, [sp, #12]
 800729c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800729e:	4433      	add	r3, r6
 80072a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80072a2:	e76a      	b.n	800717a <_svfiprintf_r+0x52>
 80072a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80072a8:	460c      	mov	r4, r1
 80072aa:	2001      	movs	r0, #1
 80072ac:	e7a8      	b.n	8007200 <_svfiprintf_r+0xd8>
 80072ae:	2300      	movs	r3, #0
 80072b0:	3401      	adds	r4, #1
 80072b2:	9305      	str	r3, [sp, #20]
 80072b4:	4619      	mov	r1, r3
 80072b6:	f04f 0c0a 	mov.w	ip, #10
 80072ba:	4620      	mov	r0, r4
 80072bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072c0:	3a30      	subs	r2, #48	@ 0x30
 80072c2:	2a09      	cmp	r2, #9
 80072c4:	d903      	bls.n	80072ce <_svfiprintf_r+0x1a6>
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d0c6      	beq.n	8007258 <_svfiprintf_r+0x130>
 80072ca:	9105      	str	r1, [sp, #20]
 80072cc:	e7c4      	b.n	8007258 <_svfiprintf_r+0x130>
 80072ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80072d2:	4604      	mov	r4, r0
 80072d4:	2301      	movs	r3, #1
 80072d6:	e7f0      	b.n	80072ba <_svfiprintf_r+0x192>
 80072d8:	ab03      	add	r3, sp, #12
 80072da:	9300      	str	r3, [sp, #0]
 80072dc:	462a      	mov	r2, r5
 80072de:	4b0e      	ldr	r3, [pc, #56]	@ (8007318 <_svfiprintf_r+0x1f0>)
 80072e0:	a904      	add	r1, sp, #16
 80072e2:	4638      	mov	r0, r7
 80072e4:	f3af 8000 	nop.w
 80072e8:	1c42      	adds	r2, r0, #1
 80072ea:	4606      	mov	r6, r0
 80072ec:	d1d6      	bne.n	800729c <_svfiprintf_r+0x174>
 80072ee:	89ab      	ldrh	r3, [r5, #12]
 80072f0:	065b      	lsls	r3, r3, #25
 80072f2:	f53f af2d 	bmi.w	8007150 <_svfiprintf_r+0x28>
 80072f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072f8:	e72c      	b.n	8007154 <_svfiprintf_r+0x2c>
 80072fa:	ab03      	add	r3, sp, #12
 80072fc:	9300      	str	r3, [sp, #0]
 80072fe:	462a      	mov	r2, r5
 8007300:	4b05      	ldr	r3, [pc, #20]	@ (8007318 <_svfiprintf_r+0x1f0>)
 8007302:	a904      	add	r1, sp, #16
 8007304:	4638      	mov	r0, r7
 8007306:	f000 f879 	bl	80073fc <_printf_i>
 800730a:	e7ed      	b.n	80072e8 <_svfiprintf_r+0x1c0>
 800730c:	080078a8 	.word	0x080078a8
 8007310:	080078b2 	.word	0x080078b2
 8007314:	00000000 	.word	0x00000000
 8007318:	08007071 	.word	0x08007071
 800731c:	080078ae 	.word	0x080078ae

08007320 <_printf_common>:
 8007320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007324:	4616      	mov	r6, r2
 8007326:	4698      	mov	r8, r3
 8007328:	688a      	ldr	r2, [r1, #8]
 800732a:	690b      	ldr	r3, [r1, #16]
 800732c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007330:	4293      	cmp	r3, r2
 8007332:	bfb8      	it	lt
 8007334:	4613      	movlt	r3, r2
 8007336:	6033      	str	r3, [r6, #0]
 8007338:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800733c:	4607      	mov	r7, r0
 800733e:	460c      	mov	r4, r1
 8007340:	b10a      	cbz	r2, 8007346 <_printf_common+0x26>
 8007342:	3301      	adds	r3, #1
 8007344:	6033      	str	r3, [r6, #0]
 8007346:	6823      	ldr	r3, [r4, #0]
 8007348:	0699      	lsls	r1, r3, #26
 800734a:	bf42      	ittt	mi
 800734c:	6833      	ldrmi	r3, [r6, #0]
 800734e:	3302      	addmi	r3, #2
 8007350:	6033      	strmi	r3, [r6, #0]
 8007352:	6825      	ldr	r5, [r4, #0]
 8007354:	f015 0506 	ands.w	r5, r5, #6
 8007358:	d106      	bne.n	8007368 <_printf_common+0x48>
 800735a:	f104 0a19 	add.w	sl, r4, #25
 800735e:	68e3      	ldr	r3, [r4, #12]
 8007360:	6832      	ldr	r2, [r6, #0]
 8007362:	1a9b      	subs	r3, r3, r2
 8007364:	42ab      	cmp	r3, r5
 8007366:	dc26      	bgt.n	80073b6 <_printf_common+0x96>
 8007368:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800736c:	6822      	ldr	r2, [r4, #0]
 800736e:	3b00      	subs	r3, #0
 8007370:	bf18      	it	ne
 8007372:	2301      	movne	r3, #1
 8007374:	0692      	lsls	r2, r2, #26
 8007376:	d42b      	bmi.n	80073d0 <_printf_common+0xb0>
 8007378:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800737c:	4641      	mov	r1, r8
 800737e:	4638      	mov	r0, r7
 8007380:	47c8      	blx	r9
 8007382:	3001      	adds	r0, #1
 8007384:	d01e      	beq.n	80073c4 <_printf_common+0xa4>
 8007386:	6823      	ldr	r3, [r4, #0]
 8007388:	6922      	ldr	r2, [r4, #16]
 800738a:	f003 0306 	and.w	r3, r3, #6
 800738e:	2b04      	cmp	r3, #4
 8007390:	bf02      	ittt	eq
 8007392:	68e5      	ldreq	r5, [r4, #12]
 8007394:	6833      	ldreq	r3, [r6, #0]
 8007396:	1aed      	subeq	r5, r5, r3
 8007398:	68a3      	ldr	r3, [r4, #8]
 800739a:	bf0c      	ite	eq
 800739c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073a0:	2500      	movne	r5, #0
 80073a2:	4293      	cmp	r3, r2
 80073a4:	bfc4      	itt	gt
 80073a6:	1a9b      	subgt	r3, r3, r2
 80073a8:	18ed      	addgt	r5, r5, r3
 80073aa:	2600      	movs	r6, #0
 80073ac:	341a      	adds	r4, #26
 80073ae:	42b5      	cmp	r5, r6
 80073b0:	d11a      	bne.n	80073e8 <_printf_common+0xc8>
 80073b2:	2000      	movs	r0, #0
 80073b4:	e008      	b.n	80073c8 <_printf_common+0xa8>
 80073b6:	2301      	movs	r3, #1
 80073b8:	4652      	mov	r2, sl
 80073ba:	4641      	mov	r1, r8
 80073bc:	4638      	mov	r0, r7
 80073be:	47c8      	blx	r9
 80073c0:	3001      	adds	r0, #1
 80073c2:	d103      	bne.n	80073cc <_printf_common+0xac>
 80073c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073cc:	3501      	adds	r5, #1
 80073ce:	e7c6      	b.n	800735e <_printf_common+0x3e>
 80073d0:	18e1      	adds	r1, r4, r3
 80073d2:	1c5a      	adds	r2, r3, #1
 80073d4:	2030      	movs	r0, #48	@ 0x30
 80073d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80073da:	4422      	add	r2, r4
 80073dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80073e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80073e4:	3302      	adds	r3, #2
 80073e6:	e7c7      	b.n	8007378 <_printf_common+0x58>
 80073e8:	2301      	movs	r3, #1
 80073ea:	4622      	mov	r2, r4
 80073ec:	4641      	mov	r1, r8
 80073ee:	4638      	mov	r0, r7
 80073f0:	47c8      	blx	r9
 80073f2:	3001      	adds	r0, #1
 80073f4:	d0e6      	beq.n	80073c4 <_printf_common+0xa4>
 80073f6:	3601      	adds	r6, #1
 80073f8:	e7d9      	b.n	80073ae <_printf_common+0x8e>
	...

080073fc <_printf_i>:
 80073fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007400:	7e0f      	ldrb	r7, [r1, #24]
 8007402:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007404:	2f78      	cmp	r7, #120	@ 0x78
 8007406:	4691      	mov	r9, r2
 8007408:	4680      	mov	r8, r0
 800740a:	460c      	mov	r4, r1
 800740c:	469a      	mov	sl, r3
 800740e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007412:	d807      	bhi.n	8007424 <_printf_i+0x28>
 8007414:	2f62      	cmp	r7, #98	@ 0x62
 8007416:	d80a      	bhi.n	800742e <_printf_i+0x32>
 8007418:	2f00      	cmp	r7, #0
 800741a:	f000 80d1 	beq.w	80075c0 <_printf_i+0x1c4>
 800741e:	2f58      	cmp	r7, #88	@ 0x58
 8007420:	f000 80b8 	beq.w	8007594 <_printf_i+0x198>
 8007424:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007428:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800742c:	e03a      	b.n	80074a4 <_printf_i+0xa8>
 800742e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007432:	2b15      	cmp	r3, #21
 8007434:	d8f6      	bhi.n	8007424 <_printf_i+0x28>
 8007436:	a101      	add	r1, pc, #4	@ (adr r1, 800743c <_printf_i+0x40>)
 8007438:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800743c:	08007495 	.word	0x08007495
 8007440:	080074a9 	.word	0x080074a9
 8007444:	08007425 	.word	0x08007425
 8007448:	08007425 	.word	0x08007425
 800744c:	08007425 	.word	0x08007425
 8007450:	08007425 	.word	0x08007425
 8007454:	080074a9 	.word	0x080074a9
 8007458:	08007425 	.word	0x08007425
 800745c:	08007425 	.word	0x08007425
 8007460:	08007425 	.word	0x08007425
 8007464:	08007425 	.word	0x08007425
 8007468:	080075a7 	.word	0x080075a7
 800746c:	080074d3 	.word	0x080074d3
 8007470:	08007561 	.word	0x08007561
 8007474:	08007425 	.word	0x08007425
 8007478:	08007425 	.word	0x08007425
 800747c:	080075c9 	.word	0x080075c9
 8007480:	08007425 	.word	0x08007425
 8007484:	080074d3 	.word	0x080074d3
 8007488:	08007425 	.word	0x08007425
 800748c:	08007425 	.word	0x08007425
 8007490:	08007569 	.word	0x08007569
 8007494:	6833      	ldr	r3, [r6, #0]
 8007496:	1d1a      	adds	r2, r3, #4
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6032      	str	r2, [r6, #0]
 800749c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80074a4:	2301      	movs	r3, #1
 80074a6:	e09c      	b.n	80075e2 <_printf_i+0x1e6>
 80074a8:	6833      	ldr	r3, [r6, #0]
 80074aa:	6820      	ldr	r0, [r4, #0]
 80074ac:	1d19      	adds	r1, r3, #4
 80074ae:	6031      	str	r1, [r6, #0]
 80074b0:	0606      	lsls	r6, r0, #24
 80074b2:	d501      	bpl.n	80074b8 <_printf_i+0xbc>
 80074b4:	681d      	ldr	r5, [r3, #0]
 80074b6:	e003      	b.n	80074c0 <_printf_i+0xc4>
 80074b8:	0645      	lsls	r5, r0, #25
 80074ba:	d5fb      	bpl.n	80074b4 <_printf_i+0xb8>
 80074bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80074c0:	2d00      	cmp	r5, #0
 80074c2:	da03      	bge.n	80074cc <_printf_i+0xd0>
 80074c4:	232d      	movs	r3, #45	@ 0x2d
 80074c6:	426d      	negs	r5, r5
 80074c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074cc:	4858      	ldr	r0, [pc, #352]	@ (8007630 <_printf_i+0x234>)
 80074ce:	230a      	movs	r3, #10
 80074d0:	e011      	b.n	80074f6 <_printf_i+0xfa>
 80074d2:	6821      	ldr	r1, [r4, #0]
 80074d4:	6833      	ldr	r3, [r6, #0]
 80074d6:	0608      	lsls	r0, r1, #24
 80074d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80074dc:	d402      	bmi.n	80074e4 <_printf_i+0xe8>
 80074de:	0649      	lsls	r1, r1, #25
 80074e0:	bf48      	it	mi
 80074e2:	b2ad      	uxthmi	r5, r5
 80074e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80074e6:	4852      	ldr	r0, [pc, #328]	@ (8007630 <_printf_i+0x234>)
 80074e8:	6033      	str	r3, [r6, #0]
 80074ea:	bf14      	ite	ne
 80074ec:	230a      	movne	r3, #10
 80074ee:	2308      	moveq	r3, #8
 80074f0:	2100      	movs	r1, #0
 80074f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80074f6:	6866      	ldr	r6, [r4, #4]
 80074f8:	60a6      	str	r6, [r4, #8]
 80074fa:	2e00      	cmp	r6, #0
 80074fc:	db05      	blt.n	800750a <_printf_i+0x10e>
 80074fe:	6821      	ldr	r1, [r4, #0]
 8007500:	432e      	orrs	r6, r5
 8007502:	f021 0104 	bic.w	r1, r1, #4
 8007506:	6021      	str	r1, [r4, #0]
 8007508:	d04b      	beq.n	80075a2 <_printf_i+0x1a6>
 800750a:	4616      	mov	r6, r2
 800750c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007510:	fb03 5711 	mls	r7, r3, r1, r5
 8007514:	5dc7      	ldrb	r7, [r0, r7]
 8007516:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800751a:	462f      	mov	r7, r5
 800751c:	42bb      	cmp	r3, r7
 800751e:	460d      	mov	r5, r1
 8007520:	d9f4      	bls.n	800750c <_printf_i+0x110>
 8007522:	2b08      	cmp	r3, #8
 8007524:	d10b      	bne.n	800753e <_printf_i+0x142>
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	07df      	lsls	r7, r3, #31
 800752a:	d508      	bpl.n	800753e <_printf_i+0x142>
 800752c:	6923      	ldr	r3, [r4, #16]
 800752e:	6861      	ldr	r1, [r4, #4]
 8007530:	4299      	cmp	r1, r3
 8007532:	bfde      	ittt	le
 8007534:	2330      	movle	r3, #48	@ 0x30
 8007536:	f806 3c01 	strble.w	r3, [r6, #-1]
 800753a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800753e:	1b92      	subs	r2, r2, r6
 8007540:	6122      	str	r2, [r4, #16]
 8007542:	f8cd a000 	str.w	sl, [sp]
 8007546:	464b      	mov	r3, r9
 8007548:	aa03      	add	r2, sp, #12
 800754a:	4621      	mov	r1, r4
 800754c:	4640      	mov	r0, r8
 800754e:	f7ff fee7 	bl	8007320 <_printf_common>
 8007552:	3001      	adds	r0, #1
 8007554:	d14a      	bne.n	80075ec <_printf_i+0x1f0>
 8007556:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800755a:	b004      	add	sp, #16
 800755c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007560:	6823      	ldr	r3, [r4, #0]
 8007562:	f043 0320 	orr.w	r3, r3, #32
 8007566:	6023      	str	r3, [r4, #0]
 8007568:	4832      	ldr	r0, [pc, #200]	@ (8007634 <_printf_i+0x238>)
 800756a:	2778      	movs	r7, #120	@ 0x78
 800756c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007570:	6823      	ldr	r3, [r4, #0]
 8007572:	6831      	ldr	r1, [r6, #0]
 8007574:	061f      	lsls	r7, r3, #24
 8007576:	f851 5b04 	ldr.w	r5, [r1], #4
 800757a:	d402      	bmi.n	8007582 <_printf_i+0x186>
 800757c:	065f      	lsls	r7, r3, #25
 800757e:	bf48      	it	mi
 8007580:	b2ad      	uxthmi	r5, r5
 8007582:	6031      	str	r1, [r6, #0]
 8007584:	07d9      	lsls	r1, r3, #31
 8007586:	bf44      	itt	mi
 8007588:	f043 0320 	orrmi.w	r3, r3, #32
 800758c:	6023      	strmi	r3, [r4, #0]
 800758e:	b11d      	cbz	r5, 8007598 <_printf_i+0x19c>
 8007590:	2310      	movs	r3, #16
 8007592:	e7ad      	b.n	80074f0 <_printf_i+0xf4>
 8007594:	4826      	ldr	r0, [pc, #152]	@ (8007630 <_printf_i+0x234>)
 8007596:	e7e9      	b.n	800756c <_printf_i+0x170>
 8007598:	6823      	ldr	r3, [r4, #0]
 800759a:	f023 0320 	bic.w	r3, r3, #32
 800759e:	6023      	str	r3, [r4, #0]
 80075a0:	e7f6      	b.n	8007590 <_printf_i+0x194>
 80075a2:	4616      	mov	r6, r2
 80075a4:	e7bd      	b.n	8007522 <_printf_i+0x126>
 80075a6:	6833      	ldr	r3, [r6, #0]
 80075a8:	6825      	ldr	r5, [r4, #0]
 80075aa:	6961      	ldr	r1, [r4, #20]
 80075ac:	1d18      	adds	r0, r3, #4
 80075ae:	6030      	str	r0, [r6, #0]
 80075b0:	062e      	lsls	r6, r5, #24
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	d501      	bpl.n	80075ba <_printf_i+0x1be>
 80075b6:	6019      	str	r1, [r3, #0]
 80075b8:	e002      	b.n	80075c0 <_printf_i+0x1c4>
 80075ba:	0668      	lsls	r0, r5, #25
 80075bc:	d5fb      	bpl.n	80075b6 <_printf_i+0x1ba>
 80075be:	8019      	strh	r1, [r3, #0]
 80075c0:	2300      	movs	r3, #0
 80075c2:	6123      	str	r3, [r4, #16]
 80075c4:	4616      	mov	r6, r2
 80075c6:	e7bc      	b.n	8007542 <_printf_i+0x146>
 80075c8:	6833      	ldr	r3, [r6, #0]
 80075ca:	1d1a      	adds	r2, r3, #4
 80075cc:	6032      	str	r2, [r6, #0]
 80075ce:	681e      	ldr	r6, [r3, #0]
 80075d0:	6862      	ldr	r2, [r4, #4]
 80075d2:	2100      	movs	r1, #0
 80075d4:	4630      	mov	r0, r6
 80075d6:	f7f8 fe23 	bl	8000220 <memchr>
 80075da:	b108      	cbz	r0, 80075e0 <_printf_i+0x1e4>
 80075dc:	1b80      	subs	r0, r0, r6
 80075de:	6060      	str	r0, [r4, #4]
 80075e0:	6863      	ldr	r3, [r4, #4]
 80075e2:	6123      	str	r3, [r4, #16]
 80075e4:	2300      	movs	r3, #0
 80075e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075ea:	e7aa      	b.n	8007542 <_printf_i+0x146>
 80075ec:	6923      	ldr	r3, [r4, #16]
 80075ee:	4632      	mov	r2, r6
 80075f0:	4649      	mov	r1, r9
 80075f2:	4640      	mov	r0, r8
 80075f4:	47d0      	blx	sl
 80075f6:	3001      	adds	r0, #1
 80075f8:	d0ad      	beq.n	8007556 <_printf_i+0x15a>
 80075fa:	6823      	ldr	r3, [r4, #0]
 80075fc:	079b      	lsls	r3, r3, #30
 80075fe:	d413      	bmi.n	8007628 <_printf_i+0x22c>
 8007600:	68e0      	ldr	r0, [r4, #12]
 8007602:	9b03      	ldr	r3, [sp, #12]
 8007604:	4298      	cmp	r0, r3
 8007606:	bfb8      	it	lt
 8007608:	4618      	movlt	r0, r3
 800760a:	e7a6      	b.n	800755a <_printf_i+0x15e>
 800760c:	2301      	movs	r3, #1
 800760e:	4632      	mov	r2, r6
 8007610:	4649      	mov	r1, r9
 8007612:	4640      	mov	r0, r8
 8007614:	47d0      	blx	sl
 8007616:	3001      	adds	r0, #1
 8007618:	d09d      	beq.n	8007556 <_printf_i+0x15a>
 800761a:	3501      	adds	r5, #1
 800761c:	68e3      	ldr	r3, [r4, #12]
 800761e:	9903      	ldr	r1, [sp, #12]
 8007620:	1a5b      	subs	r3, r3, r1
 8007622:	42ab      	cmp	r3, r5
 8007624:	dcf2      	bgt.n	800760c <_printf_i+0x210>
 8007626:	e7eb      	b.n	8007600 <_printf_i+0x204>
 8007628:	2500      	movs	r5, #0
 800762a:	f104 0619 	add.w	r6, r4, #25
 800762e:	e7f5      	b.n	800761c <_printf_i+0x220>
 8007630:	080078b9 	.word	0x080078b9
 8007634:	080078ca 	.word	0x080078ca

08007638 <memmove>:
 8007638:	4288      	cmp	r0, r1
 800763a:	b510      	push	{r4, lr}
 800763c:	eb01 0402 	add.w	r4, r1, r2
 8007640:	d902      	bls.n	8007648 <memmove+0x10>
 8007642:	4284      	cmp	r4, r0
 8007644:	4623      	mov	r3, r4
 8007646:	d807      	bhi.n	8007658 <memmove+0x20>
 8007648:	1e43      	subs	r3, r0, #1
 800764a:	42a1      	cmp	r1, r4
 800764c:	d008      	beq.n	8007660 <memmove+0x28>
 800764e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007652:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007656:	e7f8      	b.n	800764a <memmove+0x12>
 8007658:	4402      	add	r2, r0
 800765a:	4601      	mov	r1, r0
 800765c:	428a      	cmp	r2, r1
 800765e:	d100      	bne.n	8007662 <memmove+0x2a>
 8007660:	bd10      	pop	{r4, pc}
 8007662:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007666:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800766a:	e7f7      	b.n	800765c <memmove+0x24>

0800766c <_sbrk_r>:
 800766c:	b538      	push	{r3, r4, r5, lr}
 800766e:	4d06      	ldr	r5, [pc, #24]	@ (8007688 <_sbrk_r+0x1c>)
 8007670:	2300      	movs	r3, #0
 8007672:	4604      	mov	r4, r0
 8007674:	4608      	mov	r0, r1
 8007676:	602b      	str	r3, [r5, #0]
 8007678:	f7f9 ff60 	bl	800153c <_sbrk>
 800767c:	1c43      	adds	r3, r0, #1
 800767e:	d102      	bne.n	8007686 <_sbrk_r+0x1a>
 8007680:	682b      	ldr	r3, [r5, #0]
 8007682:	b103      	cbz	r3, 8007686 <_sbrk_r+0x1a>
 8007684:	6023      	str	r3, [r4, #0]
 8007686:	bd38      	pop	{r3, r4, r5, pc}
 8007688:	20002198 	.word	0x20002198

0800768c <_realloc_r>:
 800768c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007690:	4607      	mov	r7, r0
 8007692:	4614      	mov	r4, r2
 8007694:	460d      	mov	r5, r1
 8007696:	b921      	cbnz	r1, 80076a2 <_realloc_r+0x16>
 8007698:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800769c:	4611      	mov	r1, r2
 800769e:	f7ff bc5b 	b.w	8006f58 <_malloc_r>
 80076a2:	b92a      	cbnz	r2, 80076b0 <_realloc_r+0x24>
 80076a4:	f7ff fbec 	bl	8006e80 <_free_r>
 80076a8:	4625      	mov	r5, r4
 80076aa:	4628      	mov	r0, r5
 80076ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076b0:	f000 f81a 	bl	80076e8 <_malloc_usable_size_r>
 80076b4:	4284      	cmp	r4, r0
 80076b6:	4606      	mov	r6, r0
 80076b8:	d802      	bhi.n	80076c0 <_realloc_r+0x34>
 80076ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80076be:	d8f4      	bhi.n	80076aa <_realloc_r+0x1e>
 80076c0:	4621      	mov	r1, r4
 80076c2:	4638      	mov	r0, r7
 80076c4:	f7ff fc48 	bl	8006f58 <_malloc_r>
 80076c8:	4680      	mov	r8, r0
 80076ca:	b908      	cbnz	r0, 80076d0 <_realloc_r+0x44>
 80076cc:	4645      	mov	r5, r8
 80076ce:	e7ec      	b.n	80076aa <_realloc_r+0x1e>
 80076d0:	42b4      	cmp	r4, r6
 80076d2:	4622      	mov	r2, r4
 80076d4:	4629      	mov	r1, r5
 80076d6:	bf28      	it	cs
 80076d8:	4632      	movcs	r2, r6
 80076da:	f7ff fbc3 	bl	8006e64 <memcpy>
 80076de:	4629      	mov	r1, r5
 80076e0:	4638      	mov	r0, r7
 80076e2:	f7ff fbcd 	bl	8006e80 <_free_r>
 80076e6:	e7f1      	b.n	80076cc <_realloc_r+0x40>

080076e8 <_malloc_usable_size_r>:
 80076e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076ec:	1f18      	subs	r0, r3, #4
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	bfbc      	itt	lt
 80076f2:	580b      	ldrlt	r3, [r1, r0]
 80076f4:	18c0      	addlt	r0, r0, r3
 80076f6:	4770      	bx	lr

080076f8 <_init>:
 80076f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076fa:	bf00      	nop
 80076fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076fe:	bc08      	pop	{r3}
 8007700:	469e      	mov	lr, r3
 8007702:	4770      	bx	lr

08007704 <_fini>:
 8007704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007706:	bf00      	nop
 8007708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800770a:	bc08      	pop	{r3}
 800770c:	469e      	mov	lr, r3
 800770e:	4770      	bx	lr
