{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546231917898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546231917906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 31 12:51:57 2018 " "Processing started: Mon Dec 31 12:51:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546231917906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231917906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_SDRAM_RTL_Test -c DE0_CV_SDRAM_RTL_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_SDRAM_RTL_Test -c DE0_CV_SDRAM_RTL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231917906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546231919338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_altclkctrl/synthesis/cv_altclkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cv_altclkctrl/synthesis/cv_altclkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cv_altclkctrl " "Found entity 1: cv_altclkctrl" {  } { { "cv_altclkctrl/synthesis/cv_altclkctrl.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/cv_altclkctrl/synthesis/cv_altclkctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929712 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/cv_altclkctrl/synthesis/submodules/cv_altclkctrl_altclkctrl_0.v E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/db/cv_altclkctrl_altclkctrl_0.v " "Clear box output file E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/cv_altclkctrl/synthesis/submodules/cv_altclkctrl_altclkctrl_0.v is not compatible with the current compile. Used regenerated output file E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/db/cv_altclkctrl_altclkctrl_0.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1546231929828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cv_altclkctrl_altclkctrl_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cv_altclkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cv_altclkctrl_altclkctrl_0 " "Found entity 1: cv_altclkctrl_altclkctrl_0" {  } { { "db/cv_altclkctrl_altclkctrl_0.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/db/cv_altclkctrl_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0 " "Found entity 1: sdram_pll0" {  } { { "Sdram_Control/sdram_pll0.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/Sdram_Control/sdram_pll0.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_pll0/sdram_pll0_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0/sdram_pll0_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0_0002 " "Found entity 1: sdram_pll0_0002" {  } { { "Sdram_Control/sdram_pll0/sdram_pll0_0002.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/Sdram_Control/sdram_pll0/sdram_pll0_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rw_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rw_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 RW_Test " "Found entity 1: RW_Test" {  } { { "v/RW_Test.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/v/RW_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/Sdram_Control/Sdram_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929843 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/Sdram_Control/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1546231929843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/Sdram_Control/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/Sdram_Control/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/Sdram_Control/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "v/pll_test.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/v/pll_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test/pll_test_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test/pll_test_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_0002 " "Found entity 1: pll_test_0002" {  } { { "v/pll_test/pll_test_0002.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/v/pll_test/pll_test_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll01.v 1 1 " "Found 1 design units, including 1 entities, in source file pll01.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01 " "Found entity 1: PLL01" {  } { { "PLL01.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/PLL01.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_SDRAM " "Found entity 1: PLL_SDRAM" {  } { { "PLL_SDRAM.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/PLL_SDRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546231929876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231929876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 de0_cv_sdram_rtl_test.v(50) " "Verilog HDL Expression warning at de0_cv_sdram_rtl_test.v(50): truncated literal to match 24 bits" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/de0_cv_sdram_rtl_test.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1546231930115 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 de0_cv_sdram_rtl_test.v(58) " "Verilog HDL Expression warning at de0_cv_sdram_rtl_test.v(58): truncated literal to match 24 bits" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/Altera/Cyclone_IV/SW/Test04_project_SDRAM/de0_cv_sdram_rtl_test.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1546231930115 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "DE0_CV_SDRAM_RTL_Test " "Top-level design entity \"DE0_CV_SDRAM_RTL_Test\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1546231930115 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546231936488 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 31 12:52:16 2018 " "Processing ended: Mon Dec 31 12:52:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546231936488 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546231936488 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546231936488 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231936488 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546231937292 ""}
