

================================================================
== Vitis HLS Report for 'Block_entry45_proc2'
================================================================
* Date:           Mon Dec  2 13:39:03 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.487 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|      599|  70.000 ns|  5.990 us|    7|  599|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+-----------+----------+-----+-----+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------+---------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_mod_exp_fu_39  |mod_exp  |        6|      598|  60.000 ns|  5.980 us|    6|  598|       no|
        +-------------------+---------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     268|    656|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     288|    690|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+-----+-----+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------+---------+---------+----+-----+-----+-----+
    |grp_mod_exp_fu_39  |mod_exp  |        0|   0|  268|  656|    0|
    +-------------------+---------+---------+----+-----+-----+-----+
    |Total              |         |        0|   0|  268|  656|    0|
    +-------------------+---------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_done    |   9|          2|    1|          2|
    |x          |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  32|          7|   18|         37|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   2|   0|    2|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |grp_mod_exp_fu_39_ap_start_reg  |   1|   0|    1|          0|
    |x_preg                          |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  20|   0|   20|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Block_entry45_proc2|  return value|
|y            |   in|   16|     ap_none|                    y|        scalar|
|d            |   in|   16|     ap_none|                    d|        scalar|
|N            |   in|   16|     ap_none|                    N|        scalar|
|x            |  out|   16|      ap_vld|                    x|       pointer|
|x_ap_vld     |  out|    1|      ap_vld|                    x|       pointer|
+-------------+-----+-----+------------+---------------------+--------------+

