Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  1 16:57:18 2024
| Host         : Marvin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BBa_timing_summary_routed.rpt -pb BBa_timing_summary_routed.pb -rpx BBa_timing_summary_routed.rpx -warn_on_violation
| Design       : BBa
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: IN106/IN432476/New_Clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.541        0.000                      0                  660        0.075        0.000                      0                  660        4.020        0.000                       0                   308  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.541        0.000                      0                  660        0.075        0.000                      0                  660        4.020        0.000                       0                   308  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 pwm1/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.805ns (31.831%)  route 3.866ns (68.169%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.724     5.327    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm1/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  pwm1/Count_reg[4]/Q
                         net (fo=4, routed)           1.635     7.480    pwm1/Q[0]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     7.604 r  pwm1/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.604    pwm1/_carry_i_3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.154 r  pwm1/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.154    pwm1/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  pwm1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.268    pwm1/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pwm1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.382    pwm1/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pwm1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.496    pwm1/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pwm1/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    pwm1/_carry__3_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.767 r  pwm1/_carry__4/CO[1]
                         net (fo=64, routed)          2.231    10.997    pwm1/_carry__4_n_2
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.604    15.027    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[13]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.729    14.538    pwm1/Count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 pwm1/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.805ns (31.831%)  route 3.866ns (68.169%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.724     5.327    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm1/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  pwm1/Count_reg[4]/Q
                         net (fo=4, routed)           1.635     7.480    pwm1/Q[0]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     7.604 r  pwm1/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.604    pwm1/_carry_i_3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.154 r  pwm1/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.154    pwm1/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  pwm1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.268    pwm1/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pwm1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.382    pwm1/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pwm1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.496    pwm1/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pwm1/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    pwm1/_carry__3_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.767 r  pwm1/_carry__4/CO[1]
                         net (fo=64, routed)          2.231    10.997    pwm1/_carry__4_n_2
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.604    15.027    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[14]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.729    14.538    pwm1/Count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 pwm1/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.805ns (31.831%)  route 3.866ns (68.169%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.724     5.327    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm1/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  pwm1/Count_reg[4]/Q
                         net (fo=4, routed)           1.635     7.480    pwm1/Q[0]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     7.604 r  pwm1/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.604    pwm1/_carry_i_3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.154 r  pwm1/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.154    pwm1/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  pwm1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.268    pwm1/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pwm1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.382    pwm1/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pwm1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.496    pwm1/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pwm1/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    pwm1/_carry__3_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.767 r  pwm1/_carry__4/CO[1]
                         net (fo=64, routed)          2.231    10.997    pwm1/_carry__4_n_2
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.604    15.027    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[15]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.729    14.538    pwm1/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 pwm1/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.805ns (31.831%)  route 3.866ns (68.169%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.724     5.327    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm1/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  pwm1/Count_reg[4]/Q
                         net (fo=4, routed)           1.635     7.480    pwm1/Q[0]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     7.604 r  pwm1/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.604    pwm1/_carry_i_3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.154 r  pwm1/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.154    pwm1/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  pwm1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.268    pwm1/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pwm1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.382    pwm1/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pwm1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.496    pwm1/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pwm1/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    pwm1/_carry__3_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.767 r  pwm1/_carry__4/CO[1]
                         net (fo=64, routed)          2.231    10.997    pwm1/_carry__4_n_2
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.604    15.027    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[16]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.729    14.538    pwm1/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 pwm1/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.805ns (32.627%)  route 3.727ns (67.373%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.724     5.327    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm1/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  pwm1/Count_reg[4]/Q
                         net (fo=4, routed)           1.635     7.480    pwm1/Q[0]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     7.604 r  pwm1/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.604    pwm1/_carry_i_3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.154 r  pwm1/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.154    pwm1/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  pwm1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.268    pwm1/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pwm1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.382    pwm1/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pwm1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.496    pwm1/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pwm1/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    pwm1/_carry__3_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.767 r  pwm1/_carry__4/CO[1]
                         net (fo=64, routed)          2.092    10.859    pwm1/_carry__4_n_2
    SLICE_X6Y98          FDRE                                         r  pwm1/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.604    15.027    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  pwm1/Count_reg[10]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.729    14.538    pwm1/Count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 pwm1/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.805ns (32.627%)  route 3.727ns (67.373%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.724     5.327    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm1/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  pwm1/Count_reg[4]/Q
                         net (fo=4, routed)           1.635     7.480    pwm1/Q[0]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     7.604 r  pwm1/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.604    pwm1/_carry_i_3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.154 r  pwm1/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.154    pwm1/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  pwm1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.268    pwm1/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pwm1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.382    pwm1/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pwm1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.496    pwm1/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pwm1/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    pwm1/_carry__3_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.767 r  pwm1/_carry__4/CO[1]
                         net (fo=64, routed)          2.092    10.859    pwm1/_carry__4_n_2
    SLICE_X6Y98          FDRE                                         r  pwm1/Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.604    15.027    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  pwm1/Count_reg[11]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.729    14.538    pwm1/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 pwm1/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.805ns (32.627%)  route 3.727ns (67.373%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.724     5.327    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm1/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  pwm1/Count_reg[4]/Q
                         net (fo=4, routed)           1.635     7.480    pwm1/Q[0]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     7.604 r  pwm1/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.604    pwm1/_carry_i_3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.154 r  pwm1/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.154    pwm1/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  pwm1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.268    pwm1/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pwm1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.382    pwm1/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pwm1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.496    pwm1/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pwm1/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    pwm1/_carry__3_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.767 r  pwm1/_carry__4/CO[1]
                         net (fo=64, routed)          2.092    10.859    pwm1/_carry__4_n_2
    SLICE_X6Y98          FDRE                                         r  pwm1/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.604    15.027    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  pwm1/Count_reg[12]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.729    14.538    pwm1/Count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 pwm1/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.805ns (32.627%)  route 3.727ns (67.373%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.724     5.327    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm1/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  pwm1/Count_reg[4]/Q
                         net (fo=4, routed)           1.635     7.480    pwm1/Q[0]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     7.604 r  pwm1/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.604    pwm1/_carry_i_3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.154 r  pwm1/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.154    pwm1/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  pwm1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.268    pwm1/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pwm1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.382    pwm1/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pwm1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.496    pwm1/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pwm1/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    pwm1/_carry__3_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.767 r  pwm1/_carry__4/CO[1]
                         net (fo=64, routed)          2.092    10.859    pwm1/_carry__4_n_2
    SLICE_X6Y98          FDRE                                         r  pwm1/Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.604    15.027    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  pwm1/Count_reg[9]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y98          FDRE (Setup_fdre_C_R)       -0.729    14.538    pwm1/Count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 pwm1/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.805ns (33.809%)  route 3.534ns (66.191%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.724     5.327    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm1/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  pwm1/Count_reg[4]/Q
                         net (fo=4, routed)           1.635     7.480    pwm1/Q[0]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     7.604 r  pwm1/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.604    pwm1/_carry_i_3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.154 r  pwm1/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.154    pwm1/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  pwm1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.268    pwm1/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pwm1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.382    pwm1/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pwm1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.496    pwm1/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pwm1/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    pwm1/_carry__3_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.767 r  pwm1/_carry__4/CO[1]
                         net (fo=64, routed)          1.899    10.665    pwm1/_carry__4_n_2
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.588    15.010    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[17]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.729    14.426    pwm1/Count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 pwm1/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.805ns (33.809%)  route 3.534ns (66.191%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.724     5.327    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  pwm1/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  pwm1/Count_reg[4]/Q
                         net (fo=4, routed)           1.635     7.480    pwm1/Q[0]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     7.604 r  pwm1/_carry_i_3/O
                         net (fo=1, routed)           0.000     7.604    pwm1/_carry_i_3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.154 r  pwm1/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.154    pwm1/_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  pwm1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.268    pwm1/_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  pwm1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.382    pwm1/_carry__1_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  pwm1/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.496    pwm1/_carry__2_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  pwm1/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.610    pwm1/_carry__3_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.767 r  pwm1/_carry__4/CO[1]
                         net (fo=64, routed)          1.899    10.665    pwm1/_carry__4_n_2
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.588    15.010    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[18]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.729    14.426    pwm1/Count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  3.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PID/P_term_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PID_scaled_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.153%)  route 0.298ns (67.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.598     1.517    PID/clk100_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  PID/P_term_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  PID/P_term_reg[15]/Q
                         net (fo=1, routed)           0.298     1.956    PID/P_term_reg_n_0_[15]
    SLICE_X10Y99         SRL16E                                       r  PID/PID_scaled_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.847     2.012    PID/clk100_IBUF_BUFG
    SLICE_X10Y99         SRL16E                                       r  PID/PID_scaled_reg[5]_srl2/CLK
                         clock pessimism             -0.245     1.766    
    SLICE_X10Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.881    PID/PID_scaled_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 PID/P_term_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PID_scaled_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.521%)  route 0.306ns (68.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.598     1.517    PID/clk100_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  PID/P_term_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  PID/P_term_reg[16]/Q
                         net (fo=1, routed)           0.306     1.965    PID/P_term_reg_n_0_[16]
    SLICE_X10Y99         SRL16E                                       r  PID/PID_scaled_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.847     2.012    PID/clk100_IBUF_BUFG
    SLICE_X10Y99         SRL16E                                       r  PID/PID_scaled_reg[6]_srl2/CLK
                         clock pessimism             -0.245     1.766    
    SLICE_X10Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.875    PID/PID_scaled_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pwm1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.604     1.523    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  pwm1/Count_reg[15]/Q
                         net (fo=4, routed)           0.127     1.814    pwm1/Q[11]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  pwm1/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    pwm1/Count_reg[16]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.024 r  pwm1/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    pwm1/p_1_in[17]
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.868     2.034    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[17]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    pwm1/Count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pwm1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.604     1.523    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  pwm1/Count_reg[15]/Q
                         net (fo=4, routed)           0.127     1.814    pwm1/Q[11]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  pwm1/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    pwm1/Count_reg[16]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.037 r  pwm1/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    pwm1/p_1_in[19]
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.868     2.034    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[19]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    pwm1/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 m0/uint32_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/error_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.256ns (52.615%)  route 0.231ns (47.385%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.605     1.524    m0/clk100_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  m0/uint32_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  m0/uint32_o_reg[5]/Q
                         net (fo=1, routed)           0.231     1.896    PID/error_reg[22]_1[4]
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     1.941 r  PID/error[8]_i_5/O
                         net (fo=1, routed)           0.000     1.941    m0/error_reg[8]_0[0]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.011 r  m0/error_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.011    PID/D[5]
    SLICE_X0Y101         FDRE                                         r  PID/error_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.872     2.037    PID/clk100_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  PID/error_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    PID/error_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 RPeriod_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.599     1.518    clk100_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  RPeriod_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  RPeriod_reg[7]/Q
                         net (fo=2, routed)           0.091     1.751    RPeriod_reg[7]
    SLICE_X2Y102         FDRE                                         r  RPeriod_latched_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.872     2.037    clk100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  RPeriod_latched_reg[7]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.083     1.614    RPeriod_latched_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pwm1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.604     1.523    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  pwm1/Count_reg[15]/Q
                         net (fo=4, routed)           0.127     1.814    pwm1/Q[11]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  pwm1/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    pwm1/Count_reg[16]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.060 r  pwm1/Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.060    pwm1/p_1_in[18]
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.868     2.034    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    pwm1/Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pwm1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.604     1.523    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  pwm1/Count_reg[15]/Q
                         net (fo=4, routed)           0.127     1.814    pwm1/Q[11]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  pwm1/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    pwm1/Count_reg[16]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.062 r  pwm1/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    pwm1/p_1_in[20]
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.868     2.034    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  pwm1/Count_reg[20]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    pwm1/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 RPeriod_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RPeriod_latched_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.599     1.518    clk100_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  RPeriod_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  RPeriod_reg[4]/Q
                         net (fo=2, routed)           0.098     1.758    RPeriod_reg[4]
    SLICE_X2Y102         FDRE                                         r  RPeriod_latched_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.872     2.037    clk100_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  RPeriod_latched_reg[4]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.085     1.616    RPeriod_latched_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pwm1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm1/Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.604     1.523    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  pwm1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  pwm1/Count_reg[15]/Q
                         net (fo=4, routed)           0.127     1.814    pwm1/Q[11]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  pwm1/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    pwm1/Count_reg[16]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  pwm1/Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    pwm1/Count_reg[20]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.064 r  pwm1/Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    pwm1/p_1_in[21]
    SLICE_X6Y101         FDRE                                         r  pwm1/Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.868     2.034    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  pwm1/Count_reg[21]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    pwm1/Count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y100    FSM_onehot_NextState_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y110    FSM_onehot_NextState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y110    FSM_onehot_NextState_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y100    RPeriod_latched_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y103    RPeriod_latched_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y103    RPeriod_latched_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y104    RPeriod_latched_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y104    RPeriod_latched_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y104    RPeriod_latched_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y99    PID/PID_scaled_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y99    PID/PID_scaled_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y99    PID/PID_scaled_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y99    PID/PID_scaled_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y101    PID/PID_scaled_reg[13]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN106/Digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.833ns  (logic 4.385ns (49.643%)  route 4.448ns (50.357%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE                         0.000     0.000 r  IN106/Digit_reg[2]/C
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[2]/Q
                         net (fo=7, routed)           0.853     1.309    IN106/Digit[2]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.150     1.459 r  IN106/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.595     5.054    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     8.833 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.833    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.576ns  (logic 4.135ns (48.221%)  route 4.441ns (51.779%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE                         0.000     0.000 r  IN106/Digit_reg[2]/C
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[2]/Q
                         net (fo=7, routed)           0.853     1.309    IN106/Digit[2]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.124     1.433 r  IN106/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.588     5.021    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.576 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.576    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.147ns  (logic 4.374ns (53.683%)  route 3.774ns (46.317%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE                         0.000     0.000 r  IN106/Digit_reg[0]/C
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[0]/Q
                         net (fo=7, routed)           0.834     1.290    IN106/Digit[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.154     1.444 r  IN106/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.939     4.384    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764     8.147 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.147    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.744ns  (logic 4.114ns (53.120%)  route 3.630ns (46.880%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE                         0.000     0.000 r  IN106/Digit_reg[0]/C
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[0]/Q
                         net (fo=7, routed)           0.834     1.290    IN106/Digit[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I3_O)        0.124     1.414 r  IN106/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.796     4.210    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.744 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.744    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 4.092ns (53.242%)  route 3.594ns (46.759%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE                         0.000     0.000 r  IN106/disp_reg[2]/C
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  IN106/disp_reg[2]/Q
                         net (fo=1, routed)           3.594     4.112    disp_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.686 r  disp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.686    disp[2]
    T9                                                                r  disp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 4.366ns (57.427%)  route 3.237ns (42.573%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE                         0.000     0.000 r  IN106/Digit_reg[3]/C
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[3]/Q
                         net (fo=7, routed)           0.835     1.291    IN106/Digit[3]
    SLICE_X9Y98          LUT4 (Prop_lut4_I0_O)        0.152     1.443 r  IN106/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.402     3.845    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.603 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.603    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 4.173ns (56.148%)  route 3.259ns (43.852%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE                         0.000     0.000 r  IN106/disp_reg[6]/C
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  IN106/disp_reg[6]/Q
                         net (fo=1, routed)           3.259     3.737    disp_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.695     7.431 r  disp_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.431    disp[6]
    K2                                                                r  disp[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 4.203ns (59.310%)  route 2.884ns (40.690%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE                         0.000     0.000 r  IN106/disp_reg[7]/C
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  IN106/disp_reg[7]/Q
                         net (fo=1, routed)           2.884     3.362    disp_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.725     7.087 r  disp_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.087    disp[7]
    U13                                                               r  disp[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.082ns  (logic 4.117ns (58.141%)  route 2.964ns (41.859%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE                         0.000     0.000 r  IN106/Digit_reg[0]/C
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IN106/Digit_reg[0]/Q
                         net (fo=7, routed)           0.839     1.295    IN106/Digit[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.124     1.419 r  IN106/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.125     3.544    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.082 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.082    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/disp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 4.201ns (60.074%)  route 2.792ns (39.926%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE                         0.000     0.000 r  IN106/disp_reg[5]/C
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  IN106/disp_reg[5]/Q
                         net (fo=1, routed)           2.792     3.270    disp_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.723     6.992 r  disp_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.992    disp[5]
    T14                                                               r  disp[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN106/Location_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.209ns (58.754%)  route 0.147ns (41.246%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE                         0.000     0.000 r  IN106/Location_reg[1]/C
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IN106/Location_reg[1]/Q
                         net (fo=18, routed)          0.147     0.311    IN106/Q[1]
    SLICE_X12Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.356 r  IN106/Location[5]_i_1/O
                         net (fo=1, routed)           0.000     0.356    IN106/p_0_in__0[5]
    SLICE_X12Y100        FDRE                                         r  IN106/Location_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.209ns (54.218%)  route 0.176ns (45.782%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE                         0.000     0.000 r  IN106/Location_reg[3]/C
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IN106/Location_reg[3]/Q
                         net (fo=7, routed)           0.176     0.340    IN106/Location_reg[3]
    SLICE_X12Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.385 r  IN106/Location[3]_i_1/O
                         net (fo=1, routed)           0.000     0.385    IN106/p_0_in__0[3]
    SLICE_X12Y100        FDRE                                         r  IN106/Location_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.212ns (54.571%)  route 0.176ns (45.429%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE                         0.000     0.000 r  IN106/Location_reg[3]/C
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IN106/Location_reg[3]/Q
                         net (fo=7, routed)           0.176     0.340    IN106/Location_reg[3]
    SLICE_X12Y100        LUT5 (Prop_lut5_I3_O)        0.048     0.388 r  IN106/Location[4]_i_1/O
                         net (fo=1, routed)           0.000     0.388    IN106/p_0_in__0[4]
    SLICE_X12Y100        FDRE                                         r  IN106/Location_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE                         0.000     0.000 r  IN106/Location_reg[6]/C
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IN106/Location_reg[6]/Q
                         net (fo=5, routed)           0.186     0.350    IN106/Location_reg[6]
    SLICE_X12Y101        LUT3 (Prop_lut3_I1_O)        0.043     0.393 r  IN106/Location[7]_i_1/O
                         net (fo=1, routed)           0.000     0.393    IN106/p_0_in__0[7]
    SLICE_X12Y101        FDRE                                         r  IN106/Location_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE                         0.000     0.000 r  IN106/Location_reg[6]/C
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IN106/Location_reg[6]/Q
                         net (fo=5, routed)           0.186     0.350    IN106/Location_reg[6]
    SLICE_X12Y101        LUT2 (Prop_lut2_I1_O)        0.045     0.395 r  IN106/Location[6]_i_1/O
                         net (fo=1, routed)           0.000     0.395    IN106/p_0_in__0[6]
    SLICE_X12Y101        FDRE                                         r  IN106/Location_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE                         0.000     0.000 r  IN106/Location_reg[1]/C
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IN106/Location_reg[1]/Q
                         net (fo=18, routed)          0.197     0.361    IN106/Q[1]
    SLICE_X12Y100        LUT3 (Prop_lut3_I0_O)        0.043     0.404 r  IN106/Location[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    IN106/p_0_in__0[2]
    SLICE_X12Y100        FDRE                                         r  IN106/Location_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE                         0.000     0.000 r  IN106/Location_reg[1]/C
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IN106/Location_reg[1]/Q
                         net (fo=18, routed)          0.197     0.361    IN106/Q[1]
    SLICE_X12Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.406 r  IN106/Location[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    IN106/p_0_in__0[1]
    SLICE_X12Y100        FDRE                                         r  IN106/Location_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Location_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.209ns (42.886%)  route 0.278ns (57.114%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE                         0.000     0.000 r  IN106/Location_reg[0]/C
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  IN106/Location_reg[0]/Q
                         net (fo=19, routed)          0.278     0.442    IN106/Q[0]
    SLICE_X12Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.487 r  IN106/Location[0]_i_1/O
                         net (fo=1, routed)           0.000     0.487    IN106/Location[0]_i_1_n_0
    SLICE_X12Y100        FDRE                                         r  IN106/Location_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/Digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.209ns (40.926%)  route 0.302ns (59.074%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE                         0.000     0.000 r  IN106/Location_reg[0]/C
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IN106/Location_reg[0]/Q
                         net (fo=19, routed)          0.302     0.466    PID/Digit_reg[0][0]
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.045     0.511 r  PID/Digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.511    IN106/Digit_reg[2]_0
    SLICE_X9Y99          FDRE                                         r  IN106/Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN106/Location_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IN106/disp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.209ns (37.110%)  route 0.354ns (62.890%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE                         0.000     0.000 r  IN106/Location_reg[1]/C
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IN106/Location_reg[1]/Q
                         net (fo=18, routed)          0.354     0.518    IN106/Q[1]
    SLICE_X8Y102         LUT4 (Prop_lut4_I3_O)        0.045     0.563 r  IN106/disp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.563    IN106/disp[1]_i_1_n_0
    SLICE_X8Y102         FDRE                                         r  IN106/disp_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PID/control_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.726ns  (logic 6.435ns (50.567%)  route 6.291ns (49.433%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.648     5.251    PID/clk100_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  PID/control_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.769 f  PID/control_signal_reg[0]/Q
                         net (fo=6, routed)           1.510     7.279    PID/Input[4]
    SLICE_X7Y98          LUT2 (Prop_lut2_I1_O)        0.124     7.403 r  PID/RInput1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.403    pwm1/RInput1_carry__0_1[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.935 r  pwm1/RInput1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.935    pwm1/RInput1_carry_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 f  pwm1/RInput1_carry__0/CO[3]
                         net (fo=16, routed)          2.247    10.296    PID/CO[0]
    SLICE_X8Y102         LUT6 (Prop_lut6_I5_O)        0.124    10.420 r  PID/PWM_Pulse0_carry__0_i_4/O
                         net (fo=1, routed)           0.708    11.128    pwm1/PWM_Pulse0_carry__1_0[0]
    SLICE_X7Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.654 r  pwm1/PWM_Pulse0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.654    pwm1/PWM_Pulse0_carry__0_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  pwm1/PWM_Pulse0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.768    pwm1/PWM_Pulse0_carry__1_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.882 r  pwm1/PWM_Pulse0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.882    pwm1/PWM_Pulse0_carry__2_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.996 r  pwm1/PWM_Pulse0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.996    pwm1/PWM_Pulse0_carry__3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.110 r  pwm1/PWM_Pulse0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.110    pwm1/PWM_Pulse0_carry__4_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.224 r  pwm1/PWM_Pulse0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.224    pwm1/PWM_Pulse0_carry__5_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.381 r  pwm1/PWM_Pulse0_carry__6/CO[1]
                         net (fo=1, routed)           1.825    14.206    PWM_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.770    17.976 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000    17.976    PWM
    C17                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 3.978ns (65.937%)  route 2.055ns (34.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.707     5.309    clk100_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  RTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  RTrig_reg/Q
                         net (fo=1, routed)           2.055     7.820    Trig_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.522    11.342 r  Trig_OBUF_inst/O
                         net (fo=0)                   0.000    11.342    Trig
    F16                                                               r  Trig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.910ns  (logic 4.038ns (68.333%)  route 1.871ns (31.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.706     5.308    clk100_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  count_reg[19]/Q
                         net (fo=4, routed)           1.871     7.698    TestA1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.218 r  TestA1_OBUF_inst/O
                         net (fo=0)                   0.000    11.218    TestA1
    H17                                                               r  TestA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PID/control_signal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.111ns  (logic 0.642ns (30.409%)  route 1.469ns (69.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.631     5.233    PID/clk100_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  PID/control_signal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  PID/control_signal_reg[10]/Q
                         net (fo=6, routed)           1.469     7.221    PID/Input[14]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.124     7.345 r  PID/Digit[2]_i_1/O
                         net (fo=1, routed)           0.000     7.345    IN106/Digit_reg[2]_0
    SLICE_X9Y99          FDRE                                         r  IN106/Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PID/control_signal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.846ns  (logic 0.779ns (42.197%)  route 1.067ns (57.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.631     5.233    PID/clk100_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  PID/control_signal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.478     5.711 r  PID/control_signal_reg[13]/Q
                         net (fo=6, routed)           1.067     6.778    PID/Input[17]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.301     7.079 r  PID/Digit[1]_i_1/O
                         net (fo=1, routed)           0.000     7.079    IN106/Digit_reg[1]_0
    SLICE_X9Y99          FDRE                                         r  IN106/Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PID/control_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.625ns  (logic 0.776ns (47.756%)  route 0.849ns (52.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.648     5.251    PID/clk100_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  PID/control_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.478     5.729 r  PID/control_signal_reg[7]/Q
                         net (fo=6, routed)           0.849     6.578    PID/Input[11]
    SLICE_X9Y99          LUT6 (Prop_lut6_I3_O)        0.298     6.876 r  PID/Digit[3]_i_3/O
                         net (fo=1, routed)           0.000     6.876    IN106/Digit_reg[3]_0
    SLICE_X9Y99          FDRE                                         r  IN106/Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PID/control_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.622ns  (logic 0.773ns (47.651%)  route 0.849ns (52.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.648     5.251    PID/clk100_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  PID/control_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.478     5.729 r  PID/control_signal_reg[4]/Q
                         net (fo=5, routed)           0.849     6.578    PID/Input[8]
    SLICE_X9Y99          LUT6 (Prop_lut6_I3_O)        0.295     6.873 r  PID/Digit[0]_i_1/O
                         net (fo=1, routed)           0.000     6.873    IN106/Digit_reg[0]_0
    SLICE_X9Y99          FDRE                                         r  IN106/Digit_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PID/control_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.209ns (61.549%)  route 0.131ns (38.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    PID/clk100_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  PID/control_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  PID/control_signal_reg[2]/Q
                         net (fo=5, routed)           0.131     1.790    PID/Input[6]
    SLICE_X9Y99          LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  PID/Digit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    IN106/Digit_reg[2]_0
    SLICE_X9Y99          FDRE                                         r  IN106/Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PID/control_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.209ns (61.374%)  route 0.132ns (38.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    PID/clk100_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  PID/control_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  PID/control_signal_reg[1]/Q
                         net (fo=7, routed)           0.132     1.791    PID/Input[5]
    SLICE_X9Y99          LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  PID/Digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    IN106/Digit_reg[1]_0
    SLICE_X9Y99          FDRE                                         r  IN106/Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PID/control_signal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.246ns (63.593%)  route 0.141ns (36.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.570     1.489    PID/clk100_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  PID/control_signal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  PID/control_signal_reg[12]/Q
                         net (fo=6, routed)           0.141     1.778    PID/Input[16]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.098     1.876 r  PID/Digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    IN106/Digit_reg[0]_0
    SLICE_X9Y99          FDRE                                         r  IN106/Digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PID/control_signal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN106/Digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.209ns (53.969%)  route 0.178ns (46.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.570     1.489    PID/clk100_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  PID/control_signal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  PID/control_signal_reg[11]/Q
                         net (fo=7, routed)           0.178     1.832    PID/Input[15]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  PID/Digit[3]_i_3/O
                         net (fo=1, routed)           0.000     1.877    IN106/Digit_reg[3]_0
    SLICE_X9Y99          FDRE                                         r  IN106/Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.385ns (77.230%)  route 0.408ns (22.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.596     1.515    clk100_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  count_reg[19]/Q
                         net (fo=4, routed)           0.408     2.088    TestA1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.309 r  TestA1_OBUF_inst/O
                         net (fo=0)                   0.000     3.309    TestA1
    H17                                                               r  TestA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.364ns (73.450%)  route 0.493ns (26.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.597     1.516    clk100_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  RTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  RTrig_reg/Q
                         net (fo=1, routed)           0.493     2.150    Trig_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.223     3.373 r  Trig_OBUF_inst/O
                         net (fo=0)                   0.000     3.373    Trig
    F16                                                               r  Trig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm1/Count_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.679ns (74.357%)  route 0.579ns (25.643%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.595     1.514    pwm1/clk100_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  pwm1/Count_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.164     1.678 f  pwm1/Count_reg[63]/Q
                         net (fo=3, routed)           0.190     1.868    pwm1/Count[63]
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.045     1.913 r  pwm1/PWM_Pulse0_carry__6_i_1/O
                         net (fo=1, routed)           0.000     1.913    pwm1/PWM_Pulse0_carry__6_i_1_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     2.048 r  pwm1/PWM_Pulse0_carry__6/CO[1]
                         net (fo=1, routed)           0.389     2.437    PWM_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.335     3.772 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000     3.772    PWM
    C17                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.607ns (32.184%)  route 3.386ns (67.816%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.502     3.985    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.124     4.109 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.883     4.993    RPeriod
    SLICE_X3Y103         FDRE                                         r  RPeriod_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.589     5.011    clk100_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  RPeriod_reg[10]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.607ns (32.184%)  route 3.386ns (67.816%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.502     3.985    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.124     4.109 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.883     4.993    RPeriod
    SLICE_X3Y103         FDRE                                         r  RPeriod_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.589     5.011    clk100_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  RPeriod_reg[11]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.607ns (32.184%)  route 3.386ns (67.816%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.502     3.985    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.124     4.109 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.883     4.993    RPeriod
    SLICE_X3Y103         FDRE                                         r  RPeriod_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.589     5.011    clk100_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  RPeriod_reg[8]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.607ns (32.184%)  route 3.386ns (67.816%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.502     3.985    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.124     4.109 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.883     4.993    RPeriod
    SLICE_X3Y103         FDRE                                         r  RPeriod_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.589     5.011    clk100_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  RPeriod_reg[9]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 1.607ns (32.206%)  route 3.383ns (67.794%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.502     3.985    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.124     4.109 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.880     4.989    RPeriod
    SLICE_X3Y104         FDRE                                         r  RPeriod_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.589     5.011    clk100_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  RPeriod_reg[12]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 1.607ns (32.206%)  route 3.383ns (67.794%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.502     3.985    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.124     4.109 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.880     4.989    RPeriod
    SLICE_X3Y104         FDRE                                         r  RPeriod_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.589     5.011    clk100_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  RPeriod_reg[13]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 1.607ns (32.206%)  route 3.383ns (67.794%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.502     3.985    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.124     4.109 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.880     4.989    RPeriod
    SLICE_X3Y104         FDRE                                         r  RPeriod_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.589     5.011    clk100_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  RPeriod_reg[14]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 1.607ns (32.206%)  route 3.383ns (67.794%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.502     3.985    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.124     4.109 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.880     4.989    RPeriod
    SLICE_X3Y104         FDRE                                         r  RPeriod_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.589     5.011    clk100_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  RPeriod_reg[15]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.607ns (32.844%)  route 3.286ns (67.156%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.502     3.985    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.124     4.109 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.783     4.892    RPeriod
    SLICE_X3Y101         FDRE                                         r  RPeriod_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.590     5.012    clk100_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  RPeriod_reg[0]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.607ns (32.844%)  route 3.286ns (67.156%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           2.502     3.985    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.124     4.109 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.783     4.892    RPeriod
    SLICE_X3Y101         FDRE                                         r  RPeriod_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.590     5.012    clk100_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  RPeriod_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.296ns (19.146%)  route 1.249ns (80.854%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.266    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.233     1.544    RPeriod
    SLICE_X3Y107         FDRE                                         r  RPeriod_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.870     2.035    clk100_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  RPeriod_reg[24]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.296ns (18.398%)  route 1.312ns (81.602%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.266    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.296     1.607    RPeriod
    SLICE_X3Y106         FDRE                                         r  RPeriod_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.871     2.036    clk100_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  RPeriod_reg[20]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.296ns (18.398%)  route 1.312ns (81.602%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.266    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.296     1.607    RPeriod
    SLICE_X3Y106         FDRE                                         r  RPeriod_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.871     2.036    clk100_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  RPeriod_reg[21]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.296ns (18.398%)  route 1.312ns (81.602%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.266    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.296     1.607    RPeriod
    SLICE_X3Y106         FDRE                                         r  RPeriod_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.871     2.036    clk100_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  RPeriod_reg[22]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.296ns (18.398%)  route 1.312ns (81.602%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.266    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.296     1.607    RPeriod
    SLICE_X3Y106         FDRE                                         r  RPeriod_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.871     2.036    clk100_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  RPeriod_reg[23]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.296ns (18.325%)  route 1.318ns (81.675%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.266    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.302     1.614    RPeriod
    SLICE_X3Y105         FDRE                                         r  RPeriod_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.871     2.036    clk100_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  RPeriod_reg[16]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.296ns (18.325%)  route 1.318ns (81.675%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.266    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.302     1.614    RPeriod
    SLICE_X3Y105         FDRE                                         r  RPeriod_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.871     2.036    clk100_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  RPeriod_reg[17]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.296ns (18.325%)  route 1.318ns (81.675%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.266    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.302     1.614    RPeriod
    SLICE_X3Y105         FDRE                                         r  RPeriod_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.871     2.036    clk100_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  RPeriod_reg[18]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.296ns (18.325%)  route 1.318ns (81.675%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.266    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.302     1.614    RPeriod
    SLICE_X3Y105         FDRE                                         r  RPeriod_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.871     2.036    clk100_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  RPeriod_reg[19]/C

Slack:                    inf
  Source:                 Echo
                            (input port)
  Destination:            RPeriod_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.296ns (18.308%)  route 1.319ns (81.692%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Echo (IN)
                         net (fo=0)                   0.000     0.000    Echo
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Echo_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.266    Echo_IBUF
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  RPeriod[0]_i_1/O
                         net (fo=25, routed)          0.304     1.615    RPeriod
    SLICE_X3Y102         FDRE                                         r  RPeriod_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.872     2.037    clk100_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  RPeriod_reg[4]/C





