{
  "nodes":
  [
    {
      "name":"bu"
      , "id":634363496
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":1
          , "type":"memtype"
          , "children":
          [
            {
              "name":"cellwbvector"
              , "id":2
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                          , "line":"13"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"272 bytes"
                  , "Implemented size":"3584 bytes = 7 replicates x 2<sup>ceil(log2(Requested size))</sup>"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"4 words"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                    }
                    , {
                      "type":"text"
                      , "text":"For each bank, 7 replicates were created  to efficiently support multiple accesses."
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"Running memory at 2x clock to support more concurrent ports"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                    , "line":13
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":3
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"4 words"
                      , "Implemented bank size":"3584 bytes = 7 replicates x  bank width x implemented bank depth"
                      , "Number of active ports":"28"
                      , "Number of read ports":"7"
                      , "Number of write ports":"2"
                      , "Number of shared (RW) ports":"19"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                        }
                        , {
                          "type":"text"
                          , "text":"For each bank, 7 replicates were created  to efficiently support multiple accesses."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                        , "line":13
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (4 words deep x 1024 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                            , "line":13
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":5
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":6
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":8
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":9
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"4 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 1"
                      , "id":10
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (4 words deep x 1024 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"3"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                            , "line":13
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":11
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":13
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":15
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":17
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"4 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 2"
                      , "id":19
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (4 words deep x 1024 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"3"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                            , "line":13
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":20
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":22
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":24
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":26
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"4 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 3"
                      , "id":27
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (4 words deep x 1024 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"3"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                            , "line":13
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":28
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":30
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":32
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":34
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"4 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 4"
                      , "id":36
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (4 words deep x 1024 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"3"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                            , "line":13
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":37
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":39
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":41
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":43
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"4 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 5"
                      , "id":45
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (4 words deep x 1024 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"3"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                            , "line":13
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":46
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":48
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":50
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":52
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"4 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 6"
                      , "id":53
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (4 words deep x 1024 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"3"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                            , "line":13
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":54
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":56
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":57
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":59
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"4 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellwbvector' occupies memory words [0-2] and has 1 array element split across 2 memory words.\n  Memory words [3-3] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"w"
              , "id":61
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"36 bytes"
                  , "Implemented size":"36 bytes"
                  , "Number of banks":"1"
                  , "Number of replicates":"1"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                    , "line":62
                  }
                ]
              ]
              , "type":"romsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":62
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented size":"36 bytes"
                      , "Number of replicates":"1"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                        , "line":62
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":63
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"32 bits"
                          , "Depth":"9 words"
                          , "Size":"36 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                            , "line":62
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":64
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"e"
              , "id":65
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                          , "line":"65"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"72 bytes"
                  , "Implemented size":"144 bytes"
                  , "Number of banks":"1"
                  , "Number of replicates":"2"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                    , "line":65
                  }
                ]
              ]
              , "type":"romsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":66
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented size":"144 bytes"
                      , "Number of replicates":"2"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                        , "line":65
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":67
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"32 bits"
                          , "Depth":"18 words"
                          , "Size":"72 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                            , "line":65
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":68
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 1"
                      , "id":69
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"32 bits"
                          , "Depth":"18 words"
                          , "Size":"72 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                            , "line":65
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":70
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"cell"
              , "id":71
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                          , "line":"18"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                    , "line":18
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cell_interior"
              , "id":72
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                          , "line":"22"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                    , "line":22
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":634668448
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634669120
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634670448
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634671104
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634672192
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634672864
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634673536
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634674208
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634674880
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634675552
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634676224
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634676896
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634677568
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634678224
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":21
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634678880
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":21
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634680032
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634680704
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634681360
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634682032
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634682704
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634683376
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634684048
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634684720
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634685392
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634686064
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634686736
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634687408
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634728304
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634728832
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellwbvector"
              , "Start cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634650288
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellwbvector"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":13
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634663264
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellwbvector"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":13
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634665056
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellwbvector"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":13
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":7
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":12
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":14
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":16
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":18
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":21
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":23
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":25
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":29
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":31
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":33
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":35
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":38
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":40
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":42
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":44
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":47
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":49
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":51
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":55
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":58
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":60
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":634732440
          , "details":
          [
            {
              "type":"table"
              , "Data width":"32 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                      , "line":"146"
                    }
                    , {
                      "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                      , "line":"25"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                , "line":146
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634733576
          , "details":
          [
            {
              "type":"table"
              , "Data width":"32 bits"
              , "Type":"ROM lookup"
              , "Loads from":"e"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                      , "line":"146"
                    }
                    , {
                      "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                      , "line":"25"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                , "line":146
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634734280
          , "details":
          [
            {
              "type":"table"
              , "Data width":"32 bits"
              , "Type":"ROM lookup"
              , "Loads from":"e"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                      , "line":"146"
                    }
                    , {
                      "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                      , "line":"160"
                    }
                    , {
                      "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                      , "line":"25"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h"
                , "line":146
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"boundary_detector"
      , "id":634372600
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":73
          , "type":"memtype"
          , "children":
          [
            {
              "name":"cellvector.cells"
              , "id":74
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                          , "line":"9"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"256 bytes"
                  , "Implemented size":"256 bytes"
                  , "Number of banks":"32 (2 banks are unused and will be optimized away)"
                  , "Bank width (word size)":"32 bits"
                  , "Bank depth":"2 words"
                  , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "Additional information":"Running memory at 2x clock to support more concurrent ports"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                    , "line":9
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":75
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":76
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":77
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":78
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":79
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":80
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":81
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":82
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":83
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":84
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":85
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":86
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":87
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":88
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":89
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":90
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":91
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":92
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":93
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":94
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":95
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"4"
                      , "Number of shared (RW) ports":"4"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":96
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"4"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":97
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":99
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":101
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":103
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":105
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":106
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":107
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":108
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":109
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":110
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":111
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":112
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":113
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":114
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":115
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":116
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":117
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":118
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":119
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":120
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":121
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":122
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":123
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":124
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":125
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":126
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":127
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":128
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":129
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":130
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":131
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":132
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":133
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":134
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":135
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":136
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":137
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":138
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":139
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":140
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":141
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":142
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":143
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":144
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":145
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":146
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":147
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":148
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":149
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":150
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":151
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":152
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":153
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":154
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 16"
                  , "id":155
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":156
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":157
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":158
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":159
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 17"
                  , "id":160
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":161
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":162
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":163
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":164
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 18"
                  , "id":165
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":166
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":167
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":168
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":169
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 19"
                  , "id":170
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":171
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":172
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":173
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":174
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 20"
                  , "id":175
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"4"
                      , "Number of shared (RW) ports":"4"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":176
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"4"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":177
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":179
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":181
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":183
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 21"
                  , "id":185
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":186
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"W"
                          , "id":187
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":188
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 22"
                  , "id":189
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":190
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"W"
                          , "id":191
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":192
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 23"
                  , "id":193
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":194
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"W"
                          , "id":195
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":196
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 24"
                  , "id":197
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":198
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"W"
                          , "id":199
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":200
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 25"
                  , "id":201
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":202
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"W"
                          , "id":203
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":204
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 26"
                  , "id":205
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":206
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"W"
                          , "id":207
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":208
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 27"
                  , "id":209
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":210
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"W"
                          , "id":211
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":212
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 28"
                  , "id":213
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":214
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"W"
                          , "id":215
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":216
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 29"
                  , "id":217
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":218
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"W"
                          , "id":219
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":220
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 30"
                  , "id":221
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"8 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":222
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"8 bytes (2 words deep x 32 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"0"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"W"
                          , "id":223
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":224
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'cellvector.cells' occupies memory words [0-63] and has 1 array element split across 16 memory words."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"cellwbvector"
              , "id":225
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                          , "line":"14"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                    , "line":14
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"offsets"
              , "id":226
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                          , "line":"15"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                    , "line":15
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cell"
              , "id":227
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                          , "line":"25"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                    , "line":25
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":634984336
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":25
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634984736
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":25
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634985392
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":25
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634985792
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":25
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634987472
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634988096
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634988608
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634989120
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634989632
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634990144
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634990656
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634991168
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634991680
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634992192
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634992704
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634993328
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634993840
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":634994352
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":635048808
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"43"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":635051432
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"106"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":635051776
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"232"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":635053400
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"169"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":635055336
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Loads from":"cellvector.cells"
              , "Start cycle":"232"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634952608
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634953248
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634953888
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634954528
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634955168
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634955808
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634956448
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634957088
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634957728
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634958368
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634959008
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634959648
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634960288
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634960880
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634961472
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634962112
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634962752
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634963392
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634964112
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634964640
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634965168
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634965696
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634966224
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634966752
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634967280
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634967808
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634968336
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634968864
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634969392
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634969920
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634970448
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634970976
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634971648
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634972176
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634972704
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634973232
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634973760
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634974288
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634974816
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634975344
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634975872
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634976400
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634976928
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634977456
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634977984
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634978512
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634979184
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634979712
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634980240
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634980768
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634981296
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634981824
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634982352
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634982880
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634983408
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634983936
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":635034512
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"12"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":635035008
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"12"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":635035664
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"12"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":635036320
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"12"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":635051072
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"75"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":635052304
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"138"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":635054240
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"201"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":635056048
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Local-pipelined"
              , "Stores to":"cellvector.cells"
              , "Start cycle":"264"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ARB"
          , "id":98
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":100
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":102
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":104
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":178
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":180
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":182
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":184
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
      ]
    }
    , {
      "name":"boundary_streamer"
      , "id":634379896
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":228
          , "type":"memtype"
          , "children":
          [
            {
              "name":"boundary"
              , "id":229
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl"
                          , "line":"18"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl"
                    , "line":18
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
      ]
    }
    , {
      "name":"cu"
      , "id":634402872
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":230
          , "type":"memtype"
          , "children":
          [
            {
              "name":"fwithposition"
              , "id":231
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                          , "line":"13"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"576 bytes"
                  , "Implemented size":"2048 bytes = 2 private copies x 2<sup>ceil(log2(Requested size))</sup>"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"8192 bits"
                  , "Bank depth":"1 word"
                  , "Implemented bank depth":"2 words = 2 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'fwithposition' occupies memory words [0-0] and has 64 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 2 private copies were created to enable simultaneous execution of 2 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                          , "line":"7"
                        }
                      ]
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bit</td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                    , "line":13
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":232
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"8192 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'fwithposition' occupies memory words [0-0] and has 64 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 2 private copies were created to enable simultaneous execution of 2 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                              , "line":"7"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bit</td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                        , "line":13
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":233
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (2 words deep x 8192 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'fwithposition' occupies memory words [0-0] and has 64 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 2 private copies were created to enable simultaneous execution of 2 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                                  , "line":"7"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bit</td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                            , "line":13
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":234
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":235
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":2
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"8192 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"2"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'fwithposition' occupies memory words [0-0] and has 64 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 2 private copies were created to enable simultaneous execution of 2 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                                    , "line":"7"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bit</td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td></tr><tr><td>Private copy 1: </td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"cellvector"
              , "id":236
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                          , "line":"11"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                    , "line":11
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"cell,cell,cell,cell"
              , "id":237
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                          , "line":"20"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                    , "line":20
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":635514912
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Loads from":"fwithposition"
              , "Start cycle":"1"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                , "line":54
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":634755952
          , "details":
          [
            {
              "type":"table"
              , "Width":"8192 bits"
              , "Stall-free":"Yes"
              , "Type":"Local-pipelined never-stall"
              , "Stores to":"fwithposition"
              , "Start cycle":"76"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                , "line":27
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"data_reader"
      , "id":634407032
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":238
          , "type":"memtype"
          , "children":
          [
            {
              "name":"buffer"
              , "id":239
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                          , "line":"28"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                    , "line":28
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
      ]
    }
    , {
      "name":"velocity_writer"
      , "id":634416104
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":240
          , "type":"memtype"
          , "children":
          [
            {
              "name":"cell_vector"
              , "id":241
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                          , "line":"17"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                    , "line":17
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":5
      , "to":634728304
    }
    , {
      "from":6
      , "to":7
    }
    , {
      "from":7
      , "to":6
    }
    , {
      "from":7
      , "to":634728832
    }
    , {
      "from":634665056
      , "to":7
    }
    , {
      "from":634650288
      , "to":8
    }
    , {
      "from":634663264
      , "to":9
    }
    , {
      "from":11
      , "to":12
    }
    , {
      "from":12
      , "to":11
    }
    , {
      "from":12
      , "to":634670448
    }
    , {
      "from":634650288
      , "to":12
    }
    , {
      "from":13
      , "to":14
    }
    , {
      "from":14
      , "to":634671104
    }
    , {
      "from":14
      , "to":634673536
    }
    , {
      "from":15
      , "to":16
    }
    , {
      "from":16
      , "to":15
    }
    , {
      "from":16
      , "to":634672192
    }
    , {
      "from":634663264
      , "to":16
    }
    , {
      "from":17
      , "to":18
    }
    , {
      "from":18
      , "to":17
    }
    , {
      "from":18
      , "to":634672864
    }
    , {
      "from":634665056
      , "to":18
    }
    , {
      "from":20
      , "to":21
    }
    , {
      "from":21
      , "to":20
    }
    , {
      "from":21
      , "to":634674208
    }
    , {
      "from":634650288
      , "to":21
    }
    , {
      "from":22
      , "to":23
    }
    , {
      "from":23
      , "to":22
    }
    , {
      "from":23
      , "to":634674880
    }
    , {
      "from":634663264
      , "to":23
    }
    , {
      "from":24
      , "to":25
    }
    , {
      "from":25
      , "to":24
    }
    , {
      "from":25
      , "to":634675552
    }
    , {
      "from":634665056
      , "to":25
    }
    , {
      "from":26
      , "to":634676224
    }
    , {
      "from":28
      , "to":29
    }
    , {
      "from":29
      , "to":28
    }
    , {
      "from":29
      , "to":634676896
    }
    , {
      "from":634650288
      , "to":29
    }
    , {
      "from":30
      , "to":31
    }
    , {
      "from":31
      , "to":30
    }
    , {
      "from":31
      , "to":634677568
    }
    , {
      "from":634663264
      , "to":31
    }
    , {
      "from":32
      , "to":33
    }
    , {
      "from":33
      , "to":634678880
    }
    , {
      "from":33
      , "to":634680704
    }
    , {
      "from":34
      , "to":35
    }
    , {
      "from":35
      , "to":34
    }
    , {
      "from":35
      , "to":634680032
    }
    , {
      "from":634665056
      , "to":35
    }
    , {
      "from":37
      , "to":38
    }
    , {
      "from":38
      , "to":634678224
    }
    , {
      "from":38
      , "to":634683376
    }
    , {
      "from":39
      , "to":40
    }
    , {
      "from":40
      , "to":39
    }
    , {
      "from":40
      , "to":634681360
    }
    , {
      "from":634650288
      , "to":40
    }
    , {
      "from":41
      , "to":42
    }
    , {
      "from":42
      , "to":41
    }
    , {
      "from":42
      , "to":634682032
    }
    , {
      "from":634663264
      , "to":42
    }
    , {
      "from":43
      , "to":44
    }
    , {
      "from":44
      , "to":43
    }
    , {
      "from":44
      , "to":634682704
    }
    , {
      "from":634665056
      , "to":44
    }
    , {
      "from":46
      , "to":47
    }
    , {
      "from":47
      , "to":46
    }
    , {
      "from":47
      , "to":634684048
    }
    , {
      "from":634650288
      , "to":47
    }
    , {
      "from":48
      , "to":49
    }
    , {
      "from":49
      , "to":48
    }
    , {
      "from":49
      , "to":634684720
    }
    , {
      "from":634663264
      , "to":49
    }
    , {
      "from":50
      , "to":51
    }
    , {
      "from":51
      , "to":50
    }
    , {
      "from":51
      , "to":634685392
    }
    , {
      "from":634665056
      , "to":51
    }
    , {
      "from":52
      , "to":634686064
    }
    , {
      "from":54
      , "to":55
    }
    , {
      "from":55
      , "to":54
    }
    , {
      "from":55
      , "to":634668448
    }
    , {
      "from":634665056
      , "to":55
    }
    , {
      "from":56
      , "to":634669120
    }
    , {
      "from":57
      , "to":58
    }
    , {
      "from":58
      , "to":57
    }
    , {
      "from":58
      , "to":634686736
    }
    , {
      "from":634650288
      , "to":58
    }
    , {
      "from":59
      , "to":60
    }
    , {
      "from":60
      , "to":59
    }
    , {
      "from":60
      , "to":634687408
    }
    , {
      "from":634663264
      , "to":60
    }
    , {
      "from":634732440
      , "to":64
    }
    , {
      "from":634733576
      , "to":68
    }
    , {
      "from":634734280
      , "to":70
    }
    , {
      "from":77
      , "to":634984336
    }
    , {
      "from":634952608
      , "to":78
    }
    , {
      "from":634969392
      , "to":79
    }
    , {
      "from":82
      , "to":634984736
    }
    , {
      "from":634953248
      , "to":83
    }
    , {
      "from":634969920
      , "to":84
    }
    , {
      "from":87
      , "to":634987472
    }
    , {
      "from":634953888
      , "to":88
    }
    , {
      "from":634970448
      , "to":89
    }
    , {
      "from":92
      , "to":634988096
    }
    , {
      "from":634954528
      , "to":93
    }
    , {
      "from":634970976
      , "to":94
    }
    , {
      "from":97
      , "to":98
    }
    , {
      "from":98
      , "to":97
    }
    , {
      "from":98
      , "to":635048808
    }
    , {
      "from":98
      , "to":635051776
    }
    , {
      "from":635034512
      , "to":98
    }
    , {
      "from":99
      , "to":100
    }
    , {
      "from":100
      , "to":99
    }
    , {
      "from":100
      , "to":635051432
    }
    , {
      "from":635035664
      , "to":100
    }
    , {
      "from":101
      , "to":102
    }
    , {
      "from":102
      , "to":101
    }
    , {
      "from":102
      , "to":635053400
    }
    , {
      "from":635051072
      , "to":102
    }
    , {
      "from":103
      , "to":104
    }
    , {
      "from":104
      , "to":103
    }
    , {
      "from":104
      , "to":635055336
    }
    , {
      "from":635054240
      , "to":104
    }
    , {
      "from":107
      , "to":634988608
    }
    , {
      "from":634955168
      , "to":108
    }
    , {
      "from":634971648
      , "to":109
    }
    , {
      "from":112
      , "to":634989120
    }
    , {
      "from":634955808
      , "to":113
    }
    , {
      "from":634972176
      , "to":114
    }
    , {
      "from":117
      , "to":634989632
    }
    , {
      "from":634956448
      , "to":118
    }
    , {
      "from":634972704
      , "to":119
    }
    , {
      "from":122
      , "to":634990144
    }
    , {
      "from":634957088
      , "to":123
    }
    , {
      "from":634973232
      , "to":124
    }
    , {
      "from":127
      , "to":634990656
    }
    , {
      "from":634957728
      , "to":128
    }
    , {
      "from":634973760
      , "to":129
    }
    , {
      "from":132
      , "to":634991168
    }
    , {
      "from":634958368
      , "to":133
    }
    , {
      "from":634974288
      , "to":134
    }
    , {
      "from":137
      , "to":634991680
    }
    , {
      "from":634959008
      , "to":138
    }
    , {
      "from":634974816
      , "to":139
    }
    , {
      "from":142
      , "to":634992192
    }
    , {
      "from":634959648
      , "to":143
    }
    , {
      "from":634975344
      , "to":144
    }
    , {
      "from":147
      , "to":634992704
    }
    , {
      "from":634960288
      , "to":148
    }
    , {
      "from":634975872
      , "to":149
    }
    , {
      "from":152
      , "to":634993328
    }
    , {
      "from":634960880
      , "to":153
    }
    , {
      "from":634976400
      , "to":154
    }
    , {
      "from":157
      , "to":634985392
    }
    , {
      "from":634961472
      , "to":158
    }
    , {
      "from":634976928
      , "to":159
    }
    , {
      "from":162
      , "to":634985792
    }
    , {
      "from":634962112
      , "to":163
    }
    , {
      "from":634977456
      , "to":164
    }
    , {
      "from":167
      , "to":634993840
    }
    , {
      "from":634962752
      , "to":168
    }
    , {
      "from":634977984
      , "to":169
    }
    , {
      "from":172
      , "to":634994352
    }
    , {
      "from":634963392
      , "to":173
    }
    , {
      "from":634978512
      , "to":174
    }
    , {
      "from":177
      , "to":178
    }
    , {
      "from":178
      , "to":177
    }
    , {
      "from":178
      , "to":635048808
    }
    , {
      "from":635035008
      , "to":178
    }
    , {
      "from":179
      , "to":180
    }
    , {
      "from":180
      , "to":179
    }
    , {
      "from":180
      , "to":635051432
    }
    , {
      "from":635036320
      , "to":180
    }
    , {
      "from":181
      , "to":182
    }
    , {
      "from":182
      , "to":181
    }
    , {
      "from":182
      , "to":635053400
    }
    , {
      "from":635052304
      , "to":182
    }
    , {
      "from":183
      , "to":184
    }
    , {
      "from":184
      , "to":183
    }
    , {
      "from":184
      , "to":635055336
    }
    , {
      "from":635056048
      , "to":184
    }
    , {
      "from":634964112
      , "to":187
    }
    , {
      "from":634979184
      , "to":188
    }
    , {
      "from":634964640
      , "to":191
    }
    , {
      "from":634979712
      , "to":192
    }
    , {
      "from":634965168
      , "to":195
    }
    , {
      "from":634980240
      , "to":196
    }
    , {
      "from":634965696
      , "to":199
    }
    , {
      "from":634980768
      , "to":200
    }
    , {
      "from":634966224
      , "to":203
    }
    , {
      "from":634981296
      , "to":204
    }
    , {
      "from":634966752
      , "to":207
    }
    , {
      "from":634981824
      , "to":208
    }
    , {
      "from":634967280
      , "to":211
    }
    , {
      "from":634982352
      , "to":212
    }
    , {
      "from":634967808
      , "to":215
    }
    , {
      "from":634982880
      , "to":216
    }
    , {
      "from":634968336
      , "to":219
    }
    , {
      "from":634983408
      , "to":220
    }
    , {
      "from":634968864
      , "to":223
    }
    , {
      "from":634983936
      , "to":224
    }
    , {
      "from":234
      , "to":635514912
    }
    , {
      "from":634755952
      , "to":235
    }
  ]
}
