#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May  9 13:28:24 2024
# Process ID: 16488
# Current directory: C:/Users/HP/Documents/Projectes/Coincidence_detector/xilinx/detector_top/detector_top.runs/synth_1
# Command line: vivado.exe -log detector_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source detector_top.tcl
# Log file: C:/Users/HP/Documents/Projectes/Coincidence_detector/xilinx/detector_top/detector_top.runs/synth_1/detector_top.vds
# Journal file: C:/Users/HP/Documents/Projectes/Coincidence_detector/xilinx/detector_top/detector_top.runs/synth_1\vivado.jou
# Running On: Elitebook-QCommsUB-Adria, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 33974 MB
#-----------------------------------------------------------
source detector_top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 552.246 ; gain = 180.359
Command: read_checkpoint -auto_incremental -incremental C:/Users/HP/Documents/Projectes/Coincidence_detector/xilinx/detector_top/detector_top.srcs/utils_1/imports/synth_1/detector_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/HP/Documents/Projectes/Coincidence_detector/xilinx/detector_top/detector_top.srcs/utils_1/imports/synth_1/detector_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top detector_top -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10664
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1004.312 ; gain = 440.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'detector_top' [C:/Users/HP/Documents/Projectes/Coincidence_detector/src/detector_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'detector' [C:/Users/HP/Documents/Projectes/Coincidence_detector/src/detector.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 10 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayGenerator' [C:/Users/HP/Documents/Projectes/Coincidence_detector/src/DelayGenerator.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
	Parameter NBITS bound to: 10 - type: integer 
	Parameter NREGS bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayGenerator' (0#1) [C:/Users/HP/Documents/Projectes/Coincidence_detector/src/DelayGenerator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pos_edge_det' [C:/Users/HP/Documents/Projectes/Coincidence_detector/src/pos_edge_det.sv:1]
	Parameter NCHAN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pos_edge_det' (0#1) [C:/Users/HP/Documents/Projectes/Coincidence_detector/src/pos_edge_det.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector' (0#1) [C:/Users/HP/Documents/Projectes/Coincidence_detector/src/detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top' (0#1) [C:/Users/HP/Documents/Projectes/Coincidence_detector/src/detector_top.sv:1]
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/HP/Documents/Projectes/Coincidence_detector/src/DelayGenerator.sv:21]
WARNING: [Synth 8-6014] Unused sequential element iCnt_reg was removed. 
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1113.754 ; gain = 549.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1113.754 ; gain = 549.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1113.754 ; gain = 549.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1113.754 ; gain = 549.832
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 6     
+---Registers : 
	             1024 Bit    Registers := 4     
	               10 Bit    Registers := 6     
	                4 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:29 . Memory (MB): peak = 1868.891 ; gain = 1304.969
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:30 . Memory (MB): peak = 1868.891 ; gain = 1304.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:33 . Memory (MB): peak = 1868.891 ; gain = 1304.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1868.891 ; gain = 1304.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1868.891 ; gain = 1304.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 1868.891 ; gain = 1304.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 1868.891 ; gain = 1304.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1868.891 ; gain = 1304.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1868.891 ; gain = 1304.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |    10|
|4     |LUT3  |    18|
|5     |LUT4  |    12|
|6     |LUT5  |    18|
|7     |LUT6  |  1110|
|8     |MUXF7 |   544|
|9     |MUXF8 |   272|
|10    |FDCE  |  4156|
|11    |FDRE  |     8|
|12    |IBUF  |    46|
|13    |OBUF  |    60|
+------+------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |  6256|
|2     |  det           |detector       |  6149|
|3     |    delay       |DelayGenerator |  6081|
|4     |    posedge_det |pos_edge_det   |     8|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1868.891 ; gain = 1304.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1868.891 ; gain = 1304.969
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1868.891 ; gain = 1304.969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1868.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 863 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'detector_top' is not ideal for floorplanning, since the cellview 'DelayGenerator' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1904.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 46 instances

Synth Design complete | Checksum: 6bdd2e04
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:55 . Memory (MB): peak = 1904.570 ; gain = 1347.359
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1904.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Documents/Projectes/Coincidence_detector/xilinx/detector_top/detector_top.runs/synth_1/detector_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file detector_top_utilization_synth.rpt -pb detector_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 13:30:39 2024...
