
---------- Begin Simulation Statistics ----------
final_tick                               161321171000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196565                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724484                       # Number of bytes of host memory used
host_op_rate                                   196957                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   508.74                       # Real time elapsed on the host
host_tick_rate                              317100455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.161321                       # Number of seconds simulated
sim_ticks                                161321171000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.569649                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104065                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113159                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635481                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389755                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66024                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.613212                       # CPI: cycles per instruction
system.cpu.discardedOps                        196866                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42627985                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485071                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033487                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        28509292                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.619881                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        161321171                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132811879                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168071                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          209                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       712717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          448                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1426866                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            448                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111219                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56845                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136230                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64925                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       570374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 570374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19991936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19991936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201155                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201155    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201155                       # Request fanout histogram
system.membus.respLayer1.occupancy         1087163750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           814095000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            427385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       748065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          464                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286766                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           876                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       426509                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2138801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2141017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        85760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86407744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86493504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168512                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7118016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           882663                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000747                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027314                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 882004     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    659      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             882663                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2701486000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2139830994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2628000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               512796                       # number of demand (read+write) hits
system.l2.demand_hits::total                   512991                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 195                       # number of overall hits
system.l2.overall_hits::.cpu.data              512796                       # number of overall hits
system.l2.overall_hits::total                  512991                       # number of overall hits
system.l2.demand_misses::.cpu.inst                681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200479                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201160                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               681                       # number of overall misses
system.l2.overall_misses::.cpu.data            200479                       # number of overall misses
system.l2.overall_misses::total                201160                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66706000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20843560000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20910266000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66706000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20843560000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20910266000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              876                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           713275                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               714151                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             876                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          713275                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              714151                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.777397                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281068                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281677                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.777397                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281068                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281677                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97953.010279                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103968.794737                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103948.429111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97953.010279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103968.794737                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103948.429111                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111219                       # number of writebacks
system.l2.writebacks::total                    111219                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201155                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201155                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53086000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16833669000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16886755000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53086000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16833669000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16886755000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.777397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281670                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.777397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281670                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77953.010279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83969.337670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83948.969700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77953.010279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83969.337670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83948.969700                       # average overall mshr miss latency
system.l2.replacements                         168512                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       636846                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           636846                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       636846                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       636846                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          452                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              452                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          452                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          452                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150536                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150536                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136230                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14440281000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14440281000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105999.273288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105999.273288                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11715681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11715681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.475056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85999.273288                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85999.273288                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.777397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.777397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97953.010279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97953.010279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53086000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53086000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.777397                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.777397                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77953.010279                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77953.010279                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        362260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            362260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6403279000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6403279000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       426509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        426509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.150639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99663.481144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99663.481144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64244                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64244                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5117988000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5117988000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.150628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79664.840296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79664.840296                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32162.611299                       # Cycle average of tags in use
system.l2.tags.total_refs                     1426652                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201280                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.087897                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.048749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        91.241581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32024.320969                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981525                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23986                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11614536                       # Number of tag accesses
system.l2.tags.data_accesses                 11614536                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12830336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12873920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7118016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7118016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111219                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111219                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            270169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          79532872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79803041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       270169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           270169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44123260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44123260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44123260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           270169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79532872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            123926301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005920206750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6618                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6618                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              545772                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104799                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201155                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111219                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201155                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111219                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7090                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2770763000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1005590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6541725500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13776.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32526.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   131820                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69438                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201155                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111219                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  153046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.993048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.728505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.348860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77334     69.64%     69.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11163     10.05%     79.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5431      4.89%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1390      1.25%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8623      7.77%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          802      0.72%     94.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          586      0.53%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          366      0.33%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5350      4.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111045                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.386824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.906414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.555757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6449     97.45%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           38      0.57%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.93%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6618                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.800695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.770732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3985     60.21%     60.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              153      2.31%     62.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2322     35.09%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              131      1.98%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.39%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6618                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12871552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7115968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12873920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7118016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  161321071000                       # Total gap between requests
system.mem_ctrls.avgGap                     516435.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12827968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7115968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 270169.127398659883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 79518192.934515699744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 44110565.004515118897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111219                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18123250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6523602250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3803677217500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26612.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32540.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34199886.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            396598440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            210789480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           720490260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          290545200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12734111520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32716928400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34396232160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        81465695460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.990727                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89078186500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5386680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66856304500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            396277140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            210626295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           715492260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          289850940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12734111520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32876885220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34261531680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        81484775055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.108998                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88726372250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5386680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67208118750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    161321171000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10197864                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10197864                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10197864                       # number of overall hits
system.cpu.icache.overall_hits::total        10197864                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          876                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            876                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          876                       # number of overall misses
system.cpu.icache.overall_misses::total           876                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     75225000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75225000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     75225000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75225000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198740                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198740                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198740                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198740                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85873.287671                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85873.287671                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85873.287671                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85873.287671                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          464                       # number of writebacks
system.cpu.icache.writebacks::total               464                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          876                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          876                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          876                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          876                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73473000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73473000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83873.287671                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83873.287671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83873.287671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83873.287671                       # average overall mshr miss latency
system.cpu.icache.replacements                    464                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10197864                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10197864                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          876                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           876                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     75225000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75225000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198740                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198740                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85873.287671                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85873.287671                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          876                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          876                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83873.287671                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83873.287671                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           324.428916                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198740                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               876                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11642.397260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   324.428916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.633650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.633650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10199616                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10199616                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51394873                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51394873                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51395376                       # number of overall hits
system.cpu.dcache.overall_hits::total        51395376                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       757996                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         757996                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       765912                       # number of overall misses
system.cpu.dcache.overall_misses::total        765912                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35961197000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35961197000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35961197000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35961197000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52152869                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52152869                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52161288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52161288                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014684                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014684                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47442.462757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47442.462757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46952.126354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46952.126354                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        97613                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3474                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.098158                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       636846                       # number of writebacks
system.cpu.dcache.writebacks::total            636846                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52635                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       713271                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       713271                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32946343000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32946343000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33766120999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33766120999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013525                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013525                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013674                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013674                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46708.484024                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46708.484024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47339.820347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47339.820347                       # average overall mshr miss latency
system.cpu.dcache.replacements                 712251                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40755597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40755597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       419093                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        419093                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15333118000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15333118000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41174690                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41174690                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36586.433083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36586.433083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          498                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          498                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       418595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       418595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14476311000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14476311000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34583.095832                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34583.095832                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10639276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10639276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20628079000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20628079000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60867.206841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60867.206841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18470032000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18470032000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64408.026056                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64408.026056                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    819777999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    819777999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103638.179393                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103638.179393                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       779000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       779000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       194750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       194750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       771000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       771000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       192750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       192750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.862427                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52108723                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            713275                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.055586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.862427                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          522                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105036003                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105036003                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161321171000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
