{"vcs1":{"timestamp_begin":1731327385.059861576, "rt":2.47, "ut":1.15, "st":0.25}}
{"vcselab":{"timestamp_begin":1731327387.608697677, "rt":1.05, "ut":0.26, "st":0.15}}
{"link":{"timestamp_begin":1731327388.741071443, "rt":0.36, "ut":0.16, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731327384.440477750}
{"VCS_COMP_START_TIME": 1731327384.440477750}
{"VCS_COMP_END_TIME": 1731327393.190925044}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 333792}}
{"stitch_vcselab": {"peak_mem": 231548}}
