* #variable= 98 #constraint= 338
1 iv0_series0_b_0 2 iv0_series0_b_1 >= 0 ;
1 ~iv0_series0_b_0 2 ~iv0_series0_b_1 >= 1 ;
1 iv1_series1_b_0 2 iv1_series1_b_1 >= 0 ;
2 ~iv1_series1_b_1 1 ~iv1_series1_b_0 >= 1 ;
1 iv2_series2_b_0 2 iv2_series2_b_1 >= 0 ;
2 ~iv2_series2_b_1 1 ~iv2_series2_b_0 >= 1 ;
1 iv3_iv3_t >= 0 ;
1 iv4_iv4_t >= 0 ;
1 iv5_iv5_t >= 0 ;
1 iv6_iv6_t >= 0 ;
1 iv7_iv7_t >= 0 ;
1 iv8_iv8_t >= 0 ;
1 iv9_iv9_t >= 0 ;
1 iv10_iv10_t >= 0 ;
1 iv11_iv11_t >= 0 ;
1 iv0_series0_b_0 2 iv0_series0_b_1 >= 0 ;
4 iv0_ge_0 2 ~iv0_series0_b_1 1 ~iv0_series0_b_0 >= 4 ;
1 iv0_ge_0 >= 1 ;
1 iv0_series0_b_0 2 iv0_series0_b_1 1 ~iv0_ge_1 >= 1 ;
3 iv0_ge_1 1 ~iv0_series0_b_0 2 ~iv0_series0_b_1 >= 3 ;
1 iv0_ge_0 1 ~iv0_ge_1 >= 1 ;
1 iv0_ge_0 2 ~iv0_eq_0 1 ~iv0_ge_1 >= 2 ;
1 ~iv0_ge_0 1 iv0_ge_1 1 iv0_eq_0 >= 1 ;
1 ~iv3_iv3_t 1 iv0_eq_0 >= 1 ;
1 ~iv0_eq_0 1 iv3_iv3_t >= 1 ;
1 iv1_series1_b_0 2 iv1_series1_b_1 >= 0 ;
4 iv1_ge_0 2 ~iv1_series1_b_1 1 ~iv1_series1_b_0 >= 4 ;
1 iv1_ge_0 >= 1 ;
1 iv1_series1_b_0 2 iv1_series1_b_1 1 ~iv1_ge_1 >= 1 ;
3 iv1_ge_1 2 ~iv1_series1_b_1 1 ~iv1_series1_b_0 >= 3 ;
1 iv1_ge_0 1 ~iv1_ge_1 >= 1 ;
1 iv1_ge_0 1 ~iv1_ge_1 2 ~iv1_eq_0 >= 2 ;
1 ~iv1_ge_0 1 iv1_ge_1 1 iv1_eq_0 >= 1 ;
1 ~iv4_iv4_t 1 iv1_eq_0 >= 1 ;
1 iv4_iv4_t 1 ~iv1_eq_0 >= 1 ;
1 iv2_series2_b_0 2 iv2_series2_b_1 >= 0 ;
4 iv2_ge_0 2 ~iv2_series2_b_1 1 ~iv2_series2_b_0 >= 4 ;
1 iv2_ge_0 >= 1 ;
1 ~iv2_ge_1 1 iv2_series2_b_0 2 iv2_series2_b_1 >= 1 ;
3 iv2_ge_1 2 ~iv2_series2_b_1 1 ~iv2_series2_b_0 >= 3 ;
1 ~iv2_ge_1 1 iv2_ge_0 >= 1 ;
2 ~iv2_eq_0 1 ~iv2_ge_1 1 iv2_ge_0 >= 2 ;
1 ~iv2_ge_0 1 iv2_ge_1 1 iv2_eq_0 >= 1 ;
1 iv2_eq_0 1 ~iv5_iv5_t >= 1 ;
1 ~iv2_eq_0 1 iv5_iv5_t >= 1 ;
1 iv3_iv3_t 1 iv4_iv4_t 1 iv5_iv5_t 2 ~iv0_series0_b_1 1 ~iv0_series0_b_0 >= 3 ;
1 iv0_series0_b_0 2 iv0_series0_b_1 1 ~iv5_iv5_t 1 ~iv4_iv4_t 1 ~iv3_iv3_t >= 3 ;
1 iv0_series0_b_0 2 iv0_series0_b_1 2 ~iv0_ge_2 >= 2 ;
1 ~iv0_series0_b_0 2 iv0_ge_2 2 ~iv0_series0_b_1 >= 2 ;
1 iv0_ge_1 1 ~iv0_ge_2 >= 1 ;
1 iv0_ge_1 2 ~iv0_eq_1 1 ~iv0_ge_2 >= 2 ;
1 iv0_ge_2 1 iv0_eq_1 1 ~iv0_ge_1 >= 1 ;
1 iv0_eq_1 1 ~iv6_iv6_t >= 1 ;
1 iv6_iv6_t 1 ~iv0_eq_1 >= 1 ;
1 iv1_series1_b_0 2 iv1_series1_b_1 2 ~iv1_ge_2 >= 2 ;
2 iv1_ge_2 2 ~iv1_series1_b_1 1 ~iv1_series1_b_0 >= 2 ;
1 iv1_ge_1 1 ~iv1_ge_2 >= 1 ;
2 ~iv1_eq_1 1 iv1_ge_1 1 ~iv1_ge_2 >= 2 ;
1 ~iv1_ge_1 1 iv1_ge_2 1 iv1_eq_1 >= 1 ;
1 iv1_eq_1 1 ~iv7_iv7_t >= 1 ;
1 iv7_iv7_t 1 ~iv1_eq_1 >= 1 ;
2 ~iv2_ge_2 1 iv2_series2_b_0 2 iv2_series2_b_1 >= 2 ;
2 ~iv2_series2_b_1 1 ~iv2_series2_b_0 2 iv2_ge_2 >= 2 ;
1 ~iv2_ge_2 1 iv2_ge_1 >= 1 ;
2 ~iv2_eq_1 1 ~iv2_ge_2 1 iv2_ge_1 >= 2 ;
1 ~iv2_ge_1 1 iv2_ge_2 1 iv2_eq_1 >= 1 ;
1 ~iv8_iv8_t 1 iv2_eq_1 >= 1 ;
1 ~iv2_eq_1 1 iv8_iv8_t >= 1 ;
1 iv6_iv6_t 1 iv7_iv7_t 1 iv8_iv8_t 2 ~iv1_series1_b_1 1 ~iv1_series1_b_0 >= 3 ;
1 iv1_series1_b_0 2 iv1_series1_b_1 1 ~iv8_iv8_t 1 ~iv7_iv7_t 1 ~iv6_iv6_t >= 3 ;
1 iv0_series0_b_0 2 iv0_series0_b_1 3 ~iv0_ge_3 >= 3 ;
1 ~iv0_series0_b_0 2 ~iv0_series0_b_1 1 iv0_ge_3 >= 1 ;
1 ~iv0_ge_3 >= 1 ;
1 iv0_ge_2 1 ~iv0_ge_3 >= 1 ;
2 ~iv0_eq_2 1 iv0_ge_2 1 ~iv0_ge_3 >= 2 ;
1 iv0_eq_2 1 ~iv0_ge_2 1 iv0_ge_3 >= 1 ;
1 iv0_eq_2 1 ~iv9_iv9_t >= 1 ;
1 ~iv0_eq_2 1 iv9_iv9_t >= 1 ;
1 iv1_series1_b_0 2 iv1_series1_b_1 3 ~iv1_ge_3 >= 3 ;
1 iv1_ge_3 2 ~iv1_series1_b_1 1 ~iv1_series1_b_0 >= 1 ;
1 ~iv1_ge_3 >= 1 ;
1 iv1_ge_2 1 ~iv1_ge_3 >= 1 ;
1 iv1_ge_2 2 ~iv1_eq_2 1 ~iv1_ge_3 >= 2 ;
1 iv1_ge_3 1 iv1_eq_2 1 ~iv1_ge_2 >= 1 ;
1 iv1_eq_2 1 ~iv10_iv10_t >= 1 ;
1 ~iv1_eq_2 1 iv10_iv10_t >= 1 ;
3 ~iv2_ge_3 1 iv2_series2_b_0 2 iv2_series2_b_1 >= 3 ;
1 iv2_ge_3 2 ~iv2_series2_b_1 1 ~iv2_series2_b_0 >= 1 ;
1 ~iv2_ge_3 >= 1 ;
1 ~iv2_ge_3 1 iv2_ge_2 >= 1 ;
1 ~iv2_ge_3 2 ~iv2_eq_2 1 iv2_ge_2 >= 2 ;
1 iv2_ge_3 1 iv2_eq_2 1 ~iv2_ge_2 >= 1 ;
1 ~iv11_iv11_t 1 iv2_eq_2 >= 1 ;
1 ~iv2_eq_2 1 iv11_iv11_t >= 1 ;
1 iv9_iv9_t 1 iv10_iv10_t 1 iv11_iv11_t 2 ~iv2_series2_b_1 1 ~iv2_series2_b_0 >= 3 ;
1 iv2_series2_b_0 2 iv2_series2_b_1 1 ~iv11_iv11_t 1 ~iv10_iv10_t 1 ~iv9_iv9_t >= 3 ;
1 iv0_series0_b_0 2 iv0_series0_b_1 1 iv1_series1_b_0 2 iv1_series1_b_1 1 iv2_series2_b_0 2 iv2_series2_b_1 >= 3 ;
2 ~iv0_series0_b_1 2 ~iv2_series2_b_1 1 ~iv2_series2_b_0 2 ~iv1_series1_b_1 1 ~iv1_series1_b_0 1 ~iv0_series0_b_0 >= 6 ;
