<stg><name>digitrec</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="5">
<condition id="22">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="3">
<condition id="25">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="4">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.preheader17.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 0), !map !74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
.preheader17.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i49 %input_V), !map !80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader17.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @digitrec_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader17.preheader:3  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

]]></node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:4  %knn_set_V_0_0 = alloca i6, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_0_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:5  %knn_set_V_1_0 = alloca i6, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_1_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:6  %knn_set_V_2_0 = alloca i6, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_2_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:7  %knn_set_V_3_0 = alloca i6, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_3_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:8  %knn_set_V_4_0 = alloca i6, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_4_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:9  %knn_set_V_5_0 = alloca i6, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_5_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:10  %knn_set_V_6_0 = alloca i6, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_6_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:11  %knn_set_V_7_0 = alloca i6, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_7_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:12  %knn_set_V_8_0 = alloca i6, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_8_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:13  %knn_set_V_9_0 = alloca i6, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_9_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader17.preheader:14  store i6 -14, i6* %knn_set_V_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader17.preheader:15  store i6 -14, i6* %knn_set_V_1_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader17.preheader:16  store i6 -14, i6* %knn_set_V_2_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader17.preheader:17  store i6 -14, i6* %knn_set_V_3_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader17.preheader:18  store i6 -14, i6* %knn_set_V_4_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader17.preheader:19  store i6 -14, i6* %knn_set_V_5_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader17.preheader:20  store i6 -14, i6* %knn_set_V_6_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader17.preheader:21  store i6 -14, i6* %knn_set_V_7_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader17.preheader:22  store i6 -14, i6* %knn_set_V_8_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader17.preheader:23  store i6 -14, i6* %knn_set_V_9_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:24  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %i4 = phi i11 [ %i, %0 ], [ 0, %.preheader17.preheader ]

]]></node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:1  %exitcond2 = icmp eq i11 %i4, -248

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2  %i = add i11 %i4, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond2, label %1, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="15" op_0_bw="11">
<![CDATA[
:0  %i4_cast4 = zext i11 %i4 to i15

]]></node>
<StgValue><ssdm name="i4_cast4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="14" op_0_bw="11">
<![CDATA[
:1  %i4_cast3 = zext i11 %i4 to i14

]]></node>
<StgValue><ssdm name="i4_cast3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="12" op_0_bw="11">
<![CDATA[
:2  %i4_cast3_cast7 = zext i11 %i4 to i12

]]></node>
<StgValue><ssdm name="i4_cast3_cast7"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="13" op_0_bw="11">
<![CDATA[
:3  %i4_cast3_cast = zext i11 %i4 to i13

]]></node>
<StgValue><ssdm name="i4_cast3_cast"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="11">
<![CDATA[
:8  %tmp_9 = zext i11 %i4 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="training_data_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="48" op_0_bw="15">
<![CDATA[
:10  %training_data_V_load = load i48* %training_data_V_addr, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %tmp_8_1 = add i12 %i4_cast3_cast7, 1800

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="12">
<![CDATA[
:13  %tmp_9_1 = zext i12 %tmp_8_1 to i64

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %training_data_V_addr_1 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_1

]]></node>
<StgValue><ssdm name="training_data_V_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="48" op_0_bw="15">
<![CDATA[
:15  %training_data_V_load_1 = load i48* %training_data_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:17  %tmp_8_2 = add i13 %i4_cast3_cast, 3600

]]></node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="13">
<![CDATA[
:18  %tmp_9_2 = zext i13 %tmp_8_2 to i64

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %training_data_V_addr_2 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_2

]]></node>
<StgValue><ssdm name="training_data_V_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="48" op_0_bw="15">
<![CDATA[
:20  %training_data_V_load_2 = load i48* %training_data_V_addr_2, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:22  %tmp_8_3 = add i13 %i4_cast3_cast, -2792

]]></node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="13">
<![CDATA[
:23  %tmp_9_3 = zext i13 %tmp_8_3 to i64

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %training_data_V_addr_3 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_3

]]></node>
<StgValue><ssdm name="training_data_V_addr_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="48" op_0_bw="15">
<![CDATA[
:25  %training_data_V_load_3 = load i48* %training_data_V_addr_3, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:27  %tmp_8_4 = add i14 %i4_cast3, 7200

]]></node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="14">
<![CDATA[
:28  %tmp_9_4 = zext i14 %tmp_8_4 to i64

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %training_data_V_addr_4 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_4

]]></node>
<StgValue><ssdm name="training_data_V_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="48" op_0_bw="15">
<![CDATA[
:30  %training_data_V_load_4 = load i48* %training_data_V_addr_4, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:32  %tmp_8_5 = add i14 %i4_cast3, -7384

]]></node>
<StgValue><ssdm name="tmp_8_5"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="14">
<![CDATA[
:33  %tmp_9_5 = zext i14 %tmp_8_5 to i64

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %training_data_V_addr_5 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_5

]]></node>
<StgValue><ssdm name="training_data_V_addr_5"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="48" op_0_bw="15">
<![CDATA[
:35  %training_data_V_load_5 = load i48* %training_data_V_addr_5, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:37  %tmp_8_6 = add i14 %i4_cast3, -5584

]]></node>
<StgValue><ssdm name="tmp_8_6"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="14">
<![CDATA[
:38  %tmp_9_6 = zext i14 %tmp_8_6 to i64

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %training_data_V_addr_6 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_6

]]></node>
<StgValue><ssdm name="training_data_V_addr_6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="48" op_0_bw="15">
<![CDATA[
:40  %training_data_V_load_6 = load i48* %training_data_V_addr_6, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_6"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:42  %tmp_8_7 = add i13 %i4_cast3_cast, -3784

]]></node>
<StgValue><ssdm name="tmp_8_7"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="14" op_0_bw="13">
<![CDATA[
:43  %tmp_8_7_cast6 = sext i13 %tmp_8_7 to i14

]]></node>
<StgValue><ssdm name="tmp_8_7_cast6"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="14">
<![CDATA[
:44  %tmp_9_7 = zext i14 %tmp_8_7_cast6 to i64

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %training_data_V_addr_7 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_7

]]></node>
<StgValue><ssdm name="training_data_V_addr_7"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="48" op_0_bw="15">
<![CDATA[
:46  %training_data_V_load_7 = load i48* %training_data_V_addr_7, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:48  %tmp_8_8 = add i12 %i4_cast3_cast7, -1984

]]></node>
<StgValue><ssdm name="tmp_8_8"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="14" op_0_bw="12">
<![CDATA[
:49  %tmp_8_8_cast5 = sext i12 %tmp_8_8 to i14

]]></node>
<StgValue><ssdm name="tmp_8_8_cast5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="14">
<![CDATA[
:50  %tmp_9_8 = zext i14 %tmp_8_8_cast5 to i64

]]></node>
<StgValue><ssdm name="tmp_9_8"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %training_data_V_addr_8 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_8

]]></node>
<StgValue><ssdm name="training_data_V_addr_8"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="48" op_0_bw="15">
<![CDATA[
:52  %training_data_V_load_8 = load i48* %training_data_V_addr_8, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_8"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:54  %tmp_8_9 = add i15 %i4_cast4, 16200

]]></node>
<StgValue><ssdm name="tmp_8_9"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="15">
<![CDATA[
:55  %tmp_9_9 = zext i15 %tmp_8_9 to i64

]]></node>
<StgValue><ssdm name="tmp_9_9"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %training_data_V_addr_9 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_9

]]></node>
<StgValue><ssdm name="training_data_V_addr_9"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="48" op_0_bw="15">
<![CDATA[
:57  %training_data_V_load_9 = load i48* %training_data_V_addr_9, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="48" op_0_bw="15">
<![CDATA[
:10  %training_data_V_load = load i48* %training_data_V_addr, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="48" op_0_bw="15">
<![CDATA[
:15  %training_data_V_load_1 = load i48* %training_data_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="48" op_0_bw="15">
<![CDATA[
:20  %training_data_V_load_2 = load i48* %training_data_V_addr_2, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="48" op_0_bw="15">
<![CDATA[
:25  %training_data_V_load_3 = load i48* %training_data_V_addr_3, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="48" op_0_bw="15">
<![CDATA[
:30  %training_data_V_load_4 = load i48* %training_data_V_addr_4, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="48" op_0_bw="15">
<![CDATA[
:35  %training_data_V_load_5 = load i48* %training_data_V_addr_5, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_5"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="48" op_0_bw="15">
<![CDATA[
:40  %training_data_V_load_6 = load i48* %training_data_V_addr_6, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_6"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="48" op_0_bw="15">
<![CDATA[
:46  %training_data_V_load_7 = load i48* %training_data_V_addr_7, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_7"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="48" op_0_bw="15">
<![CDATA[
:52  %training_data_V_load_8 = load i48* %training_data_V_addr_8, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_8"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="48" op_0_bw="15">
<![CDATA[
:57  %training_data_V_load_9 = load i48* %training_data_V_addr_9, align 8

]]></node>
<StgValue><ssdm name="training_data_V_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6">
<![CDATA[
:11  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load, i6* %knn_set_V_0_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6">
<![CDATA[
:16  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_1, i6* %knn_set_V_1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6">
<![CDATA[
:21  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_2, i6* %knn_set_V_2_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6">
<![CDATA[
:26  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_3, i6* %knn_set_V_3_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6">
<![CDATA[
:31  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_4, i6* %knn_set_V_4_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6">
<![CDATA[
:36  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_5, i6* %knn_set_V_5_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6">
<![CDATA[
:41  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_6, i6* %knn_set_V_6_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6">
<![CDATA[
:47  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_7, i6* %knn_set_V_7_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6">
<![CDATA[
:53  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_8, i6* %knn_set_V_8_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6">
<![CDATA[
:58  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_9, i6* %knn_set_V_9_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:59  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0">
<![CDATA[
:60  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="6" op_0_bw="6">
<![CDATA[
:0  %knn_set_V_0_0_load = load i6* %knn_set_V_0_0, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_0_0_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="6" op_0_bw="6">
<![CDATA[
:1  %knn_set_V_1_0_load = load i6* %knn_set_V_1_0, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_1_0_load"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="6" op_0_bw="6">
<![CDATA[
:2  %knn_set_V_2_0_load = load i6* %knn_set_V_2_0, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_2_0_load"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="6" op_0_bw="6">
<![CDATA[
:3  %knn_set_V_3_0_load = load i6* %knn_set_V_3_0, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_3_0_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="6" op_0_bw="6">
<![CDATA[
:4  %knn_set_V_4_0_load = load i6* %knn_set_V_4_0, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_4_0_load"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="6" op_0_bw="6">
<![CDATA[
:5  %knn_set_V_5_0_load = load i6* %knn_set_V_5_0, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_5_0_load"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="6" op_0_bw="6">
<![CDATA[
:6  %knn_set_V_6_0_load = load i6* %knn_set_V_6_0, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_6_0_load"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="6" op_0_bw="6">
<![CDATA[
:7  %knn_set_V_7_0_load = load i6* %knn_set_V_7_0, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_7_0_load"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="6" op_0_bw="6">
<![CDATA[
:8  %knn_set_V_8_0_load = load i6* %knn_set_V_8_0, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_8_0_load"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="6" op_0_bw="6">
<![CDATA[
:9  %knn_set_V_9_0_load = load i6* %knn_set_V_9_0, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_9_0_load"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6">
<![CDATA[
:10  %agg_result_V_s = call fastcc i4 @digitrec_knn_vote(i6 %knn_set_V_0_0_load, i6 %knn_set_V_1_0_load, i6 %knn_set_V_2_0_load, i6 %knn_set_V_3_0_load, i6 %knn_set_V_4_0_load, i6 %knn_set_V_5_0_load, i6 %knn_set_V_6_0_load, i6 %knn_set_V_7_0_load, i6 %knn_set_V_8_0_load, i6 %knn_set_V_9_0_load)

]]></node>
<StgValue><ssdm name="agg_result_V_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6">
<![CDATA[
:10  %agg_result_V_s = call fastcc i4 @digitrec_knn_vote(i6 %knn_set_V_0_0_load, i6 %knn_set_V_1_0_load, i6 %knn_set_V_2_0_load, i6 %knn_set_V_3_0_load, i6 %knn_set_V_4_0_load, i6 %knn_set_V_5_0_load, i6 %knn_set_V_6_0_load, i6 %knn_set_V_7_0_load, i6 %knn_set_V_8_0_load, i6 %knn_set_V_9_0_load)

]]></node>
<StgValue><ssdm name="agg_result_V_s"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="4">
<![CDATA[
:11  ret i4 %agg_result_V_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
