-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv_out_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    conv_out_ce0 : OUT STD_LOGIC;
    conv_out_we0 : OUT STD_LOGIC;
    conv_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of conv_1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "conv_1,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1157-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=33.795000,HLS_SYN_LAT=1201,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=5,HLS_SYN_FF=524,HLS_SYN_LUT=1018,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_40000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_3FC00000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111110000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal conv_weights_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv_weights_ce0 : STD_LOGIC;
    signal conv_weights_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_fu_246_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_reg_589 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln11_fu_260_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln11_reg_594 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln8_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_fu_270_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal c_reg_602 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sub_ln34_fu_301_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln34_reg_607 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln11_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_fu_313_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal f_reg_615 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln34_2_fu_319_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln34_2_reg_620 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln14_fu_307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_out_addr_reg_625 : STD_LOGIC_VECTOR (3 downto 0);
    signal wr_fu_343_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal wr_reg_633 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal sext_ln26_fu_371_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln26_reg_638 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln18_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln26_fu_375_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln26_reg_643 : STD_LOGIC_VECTOR (1 downto 0);
    signal merge_i_fu_407_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal wc_fu_422_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal wc_reg_656 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sext_ln26_1_fu_445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln26_1_reg_661 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln21_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln24_fu_464_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln24_reg_666 : STD_LOGIC_VECTOR (5 downto 0);
    signal ch_fu_474_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ch_reg_674 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln24_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fu_221_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal r_0_reg_116 : STD_LOGIC_VECTOR (1 downto 0);
    signal c_0_reg_128 : STD_LOGIC_VECTOR (1 downto 0);
    signal f_0_reg_140 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal wr_0_reg_152 : STD_LOGIC_VECTOR (1 downto 0);
    signal w_sum_0_reg_163 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_sum_1_reg_175 : STD_LOGIC_VECTOR (31 downto 0);
    signal wc_0_reg_187 : STD_LOGIC_VECTOR (1 downto 0);
    signal w_sum_2_reg_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal ch_0_reg_210 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln34_4_fu_332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_5_fu_520_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_6_fu_530_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_221_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_221_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_252_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln34_fu_276_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln34_fu_280_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln34_fu_289_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_shl_cast_fu_293_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln34_1_fu_285_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln34_3_fu_323_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln34_1_fu_327_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_353_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln26_1_fu_361_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln26_fu_349_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln26_fu_365_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln7_1_fu_387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln7_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_11_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln7_i_fu_393_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln26_2_fu_428_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln26_2_fu_432_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_fu_437_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_1_fu_449_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_455_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln26_3_fu_480_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln26_3_fu_488_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln26_1_fu_497_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl2_cast_fu_501_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln26_fu_493_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln26_1_fu_509_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_4_fu_515_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln26_4_fu_484_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln26_5_fu_525_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln33_fu_535_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_539_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln33_fu_549_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln33_1_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln33_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln33_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);

    component conv_1_fadd_32ns_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_1_fmul_32ns_cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_1_fcmp_32ns_dEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component conv_1_conv_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    conv_weights_U : component conv_1_conv_weights
    generic map (
        DataWidth => 32,
        AddressRange => 54,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_weights_address0,
        ce0 => conv_weights_ce0,
        q0 => conv_weights_q0);

    conv_1_fadd_32ns_bkb_U1 : component conv_1_fadd_32ns_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_221_p0,
        din1 => grp_fu_221_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_221_p2);

    conv_1_fmul_32ns_cud_U2 : component conv_1_fmul_32ns_cud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_weights_q0,
        din1 => input_r_q0,
        ce => ap_const_logic_1,
        dout => grp_fu_227_p2);

    conv_1_fcmp_32ns_dEe_U3 : component conv_1_fcmp_32ns_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => grp_fu_221_p2,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_2,
        dout => tmp_5_fu_234_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    c_0_reg_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_fu_307_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c_0_reg_128 <= c_reg_602;
            elsif (((icmp_ln8_fu_240_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c_0_reg_128 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    ch_0_reg_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                ch_0_reg_210 <= ch_reg_674;
            elsif (((icmp_ln21_fu_416_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                ch_0_reg_210 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    f_0_reg_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                f_0_reg_140 <= f_reg_615;
            elsif (((icmp_ln11_fu_264_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                f_0_reg_140 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    r_0_reg_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln11_fu_264_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                r_0_reg_116 <= r_reg_589;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                r_0_reg_116 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    w_sum_0_reg_163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln21_fu_416_p2 = ap_const_lv1_1))) then 
                w_sum_0_reg_163 <= w_sum_1_reg_175;
            elsif (((icmp_ln14_fu_307_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                w_sum_0_reg_163 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    w_sum_1_reg_175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln24_fu_468_p2 = ap_const_lv1_1))) then 
                w_sum_1_reg_175 <= w_sum_2_reg_198;
            elsif (((icmp_ln18_fu_337_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                w_sum_1_reg_175 <= w_sum_0_reg_163;
            end if; 
        end if;
    end process;

    w_sum_2_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                w_sum_2_reg_198 <= grp_fu_221_p2;
            elsif (((icmp_ln21_fu_416_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w_sum_2_reg_198 <= w_sum_1_reg_175;
            end if; 
        end if;
    end process;

    wc_0_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln24_fu_468_p2 = ap_const_lv1_1))) then 
                wc_0_reg_187 <= wc_reg_656;
            elsif (((icmp_ln18_fu_337_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                wc_0_reg_187 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    wr_0_reg_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln21_fu_416_p2 = ap_const_lv1_1))) then 
                wr_0_reg_152 <= wr_reg_633;
            elsif (((icmp_ln14_fu_307_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                wr_0_reg_152 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln18_fu_337_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                add_ln26_reg_643 <= add_ln26_fu_375_p2;
                sext_ln26_reg_638 <= sext_ln26_fu_371_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                c_reg_602 <= c_fu_270_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                ch_reg_674 <= ch_fu_474_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_fu_307_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                conv_out_addr_reg_625 <= zext_ln34_4_fu_332_p1(4 - 1 downto 0);
                    zext_ln34_2_reg_620(1 downto 0) <= zext_ln34_2_fu_319_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                f_reg_615 <= f_fu_313_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                r_reg_589 <= r_fu_246_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln21_fu_416_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    sext_ln26_1_reg_661(63 downto 1) <= sext_ln26_1_fu_445_p1(63 downto 1);
                    zext_ln24_reg_666(4 downto 1) <= zext_ln24_fu_464_p1(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln11_fu_264_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                sub_ln34_reg_607 <= sub_ln34_fu_301_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                wc_reg_656 <= wc_fu_422_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                wr_reg_633 <= wr_fu_343_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln8_fu_240_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    zext_ln11_reg_594(2 downto 1) <= zext_ln11_fu_260_p1(2 downto 1);
            end if;
        end if;
    end process;
    zext_ln11_reg_594(0) <= '0';
    zext_ln11_reg_594(3) <= '0';
    zext_ln34_2_reg_620(6 downto 2) <= "00000";
    sext_ln26_1_reg_661(0) <= '0';
    zext_ln24_reg_666(0) <= '0';
    zext_ln24_reg_666(5) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln8_fu_240_p2, ap_CS_fsm_state3, icmp_ln11_fu_264_p2, ap_CS_fsm_state4, icmp_ln14_fu_307_p2, ap_CS_fsm_state5, icmp_ln18_fu_337_p2, ap_CS_fsm_state6, icmp_ln21_fu_416_p2, ap_CS_fsm_state7, icmp_ln24_fu_468_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln8_fu_240_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln11_fu_264_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln14_fu_307_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln18_fu_337_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln21_fu_416_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln24_fu_468_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln26_1_fu_449_p2 <= std_logic_vector(unsigned(wc_0_reg_187) + unsigned(c_0_reg_128));
    add_ln26_2_fu_432_p2 <= std_logic_vector(signed(sext_ln26_reg_638) + signed(zext_ln26_2_fu_428_p1));
    add_ln26_3_fu_488_p2 <= std_logic_vector(unsigned(zext_ln26_3_fu_480_p1) + unsigned(sext_ln26_1_reg_661));
    add_ln26_4_fu_515_p2 <= std_logic_vector(unsigned(zext_ln34_2_reg_620) + unsigned(sub_ln26_1_fu_509_p2));
    add_ln26_5_fu_525_p2 <= std_logic_vector(unsigned(zext_ln26_4_fu_484_p1) + unsigned(zext_ln24_reg_666));
    add_ln26_fu_375_p2 <= std_logic_vector(unsigned(wr_0_reg_152) + unsigned(r_0_reg_116));
    add_ln34_1_fu_327_p2 <= std_logic_vector(unsigned(sub_ln34_reg_607) + unsigned(zext_ln34_3_fu_323_p1));
    add_ln34_fu_280_p2 <= std_logic_vector(unsigned(zext_ln34_fu_276_p1) + unsigned(zext_ln11_reg_594));
    and_ln33_fu_571_p2 <= (tmp_5_fu_234_p2 and or_ln33_fu_565_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln8_fu_240_p2)
    begin
        if (((icmp_ln8_fu_240_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln8_fu_240_p2)
    begin
        if (((icmp_ln8_fu_240_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln33_fu_535_p1 <= grp_fu_221_p2;
    c_fu_270_p2 <= std_logic_vector(unsigned(c_0_reg_128) + unsigned(ap_const_lv2_1));
    ch_fu_474_p2 <= std_logic_vector(unsigned(ch_0_reg_210) + unsigned(ap_const_lv2_1));
    conv_out_address0 <= conv_out_addr_reg_625;

    conv_out_ce0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv_out_ce0 <= ap_const_logic_1;
        else 
            conv_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_out_d0 <= 
        grp_fu_221_p2 when (and_ln33_fu_571_p2(0) = '1') else 
        ap_const_lv32_0;

    conv_out_we0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv_out_we0 <= ap_const_logic_1;
        else 
            conv_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_weights_address0 <= zext_ln26_5_fu_520_p1(6 - 1 downto 0);

    conv_weights_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_weights_ce0 <= ap_const_logic_1;
        else 
            conv_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_11_fu_401_p2 <= (icmp_ln7_fu_381_p2 or icmp_ln7_1_fu_387_p2);
    f_fu_313_p2 <= std_logic_vector(unsigned(f_0_reg_140) + unsigned(ap_const_lv2_1));

    grp_fu_221_p0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9, w_sum_0_reg_163, w_sum_2_reg_198)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_221_p0 <= w_sum_2_reg_198;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_221_p0 <= w_sum_0_reg_163;
        else 
            grp_fu_221_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_221_p1_assign_proc : process(ap_CS_fsm_state5, merge_i_fu_407_p3, grp_fu_227_p2, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_221_p1 <= grp_fu_227_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_221_p1 <= merge_i_fu_407_p3;
        else 
            grp_fu_221_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln11_fu_264_p2 <= "1" when (c_0_reg_128 = ap_const_lv2_2) else "0";
    icmp_ln14_fu_307_p2 <= "1" when (f_0_reg_140 = ap_const_lv2_3) else "0";
    icmp_ln18_fu_337_p2 <= "1" when (wr_0_reg_152 = ap_const_lv2_3) else "0";
    icmp_ln21_fu_416_p2 <= "1" when (wc_0_reg_187 = ap_const_lv2_3) else "0";
    icmp_ln24_fu_468_p2 <= "1" when (ch_0_reg_210 = ap_const_lv2_2) else "0";
    icmp_ln33_1_fu_559_p2 <= "1" when (trunc_ln33_fu_549_p1 = ap_const_lv23_0) else "0";
    icmp_ln33_fu_553_p2 <= "0" when (tmp_fu_539_p4 = ap_const_lv8_FF) else "1";
    icmp_ln7_1_fu_387_p2 <= "1" when (f_0_reg_140 = ap_const_lv2_1) else "0";
    icmp_ln7_fu_381_p2 <= "1" when (f_0_reg_140 = ap_const_lv2_0) else "0";
    icmp_ln8_fu_240_p2 <= "1" when (r_0_reg_116 = ap_const_lv2_2) else "0";
    input_r_address0 <= zext_ln26_6_fu_530_p1(5 - 1 downto 0);

    input_r_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    merge_i_fu_407_p3 <= 
        select_ln7_i_fu_393_p3 when (empty_11_fu_401_p2(0) = '1') else 
        ap_const_lv32_3FC00000;
    or_ln33_fu_565_p2 <= (icmp_ln33_fu_553_p2 or icmp_ln33_1_fu_559_p2);
    p_shl2_cast_fu_501_p3 <= (trunc_ln26_1_fu_497_p1 & ap_const_lv2_0);
    p_shl_cast_fu_293_p3 <= (trunc_ln34_fu_289_p1 & ap_const_lv2_0);
    r_fu_246_p2 <= std_logic_vector(unsigned(r_0_reg_116) + unsigned(ap_const_lv2_1));
    select_ln7_i_fu_393_p3 <= 
        ap_const_lv32_40000000 when (icmp_ln7_1_fu_387_p2(0) = '1') else 
        ap_const_lv32_3F800000;
        sext_ln26_1_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_437_p3),64));

        sext_ln26_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln26_fu_365_p2),6));

    sub_ln26_1_fu_509_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_501_p3) - unsigned(trunc_ln26_fu_493_p1));
    sub_ln26_fu_365_p2 <= std_logic_vector(unsigned(zext_ln26_1_fu_361_p1) - unsigned(zext_ln26_fu_349_p1));
    sub_ln34_fu_301_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_293_p3) - unsigned(zext_ln34_1_fu_285_p1));
    tmp_10_fu_455_p4 <= ((add_ln26_reg_643 & add_ln26_1_fu_449_p2) & ap_const_lv1_0);
    tmp_8_fu_252_p3 <= (r_0_reg_116 & ap_const_lv1_0);
    tmp_9_fu_437_p3 <= (add_ln26_2_fu_432_p2 & ap_const_lv1_0);
    tmp_fu_539_p4 <= bitcast_ln33_fu_535_p1(30 downto 23);
    tmp_s_fu_353_p3 <= (wr_0_reg_152 & ap_const_lv2_0);
    trunc_ln26_1_fu_497_p1 <= add_ln26_3_fu_488_p2(5 - 1 downto 0);
    trunc_ln26_fu_493_p1 <= add_ln26_3_fu_488_p2(7 - 1 downto 0);
    trunc_ln33_fu_549_p1 <= bitcast_ln33_fu_535_p1(23 - 1 downto 0);
    trunc_ln34_fu_289_p1 <= add_ln34_fu_280_p2(3 - 1 downto 0);
    wc_fu_422_p2 <= std_logic_vector(unsigned(wc_0_reg_187) + unsigned(ap_const_lv2_1));
    wr_fu_343_p2 <= std_logic_vector(unsigned(wr_0_reg_152) + unsigned(ap_const_lv2_1));
    zext_ln11_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_252_p3),4));
    zext_ln24_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_455_p4),6));
    zext_ln26_1_fu_361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_353_p3),5));
    zext_ln26_2_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wc_0_reg_187),6));
    zext_ln26_3_fu_480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ch_0_reg_210),64));
    zext_ln26_4_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ch_0_reg_210),6));
    zext_ln26_5_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_4_fu_515_p2),64));
    zext_ln26_6_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_5_fu_525_p2),64));
    zext_ln26_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wr_0_reg_152),5));
    zext_ln34_1_fu_285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln34_fu_280_p2),5));
    zext_ln34_2_fu_319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_0_reg_140),7));
    zext_ln34_3_fu_323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_0_reg_140),5));
    zext_ln34_4_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln34_1_fu_327_p2),64));
    zext_ln34_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_0_reg_128),4));
end behav;
