.nh
.TH "REV16 -- AArch32" "7" " "  "instruction" "general"
.SS REV16
 Byte-Reverse Packed Halfword

 Byte-Reverse Packed Halfword reverses the byte order in each16-bit halfword of
 a 32-bit register.

 For more information about the constrained unpredictable behavior of this
 instruction, see Architectural Constraints on UNPREDICTABLE behaviors.


It has encodings from the following instruction sets:  A32 (A1) and  T32 (T1 and T2).

.SS A1 - A32
 
                               17                                  
                             18 |            10                    
                     22    19 | |          11 |                    
         28        23 |  20 | | |16      12 | | 9 8 7     4       0
          |         | |   | | | | |       | | | | | |     |       |
  |. . . .|0 1 1 0 1|0|1 1|1|1|1|1|. . . .|1|1|1|1|1|0 1 1|. . . .|
  |                 |             |               |       |
  `-cond(!= 1111)   `-o1          `-Rd            `-o2    `-Rm
  
  
 
.SS A1
 
 REV16{<c>}{<q>} <Rd>, <Rm>
 
 d = UInt(Rd);  m = UInt(Rm);
 if d == 15 || m == 15 then UNPREDICTABLE;
.SS T1 - T32
 
                                                                   
                                                                   
                                                                   
                  8   6     3     0                                
                  |   |     |     |                                
   1 0 1 1 1 0 1 0|0 1|. . .|. . .|                                
                  |   |     |
                  |   `-Rm  `-Rd
                  `-op
  
  
 
.SS T1
 
 REV16{<c>}{<q>} <Rd>, <Rm>
 
 d = UInt(Rd);  m = UInt(Rm);
.SS T2 - T32
 
                                                                   
                                                                   
                                                                   
                   08    05      01      12       8   6   4       0
                    |     |       |       |       |   |   |       |
   1 1 1 1 1 0 1 0 1|0 0 1|. . . .|1 1 1 1|. . . .|1 0|0 1|. . . .|
                    |     |               |           |   |
                    `-op1 `-Rn            `-Rd        |   `-Rm
                                                      `-op2
  
  
 
.SS T2
 
 REV16{<c>}.W <Rd>, <Rm>
 
 REV16{<c>}{<q>} <Rd>, <Rm>
 
 d = UInt(Rd);  m = UInt(Rm);  n = UInt(Rn);
 if m != n || d == 15 || m == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13
 
 if ConditionPassed() then
     EncodingSpecificOperations();
     bits(32) result;
     result<31:24> = R[m]<23:16>;
     result<23:16> = R[m]<31:24>;
     result<15:8>  = R[m]<7:0>;
     result<7:0>   = R[m]<15:8>;
     R[d] = result;
 

.SS Assembler Symbols

 <c>
  See Standard assembler syntax fields.

 <q>
  See Standard assembler syntax fields.

 <Rd>
  Encoded in Rd
  Is the general-purpose destination register, encoded in the "Rd" field.

 <Rm>
  Encoded in Rm
  For encoding A1 and T1: is the general-purpose source register, encoded in the
  "Rm" field.

 <Rm>
  Encoded in Rm
  For encoding T2: is the general-purpose source register, encoded in the "Rm"
  field. It must be encoded with an identical value in the "Rn" field.



.SS Operation

 if ConditionPassed() then
     EncodingSpecificOperations();
     bits(32) result;
     result<31:24> = R[m]<23:16>;
     result<23:16> = R[m]<31:24>;
     result<15:8>  = R[m]<7:0>;
     result<7:0>   = R[m]<15:8>;
     R[d] = result;


.SS Operational Notes

 
 If CPSR.DIT is 1, this instruction has passed its condition execution check, and does not use R15 as either its source or destination: 
 
 The execution time of this instruction is independent of: 
 The values of the data supplied in any of its registers.
 The values of the NZCV flags.
 The response of this instruction to asynchronous exceptions does not vary based on: 
 The values of the data supplied in any of its registers.
 The values of the NZCV flags.
