
---------- Begin Simulation Statistics ----------
final_tick                               962476858000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86606                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    86889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12809.67                       # Real time elapsed on the host
host_tick_rate                               75136757                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109390055                       # Number of instructions simulated
sim_ops                                    1113016650                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.962477                       # Number of seconds simulated
sim_ticks                                962476858000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.836631                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              141650543                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           161265911                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         20668853                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        216946641                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18476552                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18554573                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           78021                       # Number of indirect misses.
system.cpu0.branchPred.lookups              276985751                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1850911                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        906051                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12377789                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252639410                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32074100                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725486                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       73631333                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016581551                       # Number of instructions committed
system.cpu0.commit.committedOps            1017490122                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1735995926                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.586113                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.393426                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1262842493     72.74%     72.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    274984964     15.84%     88.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72211618      4.16%     92.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     60219936      3.47%     96.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19751754      1.14%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6514415      0.38%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2526299      0.15%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4870347      0.28%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32074100      1.85%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1735995926                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20545742                       # Number of function calls committed.
system.cpu0.commit.int_insts                983013612                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316452900                       # Number of loads committed
system.cpu0.commit.membars                    1814478                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814487      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563607814     55.39%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030469      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317358939     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124867307     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017490122                       # Class of committed instruction
system.cpu0.commit.refs                     442226281                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016581551                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017490122                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.876827                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.876827                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            187909644                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8294499                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           140247915                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1123085187                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               747772537                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                802014360                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              12389594                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18044480                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4267343                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  276985751                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                206398428                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1001312017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4978455                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1156616409                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          175                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               41361370                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145175                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         732360423                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         160127095                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.606210                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1754353478                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660913                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891590                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               919893858     52.43%     52.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               627071781     35.74%     88.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               125705502      7.17%     95.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                60801055      3.47%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10789400      0.62%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7115768      0.41%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1069419      0.06%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816656      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   90039      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1754353478                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       59                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      35                       # number of floating regfile writes
system.cpu0.idleCycles                      153594495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12454881                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               262452428                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.560429                       # Inst execution rate
system.cpu0.iew.exec_refs                   472567795                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 130286870                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              149097260                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            346658891                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1792472                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7187132                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           134187768                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1091109022                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            342280925                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5161722                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1069269636                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1128402                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2222967                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              12389594                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4495715                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       161829                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20257638                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        45553                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12387                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4100748                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30205991                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8414387                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12387                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1102305                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11352576                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                447977141                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1060139229                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.847966                       # average fanout of values written-back
system.cpu0.iew.wb_producers                379869428                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.555644                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1060204456                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1304287854                       # number of integer regfile reads
system.cpu0.int_regfile_writes              676071450                       # number of integer regfile writes
system.cpu0.ipc                              0.532814                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.532814                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816173      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            587380764     54.67%     54.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8037038      0.75%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811529      0.17%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           344818018     32.09%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          130567768     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1074431359                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                73                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1376564                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001281                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 308155     22.39%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                927302     67.36%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               141104     10.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1073991678                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3904686624                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1060139160                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1164739083                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1085739866                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1074431359                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5369156                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       73618896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            94006                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2643670                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33804008                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1754353478                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.612437                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.807029                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          962148863     54.84%     54.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          568224785     32.39%     87.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181217741     10.33%     97.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32749628      1.87%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5719598      0.33%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3495390      0.20%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             519637      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             173644      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             104192      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1754353478                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.563135                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15768377                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3180750                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           346658891                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          134187768                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1699                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1907947973                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    17006004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              159456347                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647533225                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5685743                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               764590677                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8855541                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12656                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1355320045                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1110990491                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          713335216                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                788532054                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14391745                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              12389594                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29069666                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                65801986                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               59                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1355319986                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        315140                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5108                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12631251                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5105                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2795021961                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2200613897                       # The number of ROB writes
system.cpu0.timesIdled                       22577970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1654                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.163625                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6012484                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6977984                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           807509                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9815369                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            233154                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         238607                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5453                       # Number of indirect misses.
system.cpu1.branchPred.lookups               11114444                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13703                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905833                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           644708                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8768388                       # Number of branches committed
system.cpu1.commit.bw_lim_events               913236                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5150569                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37211153                       # Number of instructions committed
system.cpu1.commit.committedOps              38117200                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    217681053                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175106                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.821347                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    201936299     92.77%     92.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7602332      3.49%     96.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2628742      1.21%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2604814      1.20%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       860208      0.40%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       195162      0.09%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       861408      0.40%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        78852      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       913236      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    217681053                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              378069                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35826927                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10300814                       # Number of loads committed
system.cpu1.commit.membars                    1811731                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811731      4.75%      4.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22371006     58.69%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11206647     29.40%     92.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2727675      7.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38117200                       # Class of committed instruction
system.cpu1.commit.refs                      13934334                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37211153                       # Number of Instructions Simulated
system.cpu1.committedOps                     38117200                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.900048                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.900048                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            191219045                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               169176                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5719898                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              45741160                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7309247                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17431424                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                645984                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               345186                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2123185                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   11114444                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6253390                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    210511670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               121918                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      46630587                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1617570                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050624                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           7408415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6245638                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.212394                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         218728885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.217337                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.654670                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               189640163     86.70%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17529348      8.01%     94.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6761978      3.09%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3282625      1.50%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1144263      0.52%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  200030      0.09%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  151581      0.07%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1256      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17641      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           218728885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         818692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              686974                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9442197                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189208                       # Inst execution rate
system.cpu1.iew.exec_refs                    15106373                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3889753                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              164582078                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11524571                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            906727                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           683809                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4122432                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           43261004                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11216620                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           615407                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             41540154                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                617000                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               868075                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                645984                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2598360                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        30072                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          305178                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8439                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1745                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4949                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1223757                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       488912                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1745                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       243282                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        443692                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 23421417                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41034853                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826435                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19356288                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186906                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41055177                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                52567108                       # number of integer regfile reads
system.cpu1.int_regfile_writes               27030119                       # number of integer regfile writes
system.cpu1.ipc                              0.169490                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.169490                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811956      4.30%      4.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25034817     59.39%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12282032     29.14%     92.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3026611      7.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              42155561                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1061829                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025188                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 215984     20.34%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                748463     70.49%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97379      9.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41405419                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         304153992                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41034841                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         48406039                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  40542374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 42155561                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2718630                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5143803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            52183                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           414                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2556362                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    218728885                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192730                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.643736                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          192889003     88.19%     88.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16597326      7.59%     95.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5251142      2.40%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2051270      0.94%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1308669      0.60%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             265645      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             259934      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67532      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              38364      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      218728885                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.192011                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6318967                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          797670                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11524571                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4122432                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    225                       # number of misc regfile reads
system.cpu1.numCycles                       219547577                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1705398417                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              173795229                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24993947                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6193161                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 8354706                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                859500                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15465                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             57230250                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              44884951                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29398892                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 17851896                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10642925                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                645984                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18055353                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4404945                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        57230238                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25717                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               840                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12467697                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           834                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   260034442                       # The number of ROB reads
system.cpu1.rob.rob_writes                   87588547                       # The number of ROB writes
system.cpu1.timesIdled                          33993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            81.895050                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3964618                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4841096                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           432504                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          7276106                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            163172                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         166983                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3811                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7930377                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4236                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905818                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           318401                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6448658                       # Number of branches committed
system.cpu2.commit.bw_lim_events               775830                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718139                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3426866                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28908686                       # Number of instructions committed
system.cpu2.commit.committedOps              29814699                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    204465202                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.145818                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.772910                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    192655027     94.22%     94.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5693260      2.78%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1795946      0.88%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1928998      0.94%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       529471      0.26%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       167944      0.08%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       852773      0.42%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        65953      0.03%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       775830      0.38%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    204465202                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              280403                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27818430                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8347283                       # Number of loads committed
system.cpu2.commit.membars                    1811703                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811703      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16924125     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9253101     31.04%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1825629      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29814699                       # Class of committed instruction
system.cpu2.commit.refs                      11078742                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28908686                       # Number of Instructions Simulated
system.cpu2.committedOps                     29814699                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.108323                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.108323                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            188342264                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               118535                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3789107                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              34601246                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 4180464                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10191951                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                319070                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               282598                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2072947                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7930377                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4020824                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    200082247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                40917                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      34896448                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 866346                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038592                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4591226                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4127790                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.169819                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         205106696                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.174560                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.608197                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               184050582     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                11997350      5.85%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5268453      2.57%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2497299      1.22%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  898117      0.44%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  190258      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  201721      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2772      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           205106696                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         385579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              354488                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 6952950                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.156837                       # Inst execution rate
system.cpu2.iew.exec_refs                    11854115                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2813760                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              163139441                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9126509                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            906620                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           321020                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2888009                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           33237088                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9040355                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           317779                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             32228857                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1029714                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               848647                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                319070                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2837948                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        22669                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          202725                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6343                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4576                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       779226                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       156550                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           681                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       121219                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        233269                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 19029356                       # num instructions consuming a value
system.cpu2.iew.wb_count                     31915219                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.850745                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16189136                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.155311                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      31927337                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                40156470                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21411586                       # number of integer regfile writes
system.cpu2.ipc                              0.140680                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.140680                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811921      5.57%      5.57% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18786012     57.72%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10027299     30.81%     94.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1921260      5.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              32546636                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1037797                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031886                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 210927     20.32%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                730562     70.40%     90.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96305      9.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31772497                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         271302042                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     31915207                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         36659960                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30518652                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 32546636                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2718436                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3422388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            64304                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           297                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1488589                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    205106696                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.158681                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.606094                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          185920307     90.65%     90.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           11967703      5.83%     96.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3934013      1.92%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1449285      0.71%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1267936      0.62%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             229084      0.11%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             254736      0.12%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              51584      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              32048      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      205106696                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.158384                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5719854                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          575401                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9126509                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2888009                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu2.numCycles                       205492275                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1719453535                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              172037027                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19867290                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5742729                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4973564                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                642449                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 9617                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42725814                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              34138355                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22876241                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10967727                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10210612                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                319070                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16784605                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3008951                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        42725802                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         24703                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               797                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11980942                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           794                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   236929884                       # The number of ROB reads
system.cpu2.rob.rob_writes                   67127932                       # The number of ROB writes
system.cpu2.timesIdled                          15758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.886409                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4835695                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5262688                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1209759                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9257731                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            196189                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         408629                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          212440                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10247823                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1145                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905776                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           672236                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864320                       # Number of branches committed
system.cpu3.commit.bw_lim_events               579979                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718037                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12489949                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26688665                       # Number of instructions committed
system.cpu3.commit.committedOps              27594629                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    169810049                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.162503                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.792617                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    158290196     93.22%     93.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5761393      3.39%     96.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1944260      1.14%     97.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1691974      1.00%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       455882      0.27%     99.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       171806      0.10%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       855509      0.50%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        59050      0.03%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       579979      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    169810049                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240692                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25660297                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7863865                       # Number of loads committed
system.cpu3.commit.membars                    1811645                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811645      6.57%      6.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15431583     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769641     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581619      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27594629                       # Class of committed instruction
system.cpu3.commit.refs                      10351272                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26688665                       # Number of Instructions Simulated
system.cpu3.committedOps                     27594629                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.444872                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.444872                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            148844451                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               538617                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4384060                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              44490072                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5805687                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 14094071                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                672565                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               750007                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2401916                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10247823                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4803539                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    165104473                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                51108                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      51460269                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2420176                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.059579                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5504128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5031884                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.299179                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         171818690                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.310915                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.820540                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               142294249     82.82%     82.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15233607      8.87%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8552807      4.98%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3499549      2.04%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1044328      0.61%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  759894      0.44%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  433808      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      45      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     403      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           171818690                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         186334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              705018                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 7315601                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.188797                       # Inst execution rate
system.cpu3.iew.exec_refs                    11188454                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2534469                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              124486872                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11147642                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1360501                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1219397                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3472526                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           40080531                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8653985                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           618672                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32474118                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                910107                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               870198                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                672565                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2677520                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        20681                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          150930                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         3840                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          170                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1590                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3283777                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       985119                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           170                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        94324                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        610694                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19163555                       # num instructions consuming a value
system.cpu3.iew.wb_count                     32163858                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.840622                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 16109299                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.186994                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      32170996                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                40348498                       # number of integer regfile reads
system.cpu3.int_regfile_writes               21561875                       # number of integer regfile writes
system.cpu3.ipc                              0.155162                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.155162                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811851      5.48%      5.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             20026738     60.52%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.99% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9621086     29.07%     95.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1632971      4.93%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              33092790                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     993456                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030020                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 176814     17.80%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                721652     72.64%     90.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                94987      9.56%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32274380                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         239106663                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     32163846                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52566554                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  36000490                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 33092790                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4080041                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12485901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           108964                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1362004                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7664450                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    171818690                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.192603                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.650876                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          151556135     88.21%     88.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13430332      7.82%     96.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3574939      2.08%     98.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1436572      0.84%     98.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1306796      0.76%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             216626      0.13%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             219611      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              46548      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              31131      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      171818690                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.192394                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          7969262                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          954273                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11147642                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3472526                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu3.numCycles                       172005024                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1752940621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              133032931                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18457462                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5415040                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7323710                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                805027                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 3124                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             52194244                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              42482788                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29041476                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 14224491                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9728802                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                672565                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16539022                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10584014                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        52194232                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         25971                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               796                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11373866                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           798                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   209313465                       # The number of ROB reads
system.cpu3.rob.rob_writes                   82180956                       # The number of ROB writes
system.cpu3.timesIdled                           4422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4274412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8485529                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       642042                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        91796                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63879328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4251231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128123668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4343027                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1608944                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2788204                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1422811                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              841                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            533                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2664122                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2664086                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1608944                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            73                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12758558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12758558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    451918976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               451918976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1288                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4274513                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4274513    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4274513                       # Request fanout histogram
system.membus.respLayer1.occupancy        22959423250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20883922504                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6272494080.291971                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   37227585757.367302                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 347138460000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   103145169000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 859331689000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3999652                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3999652                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3999652                       # number of overall hits
system.cpu2.icache.overall_hits::total        3999652                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        21172                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         21172                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        21172                       # number of overall misses
system.cpu2.icache.overall_misses::total        21172                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    494288999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    494288999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    494288999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    494288999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4020824                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4020824                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4020824                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4020824                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005266                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005266                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005266                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005266                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 23346.353627                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23346.353627                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 23346.353627                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23346.353627                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          283                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   141.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        19189                       # number of writebacks
system.cpu2.icache.writebacks::total            19189                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1951                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1951                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1951                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1951                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        19221                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        19221                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        19221                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        19221                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    440191000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    440191000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    440191000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    440191000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004780                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004780                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004780                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004780                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22901.565996                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22901.565996                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22901.565996                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22901.565996                       # average overall mshr miss latency
system.cpu2.icache.replacements                 19189                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3999652                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3999652                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        21172                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        21172                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    494288999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    494288999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4020824                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4020824                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005266                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005266                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 23346.353627                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23346.353627                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1951                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1951                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        19221                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        19221                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    440191000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    440191000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22901.565996                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22901.565996                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.285968                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3815931                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            19189                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           198.860337                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        399115000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.285968                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.946436                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.946436                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8060869                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8060869                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8166870                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8166870                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8166870                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8166870                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2388662                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2388662                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2388662                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2388662                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 312161074277                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 312161074277                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 312161074277                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 312161074277                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10555532                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10555532                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10555532                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10555532                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.226295                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.226295                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.226295                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.226295                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 130684.489592                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 130684.489592                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 130684.489592                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 130684.489592                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1533829                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       259104                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            21525                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3424                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.258026                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    75.672897                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       982642                       # number of writebacks
system.cpu2.dcache.writebacks::total           982642                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1801562                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1801562                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1801562                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1801562                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       587100                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       587100                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       587100                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       587100                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  65718836942                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  65718836942                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  65718836942                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  65718836942                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055620                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055620                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055620                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055620                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 111938.063263                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111938.063263                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 111938.063263                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111938.063263                       # average overall mshr miss latency
system.cpu2.dcache.replacements                982642                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7306457                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7306457                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1423834                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1423834                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 147447663000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 147447663000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8730291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8730291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.163091                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.163091                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103556.779091                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103556.779091                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1137369                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1137369                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       286465                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       286465                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  29022844500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  29022844500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.032813                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.032813                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101313.753862                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101313.753862                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       860413                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        860413                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       964828                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       964828                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 164713411277                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 164713411277                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1825241                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1825241                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.528603                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.528603                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 170717.901302                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 170717.901302                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       664193                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       664193                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       300635                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       300635                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  36695992442                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  36695992442                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.164710                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.164710                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 122061.611063                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 122061.611063                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          299                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          220                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4633000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4633000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.423892                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.423892                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21059.090909                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21059.090909                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          117                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2817000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2817000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.225434                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.225434                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24076.923077                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24076.923077                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          154                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       865000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       865000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.431373                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.431373                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5616.883117                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5616.883117                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          148                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       737000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       737000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.414566                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.414566                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4979.729730                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4979.729730                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       275000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       275000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       255000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       255000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       495744                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         495744                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       410074                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       410074                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  40731582500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  40731582500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905818                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905818                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.452711                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.452711                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 99327.395787                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 99327.395787                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       410074                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       410074                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  40321508500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  40321508500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.452711                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.452711                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 98327.395787                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 98327.395787                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.573699                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9659281                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           997055                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.687812                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        399126500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.573699                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.892928                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.892928                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23921534                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23921534                       # Number of data accesses
system.cpu3.numPwrStateTransitions                229                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7617982578.260870                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   40542373087.810402                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          111     96.52%     96.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.87%     97.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.87%     98.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.87%     99.13% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.87%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        37500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 347138490500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    86408861500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 876067996500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4796984                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4796984                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4796984                       # number of overall hits
system.cpu3.icache.overall_hits::total        4796984                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6555                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6555                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6555                       # number of overall misses
system.cpu3.icache.overall_misses::total         6555                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    235454500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    235454500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    235454500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    235454500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4803539                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4803539                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4803539                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4803539                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001365                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001365                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001365                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001365                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 35919.832189                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 35919.832189                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 35919.832189                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 35919.832189                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          277                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    92.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5775                       # number of writebacks
system.cpu3.icache.writebacks::total             5775                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          748                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          748                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          748                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          748                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5807                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5807                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5807                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5807                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    191955500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    191955500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    191955500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    191955500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001209                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001209                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001209                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001209                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 33055.880833                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 33055.880833                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 33055.880833                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 33055.880833                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5775                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4796984                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4796984                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6555                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6555                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    235454500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    235454500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4803539                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4803539                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001365                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001365                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 35919.832189                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 35919.832189                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          748                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          748                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5807                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5807                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    191955500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    191955500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001209                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001209                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 33055.880833                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 33055.880833                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.137380                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4494327                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5775                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           778.238442                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        406422000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.137380                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973043                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973043                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9612885                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9612885                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7749008                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7749008                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7749008                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7749008                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2242704                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2242704                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2242704                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2242704                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 290470940037                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 290470940037                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 290470940037                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 290470940037                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9991712                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9991712                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9991712                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9991712                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.224456                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224456                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.224456                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224456                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 129518.179857                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 129518.179857                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 129518.179857                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 129518.179857                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1473264                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       204059                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19905                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2745                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    74.014770                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.338434                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       811151                       # number of writebacks
system.cpu3.dcache.writebacks::total           811151                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1720257                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1720257                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1720257                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1720257                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       522447                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       522447                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       522447                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       522447                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  58037303546                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  58037303546                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  58037303546                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  58037303546                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052288                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052288                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052288                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052288                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 111087.447236                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111087.447236                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 111087.447236                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111087.447236                       # average overall mshr miss latency
system.cpu3.dcache.replacements                811151                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7046343                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7046343                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1364148                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1364148                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 140043350000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 140043350000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8410491                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8410491                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.162196                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162196                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102659.938658                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102659.938658                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1087577                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1087577                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       276571                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       276571                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  28186288000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  28186288000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032884                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032884                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101913.389329                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101913.389329                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       702665                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        702665                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       878556                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       878556                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 150427590037                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 150427590037                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581221                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581221                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.555619                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.555619                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 171221.401979                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 171221.401979                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       632680                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       632680                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       245876                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       245876                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  29851015546                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  29851015546                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.155498                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.155498                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 121406.788568                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 121406.788568                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          283                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          283                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          215                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          215                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4438000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4438000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.431727                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.431727                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20641.860465                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20641.860465                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          123                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           92                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2739500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2739500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.184739                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.184739                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29777.173913                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29777.173913                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1178000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1178000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.440945                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.440945                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7011.904762                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7011.904762                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1025000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1025000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.433071                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.433071                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6212.121212                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6212.121212                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       108500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       108500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        96500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        96500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607306                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607306                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298470                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298470                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  29099894500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  29099894500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905776                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905776                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329519                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329519                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 97496.882434                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 97496.882434                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298470                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298470                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  28801424500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  28801424500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329519                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329519                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 96496.882434                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 96496.882434                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.890798                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9177000                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           820740                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.181373                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        406433500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.890798                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.840337                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.840337                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22617498                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22617498                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       566867300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1175271397.958282                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3636610500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   953973848500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8503009500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176452659                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176452659                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176452659                       # number of overall hits
system.cpu0.icache.overall_hits::total      176452659                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29945769                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29945769                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29945769                       # number of overall misses
system.cpu0.icache.overall_misses::total     29945769                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 397569119497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 397569119497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 397569119497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 397569119497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    206398428                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    206398428                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    206398428                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    206398428                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145087                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145087                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145087                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145087                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13276.303557                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13276.303557                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13276.303557                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13276.303557                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2403                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.062500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26394065                       # number of writebacks
system.cpu0.icache.writebacks::total         26394065                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3551668                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3551668                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3551668                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3551668                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26394101                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26394101                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26394101                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26394101                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 340251763999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 340251763999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 340251763999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 340251763999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127879                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127879                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127879                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127879                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12891.204895                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12891.204895                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12891.204895                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12891.204895                       # average overall mshr miss latency
system.cpu0.icache.replacements              26394065                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176452659                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176452659                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29945769                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29945769                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 397569119497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 397569119497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    206398428                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    206398428                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145087                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145087                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13276.303557                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13276.303557                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3551668                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3551668                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26394101                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26394101                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 340251763999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 340251763999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127879                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127879                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12891.204895                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12891.204895                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999934                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          202846480                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26394067                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.685306                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999934                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        439190955                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       439190955                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    396522184                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       396522184                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    396522184                       # number of overall hits
system.cpu0.dcache.overall_hits::total      396522184                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45506657                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45506657                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45506657                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45506657                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1136467726890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1136467726890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1136467726890                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1136467726890                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    442028841                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    442028841                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    442028841                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    442028841                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102950                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102950                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102950                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102950                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24973.658841                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24973.658841                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24973.658841                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24973.658841                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9091554                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       444029                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           181243                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5264                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.162235                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.352014                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34743573                       # number of writebacks
system.cpu0.dcache.writebacks::total         34743573                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11097083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11097083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11097083                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11097083                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     34409574                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     34409574                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     34409574                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     34409574                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 569771004846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 569771004846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 569771004846                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 569771004846                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.077845                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.077845                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.077845                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.077845                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16558.502144                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16558.502144                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16558.502144                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16558.502144                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34743573                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    281934140                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      281934140                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35230665                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35230665                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 713503325500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 713503325500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    317164805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    317164805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20252.337715                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20252.337715                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6264152                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6264152                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28966513                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28966513                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 420996334500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 420996334500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091330                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091330                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14533.897625                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14533.897625                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    114588044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     114588044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10275992                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10275992                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 422964401390                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 422964401390                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124864036                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124864036                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.082297                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.082297                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41160.444791                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41160.444791                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4832931                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4832931                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5443061                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5443061                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 148774670346                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 148774670346                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043592                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043592                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27332.905206                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27332.905206                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1969                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1969                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1411                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1411                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    101731500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    101731500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.417456                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.417456                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72098.866052                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72098.866052                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1386                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1386                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1265500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1265500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007396                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007396                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        50620                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50620                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3114                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3114                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          180                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1050000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1050000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3294                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3294                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.054645                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054645                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5833.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5833.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          179                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          179                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       873000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       873000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.054341                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.054341                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4877.094972                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4877.094972                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       557223                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         557223                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       348828                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       348828                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34633658000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34633658000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       906051                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       906051                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384998                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384998                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 99285.774078                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 99285.774078                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       348827                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       348827                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  34284826000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  34284826000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384997                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384997                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 98286.044372                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 98286.044372                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948227                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          431842735                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         34758167                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.424209                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948227                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998382                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998382                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        920641331                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       920641331                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26274220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33093731                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               37264                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              111891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               16933                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              105668                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4344                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              114045                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59758096                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26274220                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33093731                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              37264                       # number of overall hits
system.l2.overall_hits::.cpu1.data             111891                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              16933                       # number of overall hits
system.l2.overall_hits::.cpu2.data             105668                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4344                       # number of overall hits
system.l2.overall_hits::.cpu3.data             114045                       # number of overall hits
system.l2.overall_hits::total                59758096                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            119878                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1649187                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4425                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            924789                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2288                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            877650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1463                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            696815                       # number of demand (read+write) misses
system.l2.demand_misses::total                4276495                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           119878                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1649187                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4425                       # number of overall misses
system.l2.overall_misses::.cpu1.data           924789                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2288                       # number of overall misses
system.l2.overall_misses::.cpu2.data           877650                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1463                       # number of overall misses
system.l2.overall_misses::.cpu3.data           696815                       # number of overall misses
system.l2.overall_misses::total               4276495                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10166159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 166739960000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    427145500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 107689776500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    214835500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 102755121500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    132457000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  83720661999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     471846116999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10166159000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 166739960000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    427145500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 107689776500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    214835500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 102755121500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    132457000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  83720661999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    471846116999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26394098                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34742918                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           41689                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1036680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           19221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          983318                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          810860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64034591                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26394098                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34742918                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          41689                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1036680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          19221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         983318                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         810860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64034591                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.047468                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.106143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.892068                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.119036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.892539                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.251937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.859353                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066784                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.047468                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.106143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.892068                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.119036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.892539                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.251937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.859353                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066784                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84804.209279                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101104.338077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96530.056497                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116447.942720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93896.634615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 117079.839913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90537.935748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120147.617372                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110334.775792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84804.209279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101104.338077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96530.056497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116447.942720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93896.634615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 117079.839913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90537.935748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120147.617372                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110334.775792                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2788204                       # number of writebacks
system.l2.writebacks::total                   2788204                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            241                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            359                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            673                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            475                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            543                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            497                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            285                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            391                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3464                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           241                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           359                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           673                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           475                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           543                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           497                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           285                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           391                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3464                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       119637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1648828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       924314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       877153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       696424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4273031                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       119637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1648828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       924314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       877153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       696424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4273031                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8953563000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 150228224501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    342851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  98413833000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    160579000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  93949588500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    101004000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  76728550999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 428878194000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8953563000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 150228224501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    342851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  98413833000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    160579000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  93949588500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    101004000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  76728550999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 428878194000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.047458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.090000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.891610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.090786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.892034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.202859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.858871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066730                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.047458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.090000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.891610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.090786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.892034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.202859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.858871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.066730                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74839.414228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91112.126008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91378.198294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106472.295129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92022.349570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107107.412846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85741.935484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110175.052840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100368.612818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74839.414228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91112.126008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91378.198294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106472.295129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92022.349570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107107.412846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85741.935484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110175.052840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100368.612818                       # average overall mshr miss latency
system.l2.replacements                        8544524                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8809861                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8809861                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8809861                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8809861                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54970883                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54970883                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54970883                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54970883                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  142                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 77                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       393000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       514000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.804348                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.187500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.275862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.223881                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.351598                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10621.621622                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3812.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         4000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6675.324675                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       748000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       185000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       323000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       305500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1561500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.804348                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.187500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.275862                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.223881                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.351598                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20216.216216                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20555.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20187.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20366.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20279.220779                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            103                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.740741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.208333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.230769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.436893                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       224500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       412500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       104000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       180000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       921000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.740741                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.208333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.230769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.436893                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20466.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4915992                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            46780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            48719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            59707                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5071198                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         868924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         671611                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         648520                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         475031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2664086                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  92684472000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  77425585000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  75017274000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  56788048499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  301915379499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5784916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       718391                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       697239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       534738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7735284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.150205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.934882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.930126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.888343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.344407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106665.798160                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115283.378325                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115674.572874                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119545.984365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113327.940426                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       868924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       671611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       648520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       475031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2664086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  83995232000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  70709475000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  68532074000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  52037738499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 275274519499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.150205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.934882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.930126                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.888343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.344407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96665.798160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105283.378325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105674.572874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109545.984365                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103327.940426                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26274220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         37264                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         16933                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26332761                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       119878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4425                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           128054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10166159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    427145500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    214835500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    132457000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10940597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26394098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        41689                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        19221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26460815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.106143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.119036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.251937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84804.209279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96530.056497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93896.634615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90537.935748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85437.370172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          241                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          673                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          543                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          285                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1742                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       119637                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1745                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       126312                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8953563000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    342851000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    160579000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    101004000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9557997000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.090000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.090786                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.202859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74839.414228                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91378.198294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92022.349570                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85741.935484                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75669.746342                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28177739                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        65111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        56949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        54338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28354137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       780263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       253178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       229130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       221784                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1484355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  74055488000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30264191500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  27737847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  26932613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 158990140500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28958002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       318289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       286079                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       276122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29838492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.795434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.800933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.803210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94910.931314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119537.208999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121057.249160                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121436.233001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107110.590458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          359                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          475                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          497                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          391                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1722                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       779904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       252703                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       228633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       221393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1482633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66232992501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27704358000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  25417514500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  24690812500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 144045677501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.793942                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.799195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.801794                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84924.545202                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109632.089845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111171.679066                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111524.811083                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97155.315915                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              73                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           60                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            76                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.960526                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           73                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1106000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       192500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        75000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1412000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.950000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.960526                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19403.508772                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19342.465753                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999899                       # Cycle average of tags in use
system.l2.tags.total_refs                   127811918                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8544527                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.958337                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.980553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.239233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.811039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.160972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.006509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.770662                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.066238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.387672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1031070455                       # Number of tag accesses
system.l2.tags.data_accesses               1031070455                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7656704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     105524992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        240128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59156096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        111680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      56137792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         75392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      44571136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          273473920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7656704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       240128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       111680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        75392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8083904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    178445056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       178445056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         119636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1648828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         924314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         877153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         696424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4273030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2788204                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2788204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7955208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        109638991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           249490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         61462357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           116034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58326381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            78331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         46308787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             284135580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7955208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       249490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       116034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        78331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8399063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185401919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185401919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185401919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7955208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       109638991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          249490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        61462357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          116034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58326381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           78331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        46308787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            469537498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2740580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    119636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1587545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    918311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    868537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    687866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004914941750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169392                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169392                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9121556                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2580306                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4273030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2788204                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4273030                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2788204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  84460                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 47624                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            196229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            207533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            230908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            368217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            302737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            289444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            292003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            276014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            313175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            276007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           249133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           221925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           285158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           211596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           260793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           207698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            136425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            145657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            137567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            161774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            183950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            214221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            212384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            218305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           180245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           163145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           158484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           150028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           182045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           144752                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 172830175750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20942850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            251365863250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41262.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60012.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1821205                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1569272                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4273030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2788204                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1577547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1116993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  707114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  331789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   98481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   64271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   62072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   47152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 120501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 160887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 178847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 183715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 187558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 189913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 191441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 193751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 186472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 181901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 177949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 172503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 169844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3538635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.320241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.044570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.085114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2469420     69.78%     69.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       729840     20.62%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       138010      3.90%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        60913      1.72%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32033      0.91%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19230      0.54%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13521      0.38%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10128      0.29%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65540      1.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3538635                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.726622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    277.147427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169387    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169392                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.178763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.167698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.625272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           155316     91.69%     91.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1286      0.76%     92.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10221      6.03%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1888      1.11%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              555      0.33%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               95      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169392                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              268068480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5405440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175395392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               273473920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            178445056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       278.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    284.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  962476841500                       # Total gap between requests
system.mem_ctrls.avgGap                     136304.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7656704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    101602880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       240128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58771904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       111680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     55586368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        75392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     44023424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175395392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7955208.414995469153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 105563971.907987415791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 249489.635001696821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 61063186.622612796724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 116033.958709477869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57753459.252523653209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 78331.234017057272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 45739722.086907565594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182233360.253945976496                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       119636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1648828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       924314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       877153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       696424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2788204                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4004917750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  82201216750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    184411500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  59804659000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     86940250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  57329104250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     51497250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  47703116500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23121055747250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33475.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49854.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49150.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64701.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49822.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65358.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43715.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68497.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8292454.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12648552840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6722846295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14461962900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7357005360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     75976879680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     221726400450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     182874144960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       521767792485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.109442                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 472861247750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32139120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 457476490250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12617379600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6706273530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15444426900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6948681300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     75976879680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     352388697450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72842736960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       542925075420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.091563                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 185650452750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32139120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 744687285250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6176171489.130435                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   37082207626.024971                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          134     97.10%     97.10% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 347138416000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   110165192500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 852311665500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6207111                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6207111                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6207111                       # number of overall hits
system.cpu1.icache.overall_hits::total        6207111                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        46279                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         46279                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        46279                       # number of overall misses
system.cpu1.icache.overall_misses::total        46279                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1042890500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1042890500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1042890500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1042890500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6253390                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6253390                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6253390                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6253390                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007401                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007401                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007401                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007401                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22534.853821                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22534.853821                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22534.853821                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22534.853821                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          170                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        41657                       # number of writebacks
system.cpu1.icache.writebacks::total            41657                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4590                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4590                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4590                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4590                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        41689                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        41689                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        41689                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        41689                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    915523000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    915523000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    915523000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    915523000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006667                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006667                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006667                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006667                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21960.781021                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21960.781021                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21960.781021                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21960.781021                       # average overall mshr miss latency
system.cpu1.icache.replacements                 41657                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6207111                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6207111                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        46279                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        46279                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1042890500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1042890500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6253390                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6253390                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007401                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007401                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22534.853821                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22534.853821                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4590                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4590                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        41689                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        41689                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    915523000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    915523000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006667                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006667                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21960.781021                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21960.781021                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.137761                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5876082                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            41657                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           141.058694                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        391488000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.137761                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.973055                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.973055                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12548469                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12548469                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     10876960                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10876960                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     10876960                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10876960                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2622705                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2622705                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2622705                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2622705                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 333934736113                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 333934736113                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 333934736113                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 333934736113                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13499665                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13499665                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13499665                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13499665                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194279                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194279                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194279                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194279                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 127324.550841                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127324.550841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 127324.550841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127324.550841                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1983672                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       224817                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            30179                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3127                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.730210                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.895427                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1036314                       # number of writebacks
system.cpu1.dcache.writebacks::total          1036314                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1982706                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1982706                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1982706                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1982706                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       639999                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       639999                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       639999                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       639999                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70556207200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70556207200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70556207200                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70556207200                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047409                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047409                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047409                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047409                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110244.246007                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110244.246007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110244.246007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110244.246007                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1036314                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9225122                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9225122                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1547283                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1547283                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 157553131500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 157553131500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10772405                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10772405                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143634                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143634                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101825.672162                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101825.672162                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1228574                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1228574                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       318709                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       318709                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31695297500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31695297500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029586                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029586                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99449.019325                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99449.019325                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1651838                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1651838                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1075422                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1075422                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 176381604613                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 176381604613                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2727260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2727260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.394323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.394323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 164011.527208                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 164011.527208                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       754132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       754132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321290                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321290                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38860909700                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38860909700                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.117807                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.117807                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 120952.752031                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 120952.752031                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          243                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          243                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4427500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4427500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.432384                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.432384                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 18220.164609                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18220.164609                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          127                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          127                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2444000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2444000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.225979                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.225979                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19244.094488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19244.094488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1196500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1196500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.445652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.445652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7295.731707                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7295.731707                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1063500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1063500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.423913                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.423913                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6817.307692                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6817.307692                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       151000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       151000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       128000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       128000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       494851                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         494851                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410982                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410982                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  40991669000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  40991669000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905833                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905833                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453706                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453706                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99740.789134                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99740.789134                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410981                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410981                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  40580683500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  40580683500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453705                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453705                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98741.020874                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98741.020874                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.531729                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12423158                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1050858                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.821919                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        391499500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.531729                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922867                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922867                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29863744                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29863744                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 962476858000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56301485                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11598065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55224480                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5756320                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             983                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           591                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1574                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           57                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7786130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7786130                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26460817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29840670                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           76                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           76                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79182262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    104245208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       125035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3124348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        57631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2963476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2443304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192158653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378442368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4447134976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5334144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132671488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2458240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    125820672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       741248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    103808448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8196411584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8598859                       # Total snoops (count)
system.tol2bus.snoopTraffic                 181842368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72633850                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074116                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.303433                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               67803924     93.35%     93.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4529647      6.24%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  92252      0.13%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 162941      0.22%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  45086      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72633850                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128096193463                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1496704626                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          29132256                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1232126384                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8868578                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52139778787                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39624378378                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1577558845                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          62922060                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2841345308000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56436                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741380                       # Number of bytes of host memory used
host_op_rate                                    56497                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 65620.50                       # Real time elapsed on the host
host_tick_rate                               28632340                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3703332026                       # Number of instructions simulated
sim_ops                                    3707383161                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.878868                       # Number of seconds simulated
sim_ticks                                1878868450000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.153382                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              107576750                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           110728775                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6419031                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125000524                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            171865                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         184923                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13058                       # Number of indirect misses.
system.cpu0.branchPred.lookups              125525104                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9918                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        104082                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6402762                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  86852805                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18944147                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         322670                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      115284744                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           653276422                       # Number of instructions committed
system.cpu0.commit.committedOps             653380397                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3720473004                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.175618                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.993559                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3550568890     95.43%     95.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     68312705      1.84%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12572273      0.34%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4757165      0.13%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4293320      0.12%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3956302      0.11%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     42333729      1.14%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     14734473      0.40%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18944147      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3720473004                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 214180168                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              398493                       # Number of function calls committed.
system.cpu0.commit.int_insts                543166338                       # Number of committed integer instructions.
system.cpu0.commit.loads                    178460676                       # Number of loads committed
system.cpu0.commit.membars                     204507                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       205518      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       339021078     51.89%     51.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14143      0.00%     51.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      85311575     13.06%     64.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18514333      2.83%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      6161376      0.94%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6188849      0.95%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6161763      0.94%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       99384794     15.21%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        572700      0.09%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     79179964     12.12%     98.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12661314      1.94%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        653380397                       # Class of committed instruction
system.cpu0.commit.refs                     191798772                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  653276422                       # Number of Instructions Simulated
system.cpu0.committedOps                    653380397                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.748148                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.748148                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3490254771                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16371                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            92695630                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             826309787                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                47733373                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                139355116                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6853321                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                28540                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             54875548                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  125525104                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 24195976                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3703616739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               206393                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     951822772                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13739180                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.033428                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28585784                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         107748615                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.253473                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3739072129                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.254597                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.776449                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3146843197     84.16%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               448936008     12.01%     96.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21200568      0.57%     96.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89363547      2.39%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4903537      0.13%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  405282      0.01%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21066349      0.56%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6337834      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   15807      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3739072129                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                229655211                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               206073491                       # number of floating regfile writes
system.cpu0.idleCycles                       16057132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6774533                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                95220434                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.329720                       # Inst execution rate
system.cpu0.iew.exec_refs                   746284662                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13572117                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1650883971                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            209370486                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            135406                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5394672                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            15689339                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          767128025                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            732712545                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5825425                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1238142598                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              11169021                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1081989905                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6853321                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1105927160                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     53331183                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          202666                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          164                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       513560                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30909810                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2351243                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        513560                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2047006                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4727527                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                593975303                       # num instructions consuming a value
system.cpu0.iew.wb_count                    690389336                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826463                       # average fanout of values written-back
system.cpu0.iew.wb_producers                490898575                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.183852                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     691507736                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1295911650                       # number of integer regfile reads
system.cpu0.int_regfile_writes              376841353                       # number of integer regfile writes
system.cpu0.ipc                              0.173969                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.173969                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           210289      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            369426267     29.70%     29.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               15138      0.00%     29.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     29.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           86275844      6.94%     36.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1014      0.00%     36.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           20601130      1.66%     38.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           6412841      0.52%     38.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6188849      0.50%     39.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6352611      0.51%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           448865516     36.08%     75.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             583007      0.05%     75.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      286130369     23.00%     98.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      12903151      1.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1243968022                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              490196303                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          915465111                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    218865741                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         295692402                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  173109027                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.139159                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5782056      3.34%      3.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3306      0.00%      3.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                75293      0.04%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               29545      0.02%      3.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             29676743     17.14%     20.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               26224      0.02%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             101980668     58.91%     79.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15809      0.01%     79.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         35519382     20.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             926670457                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5488090072                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    471523595                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        585696082                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 766756604                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1243968022                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             371421                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113747631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3437982                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         48751                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    107903800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3739072129                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.332694                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.093139                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3301184345     88.29%     88.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          148395370      3.97%     92.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           71926089      1.92%     94.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42603542      1.14%     95.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           96199203      2.57%     97.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           53999752      1.44%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           11612774      0.31%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5770800      0.15%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            7380254      0.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3739072129                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.331272                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          8181935                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5404980                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           209370486                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           15689339                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              230611568                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             122338890                       # number of misc regfile writes
system.cpu0.numCycles                      3755129261                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2607726                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2895305603                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            553346336                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             160494970                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                71748122                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             515248265                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              4254130                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1129791796                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             793705961                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          674016946                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                157171696                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2780110                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6853321                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            607449499                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               120670615                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        287562598                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       842229198                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        543888                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             15815                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                355806889                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         15504                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4470139645                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1555949954                       # The number of ROB writes
system.cpu0.timesIdled                         164352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4768                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.871828                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              107082698                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           110540598                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6434936                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        124370083                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            139037                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         145052                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6015                       # Number of indirect misses.
system.cpu1.branchPred.lookups              124801719                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2477                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        102908                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6422876                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  85895062                       # Number of branches committed
system.cpu1.commit.bw_lim_events             18920245                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         321842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      115478788                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           647176620                       # Number of instructions committed
system.cpu1.commit.committedOps             647282878                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3718842160                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174055                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.988800                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3550202528     95.47%     95.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     68015636      1.83%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12440876      0.33%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4694169      0.13%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4238173      0.11%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3986890      0.11%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     42351620      1.14%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     13992023      0.38%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     18920245      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3718842160                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 213062602                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              331287                       # Number of function calls committed.
system.cpu1.commit.int_insts                537577243                       # Number of committed integer instructions.
system.cpu1.commit.loads                    176815731                       # Number of loads committed
system.cpu1.commit.membars                     207081                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       207081      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       335312492     51.80%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            604      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      84695686     13.08%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18592092      2.87%     67.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      6201104      0.96%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6201104      0.96%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       98435127     15.21%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        264300      0.04%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     78483512     12.13%     98.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12700304      1.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        647282878                       # Class of committed instruction
system.cpu1.commit.refs                     189883243                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  647176620                       # Number of Instructions Simulated
system.cpu1.committedOps                    647282878                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.778508                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.778508                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3495355065                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                12290                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            91991283                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             820781538                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                44730568                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                135648352                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6867540                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                30360                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             54860355                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  124801719                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23976222                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3704989455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               190750                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     947434019                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13759200                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.033372                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25592813                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         107221735                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.253344                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3737461880                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.253537                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.775265                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3148184057     84.23%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               446658924     11.95%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21030008      0.56%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                88928769      2.38%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4899135      0.13%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  384829      0.01%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                21078559      0.56%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6294743      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2856      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3737461880                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                228636747                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               204890344                       # number of floating regfile writes
system.cpu1.idleCycles                        2253670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             6792096                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                94247357                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.329814                       # Inst execution rate
system.cpu1.iew.exec_refs                   745844689                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13298135                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1659334925                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            207801163                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            132808                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5380706                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15393380                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          761199612                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            732546554                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5839335                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1233411704                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              11225944                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1077185627                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6867540                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1101230618                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     53418627                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          193419                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       507787                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     30985432                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2325868                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        507787                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      2024929                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4767167                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                590772105                       # num instructions consuming a value
system.cpu1.iew.wb_count                    684111134                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824774                       # average fanout of values written-back
system.cpu1.iew.wb_producers                487253707                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182931                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     685233002                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1289778862                       # number of integer regfile reads
system.cpu1.int_regfile_writes              372958333                       # number of integer regfile writes
system.cpu1.ipc                              0.173055                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173055                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           211253      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            365638177     29.50%     29.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 619      0.00%     29.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           85653489      6.91%     36.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           20663776      1.67%     38.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           6450523      0.52%     38.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6188800      0.50%     39.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6391101      0.52%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           448752041     36.21%     75.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             269631      0.02%     75.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      286090451     23.09%     98.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      12940506      1.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1239251039                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              489449903                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          914228447                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    217718334                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         294586022                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  173111143                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.139690                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5741295      3.32%      3.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3460      0.00%      3.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                97751      0.06%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               29995      0.02%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             29258513     16.90%     20.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               26844      0.02%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             102298557     59.09%     79.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   34      0.00%     79.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         35654694     20.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             922701026                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5478305505                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    466392800                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        581037406                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 760829430                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1239251039                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             370182                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      113916734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3458851                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         48340                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    108348021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3737461880                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.331576                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.091828                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3302120868     88.35%     88.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          146844500      3.93%     92.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           71453017      1.91%     94.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           42104817      1.13%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           96316069      2.58%     97.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           54082550      1.45%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           11589896      0.31%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            5631652      0.15%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            7318511      0.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3737461880                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.331376                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8188951                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5409184                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           207801163                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15393380                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              229541586                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             121878786                       # number of misc regfile writes
system.cpu1.numCycles                      3739715550                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17887217                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2899109276                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            548438596                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             161195551                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                68631163                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             516847027                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              4296505                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1121722992                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             787900153                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          669413423                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                153516624                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1776580                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6867540                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            608759700                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               120974827                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        286529062                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       835193930                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        577577                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             15383                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                357020249                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         15316                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4462644984                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1544162919                       # The number of ROB writes
system.cpu1.timesIdled                          31424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.724702                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits              107007642                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups           110631141                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6424414                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        124248406                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            138138                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         141567                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3429                       # Number of indirect misses.
system.cpu2.branchPred.lookups              124675734                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2181                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        103150                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6412354                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  85838250                       # Number of branches committed
system.cpu2.commit.bw_lim_events             18944251                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         321886                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      115347048                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           646779729                       # Number of instructions committed
system.cpu2.commit.committedOps             646886705                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   3712802483                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.174231                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.989283                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   3544272507     95.46%     95.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     67960063      1.83%     97.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     12428238      0.33%     97.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4697953      0.13%     97.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4249832      0.11%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      3978160      0.11%     97.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     42368182      1.14%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     13903297      0.37%     99.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     18944251      0.51%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   3712802483                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 212925585                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              328705                       # Number of function calls committed.
system.cpu2.commit.int_insts                537260373                       # Number of committed integer instructions.
system.cpu2.commit.loads                    176714396                       # Number of loads committed
system.cpu2.commit.membars                     208338                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       208338      0.03%      0.03% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       335117497     51.80%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            508      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      84639583     13.08%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18575558      2.87%     67.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      6192832      0.96%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6192832      0.96%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       98373598     15.21%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        260507      0.04%     85.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     78443948     12.13%     98.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12692032      1.96%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        646886705                       # Class of committed instruction
system.cpu2.commit.refs                     189770085                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  646779729                       # Number of Instructions Simulated
system.cpu2.committedOps                    646886705                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.773298                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.773298                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3488344631                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                12126                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            91944758                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             820135874                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                44671899                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                136863139                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6856261                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                31278                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             54664059                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  124675734                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 23936751                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   3699033244                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               191034                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     946555010                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               13736642                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.033389                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          25498424                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches         107145780                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.253493                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        3731399989                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.253713                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.775402                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              3142594374     84.22%     84.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               446317852     11.96%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                21013354      0.56%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                88869476      2.38%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 4893155      0.13%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  381042      0.01%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                21043431      0.56%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6284996      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2309      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          3731399989                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                228467039                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               204754240                       # number of floating regfile writes
system.cpu2.idleCycles                        2651928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             6780101                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                94185971                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.330319                       # Inst execution rate
system.cpu2.iew.exec_refs                   746165614                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13285685                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1655829705                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            207668240                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            131466                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          5363047                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            15379119                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          760674048                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            732879929                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          5829723                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts           1233429009                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents              11230174                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents           1077274927                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6856261                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles           1101334552                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     53471442                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          192974                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       507710                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     30953844                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2323430                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        507710                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      2017450                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       4762651                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                590010038                       # num instructions consuming a value
system.cpu2.iew.wb_count                    683692296                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.824856                       # average fanout of values written-back
system.cpu2.iew.wb_producers                486673558                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.183097                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     684811867                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads              1289780918                       # number of integer regfile reads
system.cpu2.int_regfile_writes              372743504                       # number of integer regfile writes
system.cpu2.ipc                              0.173211                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.173211                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           211692      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            365420770     29.49%     29.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 510      0.00%     29.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     29.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           85595195      6.91%     36.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     36.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           20645270      1.67%     38.08% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           6441809      0.52%     38.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     38.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6188800      0.50%     39.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6382181      0.51%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           448970039     36.23%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             266055      0.02%     75.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      286203954     23.09%     98.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      12931785      1.04%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total            1239258732                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              489584038                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          914369896                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    217572441                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         294339801                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  173267638                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.139816                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                5699142      3.29%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 3452      0.00%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                74270      0.04%      3.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               30074      0.02%      3.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             29415245     16.98%     20.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               26858      0.02%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead             102373315     59.08%     79.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  137      0.00%     79.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         35645144     20.57%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             922730640                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        5472270455                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    466119855                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        580628549                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 760303824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued               1239258732                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             370224                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      113787343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          3455260                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         48338                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    108202217                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   3731399989                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.332116                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.092412                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         3295849593     88.33%     88.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          147021371      3.94%     92.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           71511759      1.92%     94.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           42164516      1.13%     95.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           96284757      2.58%     97.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           54062816      1.45%     99.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6           11551788      0.31%     99.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            5670653      0.15%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            7282736      0.20%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     3731399989                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.331880                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8180937                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5403805                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           207668240                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           15379119                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              229379531                       # number of misc regfile reads
system.cpu2.misc_regfile_writes             121789605                       # number of misc regfile writes
system.cpu2.numCycles                      3734051917                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    23550875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2895251531                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            548107892                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             161033784                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                68558764                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             513943345                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              4298416                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups           1120899264                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             787324199                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          668931301                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                154554411                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1937702                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6856261                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            605691963                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               120823409                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        286263925                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       834635339                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        487059                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             13524                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                355504292                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         13551                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  4456066362                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1543085283                       # The number of ROB writes
system.cpu2.timesIdled                          32477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.834432                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits              107033172                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups           112863197                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6432593                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted        124311240                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            138459                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         141804                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3345                       # Number of indirect misses.
system.cpu3.branchPred.lookups              124738765                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2016                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        103541                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6420335                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  85826788                       # Number of branches committed
system.cpu3.commit.bw_lim_events             18928763                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         323034                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      115608716                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           646709200                       # Number of instructions committed
system.cpu3.commit.committedOps             646816531                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   3714796256                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.174119                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.988797                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   3546178896     95.46%     95.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     68029632      1.83%     97.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     12471414      0.34%     97.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4676553      0.13%     97.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4284889      0.12%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      3983108      0.11%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     42371795      1.14%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     13871206      0.37%     99.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     18928763      0.51%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   3714796256                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 212931198                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              329577                       # Number of function calls committed.
system.cpu3.commit.int_insts                537176032                       # Number of committed integer instructions.
system.cpu3.commit.loads                    176687170                       # Number of loads committed
system.cpu3.commit.membars                     208756                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       208756      0.03%      0.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       335045809     51.80%     51.83% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            504      0.00%     51.83% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     51.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      84631810     13.08%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18589652      2.87%     67.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      6199888      0.96%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6199888      0.96%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       98368639     15.21%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        260953      0.04%     85.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     78422072     12.12%     98.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12699088      1.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        646816531                       # Class of committed instruction
system.cpu3.commit.refs                     189750752                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  646709200                       # Number of Instructions Simulated
system.cpu3.committedOps                    646816531                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.776601                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.776601                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3490375042                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                12397                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            91944788                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             820420104                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                44628300                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                136947554                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6864764                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                32814                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             54613770                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  124738765                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 23984817                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   3701068129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               191640                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     947043763                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               13754044                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.033390                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25484279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches         107171631                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.253506                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        3733429430                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.253707                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.775592                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              3144450150     84.22%     84.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               446423190     11.96%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                21016290      0.56%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                88875681      2.38%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 4896289      0.13%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  383195      0.01%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                21080283      0.56%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6302146      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2206      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          3733429430                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                228507602                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               204769152                       # number of floating regfile writes
system.cpu3.idleCycles                        2351754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             6790249                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                94193775                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.330191                       # Inst execution rate
system.cpu3.iew.exec_refs                   746229666                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13294559                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1657918975                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            207709295                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            132004                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          5373356                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            15390997                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          760871684                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            732935107                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          5838706                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts           1233520621                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents              11253566                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents           1075774896                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6864764                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles           1099884895                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     53470590                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          193457                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       508137                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     31022125                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2327415                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        508137                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      2024444                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4765805                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                590028304                       # num instructions consuming a value
system.cpu3.iew.wb_count                    683723340                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824746                       # average fanout of values written-back
system.cpu3.iew.wb_producers                486623595                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.183020                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     684847486                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads              1289839473                       # number of integer regfile reads
system.cpu3.int_regfile_writes              372747835                       # number of integer regfile writes
system.cpu3.ipc                              0.173112                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.173112                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           212348      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            365420383     29.48%     29.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 511      0.00%     29.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     29.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           85591548      6.91%     36.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     36.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           20664294      1.67%     38.08% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           6449491      0.52%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6188800      0.50%     39.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6390352      0.52%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     39.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           449048149     36.23%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             266110      0.02%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      286186559     23.09%     98.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      12940110      1.04%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total            1239359327                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              489398246                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          914209473                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    217595722                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         294560848                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  173080791                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.139653                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                5702319      3.29%      3.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 3454      0.00%      3.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                74034      0.04%      3.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               29656      0.02%      3.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             29213299     16.88%     20.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               26952      0.02%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead             102391330     59.16%     79.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   50      0.00%     79.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         35639696     20.59%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             922829524                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        5474476061                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    466127618                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        580873352                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 760500839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued               1239359327                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             370845                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      114055153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          3456659                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         47811                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    108449600                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   3733429430                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.331963                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.092278                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         3297822132     88.33%     88.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          147163031      3.94%     92.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           71450864      1.91%     94.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           42097905      1.13%     95.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           96284879      2.58%     97.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           54074775      1.45%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6           11544712      0.31%     99.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            5709866      0.15%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            7281266      0.20%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     3733429430                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.331754                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          8191782                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5410960                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           207709295                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           15390997                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              229414853                       # number of misc regfile reads
system.cpu3.misc_regfile_writes             121810038                       # number of misc regfile writes
system.cpu3.numCycles                      3735781184                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    21821775                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2896417612                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            548041876                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             161432455                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                68505390                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             514486536                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              4286792                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups           1121226253                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             787546313                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          669115194                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                154578588                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2043483                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6864764                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            606594347                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               121073318                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        286448453                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       834777800                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        468729                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             14030                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                355715577                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         13984                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  4458266530                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1543503949                       # The number of ROB writes
system.cpu3.timesIdled                          31151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    234378078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     454818121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     26779969                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     13772237                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    248866385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    215497537                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    506436344                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      229269774                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          231922148                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5364055                       # Transaction distribution
system.membus.trans_dist::CleanEvict        215077357                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           131601                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9568                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2313390                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2310250                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     231922150                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    689050519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              689050519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  15334172992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             15334172992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           125858                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         234376709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               234376709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           234376709                       # Request fanout histogram
system.membus.respLayer1.occupancy       1209040537475                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             64.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        562422881882                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3758                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1880                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6299697.340426                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   7910576.455770                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1880    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     71008000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1880                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1867025019000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11843431000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     23900731                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23900731                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     23900731                       # number of overall hits
system.cpu2.icache.overall_hits::total       23900731                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        36020                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         36020                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        36020                       # number of overall misses
system.cpu2.icache.overall_misses::total        36020                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2242474000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2242474000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2242474000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2242474000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     23936751                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23936751                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     23936751                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23936751                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001505                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001505                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001505                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001505                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62256.357579                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62256.357579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62256.357579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62256.357579                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          605                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    22.407407                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        34415                       # number of writebacks
system.cpu2.icache.writebacks::total            34415                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1605                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1605                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1605                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1605                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        34415                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34415                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        34415                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34415                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2120959500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2120959500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2120959500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2120959500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001438                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001438                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001438                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001438                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61628.926340                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61628.926340                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61628.926340                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61628.926340                       # average overall mshr miss latency
system.cpu2.icache.replacements                 34415                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     23900731                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23900731                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        36020                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        36020                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2242474000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2242474000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     23936751                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23936751                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001505                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001505                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62256.357579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62256.357579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1605                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1605                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        34415                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34415                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2120959500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2120959500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001438                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001438                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61628.926340                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61628.926340                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24138088                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34447                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           700.731210                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         47907917                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        47907917                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     87974805                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        87974805                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     87974805                       # number of overall hits
system.cpu2.dcache.overall_hits::total       87974805                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data    113943897                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     113943897                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data    113943897                       # number of overall misses
system.cpu2.dcache.overall_misses::total    113943897                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 10502818232247                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 10502818232247                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 10502818232247                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 10502818232247                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    201918702                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    201918702                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    201918702                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    201918702                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.564306                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.564306                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.564306                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.564306                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 92175.346892                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92175.346892                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 92175.346892                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92175.346892                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2934536538                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       452236                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         54050890                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7079                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.292104                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    63.884164                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     63183507                       # number of writebacks
system.cpu2.dcache.writebacks::total         63183507                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     50741730                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     50741730                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     50741730                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     50741730                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     63202167                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     63202167                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     63202167                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     63202167                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 6760633459697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 6760633459697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 6760633459697                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 6760633459697                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.313008                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.313008                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.313008                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.313008                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106968.380684                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106968.380684                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106968.380684                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106968.380684                       # average overall mshr miss latency
system.cpu2.dcache.replacements              63183475                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     80731343                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       80731343                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data    108241864                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total    108241864                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 9977987816500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 9977987816500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    188973207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    188973207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.572789                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.572789                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 92182.335446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92182.335446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     45773594                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     45773594                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     62468270                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     62468270                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 6697652888000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 6697652888000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.330567                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.330567                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 107216.878073                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107216.878073                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      7243462                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7243462                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      5702033                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5702033                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 524830415747                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 524830415747                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12945495                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12945495                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.440465                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.440465                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92042.682978                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92042.682978                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      4968136                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4968136                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       733897                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       733897                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  62980571697                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  62980571697                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056691                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056691                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 85816.635982                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 85816.635982                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6618                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6618                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2452                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2452                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     88094500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     88094500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         9070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.270342                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.270342                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 35927.610114                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35927.610114                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          551                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          551                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1901                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1901                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     53571000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     53571000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.209592                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.209592                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 28180.431352                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28180.431352                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3359                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3359                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2865                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2865                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     23792000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     23792000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6224                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6224                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.460315                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.460315                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8304.363002                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8304.363002                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2739                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2739                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     21385000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     21385000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.440071                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.440071                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7807.594012                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7807.594012                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4626000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4626000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4294000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4294000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2398                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2398                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       100752                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       100752                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3220703000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3220703000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       103150                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       103150                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.976752                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.976752                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 31966.640861                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 31966.640861                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       100749                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       100749                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3119951000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3119951000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.976723                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.976723                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 30967.562953                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 30967.562953                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.948454                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          151324984                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         63270357                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.391720                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.948454                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998389                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998389                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        467344622                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       467344622                       # Number of data accesses
system.cpu3.numPwrStateTransitions               4022                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         2012                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5456691.600398                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7709214.014023                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2012    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     71007000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           2012                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1867889586500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  10978863500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     23949126                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23949126                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     23949126                       # number of overall hits
system.cpu3.icache.overall_hits::total       23949126                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        35691                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         35691                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        35691                       # number of overall misses
system.cpu3.icache.overall_misses::total        35691                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2010248000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2010248000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2010248000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2010248000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     23984817                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23984817                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     23984817                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23984817                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001488                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001488                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001488                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001488                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56323.667031                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56323.667031                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56323.667031                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56323.667031                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          963                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    80.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        34215                       # number of writebacks
system.cpu3.icache.writebacks::total            34215                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1476                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1476                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1476                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1476                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        34215                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        34215                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        34215                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        34215                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1908219500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1908219500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1908219500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1908219500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001427                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001427                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001427                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001427                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 55771.430659                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55771.430659                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 55771.430659                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55771.430659                       # average overall mshr miss latency
system.cpu3.icache.replacements                 34215                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     23949126                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23949126                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        35691                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        35691                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2010248000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2010248000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     23984817                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23984817                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001488                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001488                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56323.667031                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56323.667031                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1476                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1476                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        34215                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        34215                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1908219500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1908219500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001427                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001427                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 55771.430659                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55771.430659                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24291805                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34247                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           709.311911                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         48003849                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        48003849                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     87941006                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        87941006                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     87941006                       # number of overall hits
system.cpu3.dcache.overall_hits::total       87941006                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data    113990266                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total     113990266                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data    113990266                       # number of overall misses
system.cpu3.dcache.overall_misses::total    113990266                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 10506423685897                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 10506423685897                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 10506423685897                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 10506423685897                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    201931272                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    201931272                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    201931272                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    201931272                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.564500                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.564500                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.564500                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.564500                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92169.481260                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92169.481260                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92169.481260                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92169.481260                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2931564783                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       461984                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         54050165                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7217                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.237851                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    64.013302                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     63195930                       # number of writebacks
system.cpu3.dcache.writebacks::total         63195930                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     50774178                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     50774178                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     50774178                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     50774178                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     63216088                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     63216088                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     63216088                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     63216088                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 6762106916279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 6762106916279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 6762106916279                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 6762106916279                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.313057                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.313057                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.313057                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.313057                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106968.133116                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106968.133116                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106968.133116                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106968.133116                       # average overall mshr miss latency
system.cpu3.dcache.replacements              63195908                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     80577919                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       80577919                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data    108400457                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total    108400457                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 9998224964000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 9998224964000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    188978376                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    188978376                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.573613                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.573613                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92234.158791                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92234.158791                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     45919252                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     45919252                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     62481205                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     62481205                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 6698908598500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 6698908598500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.330626                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.330626                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 107214.779204                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 107214.779204                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7363087                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7363087                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      5589809                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      5589809                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 508198721897                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 508198721897                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12952896                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12952896                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.431549                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.431549                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 90915.221235                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90915.221235                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      4854926                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4854926                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       734883                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       734883                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  63198317779                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  63198317779                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.056735                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.056735                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85997.795267                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85997.795267                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         7150                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7150                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         2269                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2269                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     61383500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     61383500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         9419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.240896                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.240896                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27053.107096                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27053.107096                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          284                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          284                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1985                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1985                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     48457500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     48457500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.210744                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.210744                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 24411.838791                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24411.838791                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3161                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3161                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3127                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3127                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     22285500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     22285500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6288                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6288                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.497296                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.497296                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7126.798849                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7126.798849                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3027                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3027                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     19715500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     19715500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.481393                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.481393                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6513.214404                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6513.214404                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      5810500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      5810500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      5353500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5353500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2458                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2458                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       101083                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       101083                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3232614500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3232614500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       103541                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       103541                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.976261                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.976261                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 31979.803726                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 31979.803726                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data           25                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total           25                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       101058                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       101058                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3131509500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3131509500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.976019                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.976019                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 30987.249896                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 30987.249896                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.951463                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          151306031                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         63283518                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.390923                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.951463                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998483                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998483                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        467384534                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       467384534                       # Number of data accesses
system.cpu0.numPwrStateTransitions               2072                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1036                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1259055.019305                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1017919.065794                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1036    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      4580500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1036                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1877564069000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1304381000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     24033615                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        24033615                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     24033615                       # number of overall hits
system.cpu0.icache.overall_hits::total       24033615                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       162361                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        162361                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       162361                       # number of overall misses
system.cpu0.icache.overall_misses::total       162361                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11704548500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11704548500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11704548500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11704548500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     24195976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24195976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     24195976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24195976                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006710                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006710                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006710                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006710                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72089.655151                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72089.655151                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72089.655151                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72089.655151                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2256                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.384615                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151988                       # number of writebacks
system.cpu0.icache.writebacks::total           151988                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10370                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10370                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10370                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10370                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151991                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151991                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151991                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151991                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10916986500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10916986500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10916986500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10916986500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006282                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006282                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006282                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006282                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71826.532492                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71826.532492                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71826.532492                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71826.532492                       # average overall mshr miss latency
system.cpu0.icache.replacements                151988                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     24033615                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       24033615                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       162361                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       162361                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11704548500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11704548500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     24195976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24195976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006710                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006710                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72089.655151                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72089.655151                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10370                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10370                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151991                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151991                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10916986500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10916986500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71826.532492                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71826.532492                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           24185884                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152023                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           159.093585                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         48543943                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        48543943                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88926834                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88926834                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88926834                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88926834                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    115072032                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     115072032                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    115072032                       # number of overall misses
system.cpu0.dcache.overall_misses::total    115072032                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 10683706457530                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 10683706457530                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 10683706457530                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 10683706457530                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    203998866                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    203998866                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    203998866                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    203998866                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.564082                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.564082                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.564082                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.564082                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 92843.641255                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92843.641255                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 92843.641255                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92843.641255                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2931976692                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       451815                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53905344                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6942                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.391206                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.084270                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     63143912                       # number of writebacks
system.cpu0.dcache.writebacks::total         63143912                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     51896597                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     51896597                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     51896597                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     51896597                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     63175435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     63175435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     63175435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     63175435                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6764382383876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6764382383876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6764382383876                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6764382383876                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.309685                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.309685                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.309685                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.309685                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 107072.984680                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107072.984680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 107072.984680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 107072.984680                       # average overall mshr miss latency
system.cpu0.dcache.replacements              63143898                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     81578529                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       81578529                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    109194625                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    109194625                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 10100530354000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 10100530354000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190773154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190773154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.572379                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.572379                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 92500.252224                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92500.252224                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     46786065                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     46786065                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     62408560                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     62408560                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6694292787500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6694292787500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.327135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.327135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 107265.618490                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107265.618490                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7348305                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7348305                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5877407                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5877407                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 583176103530                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 583176103530                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13225712                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13225712                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.444392                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.444392                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 99223.365598                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99223.365598                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5110532                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5110532                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       766875                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       766875                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  70089596376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  70089596376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057984                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057984                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91396.376692                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91396.376692                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         8381                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8381                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1237                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1237                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     57851500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     57851500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         9618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.128613                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.128613                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46767.582862                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46767.582862                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1041                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1041                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          196                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          196                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1322500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1322500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020378                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020378                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6747.448980                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6747.448980                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5666                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5666                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2583                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2583                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     15877000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     15877000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8249                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8249                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.313129                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.313129                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6146.728610                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6146.728610                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2542                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2542                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     13429000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     13429000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.308159                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.308159                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5282.848151                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5282.848151                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1342000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1342000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1248000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1248000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5207                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5207                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        98875                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        98875                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3372042499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3372042499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       104082                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       104082                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.949972                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.949972                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 34104.096071                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 34104.096071                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        98873                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        98873                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3273167499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3273167499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.949953                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.949953                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 33104.765699                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 33104.765699                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.973545                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          152250225                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         63239971                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.407500                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.973545                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999173                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999173                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        471481569                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       471481569                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23557                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4063709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             4094012                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               13912                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             4091050                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             4095747                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16413131                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23557                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4063709                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16123                       # number of overall hits
system.l2.overall_hits::.cpu1.data            4094012                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              13912                       # number of overall hits
system.l2.overall_hits::.cpu2.data            4091050                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15021                       # number of overall hits
system.l2.overall_hits::.cpu3.data            4095747                       # number of overall hits
system.l2.overall_hits::total                16413131                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            128429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          59090097                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          59078740                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             20503                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          59092695                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             19194                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          59098172                       # number of demand (read+write) misses
system.l2.demand_misses::total              236547826                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           128429                       # number of overall misses
system.l2.overall_misses::.cpu0.data         59090097                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19996                       # number of overall misses
system.l2.overall_misses::.cpu1.data         59078740                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            20503                       # number of overall misses
system.l2.overall_misses::.cpu2.data         59092695                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            19194                       # number of overall misses
system.l2.overall_misses::.cpu3.data         59098172                       # number of overall misses
system.l2.overall_misses::total             236547826                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10405342000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6592119739803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1670944500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6591491418782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1898862500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 6587799696786                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1673839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 6589182211258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     26376242054629                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10405342000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6592119739803                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1670944500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6591491418782                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1898862500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 6587799696786                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1673839000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 6589182211258                       # number of overall miss cycles
system.l2.overall_miss_latency::total    26376242054629                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        63153806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        63172752                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           34415                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        63183745                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           34215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        63193919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252960957                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       63153806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       63172752                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          34415                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       63183745                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          34215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       63193919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252960957                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.845005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.935654                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.553614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.935193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.595758                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.935252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.560982                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.935188                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.935116                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.845005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.935654                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.553614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.935193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.595758                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.935252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.560982                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.935188                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.935116                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81020.190144                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111560.482627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83563.937788                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111571.293138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92613.885773                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111482.471679                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87206.366573                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 111495.533420                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111504.901570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81020.190144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111560.482627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83563.937788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111571.293138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92613.885773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111482.471679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87206.366573                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 111495.533420                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111504.901570                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5364055                       # number of writebacks
system.l2.writebacks::total                   5364055                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1030                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         567830                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4793                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         577781                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5137                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         575039                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         578075                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2314957                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1030                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        567830                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4793                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        577781                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5137                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        575039                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        578075                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2314957                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       127399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     58522267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     58500959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        15366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     58517656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     58520097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         234232869                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       127399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     58522267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     58500959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        15366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     58517656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     58520097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        234232869                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9067054504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5971780494505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1174605508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5970782658462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1380038001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5967006794450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1175770001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5968217647956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 23890585063387                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9067054504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5971780494505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1174605508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5970782658462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1380038001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5967006794450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1175770001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5968217647956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 23890585063387                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.838229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.926663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.420914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.926047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.446491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.926150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.406898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.926040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.925965                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.838229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.926663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.420914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.926047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.446491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.926150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.406898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.926040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.925965                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71170.531197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102042.877022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77261.429192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102062.987693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89811.141546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101969.340577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84454.101494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 101985.778458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101995.015325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71170.531197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102042.877022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77261.429192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102062.987693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89811.141546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101969.340577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84454.101494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 101985.778458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101995.015325                       # average overall mshr miss latency
system.l2.replacements                      449606303                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6735365                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6735365                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6735365                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6735365                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    224172390                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        224172390                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    224172390                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    224172390                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            5935                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            6931                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            7494                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            7314                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                27674                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4209                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4083                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4356                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          4146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              16794                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     64345000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     62339500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     65959000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     60376500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    253020000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        10144                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11014                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data        11850                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data        11460                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            44468                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.414925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.370710                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.367595                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.361780                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.377665                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15287.479211                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 15268.062699                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 15142.102847                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 14562.590449                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15066.095034                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          180                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          188                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          201                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          165                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             734                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4029                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3895                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3981                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         16060                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     89873486                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     86969981                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     94590974                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     87744974                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    359179415                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.397181                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.353641                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.350633                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.347382                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.361159                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22306.648300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22328.621566                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22765.577377                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22040.937955                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22364.845268                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           252                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           402                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           314                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1007                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          186                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          432                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          340                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          297                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1255                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       745500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       395500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       577500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       396000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2114500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          225                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          684                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          742                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          611                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2262                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.826667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.631579                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.458221                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.486088                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.554819                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4008.064516                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   915.509259                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1698.529412                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1684.860558                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          184                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          432                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          340                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          296                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1252                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3791000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8682999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      6900500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      6040498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     25414997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.817778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.631579                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.458221                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.484452                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.553492                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20603.260870                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20099.534722                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20295.588235                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20407.087838                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20299.518371                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           186665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           186473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           185921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           185873                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                744932                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         602187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         569999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         569335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         569139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2310660                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  68448683500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  61704857999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  61237187500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  61474824000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  252865552999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       788852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       756472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       755256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       755012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3055592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.763371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.753496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.753830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.753815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.756207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113666.823595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108254.326760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107559.147953                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 108013.725997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109434.340404                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           10                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               37                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       602177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       569992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       569327                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       569127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2310623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  62426669007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56004770002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  55543797502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  55783406503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 229758643014                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.763359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.753487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.753820                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.753799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.756195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103668.305178                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98255.361482                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97560.448568                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 98015.744294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99435.798490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         13912                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              68613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       128429                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        20503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        19194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           188122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10405342000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1670944500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1898862500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1673839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15648988000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        34415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        34215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         256735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.845005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.553614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.595758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.560982                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.732748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81020.190144                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83563.937788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92613.885773                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87206.366573                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83185.315912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1030                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4793                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5137                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         16232                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       127399                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        15366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       171890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9067054504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1174605508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1380038001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1175770001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12797468014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.838229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.420914                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.446491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.406898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.669523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71170.531197                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77261.429192                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89811.141546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84454.101494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74451.498133                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3877044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3907539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      3905129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      3909874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15599586                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     58487910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     58508741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     58523360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     58529033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       234049044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6523671056303                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6529786560783                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 6526562509286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 6527707387258                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 26107727513630                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     62364954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     62416280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     62428489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     62438907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     249648630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.937833                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.937396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.937446                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.937381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.937514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111538.795903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111603.607413                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 111520.639097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 111529.390675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111548.105762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       567820                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       577774                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       575031                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       578063                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2298688                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     57920090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     57930967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     57948329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     57950970                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    231750356                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5909353825498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5914777888460                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 5911462996948                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 5912434241453                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 23648028952359                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.928728                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.928139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.928235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.928123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.928306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102025.977955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102100.451533                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102012.656775                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102024.767514                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102040.960629                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   481589384                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 449606367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.071136                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.561153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.129870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.090837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.073244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.055030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.009364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.056923                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.493143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.126144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.125860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4320930135                       # Number of tag accesses
system.l2.tags.data_accesses               4320930135                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8153536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3745416640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        972992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3744053248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        983424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3745123392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        891008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3745279296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        14990873536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8153536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       972992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       983424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       891008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11000960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    343299520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       343299520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         127399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       58522135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       58500832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          15366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       58517553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       58519989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           234232399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5364055                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5364055                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4339599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1993442723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           517861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1992717078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           523413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1993286647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           474226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1993369624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7978671171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4339599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       517861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       523413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       474226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5855099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182716102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182716102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182716102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4339599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1993442723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          517861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1992717078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          523413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1993286647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          474226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1993369624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8161387273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3491265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    127400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  58035649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  58008930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     15366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  58015696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  58027868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001605568250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       218145                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       218145                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           313295399                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3299099                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   234232400                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5364055                       # Number of write requests accepted
system.mem_ctrls.readBursts                 234232400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5364055                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1972366                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1872790                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          12662427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          11334835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          10206943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           8906409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8066245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7016357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6894759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6050614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           8116743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          19113523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         26633284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         28299784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         20333772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         23017514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         20160883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15445942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            170516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            254874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            207049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            214324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            258703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            258630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            287144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           236728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           193283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           258540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           213866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           210242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           173586                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 9801026314572                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1161300170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            14155901952072                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42198.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60948.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                171231974                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3122024                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             234232400                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5364055                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  656471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1708623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4260872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 9530505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                18212428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                35876780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                44129163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                34699292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                29417797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                22356971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               15445863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                9888692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3686356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1676788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 536630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 176785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 126468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 153269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 175297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 192319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 204578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 214645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 222218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 228434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 236079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 238822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 235434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 233572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 233213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 233553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  63903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  39320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  26937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     61397314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.745012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.749350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.772119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     27979344     45.57%     45.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     15449832     25.16%     70.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5282417      8.60%     79.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2852264      4.65%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1899242      3.09%     87.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1388116      2.26%     89.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1065017      1.73%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       858387      1.40%     92.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      4622695      7.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     61397314                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       218145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1064.705109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    223.041380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2323.177404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       169900     77.88%     77.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        17163      7.87%     85.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         7973      3.65%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         4702      2.16%     91.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         4115      1.89%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         3447      1.58%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         2885      1.32%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         2186      1.00%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         1573      0.72%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         1146      0.53%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          856      0.39%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          641      0.29%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          436      0.20%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          271      0.12%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          148      0.07%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          111      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          121      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          108      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          135      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479          133      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503           42      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527           43      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        218145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       218145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.095339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           217639     99.77%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              121      0.06%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              330      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               49      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        218145                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            14864642176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               126231424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               223441472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             14990873600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            343299520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7911.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7978.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        62.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    61.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1878868443000                       # Total gap between requests
system.mem_ctrls.avgGap                       7841.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8153600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3714281536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       972992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3712571520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       983424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3713004544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       891008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3713783552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    223441472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4339633.251066619530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1976871523.921751976013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 517860.630423593568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1975961393.145965099335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 523412.908444973931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1976191863.778435468674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 474225.856525506126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1976606479.288105726242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118923425.426617816091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       127400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     58522135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     58500832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        15366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     58517553                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     58519989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5364055                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3796150500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3539476118446                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    538772000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3539526708206                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    736974250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 3535119918952                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    592034250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 3536115275468                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46886935091500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29797.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60480.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35438.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60503.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47961.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60411.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42525.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60425.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8740949.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         283687936560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         150783729360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1150407117300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9328077360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     148316319840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     853239554430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2967965280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2598730700130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1383.136057                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1030332000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  62739560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1815098558000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         154688842560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          82219077270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        507929518320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8896367700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     148316319840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     851389360080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4526023680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1757965509450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        935.651194                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5011571750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  62739560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1811117318250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3324                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1663                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5418825.015033                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8464786.348019                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1663    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70928500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1663                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1869856944000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9011506000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23937846                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23937846                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23937846                       # number of overall hits
system.cpu1.icache.overall_hits::total       23937846                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38376                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38376                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38376                       # number of overall misses
system.cpu1.icache.overall_misses::total        38376                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2072832499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2072832499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2072832499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2072832499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23976222                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23976222                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23976222                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23976222                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001601                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001601                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001601                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001601                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54013.771602                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54013.771602                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54013.771602                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54013.771602                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          750                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36119                       # number of writebacks
system.cpu1.icache.writebacks::total            36119                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2257                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2257                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2257                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2257                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36119                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36119                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1922525499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1922525499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1922525499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1922525499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001506                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001506                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001506                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001506                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53227.539494                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53227.539494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53227.539494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53227.539494                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36119                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23937846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23937846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38376                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38376                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2072832499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2072832499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23976222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23976222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001601                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001601                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54013.771602                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54013.771602                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2257                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2257                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36119                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36119                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1922525499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1922525499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001506                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001506                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53227.539494                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53227.539494                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24346683                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36151                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           673.471909                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47988563                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47988563                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     87954984                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        87954984                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     87954984                       # number of overall hits
system.cpu1.dcache.overall_hits::total       87954984                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    114085499                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     114085499                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    114085499                       # number of overall misses
system.cpu1.dcache.overall_misses::total    114085499                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 10528141385273                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 10528141385273                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 10528141385273                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 10528141385273                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    202040483                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    202040483                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    202040483                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    202040483                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.564667                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.564667                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.564667                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.564667                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92282.906045                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92282.906045                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92282.906045                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92282.906045                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2926433961                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       460583                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53999000                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7068                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.194225                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.164544                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     63173712                       # number of writebacks
system.cpu1.dcache.writebacks::total         63173712                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     50891167                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     50891167                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     50891167                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     50891167                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     63194332                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     63194332                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     63194332                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     63194332                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6764347543612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6764347543612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6764347543612                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6764347543612                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312781                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312781                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312781                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312781                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107040.415327                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107040.415327                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107040.415327                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107040.415327                       # average overall mshr miss latency
system.cpu1.dcache.replacements              63173694                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     80451315                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       80451315                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    108632245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    108632245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 10044047689000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 10044047689000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    189083560                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    189083560                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.574520                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.574520                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 92459.174428                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92459.174428                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     46173590                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     46173590                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     62458655                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     62458655                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6700912610500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6700912610500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.330323                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.330323                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107285.573320                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107285.573320                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7503669                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7503669                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5453254                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5453254                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 484093696273                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 484093696273                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12956923                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12956923                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.420876                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.420876                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 88771.529122                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88771.529122                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4717577                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4717577                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       735677                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       735677                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  63434933112                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  63434933112                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.056779                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056779                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86226.609112                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86226.609112                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2003                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2003                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     33719500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     33719500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.206006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.206006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16834.498253                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16834.498253                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          470                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          470                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1533                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1533                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21330500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21330500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.157667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.157667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13914.220483                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13914.220483                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3609                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3609                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3493                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3493                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     27764000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     27764000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.491833                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.491833                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7948.468365                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7948.468365                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3370                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3370                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     24613000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     24613000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.474514                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.474514                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7303.560831                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7303.560831                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2984000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2984000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2765000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2765000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2306                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2306                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       100602                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       100602                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3231654999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3231654999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       102908                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       102908                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.977592                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.977592                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 32123.168516                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 32123.168516                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           18                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           18                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       100584                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       100584                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3131049499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3131049499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.977417                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.977417                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 31128.703362                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 31128.703362                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.955311                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          151297283                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         63261508                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.391617                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.955311                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998603                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998603                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        467581910                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       467581910                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1878868450000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         250074781                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           19                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12099420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    246218079                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       444242248                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          158872                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10576                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         169448                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1102                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3236165                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3236165                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        256741                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249818061                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       455965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    189589179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       108357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    189662580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       103245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    189692018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       102645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    189728657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             759442646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19454272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8083048640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4623232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8086167616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4405120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   8087498304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4379520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   8088944832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32378521536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       450080133                       # Total snoops (count)
system.tol2bus.snoopTraffic                 365770688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        703088845                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.390034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.560843                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              451136989     64.17%     64.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1              233755761     33.25%     97.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2               14699108      2.09%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2913185      0.41%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 583802      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          703088845                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       506175466284                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       95277485175                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          54259035                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       95299552376                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          54014647                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       95228848471                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228644445                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       95266342615                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56632294                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
