/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [3:0] _02_;
  reg [7:0] _03_;
  reg [18:0] _04_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[20] ? in_data[53] : celloutsig_0_1z;
  assign celloutsig_0_0z = ~(in_data[72] | in_data[89]);
  assign celloutsig_0_7z = celloutsig_0_5z | celloutsig_0_6z;
  assign celloutsig_0_5z = in_data[83] ^ celloutsig_0_3z;
  assign celloutsig_0_19z = celloutsig_0_12z[8] ^ celloutsig_0_9z;
  assign celloutsig_0_22z = celloutsig_0_2z[1] ^ celloutsig_0_0z;
  assign celloutsig_0_25z = ~(celloutsig_0_8z ^ celloutsig_0_1z);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_35z[3], celloutsig_0_34z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_22z };
  reg [3:0] _13_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _13_ <= 4'h0;
    else _13_ <= { in_data[53:52], celloutsig_0_0z, celloutsig_0_1z };
  assign { _00_, _02_[2:0] } = _13_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 8'h00;
    else _03_ <= { _02_[2:1], _00_, _02_[2:0], celloutsig_0_5z, celloutsig_0_8z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 19'h00000;
    else _04_ <= { celloutsig_0_2z[4:1], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_14z, _00_, _02_[2:0], celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[167:164], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, in_data[133:113] };
  assign celloutsig_0_40z = { celloutsig_0_16z[2:0], celloutsig_0_23z, celloutsig_0_0z } / { 1'h1, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_1_5z = in_data[182:180] / { 1'h1, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_34z = { celloutsig_0_28z[0], celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_7z } == { celloutsig_0_28z[9:7], celloutsig_0_9z, celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_32z };
  assign celloutsig_0_61z = { _01_[3:1], celloutsig_0_8z } == celloutsig_0_13z[4:1];
  assign celloutsig_1_6z = { celloutsig_1_5z[2:1], celloutsig_1_5z } == celloutsig_1_4z[16:12];
  assign celloutsig_1_9z = in_data[130:126] == { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_18z = { in_data[66:65], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_17z } == { _04_[14:8], _00_, _02_[2:0] };
  assign celloutsig_0_31z = _04_[15:14] == celloutsig_0_21z[1:0];
  assign celloutsig_0_8z = { _02_[2:0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, _00_, _02_[2:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } === { in_data[91:70], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_60z = { celloutsig_0_35z[5:1], celloutsig_0_51z } || { _03_[7:3], celloutsig_0_8z };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z } || celloutsig_0_2z[2:0];
  assign celloutsig_0_30z = celloutsig_0_10z || { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_27z = { _00_, _02_[2:0] } < { _00_, _02_[2:1], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[134:127] % { 1'h1, in_data[148:142] };
  assign celloutsig_1_12z = in_data[145:136] * { in_data[131:123], celloutsig_1_9z };
  assign celloutsig_0_21z = { in_data[47:46], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_19z } * { in_data[24:22], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_10z[0] ? in_data[51:47] : { in_data[85:83], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_16z = celloutsig_0_9z ? { _03_[5:3], celloutsig_0_0z, celloutsig_0_8z } : celloutsig_0_13z;
  assign celloutsig_0_35z = - { _03_[7:3], celloutsig_0_3z };
  assign celloutsig_0_12z = - { in_data[73:67], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_24z = - in_data[55:43];
  assign celloutsig_0_28z = - { in_data[58:53], celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_26z = { in_data[29:22], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z } !== celloutsig_0_12z[12:2];
  assign celloutsig_0_33z = ~ { celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_1_1z = | in_data[152:146];
  assign celloutsig_1_18z = | { celloutsig_1_12z[6:1], celloutsig_1_6z };
  assign celloutsig_0_51z = ~^ { celloutsig_0_40z[3:0], celloutsig_0_3z, celloutsig_0_31z };
  assign celloutsig_0_14z = ~^ in_data[26:8];
  assign celloutsig_0_17z = ^ { celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_23z = ^ { _04_[13:6], celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_4z[14:10] >> { celloutsig_1_12z[6:3], celloutsig_1_9z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z } >> in_data[30:28];
  assign celloutsig_0_2z = { in_data[35:32], celloutsig_0_1z } >> in_data[88:84];
  assign celloutsig_0_32z = { celloutsig_0_21z[0], celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_26z } >>> { celloutsig_0_24z[8], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_0_6z = ~((celloutsig_0_2z[2] & in_data[86]) | celloutsig_0_3z);
  assign celloutsig_0_1z = ~((in_data[23] & in_data[66]) | in_data[62]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z[4]) | (in_data[131] & celloutsig_1_0z[2]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_0z[0]) | (celloutsig_1_1z & in_data[120]));
  assign _02_[3] = _00_;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
