--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml FPGA_main.twx FPGA_main.ncd -o FPGA_main.twr FPGA_main.pcf
-ucf constraints_oldboard.ucf

Design file:              FPGA_main.ncd
Physical constraint file: FPGA_main.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 324 paths analyzed, 59 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Paths for end point pps_status (SLICE_X20Y29.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_3 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.313ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.041 - 0.052)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_3 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y11.YQ      Tcko                  0.511   pps_status_count<2>
                                                       pps_status_count_3
    SLICE_X21Y13.F3      net (fanout=2)        1.068   pps_status_count<3>
    SLICE_X21Y13.COUT    Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<1>
                                                       Mcompar_pps_status_cmp_gt0000_lut<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X21Y14.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<3>
                                                       Mcompar_pps_status_cmp_gt0000_cy<2>
                                                       Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X21Y15.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X20Y29.CE      net (fanout=1)        0.725   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X20Y29.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      4.313ns (2.520ns logic, 1.793ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.992ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.041 - 0.052)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y10.YQ      Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICE_X21Y13.F1      net (fanout=2)        0.747   pps_status_count<1>
    SLICE_X21Y13.COUT    Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<1>
                                                       Mcompar_pps_status_cmp_gt0000_lut<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X21Y14.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<3>
                                                       Mcompar_pps_status_cmp_gt0000_cy<2>
                                                       Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X21Y15.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X20Y29.CE      net (fanout=1)        0.725   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X20Y29.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (2.520ns logic, 1.472ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.041 - 0.052)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y10.XQ      Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X21Y13.F2      net (fanout=2)        0.683   pps_status_count<0>
    SLICE_X21Y13.COUT    Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<1>
                                                       Mcompar_pps_status_cmp_gt0000_lut<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X21Y14.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<3>
                                                       Mcompar_pps_status_cmp_gt0000_cy<2>
                                                       Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X21Y15.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X20Y29.CE      net (fanout=1)        0.725   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X20Y29.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (2.523ns logic, 1.408ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_23 (SLICE_X19Y21.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.905ns (Levels of Logic = 12)
  Clock Path Skew:      -0.013ns (0.039 - 0.052)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y10.XQ      Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X19Y10.F1      net (fanout=2)        0.478   pps_status_count<0>
    SLICE_X19Y10.COUT    Topcyf                1.011   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_cy<0>
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X19Y11.COUT    Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X19Y21.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X19Y21.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.905ns (3.427ns logic, 0.478ns route)
                                                       (87.8% logic, 12.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.039 - 0.052)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y11.XQ      Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICE_X19Y11.F2      net (fanout=2)        0.457   pps_status_count<2>
    SLICE_X19Y11.COUT    Topcyf                1.011   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X19Y21.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X19Y21.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (3.324ns logic, 0.457ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 12)
  Clock Path Skew:      -0.013ns (0.039 - 0.052)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y10.YQ      Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICE_X19Y10.G3      net (fanout=2)        0.403   pps_status_count<1>
    SLICE_X19Y10.COUT    Topcyg                0.871   pps_status_count<0>
                                                       pps_status_count<1>_rt
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X19Y11.COUT    Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X19Y21.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X19Y21.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (3.284ns logic, 0.403ns route)
                                                       (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_21 (SLICE_X19Y20.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.039 - 0.052)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y10.XQ      Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X19Y10.F1      net (fanout=2)        0.478   pps_status_count<0>
    SLICE_X19Y10.COUT    Topcyf                1.011   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_cy<0>
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X19Y11.COUT    Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (3.324ns logic, 0.478ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.039 - 0.052)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y11.XQ      Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICE_X19Y11.F2      net (fanout=2)        0.457   pps_status_count<2>
    SLICE_X19Y11.COUT    Topcyf                1.011   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (3.221ns logic, 0.457ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.039 - 0.052)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y10.YQ      Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICE_X19Y10.G3      net (fanout=2)        0.403   pps_status_count<1>
    SLICE_X19Y10.COUT    Topcyg                0.871   pps_status_count<0>
                                                       pps_status_count<1>_rt
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X19Y11.COUT    Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X19Y12.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X19Y13.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X19Y14.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X19Y15.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X19Y16.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X19Y17.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X19Y18.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X19Y19.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X19Y20.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (3.181ns logic, 0.403ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point pps_status_count_20 (SLICE_X19Y20.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_20 (FF)
  Destination:          pps_status_count_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_20 to pps_status_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.XQ      Tcko                  0.411   pps_status_count<20>
                                                       pps_status_count_20
    SLICE_X19Y20.F4      net (fanout=2)        0.290   pps_status_count<20>
    SLICE_X19Y20.CLK     Tckf        (-Th)    -0.696   pps_status_count<20>
                                                       pps_status_count<20>_rt
                                                       Mcount_pps_status_count_xor<20>
                                                       pps_status_count_20
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_4 (SLICE_X19Y12.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_4 (FF)
  Destination:          pps_status_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_4 to pps_status_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y12.XQ      Tcko                  0.411   pps_status_count<4>
                                                       pps_status_count_4
    SLICE_X19Y12.F3      net (fanout=2)        0.303   pps_status_count<4>
    SLICE_X19Y12.CLK     Tckf        (-Th)    -0.696   pps_status_count<4>
                                                       pps_status_count<4>_rt
                                                       Mcount_pps_status_count_xor<4>
                                                       pps_status_count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (1.107ns logic, 0.303ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_8 (SLICE_X19Y14.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_8 (FF)
  Destination:          pps_status_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_8 to pps_status_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.XQ      Tcko                  0.411   pps_status_count<8>
                                                       pps_status_count_8
    SLICE_X19Y14.F3      net (fanout=2)        0.303   pps_status_count<8>
    SLICE_X19Y14.CLK     Tckf        (-Th)    -0.696   pps_status_count<8>
                                                       pps_status_count<8>_rt
                                                       Mcount_pps_status_count_xor<8>
                                                       pps_status_count_8
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (1.107ns logic, 0.303ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 6.933ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.067ns (326.052MHz) (Tdcmpfx)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKFX
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: PLL_clock_gen/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_10_i_IBUFG1
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_10_i_IBUFG1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 15051 paths analyzed, 2285 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.777ns.
--------------------------------------------------------------------------------

Paths for end point serial_interface/state_FSM_FFd1 (SLICE_X2Y41.F4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_1 (FF)
  Destination:          serial_interface/state_FSM_FFd1 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.277ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_1 to serial_interface/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.XQ      Tcko                  0.515   serial_interface/recieve_byte<1>
                                                       serial_interface/recieve_byte_1
    SLICE_X12Y37.G1      net (fanout=4)        0.546   serial_interface/recieve_byte<1>
    SLICE_X12Y37.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y37.F3      net (fanout=1)        0.020   N147
    SLICE_X12Y37.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X2Y37.G3       net (fanout=2)        0.896   serial_interface/state_cmp_eq0010
    SLICE_X2Y37.Y        Tilo                  0.660   serial_interface/state_cmp_eq0008
                                                       serial_interface/state_FSM_FFd1-In27_SW0
    SLICE_X2Y41.G1       net (fanout=1)        0.327   N324
    SLICE_X2Y41.Y        Tilo                  0.660   serial_interface/state_FSM_FFd1
                                                       serial_interface/state_FSM_FFd1-In27
    SLICE_X2Y41.F4       net (fanout=1)        0.557   serial_interface/state_FSM_FFd1-In27
    SLICE_X2Y41.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd1
                                                       serial_interface/state_FSM_FFd1-In145
                                                       serial_interface/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.277ns (3.931ns logic, 2.346ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_3 (FF)
  Destination:          serial_interface/state_FSM_FFd1 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.180ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_3 to serial_interface/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.XQ      Tcko                  0.514   serial_interface/recieve_byte<3>
                                                       serial_interface/recieve_byte_3
    SLICE_X12Y37.G4      net (fanout=4)        0.450   serial_interface/recieve_byte<3>
    SLICE_X12Y37.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y37.F3      net (fanout=1)        0.020   N147
    SLICE_X12Y37.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X2Y37.G3       net (fanout=2)        0.896   serial_interface/state_cmp_eq0010
    SLICE_X2Y37.Y        Tilo                  0.660   serial_interface/state_cmp_eq0008
                                                       serial_interface/state_FSM_FFd1-In27_SW0
    SLICE_X2Y41.G1       net (fanout=1)        0.327   N324
    SLICE_X2Y41.Y        Tilo                  0.660   serial_interface/state_FSM_FFd1
                                                       serial_interface/state_FSM_FFd1-In27
    SLICE_X2Y41.F4       net (fanout=1)        0.557   serial_interface/state_FSM_FFd1-In27
    SLICE_X2Y41.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd1
                                                       serial_interface/state_FSM_FFd1-In145
                                                       serial_interface/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.180ns (3.930ns logic, 2.250ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_4 (FF)
  Destination:          serial_interface/state_FSM_FFd1 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.178ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_4 to serial_interface/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.XQ      Tcko                  0.514   serial_interface/recieve_byte<4>
                                                       serial_interface/recieve_byte_4
    SLICE_X12Y37.G3      net (fanout=4)        0.448   serial_interface/recieve_byte<4>
    SLICE_X12Y37.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y37.F3      net (fanout=1)        0.020   N147
    SLICE_X12Y37.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X2Y37.G3       net (fanout=2)        0.896   serial_interface/state_cmp_eq0010
    SLICE_X2Y37.Y        Tilo                  0.660   serial_interface/state_cmp_eq0008
                                                       serial_interface/state_FSM_FFd1-In27_SW0
    SLICE_X2Y41.G1       net (fanout=1)        0.327   N324
    SLICE_X2Y41.Y        Tilo                  0.660   serial_interface/state_FSM_FFd1
                                                       serial_interface/state_FSM_FFd1-In27
    SLICE_X2Y41.F4       net (fanout=1)        0.557   serial_interface/state_FSM_FFd1-In27
    SLICE_X2Y41.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd1
                                                       serial_interface/state_FSM_FFd1-In145
                                                       serial_interface/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (3.930ns logic, 2.248ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point f_gen/count_15 (SLICE_X13Y7.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f_gen/count_28 (FF)
  Destination:          f_gen/count_15 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.245ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: f_gen/count_28 to f_gen/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.XQ      Tcko                  0.514   f_gen/count<28>
                                                       f_gen/count_28
    SLICE_X9Y7.F2        net (fanout=2)        1.448   f_gen/count<28>
    SLICE_X9Y7.COUT      Topcyf                1.011   f_gen/pulse_state_cmp_eq0000
                                                       f_gen/pulse_state_cmp_eq0000_wg_lut<6>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<6>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<7>
    SLICE_X10Y6.G2       net (fanout=26)       0.847   f_gen/pulse_state_cmp_eq0000
    SLICE_X10Y6.Y        Tilo                  0.660   f_gen/count<10>
                                                       f_gen/count_mux0003<5>21
    SLICE_X13Y7.SR       net (fanout=9)        0.971   f_gen/count_mux0003<10>1
    SLICE_X13Y7.CLK      Tsrck                 0.794   f_gen/count<15>
                                                       f_gen/count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.245ns (2.979ns logic, 3.266ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f_gen/count_7 (FF)
  Destination:          f_gen/count_15 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.014ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.004 - 0.008)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: f_gen/count_7 to f_gen/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.YQ       Tcko                  0.511   f_gen/count<7>
                                                       f_gen/count_7
    SLICE_X9Y4.F2        net (fanout=2)        0.911   f_gen/count<7>
    SLICE_X9Y4.COUT      Topcyf                1.011   f_gen/pulse_state_cmp_eq0000_wg_cy<1>
                                                       f_gen/pulse_state_cmp_eq0000_wg_lut<0>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<0>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<1>
    SLICE_X9Y5.CIN       net (fanout=1)        0.000   f_gen/pulse_state_cmp_eq0000_wg_cy<1>
    SLICE_X9Y5.COUT      Tbyp                  0.103   f_gen/pulse_state_cmp_eq0000_wg_cy<3>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<2>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<3>
    SLICE_X9Y6.CIN       net (fanout=1)        0.000   f_gen/pulse_state_cmp_eq0000_wg_cy<3>
    SLICE_X9Y6.COUT      Tbyp                  0.103   f_gen/pulse_state_cmp_eq0000_wg_cy<5>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<4>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<5>
    SLICE_X9Y7.CIN       net (fanout=1)        0.000   f_gen/pulse_state_cmp_eq0000_wg_cy<5>
    SLICE_X9Y7.COUT      Tbyp                  0.103   f_gen/pulse_state_cmp_eq0000
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<6>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<7>
    SLICE_X10Y6.G2       net (fanout=26)       0.847   f_gen/pulse_state_cmp_eq0000
    SLICE_X10Y6.Y        Tilo                  0.660   f_gen/count<10>
                                                       f_gen/count_mux0003<5>21
    SLICE_X13Y7.SR       net (fanout=9)        0.971   f_gen/count_mux0003<10>1
    SLICE_X13Y7.CLK      Tsrck                 0.794   f_gen/count<15>
                                                       f_gen/count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.014ns (3.285ns logic, 2.729ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f_gen/count_25 (FF)
  Destination:          f_gen/count_15 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.007ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: f_gen/count_25 to f_gen/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.YQ      Tcko                  0.511   f_gen/count<25>
                                                       f_gen/count_25
    SLICE_X9Y6.G2        net (fanout=2)        1.250   f_gen/count<25>
    SLICE_X9Y6.COUT      Topcyg                0.871   f_gen/pulse_state_cmp_eq0000_wg_cy<5>
                                                       f_gen/pulse_state_cmp_eq0000_wg_lut<5>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<5>
    SLICE_X9Y7.CIN       net (fanout=1)        0.000   f_gen/pulse_state_cmp_eq0000_wg_cy<5>
    SLICE_X9Y7.COUT      Tbyp                  0.103   f_gen/pulse_state_cmp_eq0000
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<6>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<7>
    SLICE_X10Y6.G2       net (fanout=26)       0.847   f_gen/pulse_state_cmp_eq0000
    SLICE_X10Y6.Y        Tilo                  0.660   f_gen/count<10>
                                                       f_gen/count_mux0003<5>21
    SLICE_X13Y7.SR       net (fanout=9)        0.971   f_gen/count_mux0003<10>1
    SLICE_X13Y7.CLK      Tsrck                 0.794   f_gen/count<15>
                                                       f_gen/count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (2.939ns logic, 3.068ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point f_gen/count_5 (SLICE_X10Y2.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f_gen/count_28 (FF)
  Destination:          f_gen/count_5 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.220ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: f_gen/count_28 to f_gen/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.XQ      Tcko                  0.514   f_gen/count<28>
                                                       f_gen/count_28
    SLICE_X9Y7.F2        net (fanout=2)        1.448   f_gen/count<28>
    SLICE_X9Y7.COUT      Topcyf                1.011   f_gen/pulse_state_cmp_eq0000
                                                       f_gen/pulse_state_cmp_eq0000_wg_lut<6>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<6>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<7>
    SLICE_X10Y4.F4       net (fanout=26)       1.232   f_gen/pulse_state_cmp_eq0000
    SLICE_X10Y4.X        Tilo                  0.660   f_gen/count<3>
                                                       f_gen/count_mux0003<5>41
    SLICE_X10Y2.SR       net (fanout=3)        0.561   N93
    SLICE_X10Y2.CLK      Tsrck                 0.794   f_gen/count<5>
                                                       f_gen/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (2.979ns logic, 3.241ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f_gen/count_7 (FF)
  Destination:          f_gen/count_5 (FF)
  Requirement:          6.711ns
  Data Path Delay:      5.989ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: f_gen/count_7 to f_gen/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.YQ       Tcko                  0.511   f_gen/count<7>
                                                       f_gen/count_7
    SLICE_X9Y4.F2        net (fanout=2)        0.911   f_gen/count<7>
    SLICE_X9Y4.COUT      Topcyf                1.011   f_gen/pulse_state_cmp_eq0000_wg_cy<1>
                                                       f_gen/pulse_state_cmp_eq0000_wg_lut<0>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<0>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<1>
    SLICE_X9Y5.CIN       net (fanout=1)        0.000   f_gen/pulse_state_cmp_eq0000_wg_cy<1>
    SLICE_X9Y5.COUT      Tbyp                  0.103   f_gen/pulse_state_cmp_eq0000_wg_cy<3>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<2>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<3>
    SLICE_X9Y6.CIN       net (fanout=1)        0.000   f_gen/pulse_state_cmp_eq0000_wg_cy<3>
    SLICE_X9Y6.COUT      Tbyp                  0.103   f_gen/pulse_state_cmp_eq0000_wg_cy<5>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<4>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<5>
    SLICE_X9Y7.CIN       net (fanout=1)        0.000   f_gen/pulse_state_cmp_eq0000_wg_cy<5>
    SLICE_X9Y7.COUT      Tbyp                  0.103   f_gen/pulse_state_cmp_eq0000
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<6>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<7>
    SLICE_X10Y4.F4       net (fanout=26)       1.232   f_gen/pulse_state_cmp_eq0000
    SLICE_X10Y4.X        Tilo                  0.660   f_gen/count<3>
                                                       f_gen/count_mux0003<5>41
    SLICE_X10Y2.SR       net (fanout=3)        0.561   N93
    SLICE_X10Y2.CLK      Tsrck                 0.794   f_gen/count<5>
                                                       f_gen/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (3.285ns logic, 2.704ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f_gen/count_25 (FF)
  Destination:          f_gen/count_5 (FF)
  Requirement:          6.711ns
  Data Path Delay:      5.982ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: f_gen/count_25 to f_gen/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.YQ      Tcko                  0.511   f_gen/count<25>
                                                       f_gen/count_25
    SLICE_X9Y6.G2        net (fanout=2)        1.250   f_gen/count<25>
    SLICE_X9Y6.COUT      Topcyg                0.871   f_gen/pulse_state_cmp_eq0000_wg_cy<5>
                                                       f_gen/pulse_state_cmp_eq0000_wg_lut<5>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<5>
    SLICE_X9Y7.CIN       net (fanout=1)        0.000   f_gen/pulse_state_cmp_eq0000_wg_cy<5>
    SLICE_X9Y7.COUT      Tbyp                  0.103   f_gen/pulse_state_cmp_eq0000
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<6>
                                                       f_gen/pulse_state_cmp_eq0000_wg_cy<7>
    SLICE_X10Y4.F4       net (fanout=26)       1.232   f_gen/pulse_state_cmp_eq0000
    SLICE_X10Y4.X        Tilo                  0.660   f_gen/count<3>
                                                       f_gen/count_mux0003<5>41
    SLICE_X10Y2.SR       net (fanout=3)        0.561   N93
    SLICE_X10Y2.CLK      Tsrck                 0.794   f_gen/count<5>
                                                       f_gen/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.982ns (2.939ns logic, 3.043ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point LTC_b_delay_1 (SLICE_X23Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               genlock_register_15_1 (FF)
  Destination:          LTC_b_delay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.026 - 0.024)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: genlock_register_15_1 to LTC_b_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.XQ      Tcko                  0.412   genlock_register_15_1
                                                       genlock_register_15_1
    SLICE_X23Y43.BX      net (fanout=2)        0.353   genlock_register_15_1
    SLICE_X23Y43.CLK     Tckdi       (-Th)    -0.080   LTC_b_delay<1>
                                                       LTC_b_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.492ns logic, 0.353ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point serial_interface/SDA_delay_1 (SLICE_X1Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               serial_interface/SDA_delay_0 (FF)
  Destination:          serial_interface/SDA_delay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.848ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: serial_interface/SDA_delay_0 to serial_interface/SDA_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y41.YQ       Tcko                  0.409   serial_interface/SDA_delay<1>
                                                       serial_interface/SDA_delay_0
    SLICE_X1Y41.BX       net (fanout=4)        0.359   serial_interface/SDA_delay<0>
    SLICE_X1Y41.CLK      Tckdi       (-Th)    -0.080   serial_interface/SDA_delay<1>
                                                       serial_interface/SDA_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.848ns (0.489ns logic, 0.359ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point LTC_a_delay_13 (SLICE_X35Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               genlock_register_8_5 (FF)
  Destination:          LTC_a_delay_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.019 - 0.024)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: genlock_register_8_5 to LTC_a_delay_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y31.XQ      Tcko                  0.411   genlock_register_8_5
                                                       genlock_register_8_5
    SLICE_X35Y31.BX      net (fanout=2)        0.353   genlock_register_8_5
    SLICE_X35Y31.CLK     Tckdi       (-Th)    -0.080   LTC_a_delay<13>
                                                       LTC_a_delay_13
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.491ns logic, 0.353ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.711ns
  Low pulse: 3.355ns
  Low pulse limit: 0.876ns (Twpl)
  Physical resource: communication/update_line<1>/CLK
  Logical resource: communication/Mshreg_update_line_0/SRL16E/WS
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.711ns
  High pulse: 3.355ns
  High pulse limit: 0.876ns (Twph)
  Physical resource: communication/update_line<1>/CLK
  Logical resource: communication/Mshreg_update_line_0/SRL16E/WS
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.711ns
  Low pulse: 3.355ns
  Low pulse limit: 0.876ns (Twpl)
  Physical resource: VCXO_pll/phase_detector/clk_ref_dec_delayed<1>/CLK
  Logical resource: VCXO_pll/phase_detector/Mshreg_clk_ref_dec_delayed_0/SRL16E/WS
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" 
TO TIMEGRP         "multi_cycle_100" TS_clk_10 / 1000;

 649943 paths analyzed, 107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  14.026ns.
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_3 (SLICE_X29Y9.F3), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99985.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_1 (FF)
  Destination:          dac_OCXO/shift_reg_3 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.526ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_1 to dac_OCXO/shift_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y2.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_1
    SLICE_X49Y2.F1       net (fanout=2)        1.162   OCXO_pll/phase_loop/integrator<1>
    SLICE_X49Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.F1       net (fanout=17)       1.442   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.X        Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<15>
                                                       OCXO_pll/phase_loop/integrator_limit<15>1
    SLICE_X37Y8.G2       net (fanout=2)        1.240   OCXO_pll/phase_loop/integrator_limit<15>
    SLICE_X37Y8.COUT     Topcyg                0.871   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<7>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X35Y14.G1      net (fanout=23)       0.700   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X35Y14.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y9.F3       net (fanout=19)       1.618   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y9.CLK      Tfck                  0.728   dac_OCXO/shift_reg<3>
                                                       dac_OCXO/shift_reg_mux0000<3>1
                                                       dac_OCXO/shift_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     13.526ns (7.364ns logic, 6.162ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99985.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_4 (FF)
  Destination:          dac_OCXO/shift_reg_3 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.518ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_4 to dac_OCXO/shift_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y3.YQ       Tcko                  0.511   OCXO_pll/phase_loop/integrator<5>
                                                       OCXO_pll/phase_loop/integrator_4
    SLICE_X49Y2.G4       net (fanout=2)        1.298   OCXO_pll/phase_loop/integrator<4>
    SLICE_X49Y2.COUT     Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.F1       net (fanout=17)       1.442   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.X        Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<15>
                                                       OCXO_pll/phase_loop/integrator_limit<15>1
    SLICE_X37Y8.G2       net (fanout=2)        1.240   OCXO_pll/phase_loop/integrator_limit<15>
    SLICE_X37Y8.COUT     Topcyg                0.871   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<7>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X35Y14.G1      net (fanout=23)       0.700   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X35Y14.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y9.F3       net (fanout=19)       1.618   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y9.CLK      Tfck                  0.728   dac_OCXO/shift_reg<3>
                                                       dac_OCXO/shift_reg_mux0000<3>1
                                                       dac_OCXO/shift_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     13.518ns (7.220ns logic, 6.298ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_0 (FF)
  Destination:          dac_OCXO/shift_reg_3 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.499ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_0 to dac_OCXO/shift_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y2.YQ       Tcko                  0.567   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_0
    SLICE_X49Y2.F4       net (fanout=2)        1.083   OCXO_pll/phase_loop/integrator<0>
    SLICE_X49Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.F1       net (fanout=17)       1.442   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.X        Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<15>
                                                       OCXO_pll/phase_loop/integrator_limit<15>1
    SLICE_X37Y8.G2       net (fanout=2)        1.240   OCXO_pll/phase_loop/integrator_limit<15>
    SLICE_X37Y8.COUT     Topcyg                0.871   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<7>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X35Y14.G1      net (fanout=23)       0.700   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X35Y14.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y9.F3       net (fanout=19)       1.618   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y9.CLK      Tfck                  0.728   dac_OCXO/shift_reg<3>
                                                       dac_OCXO/shift_reg_mux0000<3>1
                                                       dac_OCXO/shift_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     13.499ns (7.416ns logic, 6.083ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_1 (SLICE_X26Y8.F1), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99986.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_1 (FF)
  Destination:          dac_OCXO/shift_reg_1 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.408ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_1 to dac_OCXO/shift_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y2.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_1
    SLICE_X49Y2.F1       net (fanout=2)        1.162   OCXO_pll/phase_loop/integrator<1>
    SLICE_X49Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.F1       net (fanout=17)       1.442   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.X        Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<15>
                                                       OCXO_pll/phase_loop/integrator_limit<15>1
    SLICE_X37Y8.G2       net (fanout=2)        1.240   OCXO_pll/phase_loop/integrator_limit<15>
    SLICE_X37Y8.COUT     Topcyg                0.871   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<7>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X35Y14.G1      net (fanout=23)       0.700   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X35Y14.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y8.F1       net (fanout=19)       1.452   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y8.CLK      Tfck                  0.776   dac_OCXO/shift_reg<1>
                                                       dac_OCXO/shift_reg_mux0000<1>1
                                                       dac_OCXO/shift_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.408ns (7.412ns logic, 5.996ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_4 (FF)
  Destination:          dac_OCXO/shift_reg_1 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.400ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_4 to dac_OCXO/shift_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y3.YQ       Tcko                  0.511   OCXO_pll/phase_loop/integrator<5>
                                                       OCXO_pll/phase_loop/integrator_4
    SLICE_X49Y2.G4       net (fanout=2)        1.298   OCXO_pll/phase_loop/integrator<4>
    SLICE_X49Y2.COUT     Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.F1       net (fanout=17)       1.442   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.X        Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<15>
                                                       OCXO_pll/phase_loop/integrator_limit<15>1
    SLICE_X37Y8.G2       net (fanout=2)        1.240   OCXO_pll/phase_loop/integrator_limit<15>
    SLICE_X37Y8.COUT     Topcyg                0.871   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<7>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X35Y14.G1      net (fanout=23)       0.700   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X35Y14.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y8.F1       net (fanout=19)       1.452   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y8.CLK      Tfck                  0.776   dac_OCXO/shift_reg<1>
                                                       dac_OCXO/shift_reg_mux0000<1>1
                                                       dac_OCXO/shift_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.400ns (7.268ns logic, 6.132ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_0 (FF)
  Destination:          dac_OCXO/shift_reg_1 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.381ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_0 to dac_OCXO/shift_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y2.YQ       Tcko                  0.567   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_0
    SLICE_X49Y2.F4       net (fanout=2)        1.083   OCXO_pll/phase_loop/integrator<0>
    SLICE_X49Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.F1       net (fanout=17)       1.442   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.X        Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<15>
                                                       OCXO_pll/phase_loop/integrator_limit<15>1
    SLICE_X37Y8.G2       net (fanout=2)        1.240   OCXO_pll/phase_loop/integrator_limit<15>
    SLICE_X37Y8.COUT     Topcyg                0.871   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<7>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X35Y14.G1      net (fanout=23)       0.700   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X35Y14.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y8.F1       net (fanout=19)       1.452   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y8.CLK      Tfck                  0.776   dac_OCXO/shift_reg<1>
                                                       dac_OCXO/shift_reg_mux0000<1>1
                                                       dac_OCXO/shift_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.381ns (7.464ns logic, 5.917ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_10 (SLICE_X31Y16.F2), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99986.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_1 (FF)
  Destination:          dac_OCXO/shift_reg_10 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.297ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_1 to dac_OCXO/shift_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y2.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_1
    SLICE_X49Y2.F1       net (fanout=2)        1.162   OCXO_pll/phase_loop/integrator<1>
    SLICE_X49Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.F1       net (fanout=17)       1.442   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.X        Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<15>
                                                       OCXO_pll/phase_loop/integrator_limit<15>1
    SLICE_X37Y8.G2       net (fanout=2)        1.240   OCXO_pll/phase_loop/integrator_limit<15>
    SLICE_X37Y8.COUT     Topcyg                0.871   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<7>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X35Y14.G1      net (fanout=23)       0.700   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X35Y14.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X31Y16.F2      net (fanout=19)       1.389   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X31Y16.CLK     Tfck                  0.728   dac_OCXO/shift_reg<10>
                                                       dac_OCXO/shift_reg_mux0000<10>1
                                                       dac_OCXO/shift_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     13.297ns (7.364ns logic, 5.933ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_4 (FF)
  Destination:          dac_OCXO/shift_reg_10 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.289ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_4 to dac_OCXO/shift_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y3.YQ       Tcko                  0.511   OCXO_pll/phase_loop/integrator<5>
                                                       OCXO_pll/phase_loop/integrator_4
    SLICE_X49Y2.G4       net (fanout=2)        1.298   OCXO_pll/phase_loop/integrator<4>
    SLICE_X49Y2.COUT     Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.F1       net (fanout=17)       1.442   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.X        Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<15>
                                                       OCXO_pll/phase_loop/integrator_limit<15>1
    SLICE_X37Y8.G2       net (fanout=2)        1.240   OCXO_pll/phase_loop/integrator_limit<15>
    SLICE_X37Y8.COUT     Topcyg                0.871   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<7>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X35Y14.G1      net (fanout=23)       0.700   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X35Y14.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X31Y16.F2      net (fanout=19)       1.389   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X31Y16.CLK     Tfck                  0.728   dac_OCXO/shift_reg<10>
                                                       dac_OCXO/shift_reg_mux0000<10>1
                                                       dac_OCXO/shift_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     13.289ns (7.220ns logic, 6.069ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_0 (FF)
  Destination:          dac_OCXO/shift_reg_10 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.270ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_0 to dac_OCXO/shift_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y2.YQ       Tcko                  0.567   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_0
    SLICE_X49Y2.F4       net (fanout=2)        1.083   OCXO_pll/phase_loop/integrator<0>
    SLICE_X49Y2.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X49Y3.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X49Y4.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X49Y5.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X49Y6.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X49Y7.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X49Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X49Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X49Y10.XB      Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.F1       net (fanout=17)       1.442   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X43Y5.X        Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<15>
                                                       OCXO_pll/phase_loop/integrator_limit<15>1
    SLICE_X37Y8.G2       net (fanout=2)        1.240   OCXO_pll/phase_loop/integrator_limit<15>
    SLICE_X37Y8.COUT     Topcyg                0.871   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<7>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X37Y18.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X35Y14.G1      net (fanout=23)       0.700   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X35Y14.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X31Y16.F2      net (fanout=19)       1.389   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X31Y16.CLK     Tfck                  0.728   dac_OCXO/shift_reg<10>
                                                       dac_OCXO/shift_reg_mux0000<10>1
                                                       dac_OCXO/shift_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     13.270ns (7.416ns logic, 5.854ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" TO TIMEGRP
        "multi_cycle_100" TS_clk_10 / 1000;
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_19 (SLICE_X19Y8.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_18 (FF)
  Destination:          dac_OCXO/shift_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_18 to dac_OCXO/shift_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.YQ       Tcko                  0.409   dac_OCXO/shift_reg<19>
                                                       dac_OCXO/shift_reg_18
    SLICE_X19Y8.F4       net (fanout=1)        0.253   dac_OCXO/shift_reg<18>
    SLICE_X19Y8.CLK      Tckf        (-Th)    -0.448   dac_OCXO/shift_reg<19>
                                                       dac_OCXO/shift_reg_mux0000<19>1
                                                       dac_OCXO/shift_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.857ns logic, 0.253ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_23 (SLICE_X14Y2.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_22 (FF)
  Destination:          dac_OCXO/shift_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.194ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_22 to dac_OCXO/shift_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.YQ       Tcko                  0.454   dac_OCXO/shift_reg<23>
                                                       dac_OCXO/shift_reg_22
    SLICE_X14Y2.F4       net (fanout=1)        0.253   dac_OCXO/shift_reg<22>
    SLICE_X14Y2.CLK      Tckf        (-Th)    -0.487   dac_OCXO/shift_reg<23>
                                                       dac_OCXO/shift_reg_mux0000<23>1
                                                       dac_OCXO/shift_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.941ns logic, 0.253ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_18 (SLICE_X19Y8.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_17 (FF)
  Destination:          dac_OCXO/shift_reg_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.161ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.021 - 0.024)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_17 to dac_OCXO/shift_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.XQ       Tcko                  0.412   dac_OCXO/shift_reg<17>
                                                       dac_OCXO/shift_reg_17
    SLICE_X19Y8.G2       net (fanout=1)        0.301   dac_OCXO/shift_reg<17>
    SLICE_X19Y8.CLK      Tckg        (-Th)    -0.448   dac_OCXO/shift_reg<19>
                                                       dac_OCXO/shift_reg_mux0000<18>1
                                                       dac_OCXO/shift_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.860ns logic, 0.301ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_148 = MAXDELAY FROM TIMEGRP "multi_cycle_148" 
TO TIMEGRP         "multi_cycle_148" TS_clk_148 / 149;

 3194 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.319ns.
--------------------------------------------------------------------------------

Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_1 (SLICE_X12Y55.F3), 63 paths
--------------------------------------------------------------------------------
Slack (setup paths):    993.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VCXO_pll/phase_detector/phase_diff_1 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_1 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.817ns (Levels of Logic = 12)
  Clock Path Skew:      -0.002ns (0.007 - 0.009)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: VCXO_pll/phase_detector/phase_diff_1 to VCXO_pll/VCXO_phase_loop/lf_int_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y61.YQ      Tcko                  0.567   VCXO_pll/phase_detector/phase_diff<2>
                                                       VCXO_pll/phase_detector/phase_diff_1
    SLICE_X13Y55.G2      net (fanout=2)        0.857   VCXO_pll/phase_detector/phase_diff<1>
    SLICE_X13Y55.COUT    Topcyg                0.871   VCXO_pll/VCXO_phase_loop/lf_input_sum<0>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<1>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.Y       Tciny                 0.756   VCXO_pll/VCXO_phase_loop/lf_input_sum<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<21>
    SLICE_X12Y55.F3      net (fanout=21)       1.063   VCXO_pll/VCXO_phase_loop/lf_input_sum<21>
    SLICE_X12Y55.CLK     Tfck                  0.776   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_1_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (3.897ns logic, 1.920ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    993.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VCXO_pll/VCXO_phase_loop/lf_int_reg_1 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_1 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.775ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: VCXO_pll/VCXO_phase_loop/lf_int_reg_1 to VCXO_pll/VCXO_phase_loop/lf_int_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.XQ      Tcko                  0.515   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_1
    SLICE_X13Y55.G1      net (fanout=1)        0.867   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
    SLICE_X13Y55.COUT    Topcyg                0.871   VCXO_pll/VCXO_phase_loop/lf_input_sum<0>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<1>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.Y       Tciny                 0.756   VCXO_pll/VCXO_phase_loop/lf_input_sum<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<21>
    SLICE_X12Y55.F3      net (fanout=21)       1.063   VCXO_pll/VCXO_phase_loop/lf_input_sum<21>
    SLICE_X12Y55.CLK     Tfck                  0.776   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_1_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.775ns (3.845ns logic, 1.930ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    993.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VCXO_pll/VCXO_phase_loop/lf_int_reg_4 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_1 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.740ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: VCXO_pll/VCXO_phase_loop/lf_int_reg_4 to VCXO_pll/VCXO_phase_loop/lf_int_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.YQ      Tcko                  0.567   VCXO_pll/VCXO_phase_loop/lf_int_reg<5>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_4
    SLICE_X13Y57.F1      net (fanout=1)        0.846   VCXO_pll/VCXO_phase_loop/lf_int_reg<4>
    SLICE_X13Y57.COUT    Topcyf                1.011   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.Y       Tciny                 0.756   VCXO_pll/VCXO_phase_loop/lf_input_sum<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<21>
    SLICE_X12Y55.F3      net (fanout=21)       1.063   VCXO_pll/VCXO_phase_loop/lf_input_sum<21>
    SLICE_X12Y55.CLK     Tfck                  0.776   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_1_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (3.831ns logic, 1.909ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_0 (SLICE_X12Y55.G3), 63 paths
--------------------------------------------------------------------------------
Slack (setup paths):    993.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VCXO_pll/phase_detector/phase_diff_1 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_0 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.817ns (Levels of Logic = 12)
  Clock Path Skew:      -0.002ns (0.007 - 0.009)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: VCXO_pll/phase_detector/phase_diff_1 to VCXO_pll/VCXO_phase_loop/lf_int_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y61.YQ      Tcko                  0.567   VCXO_pll/phase_detector/phase_diff<2>
                                                       VCXO_pll/phase_detector/phase_diff_1
    SLICE_X13Y55.G2      net (fanout=2)        0.857   VCXO_pll/phase_detector/phase_diff<1>
    SLICE_X13Y55.COUT    Topcyg                0.871   VCXO_pll/VCXO_phase_loop/lf_input_sum<0>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<1>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.Y       Tciny                 0.756   VCXO_pll/VCXO_phase_loop/lf_input_sum<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<21>
    SLICE_X12Y55.G3      net (fanout=21)       1.063   VCXO_pll/VCXO_phase_loop/lf_input_sum<21>
    SLICE_X12Y55.CLK     Tgck                  0.776   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_0_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (3.897ns logic, 1.920ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    993.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VCXO_pll/VCXO_phase_loop/lf_int_reg_1 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_0 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.775ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: VCXO_pll/VCXO_phase_loop/lf_int_reg_1 to VCXO_pll/VCXO_phase_loop/lf_int_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.XQ      Tcko                  0.515   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_1
    SLICE_X13Y55.G1      net (fanout=1)        0.867   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
    SLICE_X13Y55.COUT    Topcyg                0.871   VCXO_pll/VCXO_phase_loop/lf_input_sum<0>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<1>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.Y       Tciny                 0.756   VCXO_pll/VCXO_phase_loop/lf_input_sum<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<21>
    SLICE_X12Y55.G3      net (fanout=21)       1.063   VCXO_pll/VCXO_phase_loop/lf_input_sum<21>
    SLICE_X12Y55.CLK     Tgck                  0.776   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_0_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.775ns (3.845ns logic, 1.930ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    993.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VCXO_pll/VCXO_phase_loop/lf_int_reg_4 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_0 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.740ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: VCXO_pll/VCXO_phase_loop/lf_int_reg_4 to VCXO_pll/VCXO_phase_loop/lf_int_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.YQ      Tcko                  0.567   VCXO_pll/VCXO_phase_loop/lf_int_reg<5>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_4
    SLICE_X13Y57.F1      net (fanout=1)        0.846   VCXO_pll/VCXO_phase_loop/lf_int_reg<4>
    SLICE_X13Y57.COUT    Topcyf                1.011   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.Y       Tciny                 0.756   VCXO_pll/VCXO_phase_loop/lf_input_sum<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<21>
    SLICE_X12Y55.G3      net (fanout=21)       1.063   VCXO_pll/VCXO_phase_loop/lf_input_sum<21>
    SLICE_X12Y55.CLK     Tgck                  0.776   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_0_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (3.831ns logic, 1.909ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_6 (SLICE_X10Y61.G1), 63 paths
--------------------------------------------------------------------------------
Slack (setup paths):    993.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VCXO_pll/phase_detector/phase_diff_1 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_6 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.773ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: VCXO_pll/phase_detector/phase_diff_1 to VCXO_pll/VCXO_phase_loop/lf_int_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y61.YQ      Tcko                  0.567   VCXO_pll/phase_detector/phase_diff<2>
                                                       VCXO_pll/phase_detector/phase_diff_1
    SLICE_X13Y55.G2      net (fanout=2)        0.857   VCXO_pll/phase_detector/phase_diff<1>
    SLICE_X13Y55.COUT    Topcyg                0.871   VCXO_pll/VCXO_phase_loop/lf_input_sum<0>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<1>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.Y       Tciny                 0.756   VCXO_pll/VCXO_phase_loop/lf_input_sum<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<21>
    SLICE_X10Y61.G1      net (fanout=21)       1.019   VCXO_pll/VCXO_phase_loop/lf_input_sum<21>
    SLICE_X10Y61.CLK     Tgck                  0.776   VCXO_pll/VCXO_phase_loop/lf_int_reg<7>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_6_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.773ns (3.897ns logic, 1.876ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    993.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VCXO_pll/VCXO_phase_loop/lf_int_reg_1 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_6 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.731ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: VCXO_pll/VCXO_phase_loop/lf_int_reg_1 to VCXO_pll/VCXO_phase_loop/lf_int_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.XQ      Tcko                  0.515   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_1
    SLICE_X13Y55.G1      net (fanout=1)        0.867   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
    SLICE_X13Y55.COUT    Topcyg                0.871   VCXO_pll/VCXO_phase_loop/lf_input_sum<0>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<1>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.Y       Tciny                 0.756   VCXO_pll/VCXO_phase_loop/lf_input_sum<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<21>
    SLICE_X10Y61.G1      net (fanout=21)       1.019   VCXO_pll/VCXO_phase_loop/lf_input_sum<21>
    SLICE_X10Y61.CLK     Tgck                  0.776   VCXO_pll/VCXO_phase_loop/lf_int_reg<7>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_6_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.731ns (3.845ns logic, 1.886ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    993.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VCXO_pll/VCXO_phase_loop/lf_int_reg_4 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_6 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.696ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: VCXO_pll/VCXO_phase_loop/lf_int_reg_4 to VCXO_pll/VCXO_phase_loop/lf_int_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.YQ      Tcko                  0.567   VCXO_pll/VCXO_phase_loop/lf_int_reg<5>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_4
    SLICE_X13Y57.F1      net (fanout=1)        0.846   VCXO_pll/VCXO_phase_loop/lf_int_reg<4>
    SLICE_X13Y57.COUT    Topcyf                1.011   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<5>
    SLICE_X13Y58.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<6>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<7>
    SLICE_X13Y59.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<8>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<9>
    SLICE_X13Y60.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<10>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<11>
    SLICE_X13Y61.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<12>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<13>
    SLICE_X13Y62.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<14>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<15>
    SLICE_X13Y63.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<16>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<17>
    SLICE_X13Y64.COUT    Tbyp                  0.103   VCXO_pll/VCXO_phase_loop/lf_input_sum<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<18>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<19>
    SLICE_X13Y65.Y       Tciny                 0.756   VCXO_pll/VCXO_phase_loop/lf_input_sum<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<20>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<21>
    SLICE_X10Y61.G1      net (fanout=21)       1.019   VCXO_pll/VCXO_phase_loop/lf_input_sum<21>
    SLICE_X10Y61.CLK     Tgck                  0.776   VCXO_pll/VCXO_phase_loop/lf_int_reg<7>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_6_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (3.831ns logic, 1.865ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_multi_cycle_148 = MAXDELAY FROM TIMEGRP "multi_cycle_148" TO TIMEGRP
        "multi_cycle_148" TS_clk_148 / 149;
--------------------------------------------------------------------------------

Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_4 (SLICE_X12Y56.G4), 13 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/phase_detector/phase_diff_4 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.006 - 0.007)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/phase_detector/phase_diff_4 to VCXO_pll/VCXO_phase_loop/lf_int_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.XQ      Tcko                  0.412   VCXO_pll/phase_detector/phase_diff<4>
                                                       VCXO_pll/phase_detector/phase_diff_4
    SLICE_X13Y57.F3      net (fanout=2)        0.258   VCXO_pll/phase_detector/phase_diff<4>
    SLICE_X13Y57.X       Topx                  0.738   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<4>
    SLICE_X12Y56.G4      net (fanout=1)        0.060   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
    SLICE_X12Y56.CLK     Tckg        (-Th)    -0.487   VCXO_pll/VCXO_phase_loop/lf_int_reg<5>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_4_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (1.637ns logic, 0.318ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/VCXO_phase_loop/lf_int_reg_3 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.315ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/VCXO_phase_loop/lf_int_reg_3 to VCXO_pll/VCXO_phase_loop/lf_int_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.XQ      Tcko                  0.412   VCXO_pll/VCXO_phase_loop/lf_int_reg<3>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_3
    SLICE_X13Y56.G2      net (fanout=1)        0.416   VCXO_pll/VCXO_phase_loop/lf_int_reg<3>
    SLICE_X13Y56.COUT    Topcyg                0.618   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.X       Tcinx                 0.322   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<4>
    SLICE_X12Y56.G4      net (fanout=1)        0.060   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
    SLICE_X12Y56.CLK     Tckg        (-Th)    -0.487   VCXO_pll/VCXO_phase_loop/lf_int_reg<5>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_4_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (1.839ns logic, 0.476ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/VCXO_phase_loop/lf_int_reg_2 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.333ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/VCXO_phase_loop/lf_int_reg_2 to VCXO_pll/VCXO_phase_loop/lf_int_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.YQ      Tcko                  0.454   VCXO_pll/VCXO_phase_loop/lf_int_reg<3>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_2
    SLICE_X13Y56.F1      net (fanout=1)        0.346   VCXO_pll/VCXO_phase_loop/lf_int_reg<2>
    SLICE_X13Y56.COUT    Topcyf                0.664   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<3>
    SLICE_X13Y57.X       Tcinx                 0.322   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<4>
    SLICE_X12Y56.G4      net (fanout=1)        0.060   VCXO_pll/VCXO_phase_loop/lf_input_sum<4>
    SLICE_X12Y56.CLK     Tckg        (-Th)    -0.487   VCXO_pll/VCXO_phase_loop/lf_int_reg<5>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_4_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (1.927ns logic, 0.406ns route)
                                                       (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_2 (SLICE_X12Y57.G3), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/VCXO_phase_loop/lf_int_reg_2 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.040ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/VCXO_phase_loop/lf_int_reg_2 to VCXO_pll/VCXO_phase_loop/lf_int_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.YQ      Tcko                  0.454   VCXO_pll/VCXO_phase_loop/lf_int_reg<3>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_2
    SLICE_X13Y56.F1      net (fanout=1)        0.346   VCXO_pll/VCXO_phase_loop/lf_int_reg<2>
    SLICE_X13Y56.X       Topx                  0.738   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<2>
    SLICE_X12Y57.G3      net (fanout=1)        0.015   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
    SLICE_X12Y57.CLK     Tckg        (-Th)    -0.487   VCXO_pll/VCXO_phase_loop/lf_int_reg<3>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_2_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.040ns (1.679ns logic, 0.361ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/phase_detector/phase_diff_2 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.101ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.006 - 0.009)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/phase_detector/phase_diff_2 to VCXO_pll/VCXO_phase_loop/lf_int_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y61.XQ      Tcko                  0.412   VCXO_pll/phase_detector/phase_diff<2>
                                                       VCXO_pll/phase_detector/phase_diff_2
    SLICE_X13Y56.F3      net (fanout=2)        0.449   VCXO_pll/phase_detector/phase_diff<2>
    SLICE_X13Y56.X       Topx                  0.738   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<2>
    SLICE_X12Y57.G3      net (fanout=1)        0.015   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
    SLICE_X12Y57.CLK     Tckg        (-Th)    -0.487   VCXO_pll/VCXO_phase_loop/lf_int_reg<3>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_2_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (1.637ns logic, 0.464ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/VCXO_phase_loop/lf_int_reg_0 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.002 - 0.003)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/VCXO_phase_loop/lf_int_reg_0 to VCXO_pll/VCXO_phase_loop/lf_int_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.YQ      Tcko                  0.454   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_0
    SLICE_X13Y55.F1      net (fanout=1)        0.346   VCXO_pll/VCXO_phase_loop/lf_int_reg<0>
    SLICE_X13Y55.COUT    Topcyf                0.664   VCXO_pll/VCXO_phase_loop/lf_input_sum<0>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<0>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.CIN     net (fanout=1)        0.000   VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_cy<1>
    SLICE_X13Y56.X       Tcinx                 0.322   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<2>
    SLICE_X12Y57.G3      net (fanout=1)        0.015   VCXO_pll/VCXO_phase_loop/lf_input_sum<2>
    SLICE_X12Y57.CLK     Tckg        (-Th)    -0.487   VCXO_pll/VCXO_phase_loop/lf_int_reg<3>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_2_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (1.927ns logic, 0.361ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------

Paths for end point VCXO_pll/VCXO_phase_loop/lf_int_reg_0 (SLICE_X12Y55.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/VCXO_phase_loop/lf_int_reg_0 (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/lf_int_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/VCXO_phase_loop/lf_int_reg_0 to VCXO_pll/VCXO_phase_loop/lf_int_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.YQ      Tcko                  0.454   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_0
    SLICE_X13Y55.F1      net (fanout=1)        0.346   VCXO_pll/VCXO_phase_loop/lf_int_reg<0>
    SLICE_X13Y55.X       Topx                  0.738   VCXO_pll/VCXO_phase_loop/lf_input_sum<0>
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_lut<0>1_INV_0
                                                       VCXO_pll/VCXO_phase_loop/Madd_lf_input_sum_21_0_add0000_xor<0>
    SLICE_X12Y55.G4      net (fanout=1)        0.060   VCXO_pll/VCXO_phase_loop/lf_input_sum<0>
    SLICE_X12Y55.CLK     Tckg        (-Th)    -0.487   VCXO_pll/VCXO_phase_loop/lf_int_reg<1>
                                                       VCXO_pll/VCXO_phase_loop/lf_int_limit_0_mux00011
                                                       VCXO_pll/VCXO_phase_loop/lf_int_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (1.679ns logic, 0.406ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" 
TO TIMEGRP         "multi_cycle_LTC" TS_clk_148 / 15;

 1520 paths analyzed, 274 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.745ns.
--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_biphase_generator/biphase_code (SLICE_X50Y52.CE), 85 paths
--------------------------------------------------------------------------------
Slack (setup paths):    90.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.244ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.029 - 0.030)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_5 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.YQ      Tcko                  0.511   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X51Y52.G2      net (fanout=20)       1.933   LTC_A/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X51Y52.Y       Tilo                  0.612   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X51Y49.BX      net (fanout=6)        0.765   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X51Y49.F5      Tbxf5                 0.510   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
    SLICE_X51Y48.FXINB   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
    SLICE_X51Y48.FX      Tinbfx                0.401   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X50Y49.FXINB   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X50Y49.Y       Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y61.F4      net (fanout=1)        0.586   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y61.X       Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y58.G1      net (fanout=1)        0.600   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y58.Y       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y58.F4      net (fanout=1)        0.020   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y58.X       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y52.CE      net (fanout=1)        0.537   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y52.CLK     Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      9.244ns (4.803ns logic, 4.441ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    90.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.244ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.029 - 0.030)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_5 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.YQ      Tcko                  0.511   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X51Y52.G2      net (fanout=20)       1.933   LTC_A/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X51Y52.Y       Tilo                  0.612   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X51Y48.BX      net (fanout=6)        0.765   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X51Y48.F5      Tbxf5                 0.510   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0
    SLICE_X51Y48.FXINA   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
    SLICE_X51Y48.FX      Tinafx                0.401   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X50Y49.FXINB   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X50Y49.Y       Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y61.F4      net (fanout=1)        0.586   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y61.X       Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y58.G1      net (fanout=1)        0.600   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y58.Y       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y58.F4      net (fanout=1)        0.020   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y58.X       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y52.CE      net (fanout=1)        0.537   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y52.CLK     Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      9.244ns (4.803ns logic, 4.441ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.083ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.029 - 0.030)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_5 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.YQ      Tcko                  0.511   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X51Y52.G2      net (fanout=20)       1.933   LTC_A/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X51Y52.Y       Tilo                  0.612   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X50Y48.BX      net (fanout=6)        0.605   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X50Y48.F5      Tbxf5                 0.595   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0
    SLICE_X50Y48.FXINA   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
    SLICE_X50Y48.FX      Tinafx                0.315   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y49.FXINA   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y49.Y       Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y61.F4      net (fanout=1)        0.586   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X49Y61.X       Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y58.G1      net (fanout=1)        0.600   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y58.Y       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y58.F4      net (fanout=1)        0.020   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y58.X       Tilo                  0.660   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y52.CE      net (fanout=1)        0.537   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y52.CLK     Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      9.083ns (4.802ns logic, 4.281ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point LTC_B/LTC_biphase_generator/biphase_code (SLICE_X39Y55.CE), 85 paths
--------------------------------------------------------------------------------
Slack (setup paths):    91.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.710ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.007 - 0.015)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_5 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.YQ      Tcko                  0.511   LTC_B/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X36Y62.G1      net (fanout=20)       0.544   LTC_B/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X36Y62.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X27Y57.BX      net (fanout=6)        1.988   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X27Y57.F5      Tbxf5                 0.510   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
    SLICE_X27Y56.FXINB   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
    SLICE_X27Y56.FX      Tinbfx                0.401   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X26Y57.FXINB   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X26Y57.Y       Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X37Y60.F4      net (fanout=1)        0.814   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X37Y60.X       Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X36Y61.G3      net (fanout=1)        0.019   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X36Y61.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X36Y61.F3      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X36Y61.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X39Y55.CE      net (fanout=1)        0.474   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X39Y55.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      8.710ns (4.851ns logic, 3.859ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.710ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.007 - 0.015)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_5 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.YQ      Tcko                  0.511   LTC_B/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X36Y62.G1      net (fanout=20)       0.544   LTC_B/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X36Y62.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X27Y56.BX      net (fanout=6)        1.988   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X27Y56.F5      Tbxf5                 0.510   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0
    SLICE_X27Y56.FXINA   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
    SLICE_X27Y56.FX      Tinafx                0.401   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X26Y57.FXINB   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X26Y57.Y       Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X37Y60.F4      net (fanout=1)        0.814   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X37Y60.X       Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X36Y61.G3      net (fanout=1)        0.019   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X36Y61.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X36Y61.F3      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X36Y61.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X39Y55.CE      net (fanout=1)        0.474   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X39Y55.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      8.710ns (4.851ns logic, 3.859ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.606ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.007 - 0.016)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_6 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y64.XQ      Tcko                  0.514   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_6
    SLICE_X36Y62.G3      net (fanout=8)        0.437   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
    SLICE_X36Y62.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X27Y56.BX      net (fanout=6)        1.988   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X27Y56.F5      Tbxf5                 0.510   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0
    SLICE_X27Y56.FXINA   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
    SLICE_X27Y56.FX      Tinafx                0.401   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X26Y57.FXINB   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X26Y57.Y       Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X37Y60.F4      net (fanout=1)        0.814   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X37Y60.X       Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X36Y61.G3      net (fanout=1)        0.019   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X36Y61.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X36Y61.F3      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X36Y61.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X39Y55.CE      net (fanout=1)        0.474   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X39Y55.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      8.606ns (4.854ns logic, 3.752ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point LTC_B/LTC_frame_count/hour_tens_1 (SLICE_X29Y54.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup paths):    91.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_0 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_1 (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.379ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_0 to LTC_B/LTC_frame_count/hour_tens_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y59.YQ      Tcko                  0.511   LTC_B/LTC_frame_count/sec_tens<1>
                                                       LTC_B/LTC_frame_count/sec_tens_0
    SLICE_X32Y59.G3      net (fanout=5)        1.079   LTC_B/LTC_frame_count/sec_tens<0>
    SLICE_X32Y59.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X27Y58.F2      net (fanout=4)        0.613   LTC_B/LTC_frame_count/N49
    SLICE_X27Y58.X       Tilo                  0.612   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X28Y57.G3      net (fanout=1)        0.301   N127
    SLICE_X28Y57.Y       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X28Y57.F3      net (fanout=3)        0.038   LTC_B/LTC_frame_count/N9
    SLICE_X28Y57.X       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X28Y55.G1      net (fanout=4)        0.455   LTC_B/LTC_frame_count/N111
    SLICE_X28Y55.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X28Y55.F3      net (fanout=1)        0.020   N366
    SLICE_X28Y55.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X29Y54.CE      net (fanout=2)        0.967   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X29Y54.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<1>
                                                       LTC_B/LTC_frame_count/hour_tens_1
    -------------------------------------------------  ---------------------------
    Total                                      8.379ns (4.906ns logic, 3.473ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_2 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_1 (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.221ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_2 to LTC_B/LTC_frame_count/hour_tens_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.XQ      Tcko                  0.515   LTC_B/LTC_frame_count/sec_tens<2>
                                                       LTC_B/LTC_frame_count/sec_tens_2
    SLICE_X32Y59.G1      net (fanout=3)        0.917   LTC_B/LTC_frame_count/sec_tens<2>
    SLICE_X32Y59.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X27Y58.F2      net (fanout=4)        0.613   LTC_B/LTC_frame_count/N49
    SLICE_X27Y58.X       Tilo                  0.612   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X28Y57.G3      net (fanout=1)        0.301   N127
    SLICE_X28Y57.Y       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X28Y57.F3      net (fanout=3)        0.038   LTC_B/LTC_frame_count/N9
    SLICE_X28Y57.X       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X28Y55.G1      net (fanout=4)        0.455   LTC_B/LTC_frame_count/N111
    SLICE_X28Y55.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X28Y55.F3      net (fanout=1)        0.020   N366
    SLICE_X28Y55.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X29Y54.CE      net (fanout=2)        0.967   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X29Y54.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<1>
                                                       LTC_B/LTC_frame_count/hour_tens_1
    -------------------------------------------------  ---------------------------
    Total                                      8.221ns (4.910ns logic, 3.311ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    92.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_1 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_1 (FF)
  Requirement:          100.671ns
  Data Path Delay:      7.987ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_1 to LTC_B/LTC_frame_count/hour_tens_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y59.XQ      Tcko                  0.514   LTC_B/LTC_frame_count/sec_tens<1>
                                                       LTC_B/LTC_frame_count/sec_tens_1
    SLICE_X32Y59.G2      net (fanout=4)        0.684   LTC_B/LTC_frame_count/sec_tens<1>
    SLICE_X32Y59.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X27Y58.F2      net (fanout=4)        0.613   LTC_B/LTC_frame_count/N49
    SLICE_X27Y58.X       Tilo                  0.612   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X28Y57.G3      net (fanout=1)        0.301   N127
    SLICE_X28Y57.Y       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X28Y57.F3      net (fanout=3)        0.038   LTC_B/LTC_frame_count/N9
    SLICE_X28Y57.X       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X28Y55.G1      net (fanout=4)        0.455   LTC_B/LTC_frame_count/N111
    SLICE_X28Y55.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X28Y55.F3      net (fanout=1)        0.020   N366
    SLICE_X28Y55.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X29Y54.CE      net (fanout=2)        0.967   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X29Y54.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<1>
                                                       LTC_B/LTC_frame_count/hour_tens_1
    -------------------------------------------------  ---------------------------
    Total                                      7.987ns (4.909ns logic, 3.078ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" TO TIMEGRP
        "multi_cycle_LTC" TS_clk_148 / 15;
--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_4 (SLICE_X49Y65.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_4 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_4 to LTC_A/LTC_clockgenerator/ltc_bitcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.XQ      Tcko                  0.411   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_4
    SLICE_X49Y65.F4      net (fanout=5)        0.296   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
    SLICE_X49Y65.CLK     Tckf        (-Th)    -0.696   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<4>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_4
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (1.107ns logic, 0.296ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_5 (SLICE_X49Y65.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_4 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_4 to LTC_A/LTC_clockgenerator/ltc_bitcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.XQ      Tcko                  0.411   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_4
    SLICE_X49Y65.F4      net (fanout=5)        0.296   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
    SLICE_X49Y65.CLK     Tckf        (-Th)    -1.100   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<4>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_cy<4>
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<5>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (1.511ns logic, 0.296ns route)
                                                       (83.6% logic, 16.4% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_6 (SLICE_X49Y66.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_6 to LTC_A/LTC_clockgenerator/ltc_bitcount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.XQ      Tcko                  0.411   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_6
    SLICE_X49Y66.F4      net (fanout=8)        0.296   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
    SLICE_X49Y66.CLK     Tckf        (-Th)    -0.696   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<6>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_6
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (1.107ns logic, 0.296ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP 
"PLL_clock_gen_CLKFX_BUF"         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;

 1819 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.871ns.
--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_counter_20 (SLICE_X38Y10.BY), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_22 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.371ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_22 to OCXO_pll/phase_detect/phase_counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y11.XQ      Tcko                  0.515   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/phase_counter_22
    SLICE_X37Y1.G3       net (fanout=3)        1.424   OCXO_pll/phase_detect/phase_counter<22>
    SLICE_X37Y1.COUT     Topcyg                0.871   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.F1       net (fanout=4)        0.997   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.X        Tilo                  0.660   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X38Y10.BY      net (fanout=11)       1.477   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X38Y10.CLK     Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_20
    -------------------------------------------------  ---------------------------
    Total                                      7.371ns (3.473ns logic, 3.898ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_21 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.299ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_21 to OCXO_pll/phase_detect/phase_counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y10.YQ      Tcko                  0.567   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_21
    SLICE_X37Y1.F1       net (fanout=3)        1.160   OCXO_pll/phase_detect/phase_counter<21>
    SLICE_X37Y1.COUT     Topcyf                1.011   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<0>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<0>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.F1       net (fanout=4)        0.997   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.X        Tilo                  0.660   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X38Y10.BY      net (fanout=11)       1.477   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X38Y10.CLK     Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_20
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (3.665ns logic, 3.634ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_25 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.002 - 0.005)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_25 to OCXO_pll/phase_detect/phase_counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y17.XQ      Tcko                  0.515   OCXO_pll/phase_detect/phase_counter<25>
                                                       OCXO_pll/phase_detect/phase_counter_25
    SLICE_X37Y2.F4       net (fanout=3)        1.278   OCXO_pll/phase_detect/phase_counter<25>
    SLICE_X37Y2.COUT     Topcyf                1.011   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.F1       net (fanout=4)        0.997   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.X        Tilo                  0.660   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X38Y10.BY      net (fanout=11)       1.477   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X38Y10.CLK     Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_20
    -------------------------------------------------  ---------------------------
    Total                                      7.262ns (3.510ns logic, 3.752ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_counter_21 (SLICE_X38Y10.BY), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_22 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.371ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_22 to OCXO_pll/phase_detect/phase_counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y11.XQ      Tcko                  0.515   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/phase_counter_22
    SLICE_X37Y1.G3       net (fanout=3)        1.424   OCXO_pll/phase_detect/phase_counter<22>
    SLICE_X37Y1.COUT     Topcyg                0.871   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.F1       net (fanout=4)        0.997   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.X        Tilo                  0.660   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X38Y10.BY      net (fanout=11)       1.477   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X38Y10.CLK     Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_21
    -------------------------------------------------  ---------------------------
    Total                                      7.371ns (3.473ns logic, 3.898ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_21 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.299ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_21 to OCXO_pll/phase_detect/phase_counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y10.YQ      Tcko                  0.567   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_21
    SLICE_X37Y1.F1       net (fanout=3)        1.160   OCXO_pll/phase_detect/phase_counter<21>
    SLICE_X37Y1.COUT     Topcyf                1.011   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<0>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<0>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.F1       net (fanout=4)        0.997   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.X        Tilo                  0.660   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X38Y10.BY      net (fanout=11)       1.477   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X38Y10.CLK     Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_21
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (3.665ns logic, 3.634ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_25 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.002 - 0.005)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_25 to OCXO_pll/phase_detect/phase_counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y17.XQ      Tcko                  0.515   OCXO_pll/phase_detect/phase_counter<25>
                                                       OCXO_pll/phase_detect/phase_counter_25
    SLICE_X37Y2.F4       net (fanout=3)        1.278   OCXO_pll/phase_detect/phase_counter<25>
    SLICE_X37Y2.COUT     Topcyf                1.011   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.F1       net (fanout=4)        0.997   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.X        Tilo                  0.660   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X38Y10.BY      net (fanout=11)       1.477   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X38Y10.CLK     Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_21
    -------------------------------------------------  ---------------------------
    Total                                      7.262ns (3.510ns logic, 3.752ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_counter_22 (SLICE_X38Y11.BY), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_22 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.371ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_22 to OCXO_pll/phase_detect/phase_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y11.XQ      Tcko                  0.515   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/phase_counter_22
    SLICE_X37Y1.G3       net (fanout=3)        1.424   OCXO_pll/phase_detect/phase_counter<22>
    SLICE_X37Y1.COUT     Topcyg                0.871   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.F1       net (fanout=4)        0.997   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.X        Tilo                  0.660   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X38Y11.BY      net (fanout=11)       1.477   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X38Y11.CLK     Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/phase_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      7.371ns (3.473ns logic, 3.898ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_21 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.299ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_21 to OCXO_pll/phase_detect/phase_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y10.YQ      Tcko                  0.567   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/phase_counter_21
    SLICE_X37Y1.F1       net (fanout=3)        1.160   OCXO_pll/phase_detect/phase_counter<21>
    SLICE_X37Y1.COUT     Topcyf                1.011   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<0>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<0>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X37Y2.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.F1       net (fanout=4)        0.997   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.X        Tilo                  0.660   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X38Y11.BY      net (fanout=11)       1.477   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X38Y11.CLK     Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/phase_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (3.665ns logic, 3.634ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_25 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.002 - 0.005)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_25 to OCXO_pll/phase_detect/phase_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y17.XQ      Tcko                  0.515   OCXO_pll/phase_detect/phase_counter<25>
                                                       OCXO_pll/phase_detect/phase_counter_25
    SLICE_X37Y2.F4       net (fanout=3)        1.278   OCXO_pll/phase_detect/phase_counter<25>
    SLICE_X37Y2.COUT     Topcyf                1.011   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X37Y3.XB       Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.F1       net (fanout=4)        0.997   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X42Y4.X        Tilo                  0.660   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X38Y11.BY      net (fanout=11)       1.477   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X38Y11.CLK     Tsrck                 0.972   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/phase_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      7.262ns (3.510ns logic, 3.752ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP "PLL_clock_gen_CLKFX_BUF"
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_diff_26 (SLICE_X39Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OCXO_pll/phase_detect/phase_counter_25 (FF)
  Destination:          OCXO_pll/phase_detect/phase_diff_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.025 - 0.041)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OCXO_pll/phase_detect/phase_counter_25 to OCXO_pll/phase_detect/phase_diff_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y17.XQ      Tcko                  0.412   OCXO_pll/phase_detect/phase_counter<25>
                                                       OCXO_pll/phase_detect/phase_counter_25
    SLICE_X39Y18.BX      net (fanout=3)        0.353   OCXO_pll/phase_detect/phase_counter<25>
    SLICE_X39Y18.CLK     Tckdi       (-Th)    -0.080   OCXO_pll/phase_detect/phase_diff<26>
                                                       OCXO_pll/phase_detect/phase_diff_26
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.492ns logic, 0.353ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_diff_4 (SLICE_X36Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OCXO_pll/phase_detect/phase_counter_3 (FF)
  Destination:          OCXO_pll/phase_detect/phase_diff_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.018 - 0.014)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OCXO_pll/phase_detect/phase_counter_3 to OCXO_pll/phase_detect/phase_diff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.YQ       Tcko                  0.454   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/phase_counter_3
    SLICE_X36Y0.BX       net (fanout=3)        0.354   OCXO_pll/phase_detect/phase_counter<3>
    SLICE_X36Y0.CLK      Tckdi       (-Th)    -0.116   OCXO_pll/phase_detect/phase_diff<4>
                                                       OCXO_pll/phase_detect/phase_diff_4
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.570ns logic, 0.354ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_diff_3 (SLICE_X36Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OCXO_pll/phase_detect/phase_counter_2 (FF)
  Destination:          OCXO_pll/phase_detect/phase_diff_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.018 - 0.014)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OCXO_pll/phase_detect/phase_counter_2 to OCXO_pll/phase_detect/phase_diff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.412   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/phase_counter_2
    SLICE_X36Y0.BY       net (fanout=3)        0.392   OCXO_pll/phase_detect/phase_counter<2>
    SLICE_X36Y0.CLK      Tckdi       (-Th)    -0.132   OCXO_pll/phase_detect/phase_diff<4>
                                                       OCXO_pll/phase_detect/phase_diff_3
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.544ns logic, 0.392ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP "PLL_clock_gen_CLKFX_BUF"
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: OCXO_pll/phase_detect/phase_counter<0>/CLK
  Logical resource: OCXO_pll/phase_detect/phase_counter_0/CK
  Location pin: SLICE_X38Y0.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: OCXO_pll/phase_detect/phase_counter<0>/CLK
  Logical resource: OCXO_pll/phase_detect/phase_counter_0/CK
  Location pin: SLICE_X38Y0.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: OCXO_pll/phase_detect/phase_counter<0>/CLK
  Logical resource: OCXO_pll/phase_detect/phase_counter_1/CK
  Location pin: SLICE_X38Y0.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_10
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_10                      |    100.000ns|     20.000ns|     78.710ns|            0|            0|          324|       651762|
| TS_multi_cycle_100            | 100000.000ns|     14.026ns|          N/A|            0|            0|       649943|            0|
| TS_PLL_clock_gen_CLKFX_BUF    |     10.000ns|      7.871ns|          N/A|            0|            0|         1819|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_148
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_148                     |      6.711ns|      6.777ns|      0.650ns|            3|            0|        15051|         4714|
| TS_multi_cycle_148            |   1000.000ns|      6.319ns|          N/A|            0|            0|         3194|            0|
| TS_multi_cycle_LTC            |    100.671ns|      9.745ns|          N/A|            0|            0|         1520|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_10_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_10_i       |   14.026|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |    9.745|         |         |         |
clk_148_p      |    9.745|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |    9.745|         |         |         |
clk_148_p      |    9.745|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3  Score: 109  (Setup/Max: 109, Hold: 0)

Constraints cover 671851 paths, 0 nets, and 5422 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:  14.026ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 12 12:49:35 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 103 MB



