
####################################################################################
# Generated by Vivado 2020.2 built on 'Wed Nov 18 09:12:47 MST 2020' by 'xbuild'
# Command Used: write_xdc -no_fixed_only -force ./output/top_impl.xdc
####################################################################################


####################################################################################
# Constraints from file : 'clk_wiz_test_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'clk_wiz_test.xdc'
####################################################################################


# file: clk_wiz_test.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
# Connect to input port when clock capable pin is selected for input
current_instance clk_div_inst/inst
create_clock -period 10.000 [get_ports -scoped_to_current_instance clk_in1]
set_input_jitter [get_clocks -of_objects [get_ports -scoped_to_current_instance clk_in1]] 0.100


set_property PHASESHIFT_MODE WAVEFORM [get_cells -hierarchical *adv*]


####################################################################################
# Constraints from file : 'mig_7series_0.xdc'
####################################################################################

##################################################################################################
##
##  Xilinx, Inc. 2010            www.xilinx.com
##  Tue Nov  9 19:57:20 2021

##  Generated by MIG Version 4.2
##
##################################################################################################
##  File name :       mig_7series_0.xdc
##  Details :     Constraints file
##                    FPGA Family:       ARTIX7
##                    FPGA Part:         XC7A100T-CSG324
##                    Speedgrade:        -1
##                    Design Entry:      VERILOG
##                    Frequency:         333.32999999999998 MHz
##                    Time Period:       3000 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: DDR3_SDRAM->Components->MT41K128M16XX-15E
## Data Width: 16
## Time Period: 3000
## Data Mask: 1
##################################################################################################

current_instance -quiet
set_property IO_BUFFER_TYPE NONE [get_ports {ddr3_ck_n[0]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr3_ck_p[0]}]

#create_clock -period 6 [get_ports sys_clk_i]

#create_clock -period 5 [get_ports clk_ref_i]

############## NET - IOSTANDARD ##################


# PadFunction: IO_L5P_T0_34
set_property SLEW FAST [get_ports {ddr3_dq[0]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[0]}]
set_property PACKAGE_PIN K5 [get_ports {ddr3_dq[0]}]

# PadFunction: IO_L2N_T0_34
set_property SLEW FAST [get_ports {ddr3_dq[1]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[1]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[1]}]
set_property PACKAGE_PIN L3 [get_ports {ddr3_dq[1]}]

# PadFunction: IO_L2P_T0_34
set_property SLEW FAST [get_ports {ddr3_dq[2]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[2]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[2]}]
set_property PACKAGE_PIN K3 [get_ports {ddr3_dq[2]}]

# PadFunction: IO_L6P_T0_34
set_property SLEW FAST [get_ports {ddr3_dq[3]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[3]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[3]}]
set_property PACKAGE_PIN L6 [get_ports {ddr3_dq[3]}]

# PadFunction: IO_L4P_T0_34
set_property SLEW FAST [get_ports {ddr3_dq[4]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[4]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[4]}]
set_property PACKAGE_PIN M3 [get_ports {ddr3_dq[4]}]

# PadFunction: IO_L1N_T0_34
set_property SLEW FAST [get_ports {ddr3_dq[5]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[5]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[5]}]
set_property PACKAGE_PIN M1 [get_ports {ddr3_dq[5]}]

# PadFunction: IO_L5N_T0_34
set_property SLEW FAST [get_ports {ddr3_dq[6]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[6]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[6]}]
set_property PACKAGE_PIN L4 [get_ports {ddr3_dq[6]}]

# PadFunction: IO_L4N_T0_34
set_property SLEW FAST [get_ports {ddr3_dq[7]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[7]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[7]}]
set_property PACKAGE_PIN M2 [get_ports {ddr3_dq[7]}]

# PadFunction: IO_L10N_T1_34
set_property SLEW FAST [get_ports {ddr3_dq[8]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[8]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[8]}]
set_property PACKAGE_PIN V4 [get_ports {ddr3_dq[8]}]

# PadFunction: IO_L12P_T1_MRCC_34
set_property SLEW FAST [get_ports {ddr3_dq[9]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[9]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[9]}]
set_property PACKAGE_PIN T5 [get_ports {ddr3_dq[9]}]

# PadFunction: IO_L8P_T1_34
set_property SLEW FAST [get_ports {ddr3_dq[10]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[10]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[10]}]
set_property PACKAGE_PIN U4 [get_ports {ddr3_dq[10]}]

# PadFunction: IO_L10P_T1_34
set_property SLEW FAST [get_ports {ddr3_dq[11]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[11]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[11]}]
set_property PACKAGE_PIN V5 [get_ports {ddr3_dq[11]}]

# PadFunction: IO_L7N_T1_34
set_property SLEW FAST [get_ports {ddr3_dq[12]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[12]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[12]}]
set_property PACKAGE_PIN V1 [get_ports {ddr3_dq[12]}]

# PadFunction: IO_L11N_T1_SRCC_34
set_property SLEW FAST [get_ports {ddr3_dq[13]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[13]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[13]}]
set_property PACKAGE_PIN T3 [get_ports {ddr3_dq[13]}]

# PadFunction: IO_L8N_T1_34
set_property SLEW FAST [get_ports {ddr3_dq[14]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[14]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[14]}]
set_property PACKAGE_PIN U3 [get_ports {ddr3_dq[14]}]

# PadFunction: IO_L11P_T1_SRCC_34
set_property SLEW FAST [get_ports {ddr3_dq[15]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dq[15]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dq[15]}]
set_property PACKAGE_PIN R3 [get_ports {ddr3_dq[15]}]

# PadFunction: IO_L24N_T3_34
set_property SLEW FAST [get_ports {ddr3_addr[13]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[13]}]
set_property PACKAGE_PIN T8 [get_ports {ddr3_addr[13]}]

# PadFunction: IO_L23N_T3_34
set_property SLEW FAST [get_ports {ddr3_addr[12]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[12]}]
set_property PACKAGE_PIN T6 [get_ports {ddr3_addr[12]}]

# PadFunction: IO_L22N_T3_34
set_property SLEW FAST [get_ports {ddr3_addr[11]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[11]}]
set_property PACKAGE_PIN U6 [get_ports {ddr3_addr[11]}]

# PadFunction: IO_L19P_T3_34
set_property SLEW FAST [get_ports {ddr3_addr[10]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[10]}]
set_property PACKAGE_PIN R6 [get_ports {ddr3_addr[10]}]

# PadFunction: IO_L20P_T3_34
set_property SLEW FAST [get_ports {ddr3_addr[9]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[9]}]
set_property PACKAGE_PIN V7 [get_ports {ddr3_addr[9]}]

# PadFunction: IO_L24P_T3_34
set_property SLEW FAST [get_ports {ddr3_addr[8]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[8]}]
set_property PACKAGE_PIN R8 [get_ports {ddr3_addr[8]}]

# PadFunction: IO_L22P_T3_34
set_property SLEW FAST [get_ports {ddr3_addr[7]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[7]}]
set_property PACKAGE_PIN U7 [get_ports {ddr3_addr[7]}]

# PadFunction: IO_L20N_T3_34
set_property SLEW FAST [get_ports {ddr3_addr[6]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[6]}]
set_property PACKAGE_PIN V6 [get_ports {ddr3_addr[6]}]

# PadFunction: IO_L23P_T3_34
set_property SLEW FAST [get_ports {ddr3_addr[5]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[5]}]
set_property PACKAGE_PIN R7 [get_ports {ddr3_addr[5]}]

# PadFunction: IO_L18N_T2_34
set_property SLEW FAST [get_ports {ddr3_addr[4]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[4]}]
set_property PACKAGE_PIN N6 [get_ports {ddr3_addr[4]}]

# PadFunction: IO_L17N_T2_34
set_property SLEW FAST [get_ports {ddr3_addr[3]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[3]}]
set_property PACKAGE_PIN T1 [get_ports {ddr3_addr[3]}]

# PadFunction: IO_L16N_T2_34
set_property SLEW FAST [get_ports {ddr3_addr[2]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[2]}]
set_property PACKAGE_PIN N4 [get_ports {ddr3_addr[2]}]

# PadFunction: IO_L18P_T2_34
set_property SLEW FAST [get_ports {ddr3_addr[1]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[1]}]
set_property PACKAGE_PIN M6 [get_ports {ddr3_addr[1]}]

# PadFunction: IO_L15N_T2_DQS_34
set_property SLEW FAST [get_ports {ddr3_addr[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_addr[0]}]
set_property PACKAGE_PIN R2 [get_ports {ddr3_addr[0]}]

# PadFunction: IO_L15P_T2_DQS_34
set_property SLEW FAST [get_ports {ddr3_ba[2]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_ba[2]}]
set_property PACKAGE_PIN P2 [get_ports {ddr3_ba[2]}]

# PadFunction: IO_L14P_T2_SRCC_34
set_property SLEW FAST [get_ports {ddr3_ba[1]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_ba[1]}]
set_property PACKAGE_PIN P4 [get_ports {ddr3_ba[1]}]

# PadFunction: IO_L17P_T2_34
set_property SLEW FAST [get_ports {ddr3_ba[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_ba[0]}]
set_property PACKAGE_PIN R1 [get_ports {ddr3_ba[0]}]

# PadFunction: IO_L14N_T2_SRCC_34
set_property SLEW FAST [get_ports ddr3_ras_n]
set_property IOSTANDARD SSTL135 [get_ports ddr3_ras_n]
set_property PACKAGE_PIN P3 [get_ports ddr3_ras_n]

# PadFunction: IO_L16P_T2_34
set_property SLEW FAST [get_ports ddr3_cas_n]
set_property IOSTANDARD SSTL135 [get_ports ddr3_cas_n]
set_property PACKAGE_PIN M4 [get_ports ddr3_cas_n]

# PadFunction: IO_L13N_T2_MRCC_34
set_property SLEW FAST [get_ports ddr3_we_n]
set_property IOSTANDARD SSTL135 [get_ports ddr3_we_n]
set_property PACKAGE_PIN P5 [get_ports ddr3_we_n]

# PadFunction: IO_0_34
set_property SLEW FAST [get_ports ddr3_reset_n]
set_property IOSTANDARD SSTL135 [get_ports ddr3_reset_n]
set_property PACKAGE_PIN K6 [get_ports ddr3_reset_n]

# PadFunction: IO_L13P_T2_MRCC_34
set_property SLEW FAST [get_ports {ddr3_cke[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_cke[0]}]
set_property PACKAGE_PIN N5 [get_ports {ddr3_cke[0]}]

# PadFunction: IO_L19N_T3_VREF_34
set_property SLEW FAST [get_ports {ddr3_odt[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_odt[0]}]
set_property PACKAGE_PIN R5 [get_ports {ddr3_odt[0]}]

# PadFunction: IO_25_34
set_property SLEW FAST [get_ports {ddr3_cs_n[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_cs_n[0]}]
set_property PACKAGE_PIN U8 [get_ports {ddr3_cs_n[0]}]

# PadFunction: IO_L1P_T0_34
set_property SLEW FAST [get_ports {ddr3_dm[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dm[0]}]
set_property PACKAGE_PIN L1 [get_ports {ddr3_dm[0]}]

# PadFunction: IO_L7P_T1_34
set_property SLEW FAST [get_ports {ddr3_dm[1]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_dm[1]}]
set_property PACKAGE_PIN U1 [get_ports {ddr3_dm[1]}]

# PadFunction: IO_L3P_T0_DQS_34
set_property SLEW FAST [get_ports {ddr3_dqs_p[0]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_dqs_p[0]}]

# PadFunction: IO_L3N_T0_DQS_34
set_property SLEW FAST [get_ports {ddr3_dqs_n[0]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_dqs_n[0]}]
set_property PACKAGE_PIN N2 [get_ports {ddr3_dqs_p[0]}]
set_property PACKAGE_PIN N1 [get_ports {ddr3_dqs_n[0]}]

# PadFunction: IO_L9P_T1_DQS_34
set_property SLEW FAST [get_ports {ddr3_dqs_p[1]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_dqs_p[1]}]

# PadFunction: IO_L9N_T1_DQS_34
set_property SLEW FAST [get_ports {ddr3_dqs_n[1]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_dqs_n[1]}]
set_property PACKAGE_PIN U2 [get_ports {ddr3_dqs_p[1]}]
set_property PACKAGE_PIN V2 [get_ports {ddr3_dqs_n[1]}]

# PadFunction: IO_L21P_T3_DQS_34
set_property SLEW FAST [get_ports {ddr3_ck_p[0]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_ck_p[0]}]

# PadFunction: IO_L21N_T3_DQS_34
set_property SLEW FAST [get_ports {ddr3_ck_n[0]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_ck_n[0]}]
set_property PACKAGE_PIN U9 [get_ports {ddr3_ck_p[0]}]
set_property PACKAGE_PIN V9 [get_ports {ddr3_ck_n[0]}]


set_property INTERNAL_VREF 0.675 [get_iobanks 34]


current_instance ddr3_mig
set_property LOC PHASER_OUT_PHY_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]


## set_property LOC PHASER_IN_PHY_X1Y5 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y4 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]





set_property LOC OUT_FIFO_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X1Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]


set_property LOC IN_FIFO_X1Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]


set_property LOC PHY_CONTROL_X1Y1 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]


set_property LOC PHASER_REF_X1Y1 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]


set_property LOC OLOGIC_X1Y93 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y81 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]



set_property LOC PLLE2_ADV_X1Y1 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/plle2_i}]
set_property LOC MMCME2_ADV_X1Y1 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/gen_mmcm.mmcm_i}]



set_multicycle_path -setup -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] 6

set_multicycle_path -hold -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] 5

set_false_path -through [get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]]

set_multicycle_path -setup -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 2
set_multicycle_path -hold -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 1

#set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/* && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] 20
set_max_delay -to [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}] 20.000
set_max_delay -datapath_only -from [get_cells -hier *rstdiv0_sync_r1_reg*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] 5.000
#set_false_path -through [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]
set_false_path -through [get_nets -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst_i}]

set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *ddr3_infrastructure/rstdiv0_sync_r1_reg*}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1*}] 20.000



####################################################################################
# Constraints from file : 'Arty-A7-100-Master.xdc'
####################################################################################

## This file is a general .xdc for the Arty A7-100 Rev. D
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

## Clock signal
current_instance -quiet
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]

## Switches
# set_property -dict { PACKAGE_PIN A8    IOSTANDARD LVCMOS33 } [get_ports { sw[0] }]; #IO_L12N_T1_MRCC_16 Sch=sw[0]
# set_property -dict { PACKAGE_PIN C11   IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]; #IO_L13P_T2_MRCC_16 Sch=sw[1]
# set_property -dict { PACKAGE_PIN C10   IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L13N_T2_MRCC_16 Sch=sw[2]
# set_property -dict { PACKAGE_PIN A10   IOSTANDARD LVCMOS33 } [get_ports { sw[3] }]; #IO_L14P_T2_SRCC_16 Sch=sw[3]

## RGB LEDs
#set_property -dict { PACKAGE_PIN E1    IOSTANDARD LVCMOS33 } [get_ports { led0_b }]; #IO_L18N_T2_35 Sch=led0_b
#set_property -dict { PACKAGE_PIN F6    IOSTANDARD LVCMOS33 } [get_ports { led0_g }]; #IO_L19N_T3_VREF_35 Sch=led0_g
#set_property -dict { PACKAGE_PIN G6    IOSTANDARD LVCMOS33 } [get_ports { led0_r }]; #IO_L19P_T3_35 Sch=led0_r
#set_property -dict { PACKAGE_PIN G4    IOSTANDARD LVCMOS33 } [get_ports { led1_b }]; #IO_L20P_T3_35 Sch=led1_b
#set_property -dict { PACKAGE_PIN J4    IOSTANDARD LVCMOS33 } [get_ports { led1_g }]; #IO_L21P_T3_DQS_35 Sch=led1_g
#set_property -dict { PACKAGE_PIN G3    IOSTANDARD LVCMOS33 } [get_ports { led1_r }]; #IO_L20N_T3_35 Sch=led1_r
#set_property -dict { PACKAGE_PIN H4    IOSTANDARD LVCMOS33 } [get_ports { led2_b }]; #IO_L21N_T3_DQS_35 Sch=led2_b
#set_property -dict { PACKAGE_PIN J2    IOSTANDARD LVCMOS33 } [get_ports { led2_g }]; #IO_L22N_T3_35 Sch=led2_g
#set_property -dict { PACKAGE_PIN J3    IOSTANDARD LVCMOS33 } [get_ports { led2_r }]; #IO_L22P_T3_35 Sch=led2_r
#set_property -dict { PACKAGE_PIN K2    IOSTANDARD LVCMOS33 } [get_ports { led3_b }]; #IO_L23P_T3_35 Sch=led3_b
#set_property -dict { PACKAGE_PIN H6    IOSTANDARD LVCMOS33 } [get_ports { led3_g }]; #IO_L24P_T3_35 Sch=led3_g
#set_property -dict { PACKAGE_PIN K1    IOSTANDARD LVCMOS33 } [get_ports { led3_r }]; #IO_L23N_T3_35 Sch=led3_r

## LEDs
set_property -dict {PACKAGE_PIN H5 IOSTANDARD LVCMOS33} [get_ports {led[0]}]
set_property -dict {PACKAGE_PIN J5 IOSTANDARD LVCMOS33} [get_ports {led[1]}]
set_property -dict {PACKAGE_PIN T9 IOSTANDARD LVCMOS33} [get_ports {led[2]}]
set_property -dict {PACKAGE_PIN T10 IOSTANDARD LVCMOS33} [get_ports {led[3]}]

# ## Buttons
# set_property -dict { PACKAGE_PIN D9    IOSTANDARD LVCMOS33 } [get_ports { btn[0] }]; #IO_L6N_T0_VREF_16 Sch=btn[0]
# set_property -dict { PACKAGE_PIN C9    IOSTANDARD LVCMOS33 } [get_ports { btn[1] }]; #IO_L11P_T1_SRCC_16 Sch=btn[1]
# set_property -dict { PACKAGE_PIN B9    IOSTANDARD LVCMOS33 } [get_ports { btn[2] }]; #IO_L11N_T1_SRCC_16 Sch=btn[2]
# set_property -dict { PACKAGE_PIN B8    IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L12P_T1_MRCC_16 Sch=btn[3]

# ## Pmod Header JA
# set_property -dict { PACKAGE_PIN G13   IOSTANDARD LVCMOS33 } [get_ports { ja[0] }]; #IO_0_15 Sch=ja[1]
# set_property -dict { PACKAGE_PIN B11   IOSTANDARD LVCMOS33 } [get_ports { ja[1] }]; #IO_L4P_T0_15 Sch=ja[2]
# set_property -dict { PACKAGE_PIN A11   IOSTANDARD LVCMOS33 } [get_ports { ja[2] }]; #IO_L4N_T0_15 Sch=ja[3]
# set_property -dict { PACKAGE_PIN D12   IOSTANDARD LVCMOS33 } [get_ports { ja[3] }]; #IO_L6P_T0_15 Sch=ja[4]
#set_property -dict { PACKAGE_PIN D13   IOSTANDARD LVCMOS33 } [get_ports { ja[4] }]; #IO_L6N_T0_VREF_15 Sch=ja[7]
#set_property -dict { PACKAGE_PIN B18   IOSTANDARD LVCMOS33 } [get_ports { ja[5] }]; #IO_L10P_T1_AD11P_15 Sch=ja[8]
#set_property -dict { PACKAGE_PIN A18   IOSTANDARD LVCMOS33 } [get_ports { ja[6] }]; #IO_L10N_T1_AD11N_15 Sch=ja[9]
#set_property -dict { PACKAGE_PIN K16   IOSTANDARD LVCMOS33 } [get_ports { ja[7] }]; #IO_25_15 Sch=ja[10]

## Pmod Header JB
# set_property -dict { PACKAGE_PIN E15   IOSTANDARD LVCMOS33 } [get_ports { jb[0] }]; #IO_L11P_T1_SRCC_15 Sch=jb_p[1]
# set_property -dict { PACKAGE_PIN E16   IOSTANDARD LVCMOS33 } [get_ports { jb[1] }]; #IO_L11N_T1_SRCC_15 Sch=jb_n[1]
# set_property -dict { PACKAGE_PIN D15   IOSTANDARD LVCMOS33 } [get_ports { jb[2] }]; #IO_L12P_T1_MRCC_15 Sch=jb_p[2]
# set_property -dict { PACKAGE_PIN C15   IOSTANDARD LVCMOS33 } [get_ports { sseg_cs_out }]; #IO_L12N_T1_MRCC_15 Sch=jb_n[2]
#set_property -dict { PACKAGE_PIN J17   IOSTANDARD LVCMOS33 } [get_ports { jb[4] }]; #IO_L23P_T3_FOE_B_15 Sch=jb_p[3]
#t_property -dict { PACKAGE_PIN J18   IOSTANDARD LVCMOS33 } [get_ports { jb[5] }]; #IO_L23N_T3_FWE_B_15 Sch=jb_n[3]
#set_property -dict { PACKAGE_PIN K15   IOSTANDARD LVCMOS33 } [get_ports { jb[6] }]; #IO_L24P_T3_RS1_15 Sch=jb_p[4]
#set_property -dict { PACKAGE_PIN J15   IOSTANDARD LVCMOS33 } [get_ports { jb[7] }]; #IO_L24N_T3_RS0_15 Sch=jb_n[4]

## Pmod Header JC
# set_property -dict { PACKAGE_PIN U12   IOSTANDARD LVCMOS33 } [get_ports { vga_red[0] }]; #IO_L20P_T3_A08_D24_14 Sch=jc_p[1]
# set_property -dict { PACKAGE_PIN V12   IOSTANDARD LVCMOS33 } [get_ports { vga_red[1] }]; #IO_L20N_T3_A07_D23_14 Sch=jc_n[1]
# set_property -dict { PACKAGE_PIN V10   IOSTANDARD LVCMOS33 } [get_ports { vga_red[2] }]; #IO_L21P_T3_DQS_14 Sch=jc_p[2]
# set_property -dict { PACKAGE_PIN V11   IOSTANDARD LVCMOS33 } [get_ports { vga_red[3] }]; #IO_L21N_T3_DQS_A06_D22_14 Sch=jc_n[2]
# set_property -dict { PACKAGE_PIN U14   IOSTANDARD LVCMOS33 } [get_ports { vga_blue[0] }]; #IO_L22P_T3_A05_D21_14 Sch=jc_p[3]
# set_property -dict { PACKAGE_PIN V14   IOSTANDARD LVCMOS33 } [get_ports { vga_blue[1] }]; #IO_L22N_T3_A04_D20_14 Sch=jc_n[3]
# set_property -dict { PACKAGE_PIN T13   IOSTANDARD LVCMOS33 } [get_ports { vga_blue[2] }]; #IO_L23P_T3_A03_D19_14 Sch=jc_p[4]
# set_property -dict { PACKAGE_PIN U13   IOSTANDARD LVCMOS33 } [get_ports { vga_blue[3] }]; #IO_L23N_T3_A02_D18_14 Sch=jc_n[4]

# ## Pmod Header JD
# set_property -dict { PACKAGE_PIN D4    IOSTANDARD LVCMOS33 } [get_ports { vga_green[0] }]; #IO_L11N_T1_SRCC_35 Sch=jd[1]
# set_property -dict { PACKAGE_PIN D3    IOSTANDARD LVCMOS33 } [get_ports { vga_green[1] }]; #IO_L12N_T1_MRCC_35 Sch=jd[2]
# set_property -dict { PACKAGE_PIN F4    IOSTANDARD LVCMOS33 } [get_ports { vga_green[2] }]; #IO_L13P_T2_MRCC_35 Sch=jd[3]
# set_property -dict { PACKAGE_PIN F3    IOSTANDARD LVCMOS33 } [get_ports { vga_green[3] }]; #IO_L13N_T2_MRCC_35 Sch=jd[4]
# set_property -dict { PACKAGE_PIN E2    IOSTANDARD LVCMOS33 } [get_ports { vga_hsync_o }]; #IO_L14P_T2_SRCC_35 Sch=jd[7]
# set_property -dict { PACKAGE_PIN D2    IOSTANDARD LVCMOS33 } [get_ports { vga_vsync_o }]; #IO_L14N_T2_SRCC_35 Sch=jd[8]
#set_property -dict { PACKAGE_PIN H2    IOSTANDARD LVCMOS33 } [get_ports { jd[6] }]; #IO_L15P_T2_DQS_35 Sch=jd[9]
#set_property -dict { PACKAGE_PIN G2    IOSTANDARD LVCMOS33 } [get_ports { jd[7] }]; #IO_L15N_T2_DQS_35 Sch=jd[10]

## USB-UART Interface
# set_property -dict { PACKAGE_PIN D10   IOSTANDARD LVCMOS33 } [get_ports { uart_rxd_out }]; #IO_L19N_T3_VREF_16 Sch=uart_rxd_out
# set_property -dict { PACKAGE_PIN A9    IOSTANDARD LVCMOS33 } [get_ports { uart_txd_in }]; #IO_L14N_T2_SRCC_16 Sch=uart_txd_in

## ChipKit Outer Digital Header
#set_property -dict { PACKAGE_PIN V15   IOSTANDARD LVCMOS33 } [get_ports { ck_io0  }]; #IO_L16P_T2_CSI_B_14 Sch=ck_io[0]
#set_property -dict { PACKAGE_PIN U16   IOSTANDARD LVCMOS33 } [get_ports { ck_io1  }]; #IO_L18P_T2_A12_D28_14 Sch=ck_io[1]
#set_property -dict { PACKAGE_PIN P14   IOSTANDARD LVCMOS33 } [get_ports { ck_io2  }]; #IO_L8N_T1_D12_14 Sch=ck_io[2]
#set_property -dict { PACKAGE_PIN T11   IOSTANDARD LVCMOS33 } [get_ports { ck_io3  }]; #IO_L19P_T3_A10_D26_14 Sch=ck_io[3]
#set_property -dict { PACKAGE_PIN R12   IOSTANDARD LVCMOS33 } [get_ports { ck_io4  }]; #IO_L5P_T0_D06_14 Sch=ck_io[4]
#set_property -dict { PACKAGE_PIN T14   IOSTANDARD LVCMOS33 } [get_ports { ck_io5  }]; #IO_L14P_T2_SRCC_14 Sch=ck_io[5]
#set_property -dict { PACKAGE_PIN T15   IOSTANDARD LVCMOS33 } [get_ports { ck_io6  }]; #IO_L14N_T2_SRCC_14 Sch=ck_io[6]
#set_property -dict { PACKAGE_PIN T16   IOSTANDARD LVCMOS33 } [get_ports { ck_io7  }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=ck_io[7]
#set_property -dict { PACKAGE_PIN N15   IOSTANDARD LVCMOS33 } [get_ports { ck_io8  }]; #IO_L11P_T1_SRCC_14 Sch=ck_io[8]
#set_property -dict { PACKAGE_PIN M16   IOSTANDARD LVCMOS33 } [get_ports { ck_io9  }]; #IO_L10P_T1_D14_14 Sch=ck_io[9]
#set_property -dict { PACKAGE_PIN V17   IOSTANDARD LVCMOS33 } [get_ports { ck_io10 }]; #IO_L18N_T2_A11_D27_14 Sch=ck_io[10]
#set_property -dict { PACKAGE_PIN U18   IOSTANDARD LVCMOS33 } [get_ports { ck_io11 }]; #IO_L17N_T2_A13_D29_14 Sch=ck_io[11]
#set_property -dict { PACKAGE_PIN R17   IOSTANDARD LVCMOS33 } [get_ports { ck_io12 }]; #IO_L12N_T1_MRCC_14 Sch=ck_io[12]
#set_property -dict { PACKAGE_PIN P17   IOSTANDARD LVCMOS33 } [get_ports { ck_io13 }]; #IO_L12P_T1_MRCC_14 Sch=ck_io[13]

## ChipKit Inner Digital Header
#set_property -dict { PACKAGE_PIN U11   IOSTANDARD LVCMOS33 } [get_ports { ck_io26 }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=ck_io[26]
#set_property -dict { PACKAGE_PIN V16   IOSTANDARD LVCMOS33 } [get_ports { ck_io27 }]; #IO_L16N_T2_A15_D31_14 Sch=ck_io[27]
#set_property -dict { PACKAGE_PIN M13   IOSTANDARD LVCMOS33 } [get_ports { ck_io28 }]; #IO_L6N_T0_D08_VREF_14 Sch=ck_io[28]
#set_property -dict { PACKAGE_PIN R10   IOSTANDARD LVCMOS33 } [get_ports { ck_io29 }]; #IO_25_14 Sch=ck_io[29]
#set_property -dict { PACKAGE_PIN R11   IOSTANDARD LVCMOS33 } [get_ports { ck_io30 }]; #IO_0_14 Sch=ck_io[30]
#set_property -dict { PACKAGE_PIN R13   IOSTANDARD LVCMOS33 } [get_ports { ck_io31 }]; #IO_L5N_T0_D07_14 Sch=ck_io[31]
#set_property -dict { PACKAGE_PIN R15   IOSTANDARD LVCMOS33 } [get_ports { ck_io32 }]; #IO_L13N_T2_MRCC_14 Sch=ck_io[32]
#set_property -dict { PACKAGE_PIN P15   IOSTANDARD LVCMOS33 } [get_ports { ck_io33 }]; #IO_L13P_T2_MRCC_14 Sch=ck_io[33]
#set_property -dict { PACKAGE_PIN R16   IOSTANDARD LVCMOS33 } [get_ports { ck_io34 }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=ck_io[34]
#set_property -dict { PACKAGE_PIN N16   IOSTANDARD LVCMOS33 } [get_ports { ck_io35 }]; #IO_L11N_T1_SRCC_14 Sch=ck_io[35]
#set_property -dict { PACKAGE_PIN N14   IOSTANDARD LVCMOS33 } [get_ports { ck_io36 }]; #IO_L8P_T1_D11_14 Sch=ck_io[36]
#set_property -dict { PACKAGE_PIN U17   IOSTANDARD LVCMOS33 } [get_ports { ck_io37 }]; #IO_L17P_T2_A14_D30_14 Sch=ck_io[37]
#set_property -dict { PACKAGE_PIN T18   IOSTANDARD LVCMOS33 } [get_ports { ck_io38 }]; #IO_L7N_T1_D10_14 Sch=ck_io[38]
#set_property -dict { PACKAGE_PIN R18   IOSTANDARD LVCMOS33 } [get_ports { ck_io39 }]; #IO_L7P_T1_D09_14 Sch=ck_io[39]
#set_property -dict { PACKAGE_PIN P18   IOSTANDARD LVCMOS33 } [get_ports { ck_io40 }]; #IO_L9N_T1_DQS_D13_14 Sch=ck_io[40]
#set_property -dict { PACKAGE_PIN N17   IOSTANDARD LVCMOS33 } [get_ports { ck_io41 }]; #IO_L9P_T1_DQS_14 Sch=ck_io[41]

## ChipKit Outer Analog Header - as Single-Ended Analog Inputs
## NOTE: These ports can be used as single-ended analog inputs with voltages from 0-3.3V (ChipKit analog pins A0-A5) or as digital I/O.
## WARNING: Do not use both sets of constraints at the same time!
## NOTE: The following constraints should be used with the XADC IP core when using these ports as analog inputs.
#set_property -dict { PACKAGE_PIN C5    IOSTANDARD LVCMOS33 } [get_ports { vaux4_n  }]; #IO_L1N_T0_AD4N_35 	   Sch=ck_an_n[0] ChipKit pin=A0
#set_property -dict { PACKAGE_PIN C6    IOSTANDARD LVCMOS33 } [get_ports { vaux4_p  }]; #IO_L1P_T0_AD4P_35 	   Sch=ck_an_p[0] ChipKit pin=A0
#set_property -dict { PACKAGE_PIN A5    IOSTANDARD LVCMOS33 } [get_ports { vaux5_n  }]; #IO_L3N_T0_DQS_AD5N_35 Sch=ck_an_n[1] ChipKit pin=A1
#set_property -dict { PACKAGE_PIN A6    IOSTANDARD LVCMOS33 } [get_ports { vaux5_p  }]; #IO_L3P_T0_DQS_AD5P_35 Sch=ck_an_p[1] ChipKit pin=A1
#set_property -dict { PACKAGE_PIN B4    IOSTANDARD LVCMOS33 } [get_ports { vaux6_n  }]; #IO_L7N_T1_AD6N_35 	   Sch=ck_an_n[2] ChipKit pin=A2
#set_property -dict { PACKAGE_PIN C4    IOSTANDARD LVCMOS33 } [get_ports { vaux6_p  }]; #IO_L7P_T1_AD6P_35 	   Sch=ck_an_p[2] ChipKit pin=A2
#set_property -dict { PACKAGE_PIN A1    IOSTANDARD LVCMOS33 } [get_ports { vaux7_n  }]; #IO_L9N_T1_DQS_AD7N_35 Sch=ck_an_n[3] ChipKit pin=A3
#set_property -dict { PACKAGE_PIN B1    IOSTANDARD LVCMOS33 } [get_ports { vaux7_p  }]; #IO_L9P_T1_DQS_AD7P_35 Sch=ck_an_p[3] ChipKit pin=A3
#set_property -dict { PACKAGE_PIN B2    IOSTANDARD LVCMOS33 } [get_ports { vaux15_n }]; #IO_L10N_T1_AD15N_35   Sch=ck_an_n[4] ChipKit pin=A4
#set_property -dict { PACKAGE_PIN B3    IOSTANDARD LVCMOS33 } [get_ports { vaux15_p }]; #IO_L10P_T1_AD15P_35   Sch=ck_an_p[4] ChipKit pin=A4
#set_property -dict { PACKAGE_PIN C14   IOSTANDARD LVCMOS33 } [get_ports { vaux0_n  }]; #IO_L1N_T0_AD0N_15 	   Sch=ck_an_n[5] ChipKit pin=A5
#set_property -dict { PACKAGE_PIN D14   IOSTANDARD LVCMOS33 } [get_ports { vaux0_p  }]; #IO_L1P_T0_AD0P_15 	   Sch=ck_an_p[5] ChipKit pin=A5
## ChipKit Outer Analog Header - as Digital I/O
## NOTE: The following constraints should be used when using these ports as digital I/O.
set_property -dict {PACKAGE_PIN F5 IOSTANDARD LVCMOS33} [get_ports {sseg[0]}]
set_property -dict {PACKAGE_PIN D8 IOSTANDARD LVCMOS33} [get_ports {sseg[1]}]
set_property -dict {PACKAGE_PIN C7 IOSTANDARD LVCMOS33} [get_ports {sseg[2]}]
set_property -dict {PACKAGE_PIN E7 IOSTANDARD LVCMOS33} [get_ports {sseg[3]}]
set_property -dict {PACKAGE_PIN D7 IOSTANDARD LVCMOS33} [get_ports {sseg[4]}]
set_property -dict {PACKAGE_PIN D5 IOSTANDARD LVCMOS33} [get_ports {sseg[5]}]

## ChipKit Inner Analog Header - as Differential Analog Inputs
## NOTE: These ports can be used as differential analog inputs with voltages from 0-1.0V (ChipKit analog pins A6-A11) or as digital I/O.
## WARNING: Do not use both sets of constraints at the same time!
## NOTE: The following constraints should be used with the XADC core when using these ports as analog inputs.
#set_property -dict { PACKAGE_PIN B7    IOSTANDARD LVCMOS33 } [get_ports { vaux12_p }]; #IO_L2P_T0_AD12P_35 Sch=ad_p[12] ChipKit pin=A6
#set_property -dict { PACKAGE_PIN B6    IOSTANDARD LVCMOS33 } [get_ports { vaux12_n }]; #IO_L2N_T0_AD12N_35 Sch=ad_n[12] ChipKit pin=A7
#set_property -dict { PACKAGE_PIN E6    IOSTANDARD LVCMOS33 } [get_ports { vaux13_p }]; #IO_L5P_T0_AD13P_35 Sch=ad_p[13] ChipKit pin=A8
#set_property -dict { PACKAGE_PIN E5    IOSTANDARD LVCMOS33 } [get_ports { vaux13_n }]; #IO_L5N_T0_AD13N_35 Sch=ad_n[13] ChipKit pin=A9
#set_property -dict { PACKAGE_PIN A4    IOSTANDARD LVCMOS33 } [get_ports { vaux14_p }]; #IO_L8P_T1_AD14P_35 Sch=ad_p[14] ChipKit pin=A10
#set_property -dict { PACKAGE_PIN A3    IOSTANDARD LVCMOS33 } [get_ports { vaux14_n }]; #IO_L8N_T1_AD14N_35 Sch=ad_n[14] ChipKit pin=A11
## ChipKit Inner Analog Header - as Digital I/O
## NOTE: The following constraints should be used when using the inner analog header ports as digital I/O.
set_property -dict {PACKAGE_PIN B7 IOSTANDARD LVCMOS33} [get_ports sseg_cs_out]
set_property -dict {PACKAGE_PIN B6 IOSTANDARD LVCMOS33} [get_ports {sseg[6]}]
#set_property -dict { PACKAGE_PIN E6    IOSTANDARD LVCMOS33 } [get_ports { ck_a8  }]; #IO_L5P_T0_AD13P_35 Sch=ad_p[13]
#set_property -dict { PACKAGE_PIN E5    IOSTANDARD LVCMOS33 } [get_ports { ck_a9  }]; #IO_L5N_T0_AD13N_35 Sch=ad_n[13]
set_property -dict {PACKAGE_PIN A4 IOSTANDARD LVCMOS33} [get_ports ck_a10_power]
set_property -dict {PACKAGE_PIN A3 IOSTANDARD LVCMOS33} [get_ports ck_a11_power]

## ChipKit SPI
#set_property -dict { PACKAGE_PIN G1    IOSTANDARD LVCMOS33 } [get_ports { ck_miso }]; #IO_L17N_T2_35 Sch=ck_miso
#set_property -dict { PACKAGE_PIN H1    IOSTANDARD LVCMOS33 } [get_ports { ck_mosi }]; #IO_L17P_T2_35 Sch=ck_mosi
#set_property -dict { PACKAGE_PIN F1    IOSTANDARD LVCMOS33 } [get_ports { ck_sck }]; #IO_L18P_T2_35 Sch=ck_sck
#set_property -dict { PACKAGE_PIN C1    IOSTANDARD LVCMOS33 } [get_ports { ck_ss }]; #IO_L16N_T2_35 Sch=ck_ss

## ChipKit I2C
#set_property -dict { PACKAGE_PIN L18   IOSTANDARD LVCMOS33 } [get_ports { ck_scl }]; #IO_L4P_T0_D04_14 Sch=ck_scl
#set_property -dict { PACKAGE_PIN M18   IOSTANDARD LVCMOS33 } [get_ports { ck_sda }]; #IO_L4N_T0_D05_14 Sch=ck_sda
#set_property -dict { PACKAGE_PIN A14   IOSTANDARD LVCMOS33 } [get_ports { scl_pup }]; #IO_L9N_T1_DQS_AD3N_15 Sch=scl_pup
#set_property -dict { PACKAGE_PIN A13   IOSTANDARD LVCMOS33 } [get_ports { sda_pup }]; #IO_L9P_T1_DQS_AD3P_15 Sch=sda_pup

## Misc. ChipKit Ports
#set_property -dict { PACKAGE_PIN M17   IOSTANDARD LVCMOS33 } [get_ports { ck_ioa }]; #IO_L10N_T1_D15_14 Sch=ck_ioa
#set_property -dict { PACKAGE_PIN C2    IOSTANDARD LVCMOS33 } [get_ports { ck_rst }]; #IO_L16P_T2_35 Sch=ck_rst

## SMSC Ethernet PHY
#set_property -dict { PACKAGE_PIN D17   IOSTANDARD LVCMOS33 } [get_ports { eth_col }]; #IO_L16N_T2_A27_15 Sch=eth_col
#set_property -dict { PACKAGE_PIN G14   IOSTANDARD LVCMOS33 } [get_ports { eth_crs }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=eth_crs
#set_property -dict { PACKAGE_PIN F16   IOSTANDARD LVCMOS33 } [get_ports { eth_mdc }]; #IO_L14N_T2_SRCC_15 Sch=eth_mdc
#set_property -dict { PACKAGE_PIN K13   IOSTANDARD LVCMOS33 } [get_ports { eth_mdio }]; #IO_L17P_T2_A26_15 Sch=eth_mdio
#set_property -dict { PACKAGE_PIN G18   IOSTANDARD LVCMOS33 } [get_ports { eth_ref_clk }]; #IO_L22P_T3_A17_15 Sch=eth_ref_clk
#set_property -dict { PACKAGE_PIN C16   IOSTANDARD LVCMOS33 } [get_ports { eth_rstn }]; #IO_L20P_T3_A20_15 Sch=eth_rstn
#set_property -dict { PACKAGE_PIN F15   IOSTANDARD LVCMOS33 } [get_ports { eth_rx_clk }]; #IO_L14P_T2_SRCC_15 Sch=eth_rx_clk
#set_property -dict { PACKAGE_PIN G16   IOSTANDARD LVCMOS33 } [get_ports { eth_rx_dv }]; #IO_L13N_T2_MRCC_15 Sch=eth_rx_dv
#set_property -dict { PACKAGE_PIN D18   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[0] }]; #IO_L21N_T3_DQS_A18_15 Sch=eth_rxd[0]
#set_property -dict { PACKAGE_PIN E17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[1] }]; #IO_L16P_T2_A28_15 Sch=eth_rxd[1]
#set_property -dict { PACKAGE_PIN E18   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[2] }]; #IO_L21P_T3_DQS_15 Sch=eth_rxd[2]
#set_property -dict { PACKAGE_PIN G17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[3] }]; #IO_L18N_T2_A23_15 Sch=eth_rxd[3]
#set_property -dict { PACKAGE_PIN C17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxerr }]; #IO_L20N_T3_A19_15 Sch=eth_rxerr
#set_property -dict { PACKAGE_PIN H16   IOSTANDARD LVCMOS33 } [get_ports { eth_tx_clk }]; #IO_L13P_T2_MRCC_15 Sch=eth_tx_clk
#set_property -dict { PACKAGE_PIN H15   IOSTANDARD LVCMOS33 } [get_ports { eth_tx_en }]; #IO_L19N_T3_A21_VREF_15 Sch=eth_tx_en
#set_property -dict { PACKAGE_PIN H14   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[0] }]; #IO_L15P_T2_DQS_15 Sch=eth_txd[0]
#set_property -dict { PACKAGE_PIN J14   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[1] }]; #IO_L19P_T3_A22_15 Sch=eth_txd[1]
#set_property -dict { PACKAGE_PIN J13   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[2] }]; #IO_L17N_T2_A25_15 Sch=eth_txd[2]
#set_property -dict { PACKAGE_PIN H17   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[3] }]; #IO_L18P_T2_A24_15 Sch=eth_txd[3]

## Quad SPI Flash
#set_property -dict { PACKAGE_PIN L13   IOSTANDARD LVCMOS33 } [get_ports { qspi_cs }]; #IO_L6P_T0_FCS_B_14 Sch=qspi_cs
#set_property -dict { PACKAGE_PIN K17   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[0] }]; #IO_L1P_T0_D00_MOSI_14 Sch=qspi_dq[0]
#set_property -dict { PACKAGE_PIN K18   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[1] }]; #IO_L1N_T0_D01_DIN_14 Sch=qspi_dq[1]
#set_property -dict { PACKAGE_PIN L14   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[2] }]; #IO_L2P_T0_D02_14 Sch=qspi_dq[2]
#set_property -dict { PACKAGE_PIN M14   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[3] }]; #IO_L2N_T0_D03_14 Sch=qspi_dq[3]

## Power Measurements
#set_property -dict { PACKAGE_PIN B17   IOSTANDARD LVCMOS33     } [get_ports { vsnsvu_n }]; #IO_L7N_T1_AD2N_15 Sch=ad_n[2]
#set_property -dict { PACKAGE_PIN B16   IOSTANDARD LVCMOS33     } [get_ports { vsnsvu_p }]; #IO_L7P_T1_AD2P_15 Sch=ad_p[2]
#set_property -dict { PACKAGE_PIN B12   IOSTANDARD LVCMOS33     } [get_ports { vsns5v0_n }]; #IO_L3N_T0_DQS_AD1N_15 Sch=ad_n[1]
#set_property -dict { PACKAGE_PIN C12   IOSTANDARD LVCMOS33     } [get_ports { vsns5v0_p }]; #IO_L3P_T0_DQS_AD1P_15 Sch=ad_p[1]
#set_property -dict { PACKAGE_PIN F14   IOSTANDARD LVCMOS33     } [get_ports { isns5v0_n }]; #IO_L5N_T0_AD9N_15 Sch=ad_n[9]
#set_property -dict { PACKAGE_PIN F13   IOSTANDARD LVCMOS33     } [get_ports { isns5v0_p }]; #IO_L5P_T0_AD9P_15 Sch=ad_p[9]
#set_property -dict { PACKAGE_PIN A16   IOSTANDARD LVCMOS33     } [get_ports { isns0v95_n }]; #IO_L8N_T1_AD10N_15 Sch=ad_n[10]
#set_property -dict { PACKAGE_PIN A15   IOSTANDARD LVCMOS33     } [get_ports { isns0v95_p }]; #IO_L8P_T1_AD10P_15 Sch=ad_p[10]


# Vivado Generated physical constraints 

set_property BEL D6LUT [get_cells {FSM_onehot_state_reg[5]_i_1}]
set_property BEL A5LUT [get_cells {FSM_onehot_state_reg[5]_i_2}]
set_property BEL B6LUT [get_cells {FSM_onehot_state_reg[5]_i_3}]
set_property BEL AFF [get_cells {FSM_onehot_state_reg_reg[0]}]
set_property BEL BFF [get_cells {FSM_onehot_state_reg_reg[1]}]
set_property BEL CFF [get_cells {FSM_onehot_state_reg_reg[2]}]
set_property BEL DFF [get_cells {FSM_onehot_state_reg_reg[3]}]
set_property BEL B5FF [get_cells {FSM_onehot_state_reg_reg[4]}]
set_property BEL C5FF [get_cells {FSM_onehot_state_reg_reg[5]}]
set_property BEL A6LUT [get_cells {app_cmd_reg[0]_i_1}]
set_property BEL AFF [get_cells {app_cmd_reg_reg[0]}]
set_property BEL A6LUT [get_cells app_en_reg_i_1]
set_property BEL C6LUT [get_cells app_en_reg_i_2]
set_property BEL AFF [get_cells app_en_reg_reg]
set_property BEL B6LUT [get_cells {app_wdf_data_reg[124]_i_1}]
set_property BEL AFF [get_cells {app_wdf_data_reg_reg[124]}]
set_property BEL A6LUT [get_cells app_wdf_wren_reg_i_1]
set_property BEL AFF [get_cells app_wdf_wren_reg_reg]
set_property BEL OUTBUF [get_cells ck_a10_power_OBUF_inst]
set_property BEL OUTBUF [get_cells ck_a11_power_OBUF_inst]
set_property BEL A6LUT [get_cells {clk_cnt_reg[0]_i_1}]
set_property BEL A5LUT [get_cells {clk_cnt_reg[1]_i_1}]
set_property BEL B5LUT [get_cells {clk_cnt_reg[2]_i_1}]
set_property BEL A6LUT [get_cells {clk_cnt_reg[3]_i_1}]
set_property BEL A5LUT [get_cells {clk_cnt_reg[4]_i_1}]
set_property BEL B6LUT [get_cells {clk_cnt_reg[5]_i_1}]
set_property BEL A6LUT [get_cells {clk_cnt_reg[6]_i_1}]
set_property BEL B6LUT [get_cells {clk_cnt_reg[6]_i_2}]
set_property BEL C5LUT [get_cells {clk_cnt_reg[7]_i_1}]
set_property BEL B5LUT [get_cells {clk_cnt_reg[7]_i_2}]
set_property BEL C6LUT [get_cells {clk_cnt_reg[7]_i_3}]
set_property BEL AFF [get_cells {clk_cnt_reg_reg[0]}]
set_property BEL A5FF [get_cells {clk_cnt_reg_reg[1]}]
set_property BEL A5FF [get_cells {clk_cnt_reg_reg[2]}]
set_property BEL AFF [get_cells {clk_cnt_reg_reg[3]}]
set_property BEL A5FF [get_cells {clk_cnt_reg_reg[4]}]
set_property BEL BFF [get_cells {clk_cnt_reg_reg[5]}]
set_property BEL AFF [get_cells {clk_cnt_reg_reg[6]}]
set_property BEL BFF [get_cells {clk_cnt_reg_reg[7]}]
set_property BEL BUFG [get_cells clk_div_inst/inst/clkf_buf]
set_property BEL BUFG [get_cells clk_div_inst/inst/clkout1_buf]
set_property BEL MMCME2_ADV [get_cells clk_div_inst/inst/mmcm_adv_inst]
set_property BEL B5LUT [get_cells {data_read_from_memory_reg[127]_i_1}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[0]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[100]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[101]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[102]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[103]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[104]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[105]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[106]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[107]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[108]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[109]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[10]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[110]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[111]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[112]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[113]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[114]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[115]}]
set_property BEL A5FF [get_cells {data_read_from_memory_reg_reg[116]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[117]}]
set_property BEL B5FF [get_cells {data_read_from_memory_reg_reg[118]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[119]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[11]}]
set_property BEL A5FF [get_cells {data_read_from_memory_reg_reg[120]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[121]}]
set_property BEL C5FF [get_cells {data_read_from_memory_reg_reg[122]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[123]}]
set_property BEL D5FF [get_cells {data_read_from_memory_reg_reg[124]}]
set_property BEL A5FF [get_cells {data_read_from_memory_reg_reg[125]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[126]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[127]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[12]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[13]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[14]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[15]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[16]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[17]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[18]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[19]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[1]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[20]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[21]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[22]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[23]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[24]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[25]}]
set_property BEL B5FF [get_cells {data_read_from_memory_reg_reg[26]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[27]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[28]}]
set_property BEL C5FF [get_cells {data_read_from_memory_reg_reg[29]}]
set_property BEL A5FF [get_cells {data_read_from_memory_reg_reg[2]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[30]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[31]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[32]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[33]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[34]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[35]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[36]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[37]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[38]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[39]}]
set_property BEL A5FF [get_cells {data_read_from_memory_reg_reg[3]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[40]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[41]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[42]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[43]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[44]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[45]}]
set_property BEL B5FF [get_cells {data_read_from_memory_reg_reg[46]}]
set_property BEL C5FF [get_cells {data_read_from_memory_reg_reg[47]}]
set_property BEL B5FF [get_cells {data_read_from_memory_reg_reg[48]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[49]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[4]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[50]}]
set_property BEL C5FF [get_cells {data_read_from_memory_reg_reg[51]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[52]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[53]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[54]}]
set_property BEL B5FF [get_cells {data_read_from_memory_reg_reg[55]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[56]}]
set_property BEL D5FF [get_cells {data_read_from_memory_reg_reg[57]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[58]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[59]}]
set_property BEL B5FF [get_cells {data_read_from_memory_reg_reg[5]}]
set_property BEL C5FF [get_cells {data_read_from_memory_reg_reg[60]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[61]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[62]}]
set_property BEL D5FF [get_cells {data_read_from_memory_reg_reg[63]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[64]}]
set_property BEL D5FF [get_cells {data_read_from_memory_reg_reg[65]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[66]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[67]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[68]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[69]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[6]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[70]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[71]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[72]}]
set_property BEL A5FF [get_cells {data_read_from_memory_reg_reg[73]}]
set_property BEL B5FF [get_cells {data_read_from_memory_reg_reg[74]}]
set_property BEL C5FF [get_cells {data_read_from_memory_reg_reg[75]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[76]}]
set_property BEL D5FF [get_cells {data_read_from_memory_reg_reg[77]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[78]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[79]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[7]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[80]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[81]}]
set_property BEL B5FF [get_cells {data_read_from_memory_reg_reg[82]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[83]}]
set_property BEL B5FF [get_cells {data_read_from_memory_reg_reg[84]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[85]}]
set_property BEL C5FF [get_cells {data_read_from_memory_reg_reg[86]}]
set_property BEL AFF [get_cells {data_read_from_memory_reg_reg[87]}]
set_property BEL A5FF [get_cells {data_read_from_memory_reg_reg[88]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[89]}]
set_property BEL C5FF [get_cells {data_read_from_memory_reg_reg[8]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[90]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[91]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[92]}]
set_property BEL D5FF [get_cells {data_read_from_memory_reg_reg[93]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[94]}]
set_property BEL BFF [get_cells {data_read_from_memory_reg_reg[95]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[96]}]
set_property BEL CFF [get_cells {data_read_from_memory_reg_reg[97]}]
set_property BEL D5FF [get_cells {data_read_from_memory_reg_reg[98]}]
set_property BEL DFF [get_cells {data_read_from_memory_reg_reg[99]}]
set_property BEL D5FF [get_cells {data_read_from_memory_reg_reg[9]}]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77]
set_property BEL D5LUT [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[10]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[11]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[11]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[11]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[11]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[11]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[7]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[8]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[9]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[10]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[11]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[6]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[8]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[9]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[10]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[11]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[5]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[6]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[7]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[8]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[9]}]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[11]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[8]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[9]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr_reg[3]}]
set_property BEL XADC [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[6]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[8]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_1}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg_CE_cooolgate_en_gate_1203]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]_CE_cooolgate_en_gate_39}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg_CE_cooolgate_en_gate_633]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/cnt_shift_r[3]_i_1}]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/complex_row0_rd_done_i_2]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt[4]_i_2}]
set_property BEL MMCME2_ADV [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/phaser_ref_i_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/phy_control_i_i_1]
set_property BEL PLLE2_ADV [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_3}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[10]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[11]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[5]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[6]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[7]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[8]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[9]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/tap_cnt_cpt_r[5]_i_1}]
set_property BEL BUFG [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property BEL BUFHCE [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/wait_cnt[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/wait_cnt_r[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/wait_cnt_r[3]_i_1__0}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1}]
set_property BEL IDELAYCTRL [get_cells ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/gen_byte_sel_div2.calib_in_common_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/prbs_rdlvl_done_pulse_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/tempmon_pi_f_en_r_i_1]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel[0]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_reg[0]}]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_29]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[10]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[11]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[13]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[14]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[14]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[15]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[15]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[15]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[16]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[16]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[16]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[20]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[21]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[21]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[21]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[22]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[22]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[29]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_10}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_11}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_12}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_13}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_7}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_9}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[5]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[5]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[6]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[6]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[6]_i_3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[7]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[8]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[9]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[10]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[11]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[12]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[13]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[14]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[15]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[16]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[20]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[21]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[22]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[29]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[31]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[32]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[6]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[8]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[9]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_cnt_cpt_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_cnt_cpt_r_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_cnt_cpt_r_reg[0]_CE_cooolgate_en_gate_421}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dlyce_cpt_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dlyce_cpt_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dlyinc_cpt_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dlyinc_cpt_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dq_idel_ce_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dq_idel_ce_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dq_idel_inc_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_prech_req_r_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[0]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[1]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[1]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[2]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[3]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[3]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[5]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[5]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_en_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_en_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_en_r_reg]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_2}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r_reg[4]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_r_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[0]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[0]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[1]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[1]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[1]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_11}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_12}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_13}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_14}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_15}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_8}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_9}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_10}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_11}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_12}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_13}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_14}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_6}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_7}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_9}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_6}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_7}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[2]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[2]_i_10}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[2]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[4]_i_2}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[4]_i_8}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[5]}]
set_property BEL F7AMUX [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[5]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/ctl_lane_cnt[1]_i_2}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/detect_edge_done_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/detect_edge_done_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/detect_edge_done_r_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[3]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[3]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt_reg[3]}]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dqs_po_dec_done_r1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dqs_po_dec_done_r2_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/fine_dly_dec_done_r1_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/fine_dly_dec_done_r1_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/fine_dly_dec_done_r1_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/fine_dly_dec_done_r2_reg]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[0]_CE_cooolgate_en_gate_72_LOPT_REMAP}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[5]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_edge_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_edge_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_edge_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_first_edge_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_first_edge_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_first_edge_r_reg_CE_cooolgate_en_gate_905]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_second_edge_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_second_edge_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_last_r_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_last_r_reg]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_last_r_reg_CE_cooolgate_en_gate_921]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_r_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_byte_sel_div2.byte_sel_cnt[0]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_byte_sel_div2.byte_sel_cnt[1]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall0_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall1_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall2_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall3_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise0_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise1_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise2_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise3_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall0_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall1_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall2_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall3_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise0_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise1_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise2_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise3_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall0_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall1_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall2_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall3_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise0_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise1_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise2_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise3_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall0_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall1_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall2_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall3_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise0_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise1_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise2_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise3_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall0_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall1_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall2_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall3_r_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise0_r_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise1_r_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise2_r_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise3_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall0_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall1_r_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall2_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall3_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise0_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise1_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise2_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise3_r_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall0_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall1_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall2_r_reg[6]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall3_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise0_r_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise1_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise2_r_reg[6]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise3_r_reg[6]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall0_r_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall1_r_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall2_r_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall3_r_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise0_r_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise1_r_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise2_r_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise3_r_reg[7]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r[0][0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0]_CE_cooolgate_en_gate_635}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise2_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise2_r_reg[0]_CE_cooolgate_en_gate_451}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0]_CE_cooolgate_en_gate_699}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0]_CE_cooolgate_en_gate_557}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0]_CE_cooolgate_en_gate_453}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0]_CE_cooolgate_en_gate_637}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0]_CE_cooolgate_en_gate_701}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r_reg[0]_CE_cooolgate_en_gate_455}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].pat1_match_fall2_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].pat1_match_fall2_r_reg[0]_CE_cooolgate_en_gate_595}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall2_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall2_r_reg[1]_CE_cooolgate_en_gate_537}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1]_CE_cooolgate_en_gate_703}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1]_CE_cooolgate_en_gate_457}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1]_CE_cooolgate_en_gate_559}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise0_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise0_r_reg[1]_CE_cooolgate_en_gate_459}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r_reg[1]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r_reg[1]_CE_cooolgate_en_gate_539}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1]_CE_cooolgate_en_gate_639}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2]_CE_cooolgate_en_gate_705}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2]_CE_cooolgate_en_gate_597}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise3_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise3_r_reg[2]_CE_cooolgate_en_gate_599}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2]_CE_cooolgate_en_gate_541}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2]_CE_cooolgate_en_gate_543}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2]_CE_cooolgate_en_gate_525}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].pat1_match_fall3_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].pat1_match_fall3_r_reg[2]_CE_cooolgate_en_gate_461}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3]_CE_cooolgate_en_gate_527}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall3_r_reg[3]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall3_r_reg[3]_CE_cooolgate_en_gate_545}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3]_CE_cooolgate_en_gate_601}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3]_CE_cooolgate_en_gate_463}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3]_CE_cooolgate_en_gate_589}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3]_CE_cooolgate_en_gate_603}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r_reg[3]_CE_cooolgate_en_gate_465}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].pat1_match_rise0_r_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4]_CE_cooolgate_en_gate_561}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4]_CE_cooolgate_en_gate_673}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4]_CE_cooolgate_en_gate_529}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise2_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise2_r_reg[4]_CE_cooolgate_en_gate_467}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg[4]_CE_cooolgate_en_gate_591}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg[4]_CE_cooolgate_en_gate_641}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4]_CE_cooolgate_en_gate_469}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4]_CE_cooolgate_en_gate_531}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4]_CE_cooolgate_en_gate_707}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg[4]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg[4]_CE_cooolgate_en_gate_563}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r_reg[4]_CE_cooolgate_en_gate_471}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].pat1_match_fall2_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].pat1_match_fall2_r_reg[4]_CE_cooolgate_en_gate_473}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5]_CE_cooolgate_en_gate_675}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5]_CE_cooolgate_en_gate_565}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall2_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall2_r_reg[5]_CE_cooolgate_en_gate_475}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg[5]_CE_cooolgate_en_gate_567}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg[5]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg[5]_CE_cooolgate_en_gate_585}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5]_CE_cooolgate_en_gate_677}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5]_CE_cooolgate_en_gate_477}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5]_CE_cooolgate_en_gate_569}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg[5]_CE_cooolgate_en_gate_571}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise0_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise0_r_reg[5]_CE_cooolgate_en_gate_479}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r_reg[5]_CE_cooolgate_en_gate_481}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6]_CE_cooolgate_en_gate_573}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6]_CE_cooolgate_en_gate_709}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg[6]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg[6]_CE_cooolgate_en_gate_679}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg[6]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg[6]_CE_cooolgate_en_gate_681}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg[6]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg[6]_CE_cooolgate_en_gate_683}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise3_r_reg[6]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise3_r_reg[6]_CE_cooolgate_en_gate_483}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6]_CE_cooolgate_en_gate_575}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall2_r_reg[6]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6]_CE_cooolgate_en_gate_587}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6]_CE_cooolgate_en_gate_485}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise2_r_reg[6]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg[6]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r_reg[6]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r_reg[6]_CE_cooolgate_en_gate_487}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].pat1_match_fall3_r_reg[6]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].pat1_match_fall3_r_reg[6]_CE_cooolgate_en_gate_489}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7]_CE_cooolgate_en_gate_711}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg[7]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg[7]_CE_cooolgate_en_gate_577}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall3_r_reg[7]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall3_r_reg[7]_CE_cooolgate_en_gate_491}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7]_CE_cooolgate_en_gate_685}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg[7]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg[7]_CE_cooolgate_en_gate_687}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg[7]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg[7]_CE_cooolgate_en_gate_579}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7]_CE_cooolgate_en_gate_493}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg[7]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg[7]_CE_cooolgate_en_gate_581}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg[7]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg[7]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg[7]_CE_cooolgate_en_gate_533}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r_reg[7]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r_reg[7]_CE_cooolgate_en_gate_495}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].pat1_match_rise0_r_reg[7]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].pat1_match_rise0_r_reg[7]_CE_cooolgate_en_gate_497}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_data_match_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_data_match_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_data_match_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall0_and_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall1_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall2_and_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall3_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise0_and_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise1_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise2_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise3_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_data_match_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_data_match_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_data_match_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall0_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall1_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall2_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall3_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise0_and_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise1_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise2_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise3_and_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_data_match_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_data_match_r_i_2]
set_property BEL B5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_data_match_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall0_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall0_and_r_i_2]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall0_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall1_and_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall1_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall1_and_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall2_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall2_and_r_i_2]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall2_and_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall3_and_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall3_and_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall3_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise0_and_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise0_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise0_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise1_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise1_and_r_i_2]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise1_and_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise2_and_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise2_and_r_i_2]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise2_and_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise3_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise3_and_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise3_and_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_data_match_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_data_match_r_i_2]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_data_match_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall0_and_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall0_and_r_i_2]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall0_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall1_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall1_and_r_i_2]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall1_and_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall2_and_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall2_and_r_i_2]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall2_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall3_and_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall3_and_r_i_2]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall3_and_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise0_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise0_and_r_i_2]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise0_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise1_and_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise1_and_r_i_2]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise1_and_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise2_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise2_and_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise2_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise3_and_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise3_and_r_i_2]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise3_and_r_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r[0]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r[0]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r[0]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r[0]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_2}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg[0]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg[0]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r[0]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg[0]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r[0]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg[0]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg[0]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg[0]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r[0]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg[0]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r[0]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r[1]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r_reg[1]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_2}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r_reg[1]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r_reg[1]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r[1]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r_reg[1]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r[1]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r_reg[1]}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r_reg[1]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r_reg[1]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r[1]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r_reg[1]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r[1]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r_reg[2]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r_reg[2]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r[2]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r_reg[2]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_2}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r_reg[2]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r_reg[2]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r[2]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r_reg[2]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r[2]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r_reg[2]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r_reg[2]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r[2]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r_reg[2]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r[2]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r_reg[3]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r[3]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r[3]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r_reg[3]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r_reg[3]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r_reg[3]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r[3]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r_reg[3]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r[3]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r_reg[3]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r_reg[3]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r[3]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r_reg[3]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r[3]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r_reg[3]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r_reg[3]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r_reg[3]}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r[3]_i_1}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r_reg[3]}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r[3]_i_1}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r[4]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r_reg[4]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r[4]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r_reg[4]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_2}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r_reg[4]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r_reg[4]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r[4]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r_reg[4]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r[4]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r_reg[4]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r_reg[4]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r_reg[4]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r[4]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r_reg[4]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r[4]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r_reg[5]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r_reg[5]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r[5]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r[5]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r_reg[5]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_2}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r_reg[5]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r_reg[5]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r[5]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r[5]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r_reg[5]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r_reg[5]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r_reg[5]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r[5]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r_reg[5]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r[5]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r_reg[5]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r_reg[6]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r_reg[6]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r[6]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r_reg[6]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r[6]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r_reg[6]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r_reg[6]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r_reg[6]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r[6]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r_reg[6]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r[6]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r_reg[6]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r_reg[6]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_2}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r_reg[6]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r_reg[6]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r[6]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r_reg[6]}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r[6]_i_1}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r_reg[6]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r_reg[6]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r_reg[6]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r[6]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r_reg[6]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r[6]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r_reg[6]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r_reg[7]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r_reg[7]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r[7]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg[7]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r[7]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r_reg[7]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r_reg[7]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg[7]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r[7]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg[7]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r[7]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r_reg[7]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r_reg[7]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r_reg[7]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r[7]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r_reg[7]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r[7]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r_reg[7]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r_reg[7]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r_reg[7]}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r[7]_i_1}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r_reg[7]}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r[7]_i_1}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r_reg[7]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_edge_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_edge_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_stable_eye_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_edge_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_edge_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_stable_eye_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_edge_r[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_edge_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_stable_eye_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_edge_r[3]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_edge_r_reg[3]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_stable_eye_r_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_edge_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_edge_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_stable_eye_r_reg[4]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_edge_r[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_edge_r_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_stable_eye_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_edge_r[6]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_edge_r_reg[6]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_stable_eye_r_reg[6]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]_CE_cooolgate_en_gate_1187}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_edge_r[7]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_edge_r_reg[7]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_stable_eye_r_reg[7]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]}]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_adj_inc_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_adj_inc_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_adj_inc_reg_CE_cooolgate_en_gate_907]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[3]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_5}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt_reg[0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt_reg[4]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_pat_detect_valid_r_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_pat_detect_valid_r_reg]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][0][1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][0][2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][0][3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][0][4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[0]_CE_cooolgate_en_gate_168}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[4]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/init_state_r[0]_i_29}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/init_state_r[4]_i_26}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/init_state_r[5]_i_36}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.idel_mpr_pat_detect_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.idel_mpr_pat_detect_r_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.idel_mpr_pat_detect_r_i_3]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.idel_mpr_pat_detect_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_3]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_4]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_5]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_6]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_7}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt_reg[2]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_dec_cpt_r_i_1]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_dec_cpt_r_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall0_prev_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall1_prev_r_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall1_prev_r_reg]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall2_prev_r_reg]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall3_prev_r_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise1_prev_r_reg]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise2_prev_r_reg]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise3_prev_r_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rdlvl_start_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/new_cnt_cpt_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/new_cnt_cpt_r_i_2]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/new_cnt_cpt_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_10]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_10__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_11]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_11__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_1__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_3]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_3__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_4__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_6]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_6__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_7]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_7__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_8__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_9]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_9__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_en_stg2_f_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_en_stg2_f_timing_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_en_stg2_f_timing_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_fine_dly_dec_done_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[3]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[3]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_4}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[5]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_f_incdec_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_f_incdec_timing_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_f_incdec_timing_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_load_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_load_timing_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_load_timing_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[4]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rd_mux_sel_r_reg[0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][0]_CE_cooolgate_en_gate_114_LOPT_REMAP}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][5]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_last_byte_done_int_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_last_byte_done_int_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_i_3]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_i_4]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_i_5]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_reg_CE_cooolgate_en_gate_1205]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_prech_req_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_rank_done_r_i_1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_rank_done_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_rank_done_r_reg]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_start_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[1]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_r_reg[0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_reg[0]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_reg[0]_CE_cooolgate_en_gate_409}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt_reg[1]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/reset_if_i_1]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[1]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[1]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[4]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[5]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rnk_cnt_r[0]_i_1__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rnk_cnt_r[1]_i_1__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rnk_cnt_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rnk_cnt_r_reg[1]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_i_2]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_i_3]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_i_4]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_reg]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r[0]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[0]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[0]_i_2}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[10]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[11]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[4]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[6]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[8]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[8]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[9]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r_i_2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r_i_3]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r[0]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[0]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[0]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[10]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[11]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[4]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[6]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[8]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[8]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[9]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_3}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[0]_CE_cooolgate_en_gate_79_LOPT_REMAP}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[5]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_req_pulsed_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_req_pulsed_r_reg_CE_cooolgate_en_gate_605]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_req_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_req_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_req_r_reg_CE_cooolgate_en_gate_725]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_5}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_6}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[5]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_limit_cpt_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_limit_cpt_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_limit_cpt_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_limit_cpt_r_reg_CE_cooolgate_en_gate_1207]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r[0]_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r[1]_i_1__0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r[2]_i_1__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r[3]_i_2__0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r[3]_i_3__0}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r_reg[3]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata[46]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/calib_sel[1]_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/calib_zero_inputs[0]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[10]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[11]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[9]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init[11]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init[11]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init[11]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[10]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[11]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[6]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[9]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[11]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[11]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[5]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[5]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[9]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[9]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[9]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[9]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[11]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[5]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[9]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[9]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[11]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[11]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[4]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[4]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[4]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[8]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[8]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[10]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[11]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[8]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[8]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[9]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/gen_byte_sel_div2.byte_sel_cnt[1]_i_2}]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/gen_byte_sel_div2.calib_in_common_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/gen_byte_sel_div2.calib_in_common_i_5]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[4]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[4]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[4]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[8]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[8]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[10]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[11]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[8]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[8]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[9]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[11]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[11]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[5]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[5]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[9]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[9]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[9]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[9]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[11]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[5]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[9]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[9]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit[4]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit[8]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit[8]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit[8]_i_4}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[10]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[11]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[8]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[8]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[9]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[11]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[11]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[5]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[5]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[9]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[9]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[9]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[9]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[11]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[5]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[9]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[9]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[11]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[11]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[11]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[4]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[8]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[8]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[10]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[11]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[8]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[8]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[9]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[11]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[11]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[5]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[5]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[9]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[9]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[9]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[9]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[11]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[5]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[9]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[9]_i_1}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_dec_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_dec_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_dec_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_3]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_4]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_6]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_7]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_reg_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_12]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_13]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_14]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_6]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_7]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_8]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_9]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_reg_i_1]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_reg_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_init_complete_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_101_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_102_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_10}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_11}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_12}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_13}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_14}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_15}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_9}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[6]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[6]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[7]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[8]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[9]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[6]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[8]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[9]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[10]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[11]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[11]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[4]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[7]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[8]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[8]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[8]_i_4}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[9]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[10]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[11]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[4]_i_2}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[7]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[8]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[8]_i_2}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[9]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[11]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[11]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[5]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[5]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[9]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[9]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[9]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[9]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[11]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[5]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[9]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[9]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[11]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[11]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[4]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[4]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[8]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[8]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[8]_i_4}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[10]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[11]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[8]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[8]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[9]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[11]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[11]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[5]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[5]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[9]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[9]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[9]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[9]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[11]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[5]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[9]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[9]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[11]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[4]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[4]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[8]_i_2}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[10]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[11]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[8]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[8]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[9]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[11]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[11]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[5]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[5]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[9]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[9]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[9]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[9]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[11]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[5]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[9]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[9]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[11]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[11]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[11]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[4]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[4]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[8]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[10]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[11]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[8]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[8]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[9]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[11]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[11]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[5]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[5]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[9]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[9]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[9]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[9]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[11]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[11]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[5]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[9]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[9]_i_1}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/update_temp_101]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/update_temp_102_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_6}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_8}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_9}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[2]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[2]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_6}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_7}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_8}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[3]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[3]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_sel[0]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_sel[1]_i_1}]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ck_po_stg2_f_en_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ck_po_stg2_f_en_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ck_po_stg2_f_indec_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ck_po_stg2_f_indec_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/cmd_pipe_plus.mc_data_offset[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ctl_lane_cnt[0]_i_1__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ctl_lane_cnt_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[0]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[0]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[0]_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[1]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[1]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_6}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_7}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[3]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[3]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[3]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_10}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_11}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_12}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_13}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_8}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_9}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_10}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_11}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_12}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_13}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_14}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_7}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_8}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_9}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[2]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[2]_i_4}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[4]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[4]_i_5}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt_reg[3]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_done_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_done_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_done_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_2]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_4]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_5]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_6]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_7]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_start_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_dec_done_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_dec_done_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/fine_adjust_done_r_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/fine_adjust_done_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/fine_adjust_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/fine_adjust_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps[5]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[0]_CE_cooolgate_en_gate_86_LOPT_REMAP}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[5]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.byte_sel_cnt[1]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.byte_sel_cnt[1]_i_5}]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.calib_in_common_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.calib_in_common_i_3]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.ctl_lane_sel[0]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.ctl_lane_sel[0]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ififo_rst_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ififo_rst_i_1__0]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[3]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[5]}]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_done_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_done_i_2]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_done_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r2_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_state_r[4]_i_31}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ofifo_rst_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ofifo_rst_i_1__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/phaser_in_gen.phaser_in_i_5]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/phaser_in_gen.phaser_in_i_5__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/phaser_out_i_3__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/phaser_out_i_3__2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/phaser_out_i_4]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_all_bank[0]_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_all_bank_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_all_bank_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_all_bank_reg[0]_CE_cooolgate_en_gate_412}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_any_bank[0]_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_any_bank_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_any_bank_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r2_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r2_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r3_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r3_reg[3]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r1[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r1_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r1_reg[0]_CE_cooolgate_en_gate_1189}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r[0]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_reg[0]}]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_done_r1_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_done_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_done_r_reg]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_6}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][5]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rnk_cnt_r[0]_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rnk_cnt_r[1]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rnk_cnt_r_reg[0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rnk_cnt_r_reg[1]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_10]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_11]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_12]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_13]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_14]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_15]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_16]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_18]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_19]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_3]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_4]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_5]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_6]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_7]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_8]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_9]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_r1_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_r1_reg_CE_cooolgate_en_gate_643]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_r2_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_r2_reg_CE_cooolgate_en_gate_583]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_reg]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[2]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_3}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[2]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.byte_sel_cnt_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.byte_sel_cnt_reg[0]_CE_cooolgate_en_gate_436}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.byte_sel_cnt_reg[1]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.calib_in_common_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.ctl_lane_sel_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.ctl_lane_sel_reg[1]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_ce_r1_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_ce_r2_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_ce_r2_reg_CE_cooolgate_en_gate_689]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_inc_r1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_inc_r2_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_lopt_replica]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__0]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__2]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__3]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__4]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__5]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__6]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__7]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__8]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt[1]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt_reg[0]_CE_cooolgate_en_gate_433}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt_reg[1]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_dec_done_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_dec_done_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_dec_done_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r3_reg_srl3]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[3]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/gen_byte_sel_div2.ctl_lane_sel[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/init_state_r[5]_i_38}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_cnt_dec_i_1__0]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_cnt_dec_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_en_stg2_f_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_10}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_11}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_12}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_8}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_9}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_10}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_11}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_6}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_7}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_8}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_9}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_10}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_11}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_12}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_13}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_14}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_6}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_7}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_8}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_9}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_6}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_8}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_9}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_10}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_11}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_12}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_13}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_14}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_15}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_16}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_17}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_18}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_19}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_20}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_7}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_8}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_9}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/calib_sel[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_6}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][1]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][1]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][1]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][1]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_7}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_8}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[1][0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[1][1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[1][2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[1][2]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[1][2]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[0][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[0][1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[0][2]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[0][2]_CE_cooolgate_en_gate_1191}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[1][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[1][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[1][2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[0][0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[0][1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[0][2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[0][2]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][1]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][1]_i_3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][2]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][2]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][2]_i_4}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[0][0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[0][0]_CE_cooolgate_en_gate_140}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[0][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[0][2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[1][1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[1][2]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[0][0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[0][1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[0][2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[0][2]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][1]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_6}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_7}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[0][0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[0][0]_CE_cooolgate_en_gate_147}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[0][1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[0][2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[1][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[1][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[1][2]}]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/delay_dec_done_i_3]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dq_cnt_inc_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dq_cnt_inc_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dq_cnt_inc_i_3]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dq_cnt_inc_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_6}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_7}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_8}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_10}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_6}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_7}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_8}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_9}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r_reg[0]_rep}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r_reg[1]}]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_stg2_f_incdec_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_stg2_f_incdec_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_stg2_f_incdec_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_wl_po_stg2_c_incdec_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_wl_po_stg2_c_incdec_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[0][1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[0][2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[1][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[1][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[1][2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[3]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[4]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_10}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_6}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_7}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_9}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[0]_CE_cooolgate_en_gate_121_LOPT_REMAP}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][0]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][1]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][2]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][2]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][3]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][3]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][3]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][4]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][4]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_5}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_6}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_7}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][0]_CE_cooolgate_en_gate_93_LOPT_REMAP}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][0]_CE_cooolgate_en_gate_100_LOPT_REMAP}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][5]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_3]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_6]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_7]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_init_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_init_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_init_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_byte_sel_div2.byte_sel_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_byte_sel_div2.byte_sel_cnt[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][1]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[0].rd_data_rise_wl_r[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[0].rd_data_rise_wl_r[0]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[0].rd_data_rise_wl_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[1].rd_data_rise_wl_r[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[1].rd_data_rise_wl_r[1]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[1].rd_data_rise_wl_r_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_2}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt_reg[3]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_2]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_3]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_4]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_6]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_7]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_8]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_9]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_1__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_1__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_1__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_2__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_2__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_3__1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_4__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r4_reg_srl4]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r6_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_dec_done_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_dec_done_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_dec_done_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_dec_done_reg_CE_cooolgate_en_gate_909]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[3]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[4]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[6]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[6]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[6]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[7]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[7]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[7]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_4}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[8]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r[1]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r_reg[0]_CE_cooolgate_en_gate_400}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_6}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r[1]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r_reg[0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r_reg[0]_CE_cooolgate_en_gate_424}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r_reg[1]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/single_rank.done_dqs_dec_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/single_rank.done_dqs_dec_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[1]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_10}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_8}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_9}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt_reg[1]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt[2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt[3]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt[3]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt_reg[3]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][0][0]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][0][1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][0][2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][0][1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][0][2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][1][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][1][1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][1][2]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][5]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_edge_detect_valid_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_edge_detect_valid_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1[2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[1]_CE_cooolgate_en_gate_535}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[4]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[4]_CE_cooolgate_en_gate_607}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[0]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[1]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[2]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[3]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[4]_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[4]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_5}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_6}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[0]_CE_cooolgate_en_gate_128_LOPT_REMAP}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[5]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r2_reg]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r3_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r4_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r5_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_start_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_byte_done_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_byte_done_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_byte_redo_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_rank_done_r_i_1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_rank_done_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_rank_done_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[1]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[1]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[2]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[2]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[2]_i_4}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc_reg[2]}]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mc_read_idle_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_0_5_i_1__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_0_5_i_2__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_0_5_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_12_17_i_2__2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_12_17_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_18_23_i_4__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_24_29_i_1__2]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_30_35_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_30_35_i_1__1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_30_35_i_2__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_30_35_i_3]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_36_41_i_3__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_36_41_i_5__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_42_47_i_5__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_48_53_i_1__1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_48_53_i_6]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_54_59_i_3__1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_54_59_i_3__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_66_71_i_4]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_66_71_i_5__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_6_11_i_2__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_1__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_1__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_2__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_2__1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_3__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_3__1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_4__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_4__1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_5]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_5__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_6]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_6__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_78_79_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_78_79_i_1__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_78_79_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_78_79_i_2__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_13]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_13__0]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_14__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_15]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_16__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_18__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_20]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_24]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_25]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_25__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_26]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_28__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_32__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_33]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_33__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_34__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_36]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_40]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_41]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_41__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_45]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_45__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_46]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_47__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_48]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_4__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_5]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_53]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_53__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_54]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_54__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_56]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_56__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_58]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_61__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_63__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_65]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_66]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_66__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_67]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_67__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_68]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_68__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_69]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_69__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_7]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_70]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_70__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_71]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_71__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_72]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_72__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_73]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_73__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_8__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_9__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phaser_in_gen.phaser_in_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phaser_in_gen.phaser_in_i_2__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phaser_out_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phaser_out_i_2__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset0]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/po_en_stg2_f0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/tempmon_pi_f_en_r_reg]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/tempmon_pi_f_inc_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_6}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_7}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_9}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads[0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads[2]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads_reg[2]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads_reg[2]_CE_cooolgate_en_gate_911}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/burst_addr_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/burst_addr_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/burst_addr_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cal1_dq_idel_ce_reg_CE_cooolgate_en_gate_23]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cke_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd_reg[2]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_ctl_wren_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_ctl_wren_reg]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt[0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt[0]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt[0]_i_4}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_seq[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_seq[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_seq_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_seq_reg[1]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_done_m7_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_done_m7_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_done_m7_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_done_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_done_r_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[5]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_5}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[5]_CE_cooolgate_en_gate_442}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[6]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[3]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[6]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[6]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[7]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_done_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_done_r_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_r[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_r_reg[1]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_done_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_done_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r[0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r[1]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r[1]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r_reg[0]_CE_cooolgate_en_gate_645}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[6]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[7]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[8]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[9]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[6]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[8]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[9]}]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_cke_done_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_cke_done_r_i_2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_cke_done_r_i_3]
set_property BEL B5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_cke_done_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[6]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[6]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[7]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[8]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[8]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[6]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[7]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[8]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_reset_done_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_reset_done_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_reset_done_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_done_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_done_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_done_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[3]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[7]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[7]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[7]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[0]_CE_cooolgate_en_gate_62}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[6]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[7]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address[9]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address[9]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address[9]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[9]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_byte_rd_done_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_byte_rd_done_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_byte_rd_done_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[1]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[1]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[1]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[1]_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[2]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[2]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_10}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_11}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_12}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_13}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_6}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_8}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_9}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[0]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[1]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_10}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_11}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_12}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_6}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_7}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_8}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_9}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[3]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_10}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_11}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_12}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_13}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_6}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_7}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_8}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_9}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[3]_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_5}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_reg[4]}]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_odt_ext_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_odt_ext_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_odt_ext_i_3]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_odt_ext_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_oclkdelay_calib_done_r1_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_oclkdelay_calib_start_int_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_oclkdelay_calib_start_int_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_oclkdelay_calib_start_r1_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_odt_ext_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_odt_ext_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_i_3]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt_reg[2]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_done_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_done_i_2]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_done_r1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_done_reg]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_6}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_7}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal_reg[3]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_r1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_r2_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt_reg[3]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_refresh_flag_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_refresh_flag_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_refresh_flag_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr3_lm_done_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr3_lm_done_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_20]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_21]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_28]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/detect_pi_found_dqs_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/detect_pi_found_dqs_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/detect_pi_found_dqs_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_asrt_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_asrt_cnt[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_asrt_cnt_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_asrt_cnt_reg[0]_CE_cooolgate_en_gate_427}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_asrt_cnt_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[3]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[3]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[4]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[4]_CE_cooolgate_en_gate_945}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.wrlvl_odt_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.wrlvl_odt_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.wrlvl_odt_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/first_rdlvl_pat_r_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/first_rdlvl_pat_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/first_wrcal_pat_r_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/first_wrcal_pat_r_i_2]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/first_wrcal_pat_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_11}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[12]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[8]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[9]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank_reg[2]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_reset_obuf.u_reset_obuf_i_1]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][1]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_calib_complete_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r1_timing_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r2_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing_i_1]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[0]_CE_cooolgate_en_gate_947}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[1]_CE_cooolgate_en_gate_1193}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[4]_CE_cooolgate_en_gate_391}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[6]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_10}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_11}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_12}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_13}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_14}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_15}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_16}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_17}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_18}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_19}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_20}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_21}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_22}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_23}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_24}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_25}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_26}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_27}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_28}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_30}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_31}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_32}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_6}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_7}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_8}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_9}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_10}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_11}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_12}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_13}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_14}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_15}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_16}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_17}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_18}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_19}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_20}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_21}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_22}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_23}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_24}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_25}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_26}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_27}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_6}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_7}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_9}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_10}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_11}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_12}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_13}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_14}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_15}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_16}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_17}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_18}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_19}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_20}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_21}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_22}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_23}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_24}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_25}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_26}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_27}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_28}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_29}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_30}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_31}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_32}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_33}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_34}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_35}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_36}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_37}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_38}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_39}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_9}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_10}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_11}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_12}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_13}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_14}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_15}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_16}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_17}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_18}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_19}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_20}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_21}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_22}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_23}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_24}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_7}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_9}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_10}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_11}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_12}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_13}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_14}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_15}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_16}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_17}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_18}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_19}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_20}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_21}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_22}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_23}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_24}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_25}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_27}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_28}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_30}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_32}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_34}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_35}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_7}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_8}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_9}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_10}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_11}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_12}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_13}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_14}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_15}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_16}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_17}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_18}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_19}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_20}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_21}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_22}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_23}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_24}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_25}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_26}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_28}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_29}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_30}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_31}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_32}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_33}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_34}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_35}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_37}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_7}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_9}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_init_done_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_init_done_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_init_done_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_0_5_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_0_5_i_2]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_0_5_i_3__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_0_5_i_4]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_1__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_1__2]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_2__0]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_2__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_3]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_3__0]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_4]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_4__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_5__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_6]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_6__0]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_1__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_1__1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_1__2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_2]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_2__0]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_2__1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_3__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_5]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_5__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_6]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_6__0]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_1__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_1__1]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_2__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_3]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_3__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_3__1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_3__2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_4__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_4__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_4__2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_5]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_6]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_6__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_1__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_1__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_2__1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_2__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_3__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_3__1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_4]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_5__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_6]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_6__0]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_1__1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_1__2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_2__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_2__1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_4]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_4__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_5]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_1__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_1__1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_2__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_2__1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_2__2]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_3__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_4]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_4__0]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_4__1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_5]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_5__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_6]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_6__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_1__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_1__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_2__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_2__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_3__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_3__2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_4]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_4__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_4__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_5]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_5__0]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_5__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_1__0]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_1__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_2__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_2__1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_2__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_3]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_3__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_4]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_4__0]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_4__1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_4__2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_5]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_5__2]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_6]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_6__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_6__1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_1__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_1__1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_1__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_3__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_4]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_4__0]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_5]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_5__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_6]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_1__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_2__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_3]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_3__0]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_4__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_5]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_6]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_6__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_1__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_1__2]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_2__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_2__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_3__0]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_3__1]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_3__2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_4]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_4__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_4__1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_4__2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_5]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_72_77_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_72_77_i_1__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_72_77_i_2]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_72_77_i_3]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_72_77_i_4]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mpr_rdlvl_start_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mpr_rdlvl_start_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mpr_rdlvl_start_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_7}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_8}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_4}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_5}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_cas_n[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_cas_n_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n[1]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n_reg[1]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_we_n[1]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_we_n_reg[1]}]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_28]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/one_rank.stg1_wr_done_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/one_rank.stg1_wr_done_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_10]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_10__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_11]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_11__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_12]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_12__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_14]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_15__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_16]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_17]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_17__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_18]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_19]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_19__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_20__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_21]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_21__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_22]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_22__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_23]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_23__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_24__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_26__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_27]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_27__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_28]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_29]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_29__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_2__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_3]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_30]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_30__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_31]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_31__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_32]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_34]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_35]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_35__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_36__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_37]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_37__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_38]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_38__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_39]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_39__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_3__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_4]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_40__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_42]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_42__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_43]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_43__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_44]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_44__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_46__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_47]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_48__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_49]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_49__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_50]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_50__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_51]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_51__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_52]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_52__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_55]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_55__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_57]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_57__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_58__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_59]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_59__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_5__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_6]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_60]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_60__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_61]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_62]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_62__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_63]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_64]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_64__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_65__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_6__0]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_7__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_8]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_9]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[17]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[18]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[19]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[20]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[21]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[22]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[2]_i_1}]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wr_i1_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_done_r1_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_done_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_done_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_done_r_reg_CE_cooolgate_en_gate_949]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_rank_done_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_rank_done_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_rank_done_r_reg_CE_cooolgate_en_gate_713]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_done_r1_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r1_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r2_reg]
set_property BEL B5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r3_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r4_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse_reg]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16_i_1}]
set_property BEL B5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_3]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_4]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_5]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_6]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_7]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_posedge_r_i_1]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_posedge_r_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_posedge_r_i_3]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_posedge_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_r_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_last_byte_done_r_reg]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_pre_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_pre_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_done_r1_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_start_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_start_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/read_calib_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/read_calib_reg]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_4}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r_reg[3]}]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reset_rd_addr_r1_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[3]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_8}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_9}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[5]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[5]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[7]}]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rst_dqs_find_i_17]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[1]_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[3]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[5]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[7]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_5}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_6}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[5]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[8]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wl_sm_start_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_i_1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_i_2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_i_3]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_i_4]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_i_5]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_reg]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row1_wr_done_i_1]
set_property BEL C5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row1_wr_done_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_level_dqs_asrt_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_level_dqs_asrt_r1_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_level_dqs_asrt_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_lvl_start_i_1]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_lvl_start_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_victim_inc_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_victim_inc_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_victim_inc_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_rd_wait_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_rd_wait_reg]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[5]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[6]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_7}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_8}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[5]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[7]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_resume_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_resume_r_reg_CE_cooolgate_en_gate_715]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_sanity_chk_reg]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5_i_1}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]}]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[0]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_4}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt_reg[0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt_reg[3]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata[121]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata[126]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata[25]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[109]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[111]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[121]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[126]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[127]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[13]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[25]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[46]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/write_calib_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/write_calib_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/write_calib_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_i_1]
set_property BEL B5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_r1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_done_r1_reg]
set_property BEL D5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_done_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_final_if_rst_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_final_if_rst_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_final_if_rst_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_odt_ctl_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_odt_ctl_i_2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_odt_ctl_i_3]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_odt_ctl_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r1_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r6_reg_srl5]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg_CE_cooolgate_en_gate_521]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_done_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_done_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_done_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_i_2]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_i_3]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_i_4]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_i_5]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_prech_req_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_prech_req_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_prech_req_r_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[0]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[0]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[0]_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[0]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[1]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[1]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[1]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[2]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[2]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_10}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_6}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_7}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_8}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_9}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[0]}]
set_property BEL F7AMUX [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[1]}]
set_property BEL F7AMUX [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[3]}]
set_property BEL F7AMUX [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[3]_i_1}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_data_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_data_i_2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_data_i_3]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_data_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early2_data_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early2_data_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_data_match_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_data_match_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_data_match_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall0_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall0_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall0_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall1_and_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall1_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall1_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall2_and_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall2_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall2_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall3_and_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall3_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall3_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise0_and_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise0_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise0_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise1_and_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise1_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise1_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise2_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise2_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise2_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise3_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise3_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise3_and_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_data_match_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_data_match_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_data_match_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall0_and_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall0_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall0_and_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall1_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall1_and_r_i_2]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall1_and_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall2_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall2_and_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall2_and_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall3_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall3_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall3_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise1_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise1_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise1_and_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise2_and_r_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise2_and_r_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise2_and_r_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise3_and_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise3_and_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise3_and_r_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_fall0_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_fall3_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r_reg[0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early2_match_fall2_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall1_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_fall0_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_rise2_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall3_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise1_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall0_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall2_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r_reg[2]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_rise1_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early2_match_rise3_r_reg[2]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise2_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_fall1_r_reg[3]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_fall0_r_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg[3]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall2_r_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall0_r_reg[4]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r_reg[4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg[4]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r_reg[4]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_rise1_r_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early2_match_fall2_r_reg[4]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg[4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall1_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_rise0_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r_reg[4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg[4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_fall1_r_reg[5]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r_reg[5]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r_reg[5]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_rise3_r_reg[5]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_fall0_r_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r_reg[5]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r_reg[5]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_rise2_r_reg[5]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r_reg[5]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r_reg[5]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall2_r_reg[5]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall3_r_reg[5]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise0_r_reg[5]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise1_r_reg[5]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r_reg[5]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r_reg[5]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall0_r_reg[6]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r_reg[6]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall2_r_reg[6]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r_reg[6]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r_reg[6]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_rise1_r_reg[6]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r_reg[6]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early2_match_rise3_r_reg[6]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r_reg[6]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall1_r_reg[6]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r_reg[6]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall3_r_reg[6]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise0_r_reg[6]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r_reg[6]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise2_r_reg[6]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r_reg[6]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_fall1_r_reg[7]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r_reg[7]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r_reg[7]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_rise2_r_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early2_match_fall0_r_reg[7]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r_reg[7]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r_reg[7]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r_reg[7]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall2_r_reg[7]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_rise0_r_reg[7]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_rise1_r_reg[7]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r_reg[7]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_r_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_r_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall0_and_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall0_and_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall1_and_r_i_1]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall1_and_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall2_and_r_i_1]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall2_and_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall3_and_r_i_1]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall3_and_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise0_and_r_i_1]
set_property BEL C5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise0_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise1_and_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise1_and_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise2_and_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise2_and_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise3_and_r_i_1]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise3_and_r_reg]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0][0]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1][0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2][0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3][0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3][0]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4][0]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6][0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6][0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7][0]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7][0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7][0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7][0]}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_done_i_1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_done_i_2]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_done_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r[0][0][4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r[0][1][4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/init_state_r[2]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/init_state_r[3]_i_25}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/init_state_r[4]_i_29}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/init_state_r[4]_i_33}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/init_state_r[5]_i_27}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/input_[1].iserdes_dq_.idelay_dq.idelaye2_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/input_[1].iserdes_dq_.idelay_dq.idelaye2_i_2__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[0]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[2]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt_reg[0]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt_reg[2]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]}]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r1_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r3_reg_srl2]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt_reg[2]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt_reg[2]_CE_cooolgate_en_gate_439}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt_reg[3]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wl_tap_count_r[5]_i_3}]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_i_1]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[0]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[1]_i_2}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r_reg[1]}]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r2_reg_srl2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_i_2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_i_3]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_reg]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_reg_CE_cooolgate_en_gate_951]
set_property BEL D5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_prech_req_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_done_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_done_reg]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_redo_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_redo_i_2]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_redo_i_3]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_redo_reg]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_redo_corse_inc[2]_i_5}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[0].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[10].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[11].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[12].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[13].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[1].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[2].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[3].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[4].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[5].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[6].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[7].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[8].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[9].u_addr_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_bank_obuf[0].u_bank_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_bank_obuf[1].u_bank_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_bank_obuf[2].u_bank_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dm_obuf.loop_dm[0].u_dm_obuf}]
set_property BEL OUTBUF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dm_obuf.loop_dm[1].u_dm_obuf}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq}]
set_property BEL INBUF_EN [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq}]
set_property BEL OUTBUF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_reset_obuf.u_reset_obuf]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[17]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[18]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[19]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[20]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[21]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[22]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[23]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[24]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[17]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[18]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[19]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[20]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[21]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[22]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[23]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[24]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[2]}]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wr_i1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wr_i2_reg]
set_property BEL OUTBUF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_cas_n_obuf]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives_reg]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/FSM_onehot_cal1_state_r[16]_i_2}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OUTFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck}]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_5}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]_CE_cooolgate_en_gate_403}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_4}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_20]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_21]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26__1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_29]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/p_17_out]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[0]_CE_cooolgate_en_gate_648_LOPT_REMAP}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[1]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[2]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[3]}]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[0]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[0]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[1]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[3]}]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg]
set_property BEL OUT_FIFO [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo]
set_property BEL PHASER_OUT_PHY [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phy_mc_cmd_full_r_i_1]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[1]_i_1__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[6]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[6]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[6]_i_4}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]_CE_cooolgate_en_gate_406}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[3]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[3]_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[3]_i_4}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_1__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42__1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/p_17_out]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[0]_i_1__0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[1]_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[2]_i_1__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_2__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[3]}]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[0]_i_1__2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[1]_i_1__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[2]_i_1__0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_1__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[3]}]
set_property BEL OUT_FIFO [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo]
set_property BEL PHASER_OUT_PHY [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[6]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[7]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[8]_i_1}]
set_property BEL OUTFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg_CE_cooolgate_en_gate_953]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg_srl3]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg_CE_cooolgate_en_gate_649]
set_property BEL OSERDESE2 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_fall0_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_fall1_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_fall2_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_fall3_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_rise0_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_rise1_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_rise2_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_rise3_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_fall0_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_fall1_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_fall2_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_fall3_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_rise0_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_rise1_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_rise2_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_rise3_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_fall0_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_fall1_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_fall2_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_fall3_r[2]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_rise0_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_rise1_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_rise2_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_rise3_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_fall0_r[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_fall1_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_fall2_r[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_fall3_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_rise0_r[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_rise1_r[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_rise2_r[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_rise3_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_fall0_r[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_fall1_r[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_fall2_r[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_fall3_r[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_rise0_r[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_rise1_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_rise2_r[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_rise3_r[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_fall0_r[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_fall1_r[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_fall2_r[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_fall3_r[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_rise0_r[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_rise1_r[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_rise2_r[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_rise3_r[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_fall0_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_fall1_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_fall2_r[6]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_fall3_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_rise0_r[6]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_rise1_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_rise2_r[6]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_rise3_r[6]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_fall0_r[7]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_fall1_r[7]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_fall2_r[7]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_fall3_r[7]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_rise0_r[7]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_rise1_r[7]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_rise2_r[7]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_rise3_r[7]_i_1}]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_i_1__0]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[0]_i_1__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[1]_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[1]_i_2__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[2]_i_1__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[3]_i_1__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep_CE_cooolgate_en_gate_692_LOPT_REMAP}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__0}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[0]_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[0]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_2__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_3__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[104]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[105]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[106]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[107]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[108]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[109]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[10]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[110]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[111]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[11]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[120]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[121]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[122]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[123]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[124]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[125]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[126]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[127]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[12]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[13]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[14]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[15]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[24]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[25]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[26]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[27]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[28]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[29]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[30]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[31]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[40]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[41]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[42]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[43]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[44]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[45]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[46]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[47]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[56]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[57]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[58]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[59]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[60]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[61]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[62]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[63]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[72]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[73]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[74]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[75]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[76]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[77]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[78]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[79]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[88]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[89]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[8]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[90]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[91]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[92]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[93]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[94]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[95]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[9]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_3}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_2}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_3}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_4}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_4}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_4}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_2}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_3}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_6}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_5}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_6}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_4}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_4}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_active_r_i_1]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_i_1__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_i_1__2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.fifo_ram[0].RAM32M0_i_15}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[0]_i_1__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[1]_i_1__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[1]_i_2__0}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[1]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg]
set_property BEL IN_FIFO [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[4]}]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_i_1__0]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[1]_i_1__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_1__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_3__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_4__0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_5__0}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]_CE_cooolgate_en_gate_394}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_1__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_2__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_3__0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_4__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]_CE_cooolgate_en_gate_901}]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/ofs_rdy_r_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_1__1]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[0]_i_1__3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[1]_i_1__3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[2]_i_1__1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_2__1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[0]_i_1__3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[1]_i_1__3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[2]_i_1__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_1__2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[3]}]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg]
set_property BEL OUT_FIFO [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo]
set_property BEL PHASER_IN_PHY [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in]
set_property BEL PHASER_OUT_PHY [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[5]_i_1}]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_phase_locked_all_inferred_i_1]
set_property BEL OUTFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq}]
set_property BEL IDELAYE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2}]
set_property BEL ISERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i}]
set_property BEL OSERDESE2 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r[5]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r[6]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r[7]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r[7]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r[7]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2_i_1}]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_i_1]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[1]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_2__0}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep_CE_cooolgate_en_gate_694_LOPT_REMAP}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__0}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[0]_i_2__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full_reg[1]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[100]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[101]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[102]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[103]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[112]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[113]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[114]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[115]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[116]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[117]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[118]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[119]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[127]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[16]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[17]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[18]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[19]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[20]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[21]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[22]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[23]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[32]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[33]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[34]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[35]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[36]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[37]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[38]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[39]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[48]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[49]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[50]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[51]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[52]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[53]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[54]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[55]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[64]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[65]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[66]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[67]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[68]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[69]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[70]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[71]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[7]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[80]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[81]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[82]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[83]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[84]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[85]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[86]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[87]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[96]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[97]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[98]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[99]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_4}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_7}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_2}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_4}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_5}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_5}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_6}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_6}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_2}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_3}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_5}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_2}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_5}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_6}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_3}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_5}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_4}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_5}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_6}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr[0]_i_1__0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr[1]_i_1__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_i_1__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_i_1__1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_i_2__0}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.fifo_ram[0].RAM32M0_i_14}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.tail_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[0]_i_1__1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[1]_i_1__1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[1]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[1]}]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst_reg]
set_property BEL IN_FIFO [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[0]_i_1__0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[1]_i_1__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[2]_i_1__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[3]_i_1__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_2__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_3__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[4]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_i_1]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[1]_i_1__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_1__1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_3__1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_4__1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]_CE_cooolgate_en_gate_397}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_1__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_2__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_3__1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_4__1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]_CE_cooolgate_en_gate_903}]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_1__2]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[0]_i_1__4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[1]_i_1__4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[2]_i_1__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_2__2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[3]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[0]_i_1__4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[1]_i_1__4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[2]_i_1__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_1__1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_2__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[3]}]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst_reg]
set_property BEL OUT_FIFO [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo]
set_property BEL PHASER_IN_PHY [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in]
set_property BEL PHASER_OUT_PHY [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mcGo_reg]
set_property BEL PHASER_REF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i]
set_property BEL PHY_CONTROL [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[5]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[0]_CE_cooolgate_en_gate_52}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[6]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[8]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_primitives_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_primitives_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[11]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[12]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[13]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[14]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[5]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[6]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[7]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[8]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[9]}]
set_property BEL OUTBUF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ras_n_obuf]
set_property BEL OUTBUF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_we_n_obuf]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/cmd_pipe_plus.mc_cas_n[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/cmd_pipe_plus.mc_ras_n[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[14]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[15]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[16]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[17]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[18]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[19]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[20]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[21]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[22]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[23]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[24]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[24]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_aux_out0[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_bank[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_bank[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_bank[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_cmd[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset[5]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_odt[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_ras_n[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_we_n[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_we_n[1]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_we_n[1]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_data_buf_addr_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_data_buf_addr_r[4]_i_2}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_periodic_rd_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_periodic_rd_r_i_2]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[0]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[0]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[0]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[1]_i_3__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[1]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[2]_i_2__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[2]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[2]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[2]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_11}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_2__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_8__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_9}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[3]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r[0]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r[2]_i_1__0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r_reg[3]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/override_demand_r_i_1]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.periodic_rd_timer_r[2]_i_2}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_2]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_10}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_11}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_12}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_13}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_4}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/wtr_timer.wtr_cnt_r[1]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/wtr_timer.wtr_cnt_r[1]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[0]_i_1__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[1]_i_1__3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[2]_i_1__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[2]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[2]_i_4__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_10__1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_12}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_13}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_1__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_4__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_7}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_7__1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_reg[3]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r[0]_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r[1]_i_1__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r[2]_i_1__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r[3]_i_1__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_reg[3]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/rnk_config_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/rnk_config_r[0]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/genblk3[1].rnk_config_strobe_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/genblk3[2].rnk_config_strobe_r_reg[2]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/granted_col_r_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/granted_row_r_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/insert_maint_r1_lcl_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.granted_pre_r_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[28]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[29]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[30]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[31]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[32]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[33]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[34]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[35]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[36]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[37]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[38]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[39]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[40]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[41]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_bank[6]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_bank[7]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_bank[8]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_cas_n[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_we_n[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_we_n[2]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[0]_i_1__3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[1]_i_1__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[2]_i_1__3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[2]_i_2__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[3]_i_1__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[3]_i_2__2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[3]_i_5__1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r_reg[3]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r[0]_i_1__2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r[1]_i_1__2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r[2]_i_1__3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r[3]_i_1__2}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_strobe_r_reg[0]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_valid_r_lcl_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[10]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[11]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[12]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[13]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[6]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[7]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[8]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[9]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_bank[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_bank[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_bank[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_cas_n[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_cas_n[0]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_cs_n[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_cs_n[0]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_ras_n[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_ras_n[0]_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_ras_n[0]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_we_n[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_we_n[0]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_we_n[0]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[0]_i_1__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[1]_i_1__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[2]_i_1__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[2]_i_2__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[2]_i_3__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[2]_i_4__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_10__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_13__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_1__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_2__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_3__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_4__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_5__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_6__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_8}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_9__1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_reg[3]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/granted_row_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_1]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_2]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r[0]_i_1__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r[1]_i_1__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r[2]_i_1__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r[3]_i_1__1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_reg[3]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/cke_r_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[4]_CE_cooolgate_en_gate_547}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_periodic_rd_r_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_periodic_rd_r_reg_CE_cooolgate_en_gate_523]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_rd_wr_r_reg]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_data_offset1_inferred__0/i__carry]
set_property BEL CARRY4 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_data_offset1_inferred__0/i__carry__0]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/rnk_config_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/head_r_lcl_i_4__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/order_q_r[1]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/ordered_r_lcl_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/pass_open_bank_r_lcl_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/pass_open_bank_r_lcl_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/pass_open_bank_r_lcl_i_4__2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/q_entry_r[0]_i_4__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/ras_timer_r[0]_i_4}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rb_hit_busy_r_reg}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl_reg_CE_cooolgate_en_gate_1195}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_periodic_rd_r_lcl_reg}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_periodic_rd_r_lcl_reg_CE_cooolgate_en_gate_696_LOPT_REMAP}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_priority_r_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl_reg}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/row_hit_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/wr_this_rank_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/accept_internal_r_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/act_wait_r_lcl_i_1__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/act_wait_r_lcl_i_2__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/auto_pre_r_lcl_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/auto_pre_r_lcl_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/bm_end_r1_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/compute_tail.tail_r_lcl_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/compute_tail.tail_r_lcl_i_2__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/compute_tail.tail_r_lcl_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/demand_priority_r_i_1__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/demand_priority_r_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/grant_r[2]_i_3__1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/grant_r[2]_i_6}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_i_2__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_i_3__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_i_3__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_i_5}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_reg}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/maint_controller.maint_hit_busies_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r_reg[1]_CE_cooolgate_en_gate_955}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ordered_r_lcl_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r_reg}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_passing_open_bank_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[0]_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[0]_i_3__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[0]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_2__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_2__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_2__2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_3__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_3__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_4__1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_5}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_5__2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_6__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_7__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r_reg[0]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r_reg[0]_CE_cooolgate_en_gate_415}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_priority_r_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_priority_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_rd_r_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_rd_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[0]_i_1__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[0]_i_2__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[1]_i_1__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[1]_i_2__2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[1]_i_3__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[1]_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[3]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_bank_rdy_r_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/wait_for_maint_r_lcl_reg}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_this_rank_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_wait_r_lcl_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/auto_pre_r_lcl_i_2__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/col_wait_r_i_1__2}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/col_wait_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_act_priority_r_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_act_priority_r_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_priority_r_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_priority_r_i_4}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_priority_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demanded_prior_r_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demanded_prior_r_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demanded_prior_r_reg_CE_cooolgate_en_gate_717}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/grant_r[2]_i_3__2}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/grant_r[3]_i_11__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/grant_r[3]_i_17}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/grant_r[3]_i_9__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ofs_rdy_r_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ofs_rdy_r_i_1__0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ofs_rdy_r_i_1__1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ofs_rdy_r_i_1__2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ofs_rdy_r_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_bm_end_r_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_passing_open_bank_r_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_r_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_r_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_r_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r[0]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r[1]_i_4}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r_reg}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rd_this_rank_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/req_bank_rdy_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtp_timer_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtp_timer_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtp_timer_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtp_timer_r_reg[0]_CE_cooolgate_en_gate_957}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtp_timer_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r[2]_i_2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/wr_this_rank_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/bm_end_r1_i_1__1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/head_r_lcl_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/order_q_r[1]_i_2__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/ordered_r_lcl_i_1__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/pass_open_bank_r_lcl_i_1__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/pass_open_bank_r_lcl_i_2__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/pass_open_bank_r_lcl_i_4__1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/ras_timer_r[0]_i_4__0}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rb_hit_busy_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl_i_1__2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl_reg_CE_cooolgate_en_gate_1197}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_bank_rdy_r_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_periodic_rd_r_lcl_reg}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_periodic_rd_r_lcl_reg_CE_cooolgate_en_gate_720_LOPT_REMAP}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_priority_r_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl_reg}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/row_hit_r_reg}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/wr_this_rank_r[0]_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/act_wait_r_lcl_i_1__1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/act_wait_r_lcl_i_2__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/act_wait_r_lcl_i_3__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/auto_pre_r_lcl_i_1__1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/auto_pre_r_lcl_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/compute_tail.tail_r_lcl_i_1__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/compute_tail.tail_r_lcl_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/demand_priority_r_i_1__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/demand_priority_r_i_2__2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/grant_r[3]_i_12__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/grant_r[3]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/grant_r[3]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl_i_3__0}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl_reg}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__2}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/maint_controller.maint_hit_busies_r[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r[1]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r_reg[1]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r_reg[1]_CE_cooolgate_en_gate_959}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ordered_r_lcl_reg}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r_reg}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_passing_open_bank_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[0]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[0]_i_2__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[1]_i_3__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[1]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[1]_i_5__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[1]_i_6}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_priority_r_i_1__1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_priority_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_rd_r_i_1__1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_rd_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[0]_i_1__1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[0]_i_2__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[1]_i_1__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[1]_i_2__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[1]_i_3__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[1]_i_7}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[4]}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_bank_rdy_r_i_1__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rnk_config_strobe_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rnk_config_valid_r_lcl_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/wait_for_maint_r_lcl_reg}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_this_rank_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_wait_r_lcl_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/auto_pre_r_lcl_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1_reg}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/col_wait_r_i_1__1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/col_wait_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_act_priority_r_i_1__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_act_priority_r_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_priority_r_i_3__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_priority_r_i_4__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_priority_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demanded_prior_r_i_1__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demanded_prior_r_i_2__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demanded_prior_r_reg}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demanded_prior_r_reg_CE_cooolgate_en_gate_913}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/grant_r[2]_i_5__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/grant_r[3]_i_4__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/grant_r[3]_i_8__0}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ofs_rdy_r_reg}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_bm_end_r_i_1__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_passing_open_bank_r_i_1__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_wait_r_i_1__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_wait_r_i_2__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_wait_r_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r[0]_i_3__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r[1]_i_4__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_zero_r_i_1__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_zero_r_reg}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rd_this_rank_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/req_bank_rdy_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r[0]_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r[1]_i_1__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r_reg[0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r_reg[0]_CE_cooolgate_en_gate_961}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r[2]_i_2__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/wr_this_rank_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/bm_end_r1_i_1__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/ordered_r_lcl_i_1__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/pass_open_bank_r_lcl_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/pass_open_bank_r_lcl_i_2__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/pass_open_bank_r_lcl_i_4__0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/ras_timer_r[0]_i_4__1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rb_hit_busy_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl_i_1__1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl_reg}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl_reg_CE_cooolgate_en_gate_1199}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_periodic_rd_r_lcl_reg}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_periodic_rd_r_lcl_reg_CE_cooolgate_en_gate_698_LOPT_REMAP}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_priority_r_reg}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_wr_r_lcl_reg}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/row_hit_r_reg}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/wr_this_rank_r[0]_i_1__1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/act_wait_r_lcl_i_1__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/act_wait_r_lcl_i_2__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/act_wait_r_lcl_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/auto_pre_r_lcl_i_1__0}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/auto_pre_r_lcl_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/compute_tail.tail_r_lcl_i_1__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/compute_tail.tail_r_lcl_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/compute_tail.tail_r_lcl_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/demand_priority_r_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/demand_priority_r_i_2__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/grant_r[3]_i_3__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/grant_r[3]_i_7__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl_i_1__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl_i_2__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl_i_4}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2__1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/maint_controller.maint_hit_busies_r[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/maint_controller.maint_rdy_r1_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r_reg[1]_CE_cooolgate_en_gate_963}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ordered_r_lcl_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r_reg}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_passing_open_bank_r_reg}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[0]_i_3__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[1]_i_4__2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[1]_i_5__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[1]_i_6__0}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_priority_r_i_1__0}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_priority_r_reg}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_rd_r_i_1__0}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_rd_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[0]_i_1__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[0]_i_2__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[1]_i_1__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[1]_i_2__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[1]_i_3__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[1]_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[5]}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_bank_rdy_r_i_1__1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/wait_for_maint_r_lcl_reg}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_this_rank_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_wait_r_lcl_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/auto_pre_r_lcl_i_2__2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/col_wait_r_i_1__0}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/col_wait_r_reg}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_act_priority_r_i_1__1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_act_priority_r_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_priority_r_i_3__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_priority_r_i_4__1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_priority_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demanded_prior_r_i_1__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demanded_prior_r_reg}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demanded_prior_r_reg_CE_cooolgate_en_gate_915}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[1]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_10}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_14}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_14__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_15__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_3__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_4}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_6__1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/granted_col_r_i_1}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ofs_rdy_r_reg}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/override_demand_r_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_4_1_1T_arb.granted_pre_r_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_bm_end_r_i_1__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_passing_open_bank_r_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_wait_r_i_1__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_wait_r_i_2__1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_wait_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r[0]_i_3__2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r[1]_i_4__2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_zero_r_i_1__2}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_zero_r_reg}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rd_this_rank_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/req_bank_rdy_r_reg}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtp_timer_r[0]_i_1__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtp_timer_r[1]_i_1__1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtp_timer_r_reg[0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtp_timer_r_reg[0]_CE_cooolgate_en_gate_965}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtp_timer_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r[2]_i_2__1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/wr_this_rank_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/demand_priority_r_i_2__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/grant_r[3]_i_5__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/order_q_r[0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/order_q_r[1]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/order_q_r[1]_i_2__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/ordered_r_lcl_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/pass_open_bank_r_lcl_i_1__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/pass_open_bank_r_lcl_i_2__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/pass_open_bank_r_lcl_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/ras_timer_zero_r_i_3}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rb_hit_busy_r_reg}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rd_wr_r_lcl_i_1__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rd_wr_r_lcl_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rd_wr_r_lcl_reg_CE_cooolgate_en_gate_1201}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_bank_rdy_r_i_1__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_bank_rdy_r_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_periodic_rd_r_lcl_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_priority_r_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_wr_r_lcl_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_wr_r_lcl_reg_CE_cooolgate_en_gate_736_LOPT_REMAP}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/row_hit_r_reg}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/wr_this_rank_r[0]_i_1__2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/act_wait_r_lcl_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/act_wait_r_lcl_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/auto_pre_r_lcl_i_1__2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/auto_pre_r_lcl_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/bm_end_r1_i_1__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/compute_tail.tail_r_lcl_i_1__2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/compute_tail.tail_r_lcl_i_2__1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/compute_tail.tail_r_lcl_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/grant_r[3]_i_15}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/grant_r[3]_i_6}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/head_r_lcl_i_1__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/head_r_lcl_i_2__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/head_r_lcl_i_4__0}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/head_r_lcl_reg}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__0}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/maint_controller.maint_hit_busies_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_r[1]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ordered_r_lcl_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r_reg}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_passing_open_bank_r_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[0]_i_2__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[1]_i_3}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[1]_i_4__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[1]_i_6__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[1]_i_7}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_priority_r_i_1__2}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_priority_r_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_rd_r_i_1__2}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_rd_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[0]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[1]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[1]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[1]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[1]_i_5__0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[6]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/wait_for_maint_r_lcl_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_this_rank_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_wait_r_lcl_reg}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/auto_pre_r_lcl_i_2__1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1_reg}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/col_wait_r_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/col_wait_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_act_priority_r_i_1__2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_act_priority_r_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_priority_r_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_priority_r_i_3__2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_priority_r_i_4__2}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_priority_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demanded_prior_r_i_1__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demanded_prior_r_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demanded_prior_r_reg}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demanded_prior_r_reg_CE_cooolgate_en_gate_917}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/grant_r[2]_i_5__1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/grant_r[3]_i_16}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/grant_r[3]_i_6__0}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ofs_rdy_r_reg}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_4_1_1T_arb.granted_pre_r_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_bm_end_r_i_1__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_passing_open_bank_r_i_1__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_wait_r_i_1__2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_wait_r_i_2__2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_wait_r_reg}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r[0]_i_3__1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r[1]_i_4__1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_zero_r_i_1__1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_zero_r_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_zero_r_reg}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rd_this_rank_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/req_bank_rdy_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtp_timer_r[0]_i_1__2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtp_timer_r[1]_i_1__2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtp_timer_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtp_timer_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r[2]_i_2__2}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/wr_this_rank_r_reg[0]}]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/accept_internal_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg_CE_cooolgate_en_gate_549]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.insert_maint_r_lcl_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.insert_maint_r_lcl_reg]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_r_reg[3]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_rdy_r1_i_2]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_rdy_r1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_srx_r1_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_CE_cooolgate_en_gate_919]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/order_q_r[1]_i_2__2}]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/pass_open_bank_r_lcl_i_3]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/pass_open_bank_r_lcl_i_3__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/pass_open_bank_r_lcl_i_3__1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/pass_open_bank_r_lcl_i_3__2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_cntr_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_cntr_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_generation.periodic_rd_request_r_i_3]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/q_entry_r[0]_i_2__2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/q_entry_r[0]_i_3__2}]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/q_has_rd_r_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/req_periodic_rd_r_lcl_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/req_priority_r_i_1]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/wait_for_maint_r_lcl_i_1__2]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/wait_for_maint_r_lcl_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/wait_for_maint_r_lcl_i_2__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/wait_for_maint_r_lcl_i_2__1]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/was_priority_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/was_wr_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[10]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[13]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[14]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[15]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[16]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[17]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[18]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[19]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[20]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[21]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[22]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[23]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[24]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[28]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[29]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[30]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[31]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[32]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[33]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[34]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[35]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[36]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[37]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[38]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[39]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[40]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[41]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[8]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[9]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[6]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[8]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[4]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[5]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[2]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_wrdata_en_reg]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_addr_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_addr_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_addr_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_addr_reg[3]}]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/cmd_pipe_plus.mc_wrdata_en_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/cmd_pipe_plus.wr_data_en_i_1]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/mc_read_idle_r_i_2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/mc_ref_zq_wip_r_i_1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/mc_ref_zq_wip_r_i_2]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/not_strict_mode.app_rd_data[127]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/not_strict_mode.app_rd_data[127]_i_4}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/not_strict_mode.app_rd_data_end_i_1]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_1}]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_0.col_rd_wr_r1_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_1.col_rd_wr_r2_reg]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]_CE_cooolgate_en_gate_161}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[4]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[5]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_i_7}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_i_8}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_i_9}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r[3]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[1]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r[3]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r[4]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[0]_CE_cooolgate_en_gate_430}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[4]}]
set_property BEL B5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/sent_col_r2_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_36_41_i_2__2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_42_47_i_1__2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_48_53_i_2__2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_48_53_i_6__1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_54_59_i_1__2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_60_65_i_2__1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_66_71_i_1__1]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.rams[0].RAM32M0_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0_CE_cooolgate_en_gate_21}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r_reg[1]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r_reg[1]_CE_cooolgate_en_gate_445}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r_reg[2]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.inhbt_act_faw_r_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.inhbt_act_faw_r_reg}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_cntr1_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_request_r_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_request_r_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_request_r_reg}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r[2]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_reg[1]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_reg[1]_CE_cooolgate_en_gate_448}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r_reg}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_generation.refresh_bank_r_reg[0]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_generation.refresh_bank_r_reg[0]_CE_cooolgate_en_gate_727}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r[1]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_reg[0]_CE_cooolgate_en_gate_629}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_reg[1]}]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/auto_pre_r_lcl_i_3]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/cke_r_i_1]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_controller.maint_hit_busies_r[3]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_reg[4]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_tick_r_lcl_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_tick_r_lcl_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_ref_zq_wip_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_ref_zq_wip_r_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[0]_i_1__0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[1]_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[1]_i_2__0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[1]_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[2]_i_1__0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[2]_i_2__3}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[2]}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r[0]_i_1__3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r[1]_i_1__3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r[2]_i_1}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_reg[2]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_rank_r_lcl[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_rank_r_lcl[0]_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_rank_r_lcl[0]_i_3}]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_sre_r_lcl_i_1]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_sre_r_lcl_i_2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_srx_r_lcl_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_zq_r_lcl_i_1]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_rank_r_lcl_reg[0]}]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_req_r_lcl_reg]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_sre_r_lcl_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_srx_r_lcl_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_zq_r_lcl_reg]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.new_maint_rank_r_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.upd_last_master_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.upd_last_master_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/pass_open_bank_r_lcl_i_5]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_rd_generation.periodic_rd_cntr1_r_i_1]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_grant_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_grant_r_reg[0]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_grant_r_reg[0]_CE_cooolgate_en_gate_551}]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_r_cnt_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_r_cnt_reg]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_r_lcl_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_r_lcl_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.upd_last_master_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.upd_last_master_r_reg]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.upd_last_master_r_reg_CE_cooolgate_en_gate_729]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/q_has_rd_r_i_2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/q_has_rd_r_i_2__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/q_has_rd_r_i_2__1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/q_has_rd_r_i_2__2]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_generation.refresh_bank_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_generation.refresh_bank_r[0]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[2]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[4]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_5}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_6}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[0]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[0]_CE_cooolgate_en_gate_107_LOPT_REMAP}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[2]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[5]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0]}]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sr_cntrl.sre_request_logic.sre_request_r_i_1]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sr_cntrl.sre_request_logic.sre_request_r_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/wait_for_maint_r_lcl_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/wait_for_maint_r_lcl_i_1__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/wait_for_maint_r_lcl_i_1__1]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/wait_for_maint_r_lcl_i_2__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_request_logic.zq_request_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_request_logic.zq_request_r_reg]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_10}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_11}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_12}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_13}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_7}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_8}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_9}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[12]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[12]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[12]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[12]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[16]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[16]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[16]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[16]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[4]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[4]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[4]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[4]_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[8]_i_2}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[8]_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[8]_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[8]_i_5}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[10]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[11]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[12]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[13]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[14]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[15]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[16]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[17]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[18]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[19]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[5]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[6]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[7]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[8]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[9]}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1}]
set_property BEL CARRY4 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1}]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_cmd_r1_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_cmd_r2_reg[0]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_en_r1_reg]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_en_r2_reg]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_reg]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/not_strict_mode.occ_cnt_r[5]_i_3}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/not_strict_mode.rd_data_buf_addr_r_lcl[4]_i_1}]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rb_hit_busy_r_i_1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rb_hit_busy_r_i_1__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rb_hit_busy_r_i_1__1]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rb_hit_busy_r_i_1__2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_wr_r_lcl_i_2]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/req_data_buf_addr_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/req_data_buf_addr_r[1]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/req_data_buf_addr_r[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/req_data_buf_addr_r[3]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/req_data_buf_addr_r[4]_i_1}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/was_wr_i_1]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_req_counter.wr_req_cnt_r[0]_i_1}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_end_reg]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[100]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[101]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[102]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[103]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[104]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[105]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[106]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[107]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[108]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[109]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[110]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[111]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[112]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[113]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[114]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[115]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[116]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[117]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[118]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[119]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[11]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[120]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[121]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[122]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[123]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[124]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[125]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[126]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[127]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[12]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[13]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[14]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[15]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[16]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[17]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[18]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[19]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[20]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[21]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[22]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[23]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[24]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[25]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[26]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[27]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[28]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[29]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[30]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[31]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[32]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[33]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[34]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[35]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[36]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[37]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[38]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[39]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[40]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[41]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[42]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[43]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[44]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[45]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[46]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[47]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[48]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[49]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[4]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[50]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[51]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[52]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[53]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[54]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[55]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[56]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[57]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[58]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[59]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[5]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[60]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[61]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[62]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[63]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[64]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[65]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[66]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[67]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[68]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[69]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[6]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[70]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[71]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[72]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[73]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[74]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[75]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[76]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[77]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[78]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[79]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[7]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[80]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[81]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[82]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[83]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[84]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[85]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[86]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[87]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[88]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[89]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[8]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[90]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[91]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[92]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[93]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[94]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[95]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[96]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[97]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[98]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[99]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[9]}]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_copy_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_copy_reg_CE_cooolgate_en_gate_737]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_i_2]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[3]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[3]_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[4]_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[5]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[5]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[0]_CE_cooolgate_en_gate_154}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[3]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[5]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[3]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl[0]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl[3]_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl[4]_i_2}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl_reg[4]}]
set_property BEL D5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_i_1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_i_2]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_i_3]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_i_4]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_i_5]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1_reg]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[2]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]}]
set_property BEL D5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]}]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.wr_status_r1_reg]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_3}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_6}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_7}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[1].RAM32M0_i_1}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[1].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_i_1]
set_property BEL BFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[2]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[3]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[5]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[5]_i_2}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[1]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[5]}]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_rdy_r_i_1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_rdy_r_i_2]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[0]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[100]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[101]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[102]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[105]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[106]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[108]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[10]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[110]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[114]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[116]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[117]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[11]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[121]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[124]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[13]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[14]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[15]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[16]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[18]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[19]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[1]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[22]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[23]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[24]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[25]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[27]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[29]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[2]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[31]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[32]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[35]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[39]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[40]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[41]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[42]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[45]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[46]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[48]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[50]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[54]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[56]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[57]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[5]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[61]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[64]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[68]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[69]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[6]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[70]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[71]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[73]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[74]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[75]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[76]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[78]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[79]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[7]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[82]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[83]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[84]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[85]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[87]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[89]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[8]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[91]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[92]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[95]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[99]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[9]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_CE_cooolgate_en_gate_418]
set_property BEL B5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1_reg]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_reg]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3_reg]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_i_1]
set_property BEL A5FF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r_reg[3]}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_12_17_i_1__1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_18_23_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_18_23_i_2__2]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_18_23_i_4]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_24_29_i_2__1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_24_29_i_2__2]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_24_29_i_5__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_30_35_i_4__0]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_30_35_i_4__1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_36_41_i_1__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_36_41_i_6]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_36_41_i_6__0]
set_property BEL C5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_42_47_i_3__1]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_48_53_i_3__1]
set_property BEL C6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_48_53_i_4__1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_48_53_i_6__0]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_54_59_i_5__0]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_54_59_i_5__1]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_60_65_i_2]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_60_65_i_2__0]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_60_65_i_6__0]
set_property BEL B6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_66_71_i_2]
set_property BEL B5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_6_11_i_3]
set_property BEL A5LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_6_11_i_5__0]
set_property BEL D6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2]
set_property BEL CFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[0]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[10]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[11]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[12]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[13]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[14]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[1]_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[4]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[5]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[6]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[7]_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[8]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[9]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[0]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[10]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[11]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[12]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[13]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[14]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[15]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[4]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[5]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[6]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[7]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[8]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[9]}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r[0]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r[3]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r_reg[3]}]
set_property BEL DFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_upd_indx_r_reg]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r[2]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r[3]_i_1}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r[4]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r[4]_i_2}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[0]}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[0]_CE_cooolgate_en_gate_721}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[2]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[3]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[4]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[0]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[100]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[101]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[102]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[103]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[104]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[105]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[106]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[107]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[108]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[109]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[10]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[110]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[111]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[112]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[113]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[114]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[115]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[116]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[117]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[118]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[119]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[11]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[120]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[121]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[122]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[123]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[124]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[125]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[126]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[127]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[128]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[129]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[12]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[130]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[131]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[132]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[133]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[134]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[135]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[136]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[137]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[138]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[139]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[13]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[140]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[141]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[142]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[143]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[14]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[15]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[16]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[17]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[18]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[19]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[1]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[20]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[21]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[22]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[23]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[24]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[25]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[26]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[27]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[28]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[29]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[2]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[30]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[31]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[32]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[33]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[34]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[35]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[36]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[37]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[38]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[39]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[3]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[40]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[41]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[42]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[43]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[44]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[45]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[46]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[47]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[48]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[49]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[4]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[50]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[51]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[52]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[53]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[54]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[55]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[56]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[57]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[58]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[59]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[5]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[60]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[61]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[62]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[63]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[64]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[65]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[66]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[67]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[68]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[69]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[6]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[70]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[71]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[72]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[73]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[74]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[75]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[76]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[77]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[78]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[79]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[7]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[80]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[81]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[82]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[83]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[84]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[85]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[86]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[87]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[88]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[89]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[8]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[90]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[91]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[92]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[93]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[94]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[95]}]
set_property BEL C5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[96]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[97]}]
set_property BEL B5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[98]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[99]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[9]}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_6}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_7}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_8}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_9}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_i_5}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_i_4}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_i_2}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_i_3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_i_5}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0_i_5}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_i_4}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_i_5}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_i_3}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_i_3}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_i_4}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_2}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_3}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_5}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_i_2}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_i_5}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_i_3}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_i_4}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_i_5}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_i_1}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_i_2}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_i_5}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_i_1}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_i_3}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_i_5}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_i_5}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_i_1}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_i_2}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_i_3}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0}]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_i_2}]
set_property BEL D6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_i_3}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_i_6}]
set_property BEL D5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0}]
set_property BEL B5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_i_3}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_i_4}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_i_6}]
set_property BEL A6LUT [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r_i_1]
set_property BEL AFF [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r_reg]
set_property BEL C5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]_i_1}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_reg[1]}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_reg[2]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_reg[3]}]
set_property BEL DFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_reg[4]}]
set_property BEL B6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[0]_i_1}]
set_property BEL C6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[2]_i_1}]
set_property BEL A5LUT [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1}]
set_property BEL BFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r_reg[0]}]
set_property BEL CFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r_reg[1]}]
set_property BEL AFF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r_reg[2]}]
set_property BEL A5FF [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r_reg[3]}]
set_property BEL OUTBUF [get_cells {led_OBUF[0]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[1]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[2]_inst}]
set_property BEL OUTBUF [get_cells {led_OBUF[3]_inst}]
set_property BEL D6LUT [get_cells led_reg_i_1]
set_property BEL B6LUT [get_cells led_reg_i_10]
set_property BEL A6LUT [get_cells led_reg_i_11]
set_property BEL D6LUT [get_cells led_reg_i_13]
set_property BEL C6LUT [get_cells led_reg_i_14]
set_property BEL B6LUT [get_cells led_reg_i_15]
set_property BEL A6LUT [get_cells led_reg_i_16]
set_property BEL D6LUT [get_cells led_reg_i_18]
set_property BEL C6LUT [get_cells led_reg_i_19]
set_property BEL B6LUT [get_cells led_reg_i_20]
set_property BEL A6LUT [get_cells led_reg_i_21]
set_property BEL D6LUT [get_cells led_reg_i_23]
set_property BEL C6LUT [get_cells led_reg_i_24]
set_property BEL B6LUT [get_cells led_reg_i_25]
set_property BEL A6LUT [get_cells led_reg_i_26]
set_property BEL D6LUT [get_cells led_reg_i_28]
set_property BEL C6LUT [get_cells led_reg_i_29]
set_property BEL B6LUT [get_cells led_reg_i_30]
set_property BEL A6LUT [get_cells led_reg_i_31]
set_property BEL D6LUT [get_cells led_reg_i_33]
set_property BEL C6LUT [get_cells led_reg_i_34]
set_property BEL B6LUT [get_cells led_reg_i_35]
set_property BEL A6LUT [get_cells led_reg_i_36]
set_property BEL D6LUT [get_cells led_reg_i_38]
set_property BEL C6LUT [get_cells led_reg_i_39]
set_property BEL C6LUT [get_cells led_reg_i_4]
set_property BEL B6LUT [get_cells led_reg_i_40]
set_property BEL A6LUT [get_cells led_reg_i_41]
set_property BEL D6LUT [get_cells led_reg_i_43]
set_property BEL C6LUT [get_cells led_reg_i_44]
set_property BEL B6LUT [get_cells led_reg_i_45]
set_property BEL A6LUT [get_cells led_reg_i_46]
set_property BEL D6LUT [get_cells led_reg_i_48]
set_property BEL C6LUT [get_cells led_reg_i_49]
set_property BEL B6LUT [get_cells led_reg_i_5]
set_property BEL B6LUT [get_cells led_reg_i_50]
set_property BEL A6LUT [get_cells led_reg_i_51]
set_property BEL D6LUT [get_cells led_reg_i_52]
set_property BEL C6LUT [get_cells led_reg_i_53]
set_property BEL B6LUT [get_cells led_reg_i_54]
set_property BEL A6LUT [get_cells led_reg_i_55]
set_property BEL A6LUT [get_cells led_reg_i_6]
set_property BEL D6LUT [get_cells led_reg_i_8]
set_property BEL C6LUT [get_cells led_reg_i_9]
set_property BEL CFF [get_cells led_reg_reg]
set_property BEL CARRY4 [get_cells led_reg_reg_i_12]
set_property BEL CARRY4 [get_cells led_reg_reg_i_17]
set_property BEL CARRY4 [get_cells led_reg_reg_i_2]
set_property BEL CARRY4 [get_cells led_reg_reg_i_22]
set_property BEL CARRY4 [get_cells led_reg_reg_i_27]
set_property BEL CARRY4 [get_cells led_reg_reg_i_3]
set_property BEL CARRY4 [get_cells led_reg_reg_i_32]
set_property BEL CARRY4 [get_cells led_reg_reg_i_37]
set_property BEL CARRY4 [get_cells led_reg_reg_i_42]
set_property BEL CARRY4 [get_cells led_reg_reg_i_47]
set_property BEL CARRY4 [get_cells led_reg_reg_i_7]
set_property BEL OUTBUF [get_cells {sseg_OBUF[0]_inst}]
set_property BEL C5LUT [get_cells {sseg_OBUF[0]_inst_i_2}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[1]_inst}]
set_property BEL C6LUT [get_cells {sseg_OBUF[1]_inst_i_2}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[2]_inst}]
set_property BEL C6LUT [get_cells {sseg_OBUF[2]_inst_i_2}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[3]_inst}]
set_property BEL C5LUT [get_cells {sseg_OBUF[3]_inst_i_2}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[4]_inst}]
set_property BEL A6LUT [get_cells {sseg_OBUF[4]_inst_i_2}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[5]_inst}]
set_property BEL A5LUT [get_cells {sseg_OBUF[5]_inst_i_2}]
set_property BEL OUTBUF [get_cells {sseg_OBUF[6]_inst}]
set_property BEL B6LUT [get_cells {sseg_OBUF[6]_inst_i_2}]
set_property BEL A6LUT [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_1]
set_property BEL C6LUT [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_2]
set_property BEL C6LUT [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_3]
set_property BEL B6LUT [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_4]
set_property BEL A6LUT [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_5]
set_property BEL AFF [get_cells sseg_controller/chip_select_gen/chip_select_reg_reg]
set_property BEL A5LUT [get_cells {sseg_controller/chip_select_gen/clkcnt_reg[0]_i_1}]
set_property BEL B6LUT [get_cells {sseg_controller/chip_select_gen/clkcnt_reg[19]_i_1}]
set_property BEL C6LUT [get_cells {sseg_controller/chip_select_gen/clkcnt_reg[19]_i_2}]
set_property BEL A6LUT [get_cells {sseg_controller/chip_select_gen/clkcnt_reg[19]_i_3}]
set_property BEL A5FF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[0]}]
set_property BEL A5FF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[10]}]
set_property BEL B5FF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[11]}]
set_property BEL C5FF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[12]}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[13]}]
set_property BEL BFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[14]}]
set_property BEL CFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[15]}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[16]}]
set_property BEL D6LUT [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[16]_CE_cooolgate_en_gate_731}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[17]}]
set_property BEL BFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[18]}]
set_property BEL CFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[19]}]
set_property BEL BFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[1]}]
set_property BEL C5FF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[2]}]
set_property BEL DFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[3]}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[4]}]
set_property BEL A6LUT [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[4]_CE_cooolgate_en_gate_553}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[5]}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[6]}]
set_property BEL D6LUT [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[6]_CE_cooolgate_en_gate_733}]
set_property BEL CFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[7]}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[8]}]
set_property BEL D6LUT [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[8]_CE_cooolgate_en_gate_555}]
set_property BEL AFF [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[9]}]
set_property BEL B6LUT [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[9]_CE_cooolgate_en_gate_631}]
set_property BEL CARRY4 [get_cells sseg_controller/chip_select_gen/plusOp_carry]
set_property BEL CARRY4 [get_cells sseg_controller/chip_select_gen/plusOp_carry__0]
set_property BEL CARRY4 [get_cells sseg_controller/chip_select_gen/plusOp_carry__1]
set_property BEL CARRY4 [get_cells sseg_controller/chip_select_gen/plusOp_carry__2]
set_property BEL CARRY4 [get_cells sseg_controller/chip_select_gen/plusOp_carry__3]
set_property BEL D6LUT [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[0]_inst_i_1}]
set_property BEL A6LUT [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[1]_inst_i_1}]
set_property BEL D6LUT [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[2]_inst_i_1}]
set_property BEL A6LUT [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[3]_inst_i_1}]
set_property BEL B6LUT [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[4]_inst_i_1}]
set_property BEL C6LUT [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[5]_inst_i_1}]
set_property BEL D6LUT [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[6]_inst_i_1}]
set_property BEL OUTBUF [get_cells sseg_cs_out_OBUF_inst]
set_property BEL INBUF_EN [get_cells clk_IBUF_inst]
set_property BEL BUFG [get_cells clk_IBUF_BUFG_inst]
set_property BEL D5LUT [get_cells {app_wdf_data_reg_reg[124]_CE_cooolgate_en_gate_593}]
set_property BEL D6LUT [get_cells app_en_reg_reg_CE_cooolgate_en_gate_723]
set_property LOC SLICE_X83Y70 [get_cells {FSM_onehot_state_reg[5]_i_1}]
set_property LOC SLICE_X83Y70 [get_cells {FSM_onehot_state_reg[5]_i_2}]
set_property LOC SLICE_X82Y70 [get_cells {FSM_onehot_state_reg[5]_i_3}]
set_property LOC SLICE_X83Y70 [get_cells {FSM_onehot_state_reg_reg[0]}]
set_property LOC SLICE_X83Y70 [get_cells {FSM_onehot_state_reg_reg[1]}]
set_property LOC SLICE_X83Y70 [get_cells {FSM_onehot_state_reg_reg[2]}]
set_property LOC SLICE_X83Y70 [get_cells {FSM_onehot_state_reg_reg[3]}]
set_property LOC SLICE_X83Y70 [get_cells {FSM_onehot_state_reg_reg[4]}]
set_property LOC SLICE_X83Y70 [get_cells {FSM_onehot_state_reg_reg[5]}]
set_property LOC SLICE_X81Y70 [get_cells {app_cmd_reg[0]_i_1}]
set_property LOC SLICE_X81Y70 [get_cells {app_cmd_reg_reg[0]}]
set_property LOC SLICE_X82Y70 [get_cells app_en_reg_i_1]
set_property LOC SLICE_X82Y70 [get_cells app_en_reg_i_2]
set_property LOC SLICE_X82Y70 [get_cells app_en_reg_reg]
set_property LOC SLICE_X83Y70 [get_cells {app_wdf_data_reg[124]_i_1}]
set_property LOC SLICE_X83Y71 [get_cells {app_wdf_data_reg_reg[124]}]
set_property LOC SLICE_X83Y70 [get_cells app_wdf_wren_reg_i_1]
set_property LOC SLICE_X85Y69 [get_cells app_wdf_wren_reg_reg]
set_property LOC SLICE_X86Y103 [get_cells {clk_cnt_reg[0]_i_1}]
set_property LOC SLICE_X86Y103 [get_cells {clk_cnt_reg[1]_i_1}]
set_property LOC SLICE_X84Y104 [get_cells {clk_cnt_reg[2]_i_1}]
set_property LOC SLICE_X84Y103 [get_cells {clk_cnt_reg[3]_i_1}]
set_property LOC SLICE_X84Y103 [get_cells {clk_cnt_reg[4]_i_1}]
set_property LOC SLICE_X86Y103 [get_cells {clk_cnt_reg[5]_i_1}]
set_property LOC SLICE_X84Y104 [get_cells {clk_cnt_reg[6]_i_1}]
set_property LOC SLICE_X84Y104 [get_cells {clk_cnt_reg[6]_i_2}]
set_property LOC SLICE_X82Y70 [get_cells {clk_cnt_reg[7]_i_1}]
set_property LOC SLICE_X84Y103 [get_cells {clk_cnt_reg[7]_i_2}]
set_property LOC SLICE_X84Y103 [get_cells {clk_cnt_reg[7]_i_3}]
set_property LOC SLICE_X86Y103 [get_cells {clk_cnt_reg_reg[0]}]
set_property LOC SLICE_X86Y103 [get_cells {clk_cnt_reg_reg[1]}]
set_property LOC SLICE_X84Y104 [get_cells {clk_cnt_reg_reg[2]}]
set_property LOC SLICE_X84Y103 [get_cells {clk_cnt_reg_reg[3]}]
set_property LOC SLICE_X84Y103 [get_cells {clk_cnt_reg_reg[4]}]
set_property LOC SLICE_X86Y103 [get_cells {clk_cnt_reg_reg[5]}]
set_property LOC SLICE_X84Y104 [get_cells {clk_cnt_reg_reg[6]}]
set_property LOC SLICE_X84Y103 [get_cells {clk_cnt_reg_reg[7]}]
set_property LOC BUFGCTRL_X0Y2 [get_cells clk_div_inst/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells clk_div_inst/inst/clkout1_buf]
set_property LOC MMCME2_ADV_X0Y0 [get_cells clk_div_inst/inst/mmcm_adv_inst]
set_property LOC SLICE_X82Y70 [get_cells {data_read_from_memory_reg[127]_i_1}]
set_property LOC SLICE_X81Y79 [get_cells {data_read_from_memory_reg_reg[0]}]
set_property LOC SLICE_X79Y89 [get_cells {data_read_from_memory_reg_reg[100]}]
set_property LOC SLICE_X80Y91 [get_cells {data_read_from_memory_reg_reg[101]}]
set_property LOC SLICE_X81Y89 [get_cells {data_read_from_memory_reg_reg[102]}]
set_property LOC SLICE_X80Y91 [get_cells {data_read_from_memory_reg_reg[103]}]
set_property LOC SLICE_X79Y86 [get_cells {data_read_from_memory_reg_reg[104]}]
set_property LOC SLICE_X79Y89 [get_cells {data_read_from_memory_reg_reg[105]}]
set_property LOC SLICE_X79Y92 [get_cells {data_read_from_memory_reg_reg[106]}]
set_property LOC SLICE_X81Y87 [get_cells {data_read_from_memory_reg_reg[107]}]
set_property LOC SLICE_X78Y92 [get_cells {data_read_from_memory_reg_reg[108]}]
set_property LOC SLICE_X80Y91 [get_cells {data_read_from_memory_reg_reg[109]}]
set_property LOC SLICE_X75Y80 [get_cells {data_read_from_memory_reg_reg[10]}]
set_property LOC SLICE_X78Y92 [get_cells {data_read_from_memory_reg_reg[110]}]
set_property LOC SLICE_X79Y89 [get_cells {data_read_from_memory_reg_reg[111]}]
set_property LOC SLICE_X79Y89 [get_cells {data_read_from_memory_reg_reg[112]}]
set_property LOC SLICE_X78Y92 [get_cells {data_read_from_memory_reg_reg[113]}]
set_property LOC SLICE_X78Y92 [get_cells {data_read_from_memory_reg_reg[114]}]
set_property LOC SLICE_X76Y93 [get_cells {data_read_from_memory_reg_reg[115]}]
set_property LOC SLICE_X78Y92 [get_cells {data_read_from_memory_reg_reg[116]}]
set_property LOC SLICE_X76Y93 [get_cells {data_read_from_memory_reg_reg[117]}]
set_property LOC SLICE_X78Y92 [get_cells {data_read_from_memory_reg_reg[118]}]
set_property LOC SLICE_X79Y92 [get_cells {data_read_from_memory_reg_reg[119]}]
set_property LOC SLICE_X78Y78 [get_cells {data_read_from_memory_reg_reg[11]}]
set_property LOC SLICE_X79Y89 [get_cells {data_read_from_memory_reg_reg[120]}]
set_property LOC SLICE_X80Y91 [get_cells {data_read_from_memory_reg_reg[121]}]
set_property LOC SLICE_X78Y92 [get_cells {data_read_from_memory_reg_reg[122]}]
set_property LOC SLICE_X79Y86 [get_cells {data_read_from_memory_reg_reg[123]}]
set_property LOC SLICE_X78Y92 [get_cells {data_read_from_memory_reg_reg[124]}]
set_property LOC SLICE_X80Y91 [get_cells {data_read_from_memory_reg_reg[125]}]
set_property LOC SLICE_X79Y92 [get_cells {data_read_from_memory_reg_reg[126]}]
set_property LOC SLICE_X79Y92 [get_cells {data_read_from_memory_reg_reg[127]}]
set_property LOC SLICE_X75Y80 [get_cells {data_read_from_memory_reg_reg[12]}]
set_property LOC SLICE_X81Y81 [get_cells {data_read_from_memory_reg_reg[13]}]
set_property LOC SLICE_X75Y80 [get_cells {data_read_from_memory_reg_reg[14]}]
set_property LOC SLICE_X81Y79 [get_cells {data_read_from_memory_reg_reg[15]}]
set_property LOC SLICE_X81Y81 [get_cells {data_read_from_memory_reg_reg[16]}]
set_property LOC SLICE_X82Y83 [get_cells {data_read_from_memory_reg_reg[17]}]
set_property LOC SLICE_X81Y82 [get_cells {data_read_from_memory_reg_reg[18]}]
set_property LOC SLICE_X81Y82 [get_cells {data_read_from_memory_reg_reg[19]}]
set_property LOC SLICE_X81Y79 [get_cells {data_read_from_memory_reg_reg[1]}]
set_property LOC SLICE_X81Y82 [get_cells {data_read_from_memory_reg_reg[20]}]
set_property LOC SLICE_X81Y81 [get_cells {data_read_from_memory_reg_reg[21]}]
set_property LOC SLICE_X81Y83 [get_cells {data_read_from_memory_reg_reg[22]}]
set_property LOC SLICE_X81Y81 [get_cells {data_read_from_memory_reg_reg[23]}]
set_property LOC SLICE_X75Y80 [get_cells {data_read_from_memory_reg_reg[24]}]
set_property LOC SLICE_X81Y79 [get_cells {data_read_from_memory_reg_reg[25]}]
set_property LOC SLICE_X75Y80 [get_cells {data_read_from_memory_reg_reg[26]}]
set_property LOC SLICE_X81Y83 [get_cells {data_read_from_memory_reg_reg[27]}]
set_property LOC SLICE_X75Y83 [get_cells {data_read_from_memory_reg_reg[28]}]
set_property LOC SLICE_X75Y80 [get_cells {data_read_from_memory_reg_reg[29]}]
set_property LOC SLICE_X81Y79 [get_cells {data_read_from_memory_reg_reg[2]}]
set_property LOC SLICE_X82Y83 [get_cells {data_read_from_memory_reg_reg[30]}]
set_property LOC SLICE_X79Y83 [get_cells {data_read_from_memory_reg_reg[31]}]
set_property LOC SLICE_X82Y83 [get_cells {data_read_from_memory_reg_reg[32]}]
set_property LOC SLICE_X81Y82 [get_cells {data_read_from_memory_reg_reg[33]}]
set_property LOC SLICE_X83Y81 [get_cells {data_read_from_memory_reg_reg[34]}]
set_property LOC SLICE_X82Y83 [get_cells {data_read_from_memory_reg_reg[35]}]
set_property LOC SLICE_X77Y83 [get_cells {data_read_from_memory_reg_reg[36]}]
set_property LOC SLICE_X79Y83 [get_cells {data_read_from_memory_reg_reg[37]}]
set_property LOC SLICE_X81Y83 [get_cells {data_read_from_memory_reg_reg[38]}]
set_property LOC SLICE_X79Y83 [get_cells {data_read_from_memory_reg_reg[39]}]
set_property LOC SLICE_X82Y83 [get_cells {data_read_from_memory_reg_reg[3]}]
set_property LOC SLICE_X79Y83 [get_cells {data_read_from_memory_reg_reg[40]}]
set_property LOC SLICE_X81Y83 [get_cells {data_read_from_memory_reg_reg[41]}]
set_property LOC SLICE_X75Y83 [get_cells {data_read_from_memory_reg_reg[42]}]
set_property LOC SLICE_X77Y83 [get_cells {data_read_from_memory_reg_reg[43]}]
set_property LOC SLICE_X75Y83 [get_cells {data_read_from_memory_reg_reg[44]}]
set_property LOC SLICE_X75Y83 [get_cells {data_read_from_memory_reg_reg[45]}]
set_property LOC SLICE_X75Y83 [get_cells {data_read_from_memory_reg_reg[46]}]
set_property LOC SLICE_X75Y83 [get_cells {data_read_from_memory_reg_reg[47]}]
set_property LOC SLICE_X82Y83 [get_cells {data_read_from_memory_reg_reg[48]}]
set_property LOC SLICE_X81Y85 [get_cells {data_read_from_memory_reg_reg[49]}]
set_property LOC SLICE_X78Y78 [get_cells {data_read_from_memory_reg_reg[4]}]
set_property LOC SLICE_X79Y86 [get_cells {data_read_from_memory_reg_reg[50]}]
set_property LOC SLICE_X82Y83 [get_cells {data_read_from_memory_reg_reg[51]}]
set_property LOC SLICE_X81Y87 [get_cells {data_read_from_memory_reg_reg[52]}]
set_property LOC SLICE_X81Y85 [get_cells {data_read_from_memory_reg_reg[53]}]
set_property LOC SLICE_X81Y84 [get_cells {data_read_from_memory_reg_reg[54]}]
set_property LOC SLICE_X79Y83 [get_cells {data_read_from_memory_reg_reg[55]}]
set_property LOC SLICE_X81Y84 [get_cells {data_read_from_memory_reg_reg[56]}]
set_property LOC SLICE_X82Y83 [get_cells {data_read_from_memory_reg_reg[57]}]
set_property LOC SLICE_X81Y84 [get_cells {data_read_from_memory_reg_reg[58]}]
set_property LOC SLICE_X81Y84 [get_cells {data_read_from_memory_reg_reg[59]}]
set_property LOC SLICE_X81Y79 [get_cells {data_read_from_memory_reg_reg[5]}]
set_property LOC SLICE_X79Y83 [get_cells {data_read_from_memory_reg_reg[60]}]
set_property LOC SLICE_X75Y86 [get_cells {data_read_from_memory_reg_reg[61]}]
set_property LOC SLICE_X75Y86 [get_cells {data_read_from_memory_reg_reg[62]}]
set_property LOC SLICE_X75Y83 [get_cells {data_read_from_memory_reg_reg[63]}]
set_property LOC SLICE_X75Y86 [get_cells {data_read_from_memory_reg_reg[64]}]
set_property LOC SLICE_X79Y83 [get_cells {data_read_from_memory_reg_reg[65]}]
set_property LOC SLICE_X81Y85 [get_cells {data_read_from_memory_reg_reg[66]}]
set_property LOC SLICE_X81Y85 [get_cells {data_read_from_memory_reg_reg[67]}]
set_property LOC SLICE_X81Y87 [get_cells {data_read_from_memory_reg_reg[68]}]
set_property LOC SLICE_X81Y86 [get_cells {data_read_from_memory_reg_reg[69]}]
set_property LOC SLICE_X78Y78 [get_cells {data_read_from_memory_reg_reg[6]}]
set_property LOC SLICE_X81Y87 [get_cells {data_read_from_memory_reg_reg[70]}]
set_property LOC SLICE_X79Y93 [get_cells {data_read_from_memory_reg_reg[71]}]
set_property LOC SLICE_X75Y86 [get_cells {data_read_from_memory_reg_reg[72]}]
set_property LOC SLICE_X75Y86 [get_cells {data_read_from_memory_reg_reg[73]}]
set_property LOC SLICE_X75Y86 [get_cells {data_read_from_memory_reg_reg[74]}]
set_property LOC SLICE_X75Y86 [get_cells {data_read_from_memory_reg_reg[75]}]
set_property LOC SLICE_X77Y83 [get_cells {data_read_from_memory_reg_reg[76]}]
set_property LOC SLICE_X75Y86 [get_cells {data_read_from_memory_reg_reg[77]}]
set_property LOC SLICE_X81Y86 [get_cells {data_read_from_memory_reg_reg[78]}]
set_property LOC SLICE_X81Y86 [get_cells {data_read_from_memory_reg_reg[79]}]
set_property LOC SLICE_X78Y78 [get_cells {data_read_from_memory_reg_reg[7]}]
set_property LOC SLICE_X79Y86 [get_cells {data_read_from_memory_reg_reg[80]}]
set_property LOC SLICE_X81Y86 [get_cells {data_read_from_memory_reg_reg[81]}]
set_property LOC SLICE_X79Y89 [get_cells {data_read_from_memory_reg_reg[82]}]
set_property LOC SLICE_X81Y88 [get_cells {data_read_from_memory_reg_reg[83]}]
set_property LOC SLICE_X80Y91 [get_cells {data_read_from_memory_reg_reg[84]}]
set_property LOC SLICE_X82Y87 [get_cells {data_read_from_memory_reg_reg[85]}]
set_property LOC SLICE_X79Y89 [get_cells {data_read_from_memory_reg_reg[86]}]
set_property LOC SLICE_X77Y92 [get_cells {data_read_from_memory_reg_reg[87]}]
set_property LOC SLICE_X79Y86 [get_cells {data_read_from_memory_reg_reg[88]}]
set_property LOC SLICE_X81Y88 [get_cells {data_read_from_memory_reg_reg[89]}]
set_property LOC SLICE_X81Y79 [get_cells {data_read_from_memory_reg_reg[8]}]
set_property LOC SLICE_X77Y92 [get_cells {data_read_from_memory_reg_reg[90]}]
set_property LOC SLICE_X77Y83 [get_cells {data_read_from_memory_reg_reg[91]}]
set_property LOC SLICE_X77Y92 [get_cells {data_read_from_memory_reg_reg[92]}]
set_property LOC SLICE_X77Y83 [get_cells {data_read_from_memory_reg_reg[93]}]
set_property LOC SLICE_X81Y88 [get_cells {data_read_from_memory_reg_reg[94]}]
set_property LOC SLICE_X81Y89 [get_cells {data_read_from_memory_reg_reg[95]}]
set_property LOC SLICE_X81Y88 [get_cells {data_read_from_memory_reg_reg[96]}]
set_property LOC SLICE_X81Y89 [get_cells {data_read_from_memory_reg_reg[97]}]
set_property LOC SLICE_X79Y89 [get_cells {data_read_from_memory_reg_reg[98]}]
set_property LOC SLICE_X81Y89 [get_cells {data_read_from_memory_reg_reg[99]}]
set_property LOC SLICE_X81Y79 [get_cells {data_read_from_memory_reg_reg[9]}]
set_property LOC SLICE_X88Y61 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5]
set_property LOC SLICE_X88Y64 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17]
set_property LOC SLICE_X88Y63 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23]
set_property LOC SLICE_X88Y65 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29]
set_property LOC SLICE_X88Y66 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35]
set_property LOC SLICE_X84Y65 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41]
set_property LOC SLICE_X88Y67 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47]
set_property LOC SLICE_X84Y68 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53]
set_property LOC SLICE_X88Y68 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59]
set_property LOC SLICE_X84Y64 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65]
set_property LOC SLICE_X84Y69 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71]
set_property LOC SLICE_X88Y62 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11]
set_property LOC SLICE_X84Y67 [get_cells ddr3_mig/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77]
set_property LOC SLICE_X76Y81 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17]
set_property LOC SLICE_X74Y83 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23]
set_property LOC SLICE_X74Y81 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29]
set_property LOC SLICE_X76Y82 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35]
set_property LOC SLICE_X78Y82 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41]
set_property LOC SLICE_X76Y85 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47]
set_property LOC SLICE_X76Y83 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53]
set_property LOC SLICE_X76Y84 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59]
set_property LOC SLICE_X76Y86 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65]
set_property LOC SLICE_X74Y86 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71]
set_property LOC SLICE_X80Y79 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11]
set_property LOC SLICE_X88Y75 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17]
set_property LOC SLICE_X88Y76 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23]
set_property LOC SLICE_X88Y80 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29]
set_property LOC SLICE_X88Y78 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35]
set_property LOC SLICE_X84Y79 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41]
set_property LOC SLICE_X88Y79 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47]
set_property LOC SLICE_X88Y82 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53]
set_property LOC SLICE_X84Y82 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59]
set_property LOC SLICE_X88Y84 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65]
set_property LOC SLICE_X88Y85 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71]
set_property LOC SLICE_X84Y75 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11]
set_property LOC SLICE_X88Y86 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77]
set_property LOC SLICE_X84Y85 [get_cells ddr3_mig/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79]
set_property LOC SLICE_X78Y88 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17]
set_property LOC SLICE_X76Y90 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23]
set_property LOC SLICE_X78Y84 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29]
set_property LOC SLICE_X78Y85 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35]
set_property LOC SLICE_X76Y91 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41]
set_property LOC SLICE_X76Y92 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47]
set_property LOC SLICE_X80Y85 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53]
set_property LOC SLICE_X78Y86 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59]
set_property LOC SLICE_X78Y91 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65]
set_property LOC SLICE_X78Y90 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71]
set_property LOC SLICE_X80Y83 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11]
set_property LOC SLICE_X88Y88 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17]
set_property LOC SLICE_X84Y89 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23]
set_property LOC SLICE_X84Y88 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29]
set_property LOC SLICE_X88Y90 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35]
set_property LOC SLICE_X84Y94 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41]
set_property LOC SLICE_X88Y93 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47]
set_property LOC SLICE_X84Y98 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53]
set_property LOC SLICE_X88Y96 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59]
set_property LOC SLICE_X84Y99 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65]
set_property LOC SLICE_X88Y97 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71]
set_property LOC SLICE_X84Y87 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11]
set_property LOC SLICE_X88Y91 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77]
set_property LOC SLICE_X88Y98 [get_cells ddr3_mig/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79]
set_property LOC SLICE_X31Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1}]
set_property LOC SLICE_X32Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]}]
set_property LOC SLICE_X32Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]}]
set_property LOC SLICE_X32Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]}]
set_property LOC SLICE_X32Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]}]
set_property LOC SLICE_X33Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[0]_i_1}]
set_property LOC SLICE_X33Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[10]_i_1}]
set_property LOC SLICE_X31Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[11]_i_1}]
set_property LOC SLICE_X30Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[11]_i_2}]
set_property LOC SLICE_X30Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[11]_i_3}]
set_property LOC SLICE_X30Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[11]_i_4}]
set_property LOC SLICE_X30Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[11]_i_5}]
set_property LOC SLICE_X31Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[1]_i_1}]
set_property LOC SLICE_X33Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[2]_i_1}]
set_property LOC SLICE_X31Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[3]_i_1}]
set_property LOC SLICE_X32Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[4]_i_1}]
set_property LOC SLICE_X33Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[5]_i_1}]
set_property LOC SLICE_X31Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[6]_i_1}]
set_property LOC SLICE_X32Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[7]_i_1}]
set_property LOC SLICE_X31Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[8]_i_1}]
set_property LOC SLICE_X31Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_101[9]_i_1}]
set_property LOC SLICE_X33Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1}]
set_property LOC SLICE_X33Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0]}]
set_property LOC SLICE_X32Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10]}]
set_property LOC SLICE_X33Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]}]
set_property LOC SLICE_X29Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1]}]
set_property LOC SLICE_X32Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2]}]
set_property LOC SLICE_X31Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3]}]
set_property LOC SLICE_X28Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4]}]
set_property LOC SLICE_X34Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5]}]
set_property LOC SLICE_X30Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6]}]
set_property LOC SLICE_X30Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7]}]
set_property LOC SLICE_X31Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8]}]
set_property LOC SLICE_X32Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9]}]
set_property LOC SLICE_X33Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]}]
set_property LOC SLICE_X32Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]}]
set_property LOC SLICE_X33Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]}]
set_property LOC SLICE_X29Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]}]
set_property LOC SLICE_X32Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]}]
set_property LOC SLICE_X31Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]}]
set_property LOC SLICE_X28Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]}]
set_property LOC SLICE_X34Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]}]
set_property LOC SLICE_X30Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]}]
set_property LOC SLICE_X30Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]}]
set_property LOC SLICE_X31Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]}]
set_property LOC SLICE_X32Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]}]
set_property LOC SLICE_X33Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[0]}]
set_property LOC SLICE_X32Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[10]}]
set_property LOC SLICE_X33Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[11]}]
set_property LOC SLICE_X29Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[1]}]
set_property LOC SLICE_X32Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[2]}]
set_property LOC SLICE_X31Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[3]}]
set_property LOC SLICE_X28Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[4]}]
set_property LOC SLICE_X34Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[5]}]
set_property LOC SLICE_X30Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[6]}]
set_property LOC SLICE_X30Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[7]}]
set_property LOC SLICE_X31Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[8]}]
set_property LOC SLICE_X32Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r2_reg[9]}]
set_property LOC SLICE_X33Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[0]}]
set_property LOC SLICE_X32Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[10]}]
set_property LOC SLICE_X33Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[11]}]
set_property LOC SLICE_X29Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[1]}]
set_property LOC SLICE_X32Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[2]}]
set_property LOC SLICE_X31Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[3]}]
set_property LOC SLICE_X28Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[4]}]
set_property LOC SLICE_X34Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[5]}]
set_property LOC SLICE_X30Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[6]}]
set_property LOC SLICE_X30Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[7]}]
set_property LOC SLICE_X31Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[8]}]
set_property LOC SLICE_X32Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r3_reg[9]}]
set_property LOC SLICE_X31Y124 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2]
set_property LOC SLICE_X31Y124 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3]
set_property LOC SLICE_X31Y124 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4]
set_property LOC SLICE_X31Y124 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5]
set_property LOC SLICE_X31Y124 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg]
set_property LOC SLICE_X31Y124 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1]
set_property LOC SLICE_X33Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[0]}]
set_property LOC SLICE_X32Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[10]}]
set_property LOC SLICE_X33Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[11]}]
set_property LOC SLICE_X29Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[1]}]
set_property LOC SLICE_X32Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[2]}]
set_property LOC SLICE_X31Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[3]}]
set_property LOC SLICE_X28Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[4]}]
set_property LOC SLICE_X34Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[5]}]
set_property LOC SLICE_X30Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[6]}]
set_property LOC SLICE_X30Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[7]}]
set_property LOC SLICE_X31Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[8]}]
set_property LOC SLICE_X32Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r4_reg[9]}]
set_property LOC SLICE_X33Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0]}]
set_property LOC SLICE_X32Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10]}]
set_property LOC SLICE_X33Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]}]
set_property LOC SLICE_X29Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1]}]
set_property LOC SLICE_X32Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2]}]
set_property LOC SLICE_X31Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3]}]
set_property LOC SLICE_X28Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4]}]
set_property LOC SLICE_X34Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5]}]
set_property LOC SLICE_X30Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6]}]
set_property LOC SLICE_X30Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7]}]
set_property LOC SLICE_X31Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8]}]
set_property LOC SLICE_X32Y124 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9]}]
set_property LOC SLICE_X33Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[0]_i_1}]
set_property LOC SLICE_X33Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[1]_i_1}]
set_property LOC SLICE_X33Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[2]_i_1}]
set_property LOC SLICE_X33Y125 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_1}]
set_property LOC SLICE_X33Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2}]
set_property LOC SLICE_X33Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_3}]
set_property LOC SLICE_X33Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr_reg[0]}]
set_property LOC SLICE_X33Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr_reg[1]}]
set_property LOC SLICE_X33Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr_reg[2]}]
set_property LOC SLICE_X33Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr_reg[3]}]
set_property LOC XADC_X0Y0 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst]
set_property LOC SLICE_X34Y126 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg]
set_property LOC SLICE_X34Y126 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg]
set_property LOC SLICE_X31Y129 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1]
set_property LOC SLICE_X30Y129 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2]
set_property LOC SLICE_X33Y128 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg]
set_property LOC SLICE_X30Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[0]_i_1}]
set_property LOC SLICE_X30Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1}]
set_property LOC SLICE_X31Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_2}]
set_property LOC SLICE_X30Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3}]
set_property LOC SLICE_X30Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[1]_i_1}]
set_property LOC SLICE_X30Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[2]_i_1}]
set_property LOC SLICE_X30Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[3]_i_1}]
set_property LOC SLICE_X30Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[4]_i_1}]
set_property LOC SLICE_X30Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1}]
set_property LOC SLICE_X31Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[6]_i_1}]
set_property LOC SLICE_X31Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_1}]
set_property LOC SLICE_X31Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[8]_i_1}]
set_property LOC SLICE_X31Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_1}]
set_property LOC SLICE_X33Y128 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1]
set_property LOC SLICE_X33Y128 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg]
set_property LOC SLICE_X29Y128 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1]
set_property LOC SLICE_X29Y128 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg]
set_property LOC SLICE_X29Y128 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg_CE_cooolgate_en_gate_1203]
set_property LOC SLICE_X30Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]}]
set_property LOC SLICE_X31Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]}]
set_property LOC SLICE_X30Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]}]
set_property LOC SLICE_X30Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]}]
set_property LOC SLICE_X30Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]}]
set_property LOC SLICE_X30Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]}]
set_property LOC SLICE_X30Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]}]
set_property LOC SLICE_X31Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]}]
set_property LOC SLICE_X31Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]}]
set_property LOC SLICE_X31Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]}]
set_property LOC SLICE_X31Y129 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]}]
set_property LOC SLICE_X29Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]}]
set_property LOC SLICE_X29Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]}]
set_property LOC SLICE_X29Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]}]
set_property LOC SLICE_X29Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]}]
set_property LOC SLICE_X29Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]}]
set_property LOC SLICE_X29Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]}]
set_property LOC SLICE_X29Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]}]
set_property LOC SLICE_X29Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]}]
set_property LOC SLICE_X29Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]}]
set_property LOC SLICE_X29Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]}]
set_property LOC SLICE_X29Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]}]
set_property LOC SLICE_X29Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]}]
set_property LOC SLICE_X28Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]}]
set_property LOC SLICE_X30Y128 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]_CE_cooolgate_en_gate_39}]
set_property LOC SLICE_X28Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]}]
set_property LOC SLICE_X28Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]}]
set_property LOC SLICE_X28Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]}]
set_property LOC SLICE_X28Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]}]
set_property LOC SLICE_X28Y127 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]}]
set_property LOC SLICE_X28Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]}]
set_property LOC SLICE_X28Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]}]
set_property LOC SLICE_X28Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]}]
set_property LOC SLICE_X28Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]}]
set_property LOC SLICE_X28Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]}]
set_property LOC SLICE_X28Y126 [get_cells {ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]}]
set_property LOC SLICE_X28Y128 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg]
set_property LOC SLICE_X30Y128 [get_cells ddr3_mig/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg_CE_cooolgate_en_gate_633]
set_property LOC SLICE_X69Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/cnt_shift_r[3]_i_1}]
set_property LOC SLICE_X77Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/complex_row0_rd_done_i_2]
set_property LOC SLICE_X61Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt[4]_i_2}]
set_property LOC SLICE_X89Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/phaser_ref_i_i_1]
set_property LOC SLICE_X89Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/phy_control_i_i_1]
set_property LOC SLICE_X76Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_3}]
set_property LOC SLICE_X62Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep]
set_property LOC SLICE_X64Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0]
set_property LOC SLICE_X70Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1]
set_property LOC SLICE_X61Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10]
set_property LOC SLICE_X60Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11]
set_property LOC SLICE_X60Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12]
set_property LOC SLICE_X60Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13]
set_property LOC SLICE_X64Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14]
set_property LOC SLICE_X62Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15]
set_property LOC SLICE_X64Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16]
set_property LOC SLICE_X69Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17]
set_property LOC SLICE_X65Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18]
set_property LOC SLICE_X71Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2]
set_property LOC SLICE_X62Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3]
set_property LOC SLICE_X62Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4]
set_property LOC SLICE_X62Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5]
set_property LOC SLICE_X70Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6]
set_property LOC SLICE_X62Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7]
set_property LOC SLICE_X64Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8]
set_property LOC SLICE_X60Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9]
set_property LOC SLICE_X62Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]}]
set_property LOC SLICE_X62Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[10]}]
set_property LOC SLICE_X64Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[11]}]
set_property LOC SLICE_X62Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]}]
set_property LOC SLICE_X62Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]}]
set_property LOC SLICE_X62Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]}]
set_property LOC SLICE_X62Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]}]
set_property LOC SLICE_X62Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[5]}]
set_property LOC SLICE_X62Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[6]}]
set_property LOC SLICE_X62Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[7]}]
set_property LOC SLICE_X62Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[8]}]
set_property LOC SLICE_X62Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[9]}]
set_property LOC SLICE_X72Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r[0]_i_1}]
set_property LOC SLICE_X69Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/tap_cnt_cpt_r[5]_i_1}]
set_property LOC BUFGCTRL_X0Y0 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]
set_property LOC BUFHCE_X1Y12 [get_cells ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]
set_property LOC SLICE_X84Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/wait_cnt[3]_i_1}]
set_property LOC SLICE_X84Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/wait_cnt_r[3]_i_1}]
set_property LOC SLICE_X72Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_ddr3_infrastructure/wait_cnt_r[3]_i_1__0}]
set_property LOC SLICE_X78Y103 [get_cells ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1]
set_property LOC SLICE_X76Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]}]
set_property LOC SLICE_X79Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]}]
set_property LOC SLICE_X79Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]}]
set_property LOC SLICE_X79Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]}]
set_property LOC SLICE_X78Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]}]
set_property LOC SLICE_X78Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]}]
set_property LOC SLICE_X76Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]}]
set_property LOC SLICE_X76Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]}]
set_property LOC SLICE_X76Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]}]
set_property LOC SLICE_X77Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]}]
set_property LOC SLICE_X77Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]}]
set_property LOC SLICE_X77Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]}]
set_property LOC SLICE_X77Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]}]
set_property LOC SLICE_X78Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]}]
set_property LOC SLICE_X78Y103 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]}]
set_property LOC SLICE_X89Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1}]
set_property LOC IDELAYCTRL_X1Y1 [get_cells ddr3_mig/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200]
set_property LOC SLICE_X80Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/gen_byte_sel_div2.calib_in_common_i_1]
set_property LOC SLICE_X78Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/prbs_rdlvl_done_pulse_i_1]
set_property LOC SLICE_X86Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/tempmon_pi_f_en_r_i_1]
set_property LOC SLICE_X80Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel[0]_i_2}]
set_property LOC SLICE_X81Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]}]
set_property LOC SLICE_X81Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]}]
set_property LOC SLICE_X84Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_reg[0]}]
set_property LOC SLICE_X89Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27]
set_property LOC SLICE_X85Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_29]
set_property LOC SLICE_X85Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35]
set_property LOC SLICE_X85Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37]
set_property LOC SLICE_X85Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43]
set_property LOC SLICE_X85Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45]
set_property LOC SLICE_X66Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[10]_i_1}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[11]_i_1}]
set_property LOC SLICE_X68Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[13]_i_1}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[14]_i_1}]
set_property LOC SLICE_X72Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[14]_i_2}]
set_property LOC SLICE_X66Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[15]_i_1}]
set_property LOC SLICE_X67Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[15]_i_2}]
set_property LOC SLICE_X70Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[15]_i_3}]
set_property LOC SLICE_X68Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[16]_i_1}]
set_property LOC SLICE_X72Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[16]_i_3}]
set_property LOC SLICE_X71Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[16]_i_4}]
set_property LOC SLICE_X67Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[1]_i_1}]
set_property LOC SLICE_X66Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[20]_i_1}]
set_property LOC SLICE_X68Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[21]_i_1}]
set_property LOC SLICE_X68Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[21]_i_2}]
set_property LOC SLICE_X68Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[21]_i_3}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[22]_i_1}]
set_property LOC SLICE_X66Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[22]_i_2}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[29]_i_1}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[2]_i_1}]
set_property LOC SLICE_X67Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1}]
set_property LOC SLICE_X70Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_10}]
set_property LOC SLICE_X68Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_11}]
set_property LOC SLICE_X70Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_12}]
set_property LOC SLICE_X70Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_13}]
set_property LOC SLICE_X65Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2}]
set_property LOC SLICE_X67Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_3}]
set_property LOC SLICE_X67Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_4}]
set_property LOC SLICE_X66Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_5}]
set_property LOC SLICE_X66Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_6}]
set_property LOC SLICE_X69Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_7}]
set_property LOC SLICE_X68Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_8}]
set_property LOC SLICE_X68Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_9}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[4]_i_1}]
set_property LOC SLICE_X75Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[5]_i_1}]
set_property LOC SLICE_X74Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[5]_i_2}]
set_property LOC SLICE_X74Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[6]_i_1}]
set_property LOC SLICE_X74Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[6]_i_2}]
set_property LOC SLICE_X74Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[6]_i_3}]
set_property LOC SLICE_X74Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[7]_i_1}]
set_property LOC SLICE_X68Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[8]_i_1}]
set_property LOC SLICE_X67Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[9]_i_1}]
set_property LOC SLICE_X68Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[0]}]
set_property LOC SLICE_X66Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[10]}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[11]}]
set_property LOC SLICE_X68Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[12]}]
set_property LOC SLICE_X68Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[13]}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[14]}]
set_property LOC SLICE_X66Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[15]}]
set_property LOC SLICE_X68Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[16]}]
set_property LOC SLICE_X67Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[1]}]
set_property LOC SLICE_X66Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[20]}]
set_property LOC SLICE_X68Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[21]}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[22]}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[29]}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[2]}]
set_property LOC SLICE_X68Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[31]}]
set_property LOC SLICE_X66Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[32]}]
set_property LOC SLICE_X66Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[34]}]
set_property LOC SLICE_X68Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[3]}]
set_property LOC SLICE_X69Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[4]}]
set_property LOC SLICE_X74Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[5]}]
set_property LOC SLICE_X74Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[6]}]
set_property LOC SLICE_X74Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[7]}]
set_property LOC SLICE_X68Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[8]}]
set_property LOC SLICE_X67Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg[9]}]
set_property LOC SLICE_X74Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_cnt_cpt_r[0]_i_1}]
set_property LOC SLICE_X74Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_cnt_cpt_r_reg[0]}]
set_property LOC SLICE_X74Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_cnt_cpt_r_reg[0]_CE_cooolgate_en_gate_421}]
set_property LOC SLICE_X67Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dlyce_cpt_r_i_1]
set_property LOC SLICE_X67Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dlyce_cpt_r_reg]
set_property LOC SLICE_X70Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dlyinc_cpt_r_i_1]
set_property LOC SLICE_X73Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dlyinc_cpt_r_reg]
set_property LOC SLICE_X70Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dq_idel_ce_i_1]
set_property LOC SLICE_X73Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dq_idel_ce_reg]
set_property LOC SLICE_X70Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_dq_idel_inc_reg]
set_property LOC SLICE_X73Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_prech_req_r_reg]
set_property LOC SLICE_X68Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[0]_i_1}]
set_property LOC SLICE_X68Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[0]_i_2}]
set_property LOC SLICE_X68Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[1]_i_1}]
set_property LOC SLICE_X68Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[1]_i_2}]
set_property LOC SLICE_X68Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[1]_i_3}]
set_property LOC SLICE_X70Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[2]_i_1}]
set_property LOC SLICE_X70Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[2]_i_2}]
set_property LOC SLICE_X70Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[3]_i_1}]
set_property LOC SLICE_X70Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[3]_i_2}]
set_property LOC SLICE_X69Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[3]_i_3}]
set_property LOC SLICE_X69Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[4]_i_1}]
set_property LOC SLICE_X67Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1[5]_i_1}]
set_property LOC SLICE_X68Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[0]}]
set_property LOC SLICE_X68Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[1]}]
set_property LOC SLICE_X70Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[2]}]
set_property LOC SLICE_X70Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[3]}]
set_property LOC SLICE_X69Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[4]}]
set_property LOC SLICE_X71Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_state_r1_reg[5]}]
set_property LOC SLICE_X65Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_en_r_i_1]
set_property LOC SLICE_X66Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_en_r_i_2]
set_property LOC SLICE_X65Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_en_r_reg]
set_property LOC SLICE_X64Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[0]_i_1}]
set_property LOC SLICE_X64Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[1]_i_1}]
set_property LOC SLICE_X64Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[2]_i_1}]
set_property LOC SLICE_X64Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[3]_i_1}]
set_property LOC SLICE_X64Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1}]
set_property LOC SLICE_X64Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_2}]
set_property LOC SLICE_X64Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r_reg[0]}]
set_property LOC SLICE_X64Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r_reg[1]}]
set_property LOC SLICE_X64Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r_reg[2]}]
set_property LOC SLICE_X64Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r_reg[3]}]
set_property LOC SLICE_X64Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r_reg[4]}]
set_property LOC SLICE_X65Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_r_i_1]
set_property LOC SLICE_X65Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_r_reg]
set_property LOC SLICE_X72Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[0]_i_1}]
set_property LOC SLICE_X73Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[0]_i_2}]
set_property LOC SLICE_X72Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[0]_i_3}]
set_property LOC SLICE_X73Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[1]_i_1}]
set_property LOC SLICE_X75Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[1]_i_2}]
set_property LOC SLICE_X73Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[1]_i_3}]
set_property LOC SLICE_X75Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[1]_i_4}]
set_property LOC SLICE_X74Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_1}]
set_property LOC SLICE_X74Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_11}]
set_property LOC SLICE_X75Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_12}]
set_property LOC SLICE_X75Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_13}]
set_property LOC SLICE_X75Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_14}]
set_property LOC SLICE_X75Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_15}]
set_property LOC SLICE_X76Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_3}]
set_property LOC SLICE_X74Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_4}]
set_property LOC SLICE_X73Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_5}]
set_property LOC SLICE_X74Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_6}]
set_property LOC SLICE_X74Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_7}]
set_property LOC SLICE_X74Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_8}]
set_property LOC SLICE_X74Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[2]_i_9}]
set_property LOC SLICE_X74Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_1}]
set_property LOC SLICE_X76Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_2}]
set_property LOC SLICE_X75Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_3}]
set_property LOC SLICE_X73Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_4}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_5}]
set_property LOC SLICE_X73Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[3]_i_6}]
set_property LOC SLICE_X74Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_1}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_10}]
set_property LOC SLICE_X72Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_11}]
set_property LOC SLICE_X75Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_12}]
set_property LOC SLICE_X75Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_13}]
set_property LOC SLICE_X74Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_14}]
set_property LOC SLICE_X76Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_3}]
set_property LOC SLICE_X75Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_4}]
set_property LOC SLICE_X73Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_5}]
set_property LOC SLICE_X74Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_6}]
set_property LOC SLICE_X74Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_7}]
set_property LOC SLICE_X74Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[4]_i_9}]
set_property LOC SLICE_X68Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1}]
set_property LOC SLICE_X72Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_2}]
set_property LOC SLICE_X72Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_4}]
set_property LOC SLICE_X77Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_5}]
set_property LOC SLICE_X77Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_6}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_7}]
set_property LOC SLICE_X72Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[0]}]
set_property LOC SLICE_X73Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[1]}]
set_property LOC SLICE_X74Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[2]}]
set_property LOC SLICE_X75Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[2]_i_10}]
set_property LOC SLICE_X74Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[2]_i_2}]
set_property LOC SLICE_X74Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[3]}]
set_property LOC SLICE_X74Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[4]}]
set_property LOC SLICE_X74Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[4]_i_2}]
set_property LOC SLICE_X75Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[4]_i_8}]
set_property LOC SLICE_X72Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[5]}]
set_property LOC SLICE_X77Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r_reg[5]_i_3}]
set_property LOC SLICE_X64Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[0]_i_1}]
set_property LOC SLICE_X64Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[1]_i_1}]
set_property LOC SLICE_X64Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[2]_i_1}]
set_property LOC SLICE_X64Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2}]
set_property LOC SLICE_X64Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r_reg[0]}]
set_property LOC SLICE_X64Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r_reg[1]}]
set_property LOC SLICE_X64Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r_reg[2]}]
set_property LOC SLICE_X64Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r_reg[3]}]
set_property LOC SLICE_X81Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/ctl_lane_cnt[1]_i_2}]
set_property LOC SLICE_X65Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/detect_edge_done_r_i_1]
set_property LOC SLICE_X60Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/detect_edge_done_r_i_2]
set_property LOC SLICE_X65Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/detect_edge_done_r_reg]
set_property LOC SLICE_X72Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[0]_i_1}]
set_property LOC SLICE_X72Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[1]_i_1}]
set_property LOC SLICE_X73Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[2]_i_1}]
set_property LOC SLICE_X72Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[3]_i_1}]
set_property LOC SLICE_X74Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[3]_i_2}]
set_property LOC SLICE_X74Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt[3]_i_3}]
set_property LOC SLICE_X72Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt_reg[0]}]
set_property LOC SLICE_X72Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt_reg[1]}]
set_property LOC SLICE_X73Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt_reg[2]}]
set_property LOC SLICE_X72Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/done_cnt_reg[3]}]
set_property LOC SLICE_X80Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dqs_po_dec_done_r1_reg]
set_property LOC SLICE_X80Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dqs_po_dec_done_r2_reg]
set_property LOC SLICE_X78Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/fine_dly_dec_done_r1_i_1]
set_property LOC SLICE_X78Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/fine_dly_dec_done_r1_i_2]
set_property LOC SLICE_X78Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/fine_dly_dec_done_r1_reg]
set_property LOC SLICE_X79Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/fine_dly_dec_done_r2_reg]
set_property LOC SLICE_X74Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1}]
set_property LOC SLICE_X73Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2}]
set_property LOC SLICE_X73Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_3}]
set_property LOC SLICE_X75Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[0]}]
set_property LOC SLICE_X73Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[0]_CE_cooolgate_en_gate_72_LOPT_REMAP}]
set_property LOC SLICE_X75Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[1]}]
set_property LOC SLICE_X75Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[2]}]
set_property LOC SLICE_X75Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[3]}]
set_property LOC SLICE_X75Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[4]}]
set_property LOC SLICE_X75Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r_reg[5]}]
set_property LOC SLICE_X65Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_edge_r_i_1]
set_property LOC SLICE_X60Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_edge_r_i_2]
set_property LOC SLICE_X65Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_edge_r_reg]
set_property LOC SLICE_X71Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_first_edge_r_i_1]
set_property LOC SLICE_X71Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_first_edge_r_reg]
set_property LOC SLICE_X71Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_first_edge_r_reg_CE_cooolgate_en_gate_905]
set_property LOC SLICE_X73Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_second_edge_r_i_1]
set_property LOC SLICE_X74Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_second_edge_r_reg]
set_property LOC SLICE_X65Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_last_r_i_1]
set_property LOC SLICE_X65Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_last_r_reg]
set_property LOC SLICE_X66Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_last_r_reg_CE_cooolgate_en_gate_921]
set_property LOC SLICE_X59Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_r_i_1]
set_property LOC SLICE_X64Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_r_i_2]
set_property LOC SLICE_X59Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_stable_eye_r_reg]
set_property LOC SLICE_X74Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_byte_sel_div2.byte_sel_cnt[0]_i_2}]
set_property LOC SLICE_X74Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_byte_sel_div2.byte_sel_cnt[1]_i_3}]
set_property LOC SLICE_X72Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall0_r_reg[0]}]
set_property LOC SLICE_X77Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall1_r_reg[0]}]
set_property LOC SLICE_X72Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall2_r_reg[0]}]
set_property LOC SLICE_X77Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_fall3_r_reg[0]}]
set_property LOC SLICE_X74Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise0_r_reg[0]}]
set_property LOC SLICE_X79Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise1_r_reg[0]}]
set_property LOC SLICE_X72Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise2_r_reg[0]}]
set_property LOC SLICE_X79Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[0].mux_rd_rise3_r_reg[0]}]
set_property LOC SLICE_X79Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall0_r_reg[1]}]
set_property LOC SLICE_X83Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall1_r_reg[1]}]
set_property LOC SLICE_X77Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall2_r_reg[1]}]
set_property LOC SLICE_X72Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_fall3_r_reg[1]}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise0_r_reg[1]}]
set_property LOC SLICE_X79Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise1_r_reg[1]}]
set_property LOC SLICE_X73Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise2_r_reg[1]}]
set_property LOC SLICE_X79Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[1].mux_rd_rise3_r_reg[1]}]
set_property LOC SLICE_X75Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall0_r_reg[2]}]
set_property LOC SLICE_X75Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall1_r_reg[2]}]
set_property LOC SLICE_X72Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall2_r_reg[2]}]
set_property LOC SLICE_X73Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_fall3_r_reg[2]}]
set_property LOC SLICE_X71Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise0_r_reg[2]}]
set_property LOC SLICE_X72Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise1_r_reg[2]}]
set_property LOC SLICE_X73Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise2_r_reg[2]}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[2].mux_rd_rise3_r_reg[2]}]
set_property LOC SLICE_X82Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall0_r_reg[3]}]
set_property LOC SLICE_X77Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall1_r_reg[3]}]
set_property LOC SLICE_X72Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall2_r_reg[3]}]
set_property LOC SLICE_X75Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_fall3_r_reg[3]}]
set_property LOC SLICE_X72Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise0_r_reg[3]}]
set_property LOC SLICE_X77Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise1_r_reg[3]}]
set_property LOC SLICE_X74Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise2_r_reg[3]}]
set_property LOC SLICE_X78Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[3].mux_rd_rise3_r_reg[3]}]
set_property LOC SLICE_X75Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall0_r_reg[4]}]
set_property LOC SLICE_X72Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall1_r_reg[4]}]
set_property LOC SLICE_X73Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall2_r_reg[4]}]
set_property LOC SLICE_X73Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_fall3_r_reg[4]}]
set_property LOC SLICE_X72Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise0_r_reg[4]}]
set_property LOC SLICE_X72Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise1_r_reg[4]}]
set_property LOC SLICE_X71Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise2_r_reg[4]}]
set_property LOC SLICE_X73Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[4].mux_rd_rise3_r_reg[4]}]
set_property LOC SLICE_X72Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall0_r_reg[5]}]
set_property LOC SLICE_X75Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall1_r_reg[5]}]
set_property LOC SLICE_X72Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall2_r_reg[5]}]
set_property LOC SLICE_X72Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_fall3_r_reg[5]}]
set_property LOC SLICE_X73Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise0_r_reg[5]}]
set_property LOC SLICE_X73Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise1_r_reg[5]}]
set_property LOC SLICE_X73Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise2_r_reg[5]}]
set_property LOC SLICE_X77Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[5].mux_rd_rise3_r_reg[5]}]
set_property LOC SLICE_X77Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall0_r_reg[6]}]
set_property LOC SLICE_X72Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall1_r_reg[6]}]
set_property LOC SLICE_X72Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall2_r_reg[6]}]
set_property LOC SLICE_X72Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_fall3_r_reg[6]}]
set_property LOC SLICE_X72Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise0_r_reg[6]}]
set_property LOC SLICE_X72Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise1_r_reg[6]}]
set_property LOC SLICE_X77Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise2_r_reg[6]}]
set_property LOC SLICE_X75Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[6].mux_rd_rise3_r_reg[6]}]
set_property LOC SLICE_X73Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall0_r_reg[7]}]
set_property LOC SLICE_X72Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall1_r_reg[7]}]
set_property LOC SLICE_X73Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall2_r_reg[7]}]
set_property LOC SLICE_X72Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_fall3_r_reg[7]}]
set_property LOC SLICE_X72Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise0_r_reg[7]}]
set_property LOC SLICE_X73Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise1_r_reg[7]}]
set_property LOC SLICE_X73Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise2_r_reg[7]}]
set_property LOC SLICE_X75Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_mux_rd[7].mux_rd_rise3_r_reg[7]}]
set_property LOC SLICE_X67Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r[0][0]_i_1}]
set_property LOC SLICE_X58Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0][0]}]
set_property LOC SLICE_X58Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0][0]}]
set_property LOC SLICE_X59Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0][0]}]
set_property LOC SLICE_X59Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0][0]}]
set_property LOC SLICE_X58Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0][0]}]
set_property LOC SLICE_X59Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0][0]}]
set_property LOC SLICE_X59Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0][0]}]
set_property LOC SLICE_X58Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0][0]}]
set_property LOC SLICE_X60Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0][0]}]
set_property LOC SLICE_X60Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0][0]}]
set_property LOC SLICE_X60Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0][0]}]
set_property LOC SLICE_X60Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0][0]}]
set_property LOC SLICE_X60Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0][0]}]
set_property LOC SLICE_X60Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0][0]}]
set_property LOC SLICE_X60Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0][0]}]
set_property LOC SLICE_X60Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0][0]}]
set_property LOC SLICE_X60Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1][0]}]
set_property LOC SLICE_X64Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1][0]}]
set_property LOC SLICE_X58Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1][0]}]
set_property LOC SLICE_X60Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1][0]}]
set_property LOC SLICE_X58Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1][0]}]
set_property LOC SLICE_X60Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1][0]}]
set_property LOC SLICE_X62Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1][0]}]
set_property LOC SLICE_X58Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1][0]}]
set_property LOC SLICE_X61Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1][0]}]
set_property LOC SLICE_X64Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1][0]}]
set_property LOC SLICE_X61Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1][0]}]
set_property LOC SLICE_X61Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1][0]}]
set_property LOC SLICE_X61Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1][0]}]
set_property LOC SLICE_X61Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1][0]}]
set_property LOC SLICE_X64Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1][0]}]
set_property LOC SLICE_X62Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1][0]}]
set_property LOC SLICE_X60Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2][0]}]
set_property LOC SLICE_X58Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2][0]}]
set_property LOC SLICE_X58Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2][0]}]
set_property LOC SLICE_X58Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2][0]}]
set_property LOC SLICE_X58Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2][0]}]
set_property LOC SLICE_X60Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2][0]}]
set_property LOC SLICE_X62Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2][0]}]
set_property LOC SLICE_X58Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2][0]}]
set_property LOC SLICE_X61Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2][0]}]
set_property LOC SLICE_X61Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2][0]}]
set_property LOC SLICE_X60Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2][0]}]
set_property LOC SLICE_X60Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2][0]}]
set_property LOC SLICE_X60Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2][0]}]
set_property LOC SLICE_X61Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2][0]}]
set_property LOC SLICE_X60Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2][0]}]
set_property LOC SLICE_X60Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2][0]}]
set_property LOC SLICE_X58Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3][0]}]
set_property LOC SLICE_X58Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3][0]}]
set_property LOC SLICE_X58Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3][0]}]
set_property LOC SLICE_X60Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3][0]}]
set_property LOC SLICE_X60Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3][0]}]
set_property LOC SLICE_X64Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3][0]}]
set_property LOC SLICE_X60Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3][0]}]
set_property LOC SLICE_X58Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3][0]}]
set_property LOC SLICE_X56Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3][0]}]
set_property LOC SLICE_X58Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3][0]}]
set_property LOC SLICE_X60Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3][0]}]
set_property LOC SLICE_X58Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3][0]}]
set_property LOC SLICE_X58Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3][0]}]
set_property LOC SLICE_X64Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3][0]}]
set_property LOC SLICE_X58Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3][0]}]
set_property LOC SLICE_X60Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3][0]}]
set_property LOC SLICE_X64Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4][0]}]
set_property LOC SLICE_X66Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4][0]}]
set_property LOC SLICE_X62Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4][0]}]
set_property LOC SLICE_X62Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4][0]}]
set_property LOC SLICE_X62Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4][0]}]
set_property LOC SLICE_X62Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4][0]}]
set_property LOC SLICE_X62Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4][0]}]
set_property LOC SLICE_X66Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4][0]}]
set_property LOC SLICE_X64Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4][0]}]
set_property LOC SLICE_X64Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4][0]}]
set_property LOC SLICE_X62Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4][0]}]
set_property LOC SLICE_X60Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4][0]}]
set_property LOC SLICE_X64Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4][0]}]
set_property LOC SLICE_X67Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4][0]}]
set_property LOC SLICE_X62Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4][0]}]
set_property LOC SLICE_X67Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4][0]}]
set_property LOC SLICE_X64Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5][0]}]
set_property LOC SLICE_X62Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5][0]}]
set_property LOC SLICE_X66Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5][0]}]
set_property LOC SLICE_X66Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5][0]}]
set_property LOC SLICE_X64Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5][0]}]
set_property LOC SLICE_X64Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5][0]}]
set_property LOC SLICE_X66Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5][0]}]
set_property LOC SLICE_X66Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5][0]}]
set_property LOC SLICE_X64Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5][0]}]
set_property LOC SLICE_X64Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5][0]}]
set_property LOC SLICE_X64Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5][0]}]
set_property LOC SLICE_X64Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5][0]}]
set_property LOC SLICE_X64Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5][0]}]
set_property LOC SLICE_X64Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5][0]}]
set_property LOC SLICE_X67Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5][0]}]
set_property LOC SLICE_X64Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5][0]}]
set_property LOC SLICE_X66Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6][0]}]
set_property LOC SLICE_X66Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6][0]}]
set_property LOC SLICE_X66Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6][0]}]
set_property LOC SLICE_X66Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6][0]}]
set_property LOC SLICE_X66Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6][0]}]
set_property LOC SLICE_X66Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6][0]}]
set_property LOC SLICE_X66Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6][0]}]
set_property LOC SLICE_X66Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6][0]}]
set_property LOC SLICE_X64Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6][0]}]
set_property LOC SLICE_X67Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6][0]}]
set_property LOC SLICE_X67Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6][0]}]
set_property LOC SLICE_X67Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6][0]}]
set_property LOC SLICE_X64Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6][0]}]
set_property LOC SLICE_X67Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6][0]}]
set_property LOC SLICE_X67Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6][0]}]
set_property LOC SLICE_X64Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6][0]}]
set_property LOC SLICE_X66Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7][0]}]
set_property LOC SLICE_X66Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7][0]}]
set_property LOC SLICE_X66Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7][0]}]
set_property LOC SLICE_X66Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7][0]}]
set_property LOC SLICE_X66Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7][0]}]
set_property LOC SLICE_X66Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7][0]}]
set_property LOC SLICE_X66Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7][0]}]
set_property LOC SLICE_X66Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7][0]}]
set_property LOC SLICE_X67Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7][0]}]
set_property LOC SLICE_X67Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7][0]}]
set_property LOC SLICE_X67Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7][0]}]
set_property LOC SLICE_X67Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7][0]}]
set_property LOC SLICE_X67Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7][0]}]
set_property LOC SLICE_X67Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7][0]}]
set_property LOC SLICE_X67Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7][0]}]
set_property LOC SLICE_X67Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7][0]}]
set_property LOC SLICE_X63Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0]}]
set_property LOC SLICE_X63Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1}]
set_property LOC SLICE_X63Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0]}]
set_property LOC SLICE_X62Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1}]
set_property LOC SLICE_X62Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0]}]
set_property LOC SLICE_X59Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0]}]
set_property LOC SLICE_X60Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0]}]
set_property LOC SLICE_X68Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1}]
set_property LOC SLICE_X68Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0]}]
set_property LOC SLICE_X69Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0]_CE_cooolgate_en_gate_635}]
set_property LOC SLICE_X66Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise2_r_reg[0]}]
set_property LOC SLICE_X66Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise2_r_reg[0]_CE_cooolgate_en_gate_451}]
set_property LOC SLICE_X65Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1}]
set_property LOC SLICE_X65Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0]}]
set_property LOC SLICE_X68Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0]}]
set_property LOC SLICE_X68Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0]_CE_cooolgate_en_gate_699}]
set_property LOC SLICE_X60Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1}]
set_property LOC SLICE_X60Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0]}]
set_property LOC SLICE_X60Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0]_CE_cooolgate_en_gate_557}]
set_property LOC SLICE_X60Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1}]
set_property LOC SLICE_X60Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0]}]
set_property LOC SLICE_X60Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0]_CE_cooolgate_en_gate_453}]
set_property LOC SLICE_X67Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0]}]
set_property LOC SLICE_X67Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0]_CE_cooolgate_en_gate_637}]
set_property LOC SLICE_X64Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1}]
set_property LOC SLICE_X64Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0]}]
set_property LOC SLICE_X64Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0]}]
set_property LOC SLICE_X64Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0]_CE_cooolgate_en_gate_701}]
set_property LOC SLICE_X64Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1}]
set_property LOC SLICE_X64Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r_reg[0]}]
set_property LOC SLICE_X64Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r_reg[0]_CE_cooolgate_en_gate_455}]
set_property LOC SLICE_X63Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].pat1_match_fall2_r_reg[0]}]
set_property LOC SLICE_X62Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[0].pat1_match_fall2_r_reg[0]_CE_cooolgate_en_gate_595}]
set_property LOC SLICE_X63Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1]}]
set_property LOC SLICE_X71Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1}]
set_property LOC SLICE_X71Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1]}]
set_property LOC SLICE_X66Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall2_r_reg[1]}]
set_property LOC SLICE_X65Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall2_r_reg[1]_CE_cooolgate_en_gate_537}]
set_property LOC SLICE_X60Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1]}]
set_property LOC SLICE_X60Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1]_CE_cooolgate_en_gate_703}]
set_property LOC SLICE_X60Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1}]
set_property LOC SLICE_X60Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1]}]
set_property LOC SLICE_X67Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1]}]
set_property LOC SLICE_X68Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1}]
set_property LOC SLICE_X68Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1]}]
set_property LOC SLICE_X64Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1}]
set_property LOC SLICE_X64Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1]}]
set_property LOC SLICE_X63Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1}]
set_property LOC SLICE_X63Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1]}]
set_property LOC SLICE_X63Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1]_CE_cooolgate_en_gate_457}]
set_property LOC SLICE_X64Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1]}]
set_property LOC SLICE_X63Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1}]
set_property LOC SLICE_X63Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1]}]
set_property LOC SLICE_X64Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1]}]
set_property LOC SLICE_X59Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1}]
set_property LOC SLICE_X59Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1]}]
set_property LOC SLICE_X60Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1]_CE_cooolgate_en_gate_559}]
set_property LOC SLICE_X62Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise0_r_reg[1]}]
set_property LOC SLICE_X62Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise0_r_reg[1]_CE_cooolgate_en_gate_459}]
set_property LOC SLICE_X69Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1}]
set_property LOC SLICE_X69Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r_reg[1]}]
set_property LOC SLICE_X69Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r_reg[1]_CE_cooolgate_en_gate_539}]
set_property LOC SLICE_X62Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1]}]
set_property LOC SLICE_X62Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1]_CE_cooolgate_en_gate_639}]
set_property LOC SLICE_X67Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2]}]
set_property LOC SLICE_X66Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2]_CE_cooolgate_en_gate_705}]
set_property LOC SLICE_X63Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2]}]
set_property LOC SLICE_X64Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1}]
set_property LOC SLICE_X64Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2]}]
set_property LOC SLICE_X59Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1}]
set_property LOC SLICE_X59Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2]}]
set_property LOC SLICE_X60Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1}]
set_property LOC SLICE_X60Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2]}]
set_property LOC SLICE_X61Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2]_CE_cooolgate_en_gate_597}]
set_property LOC SLICE_X67Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2]}]
set_property LOC SLICE_X64Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1}]
set_property LOC SLICE_X64Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2]}]
set_property LOC SLICE_X69Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise3_r_reg[2]}]
set_property LOC SLICE_X69Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise3_r_reg[2]_CE_cooolgate_en_gate_599}]
set_property LOC SLICE_X64Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1}]
set_property LOC SLICE_X64Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2]}]
set_property LOC SLICE_X62Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2]}]
set_property LOC SLICE_X62Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2]_CE_cooolgate_en_gate_541}]
set_property LOC SLICE_X58Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2]}]
set_property LOC SLICE_X69Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1}]
set_property LOC SLICE_X69Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2]}]
set_property LOC SLICE_X69Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2]_CE_cooolgate_en_gate_543}]
set_property LOC SLICE_X65Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2]}]
set_property LOC SLICE_X65Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2]_CE_cooolgate_en_gate_525}]
set_property LOC SLICE_X64Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1}]
set_property LOC SLICE_X64Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2]}]
set_property LOC SLICE_X63Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1}]
set_property LOC SLICE_X63Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r_reg[2]}]
set_property LOC SLICE_X61Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].pat1_match_fall3_r_reg[2]}]
set_property LOC SLICE_X61Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[2].pat1_match_fall3_r_reg[2]_CE_cooolgate_en_gate_461}]
set_property LOC SLICE_X63Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1}]
set_property LOC SLICE_X63Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3]}]
set_property LOC SLICE_X63Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3]_CE_cooolgate_en_gate_527}]
set_property LOC SLICE_X63Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3]}]
set_property LOC SLICE_X60Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1}]
set_property LOC SLICE_X60Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3]}]
set_property LOC SLICE_X59Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall3_r_reg[3]}]
set_property LOC SLICE_X60Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall3_r_reg[3]_CE_cooolgate_en_gate_545}]
set_property LOC SLICE_X59Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1}]
set_property LOC SLICE_X59Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3]}]
set_property LOC SLICE_X69Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3]}]
set_property LOC SLICE_X69Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3]_CE_cooolgate_en_gate_601}]
set_property LOC SLICE_X64Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3]}]
set_property LOC SLICE_X65Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1}]
set_property LOC SLICE_X65Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3]}]
set_property LOC SLICE_X63Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3]}]
set_property LOC SLICE_X62Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1}]
set_property LOC SLICE_X62Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3]}]
set_property LOC SLICE_X65Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3]_CE_cooolgate_en_gate_463}]
set_property LOC SLICE_X62Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3]}]
set_property LOC SLICE_X62Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3]_CE_cooolgate_en_gate_589}]
set_property LOC SLICE_X58Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1}]
set_property LOC SLICE_X58Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3]}]
set_property LOC SLICE_X70Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1}]
set_property LOC SLICE_X70Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3]}]
set_property LOC SLICE_X69Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3]_CE_cooolgate_en_gate_603}]
set_property LOC SLICE_X64Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3]}]
set_property LOC SLICE_X63Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1}]
set_property LOC SLICE_X63Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r_reg[3]}]
set_property LOC SLICE_X65Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r_reg[3]_CE_cooolgate_en_gate_465}]
set_property LOC SLICE_X58Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[3].pat1_match_rise0_r_reg[3]}]
set_property LOC SLICE_X64Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4]}]
set_property LOC SLICE_X64Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1}]
set_property LOC SLICE_X64Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4]}]
set_property LOC SLICE_X64Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1}]
set_property LOC SLICE_X64Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4]}]
set_property LOC SLICE_X61Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4]}]
set_property LOC SLICE_X61Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4]_CE_cooolgate_en_gate_561}]
set_property LOC SLICE_X62Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4]}]
set_property LOC SLICE_X62Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4]_CE_cooolgate_en_gate_673}]
set_property LOC SLICE_X70Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1}]
set_property LOC SLICE_X70Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4]}]
set_property LOC SLICE_X69Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4]_CE_cooolgate_en_gate_529}]
set_property LOC SLICE_X67Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise2_r_reg[4]}]
set_property LOC SLICE_X67Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise2_r_reg[4]_CE_cooolgate_en_gate_467}]
set_property LOC SLICE_X68Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1}]
set_property LOC SLICE_X68Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg[4]}]
set_property LOC SLICE_X68Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg[4]_CE_cooolgate_en_gate_591}]
set_property LOC SLICE_X64Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4]}]
set_property LOC SLICE_X61Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1}]
set_property LOC SLICE_X61Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg[4]}]
set_property LOC SLICE_X61Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg[4]_CE_cooolgate_en_gate_641}]
set_property LOC SLICE_X63Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1}]
set_property LOC SLICE_X63Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4]}]
set_property LOC SLICE_X63Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4]_CE_cooolgate_en_gate_469}]
set_property LOC SLICE_X68Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4]}]
set_property LOC SLICE_X67Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4]_CE_cooolgate_en_gate_531}]
set_property LOC SLICE_X64Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1}]
set_property LOC SLICE_X64Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4]}]
set_property LOC SLICE_X65Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4]_CE_cooolgate_en_gate_707}]
set_property LOC SLICE_X65Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg[4]}]
set_property LOC SLICE_X64Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg[4]_CE_cooolgate_en_gate_563}]
set_property LOC SLICE_X62Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1}]
set_property LOC SLICE_X62Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r_reg[4]}]
set_property LOC SLICE_X62Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r_reg[4]_CE_cooolgate_en_gate_471}]
set_property LOC SLICE_X62Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].pat1_match_fall2_r_reg[4]}]
set_property LOC SLICE_X62Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[4].pat1_match_fall2_r_reg[4]_CE_cooolgate_en_gate_473}]
set_property LOC SLICE_X66Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5]}]
set_property LOC SLICE_X66Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5]_CE_cooolgate_en_gate_675}]
set_property LOC SLICE_X67Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1}]
set_property LOC SLICE_X67Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5]}]
set_property LOC SLICE_X68Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5]_CE_cooolgate_en_gate_565}]
set_property LOC SLICE_X67Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall2_r_reg[5]}]
set_property LOC SLICE_X66Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall2_r_reg[5]_CE_cooolgate_en_gate_475}]
set_property LOC SLICE_X61Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg[5]}]
set_property LOC SLICE_X61Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg[5]_CE_cooolgate_en_gate_567}]
set_property LOC SLICE_X60Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1}]
set_property LOC SLICE_X60Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5]}]
set_property LOC SLICE_X66Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5]}]
set_property LOC SLICE_X67Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1}]
set_property LOC SLICE_X67Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg[5]}]
set_property LOC SLICE_X67Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg[5]_CE_cooolgate_en_gate_585}]
set_property LOC SLICE_X70Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1}]
set_property LOC SLICE_X70Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5]}]
set_property LOC SLICE_X69Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5]_CE_cooolgate_en_gate_677}]
set_property LOC SLICE_X62Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1}]
set_property LOC SLICE_X62Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5]}]
set_property LOC SLICE_X62Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5]_CE_cooolgate_en_gate_477}]
set_property LOC SLICE_X68Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5]}]
set_property LOC SLICE_X68Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5]_CE_cooolgate_en_gate_569}]
set_property LOC SLICE_X62Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1}]
set_property LOC SLICE_X62Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg[5]}]
set_property LOC SLICE_X66Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg[5]}]
set_property LOC SLICE_X66Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg[5]_CE_cooolgate_en_gate_571}]
set_property LOC SLICE_X60Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1}]
set_property LOC SLICE_X60Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r_reg[5]}]
set_property LOC SLICE_X63Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise0_r_reg[5]}]
set_property LOC SLICE_X63Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise0_r_reg[5]_CE_cooolgate_en_gate_479}]
set_property LOC SLICE_X68Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1}]
set_property LOC SLICE_X68Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r_reg[5]}]
set_property LOC SLICE_X68Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r_reg[5]_CE_cooolgate_en_gate_481}]
set_property LOC SLICE_X63Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg[5]}]
set_property LOC SLICE_X65Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6]}]
set_property LOC SLICE_X65Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6]_CE_cooolgate_en_gate_573}]
set_property LOC SLICE_X67Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6]}]
set_property LOC SLICE_X67Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6]_CE_cooolgate_en_gate_709}]
set_property LOC SLICE_X64Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1}]
set_property LOC SLICE_X64Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg[6]}]
set_property LOC SLICE_X65Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg[6]_CE_cooolgate_en_gate_679}]
set_property LOC SLICE_X59Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1}]
set_property LOC SLICE_X59Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg[6]}]
set_property LOC SLICE_X61Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg[6]_CE_cooolgate_en_gate_681}]
set_property LOC SLICE_X59Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1}]
set_property LOC SLICE_X59Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6]}]
set_property LOC SLICE_X67Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6]}]
set_property LOC SLICE_X67Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1}]
set_property LOC SLICE_X67Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg[6]}]
set_property LOC SLICE_X67Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg[6]_CE_cooolgate_en_gate_683}]
set_property LOC SLICE_X68Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise3_r_reg[6]}]
set_property LOC SLICE_X68Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise3_r_reg[6]_CE_cooolgate_en_gate_483}]
set_property LOC SLICE_X68Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1}]
set_property LOC SLICE_X68Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6]}]
set_property LOC SLICE_X66Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6]_CE_cooolgate_en_gate_575}]
set_property LOC SLICE_X63Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall2_r_reg[6]}]
set_property LOC SLICE_X59Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6]}]
set_property LOC SLICE_X60Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6]_CE_cooolgate_en_gate_587}]
set_property LOC SLICE_X66Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1}]
set_property LOC SLICE_X66Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6]}]
set_property LOC SLICE_X66Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6]_CE_cooolgate_en_gate_485}]
set_property LOC SLICE_X64Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise2_r_reg[6]}]
set_property LOC SLICE_X63Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1}]
set_property LOC SLICE_X63Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg[6]}]
set_property LOC SLICE_X68Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1}]
set_property LOC SLICE_X68Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r_reg[6]}]
set_property LOC SLICE_X68Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r_reg[6]_CE_cooolgate_en_gate_487}]
set_property LOC SLICE_X60Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].pat1_match_fall3_r_reg[6]}]
set_property LOC SLICE_X60Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[6].pat1_match_fall3_r_reg[6]_CE_cooolgate_en_gate_489}]
set_property LOC SLICE_X64Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1}]
set_property LOC SLICE_X64Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7]}]
set_property LOC SLICE_X69Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7]}]
set_property LOC SLICE_X68Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7]_CE_cooolgate_en_gate_711}]
set_property LOC SLICE_X63Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1}]
set_property LOC SLICE_X63Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg[7]}]
set_property LOC SLICE_X63Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg[7]_CE_cooolgate_en_gate_577}]
set_property LOC SLICE_X61Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall3_r_reg[7]}]
set_property LOC SLICE_X61Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall3_r_reg[7]_CE_cooolgate_en_gate_491}]
set_property LOC SLICE_X61Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1}]
set_property LOC SLICE_X61Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7]}]
set_property LOC SLICE_X61Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7]_CE_cooolgate_en_gate_685}]
set_property LOC SLICE_X67Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7]}]
set_property LOC SLICE_X67Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg[7]}]
set_property LOC SLICE_X67Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg[7]_CE_cooolgate_en_gate_687}]
set_property LOC SLICE_X65Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1}]
set_property LOC SLICE_X65Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg[7]}]
set_property LOC SLICE_X65Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg[7]_CE_cooolgate_en_gate_579}]
set_property LOC SLICE_X63Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7]}]
set_property LOC SLICE_X65Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1}]
set_property LOC SLICE_X65Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7]}]
set_property LOC SLICE_X65Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7]_CE_cooolgate_en_gate_493}]
set_property LOC SLICE_X65Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg[7]}]
set_property LOC SLICE_X65Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg[7]_CE_cooolgate_en_gate_581}]
set_property LOC SLICE_X60Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1}]
set_property LOC SLICE_X60Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg[7]}]
set_property LOC SLICE_X67Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1}]
set_property LOC SLICE_X67Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7]}]
set_property LOC SLICE_X66Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg[7]}]
set_property LOC SLICE_X66Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg[7]_CE_cooolgate_en_gate_533}]
set_property LOC SLICE_X70Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1}]
set_property LOC SLICE_X70Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r_reg[7]}]
set_property LOC SLICE_X67Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r_reg[7]_CE_cooolgate_en_gate_495}]
set_property LOC SLICE_X61Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].pat1_match_rise0_r_reg[7]}]
set_property LOC SLICE_X61Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.gen_pat_match[7].pat1_match_rise0_r_reg[7]_CE_cooolgate_en_gate_497}]
set_property LOC SLICE_X66Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_data_match_r_i_1]
set_property LOC SLICE_X65Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_data_match_r_i_2]
set_property LOC SLICE_X66Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_data_match_r_reg]
set_property LOC SLICE_X64Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1]
set_property LOC SLICE_X64Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall0_and_r_reg]
set_property LOC SLICE_X64Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1]
set_property LOC SLICE_X64Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall1_and_r_reg]
set_property LOC SLICE_X63Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1]
set_property LOC SLICE_X63Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2]
set_property LOC SLICE_X63Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall2_and_r_reg]
set_property LOC SLICE_X59Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1]
set_property LOC SLICE_X59Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2]
set_property LOC SLICE_X59Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_fall3_and_r_reg]
set_property LOC SLICE_X59Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1]
set_property LOC SLICE_X59Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise0_and_r_reg]
set_property LOC SLICE_X66Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1]
set_property LOC SLICE_X66Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise1_and_r_reg]
set_property LOC SLICE_X68Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1]
set_property LOC SLICE_X66Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2]
set_property LOC SLICE_X68Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise2_and_r_reg]
set_property LOC SLICE_X65Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1]
set_property LOC SLICE_X65Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat0_match_rise3_and_r_reg]
set_property LOC SLICE_X63Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_data_match_r_i_1]
set_property LOC SLICE_X63Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_data_match_r_i_2]
set_property LOC SLICE_X63Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_data_match_r_reg]
set_property LOC SLICE_X63Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1]
set_property LOC SLICE_X63Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2]
set_property LOC SLICE_X63Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall0_and_r_reg]
set_property LOC SLICE_X63Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1]
set_property LOC SLICE_X63Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2]
set_property LOC SLICE_X63Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall1_and_r_reg]
set_property LOC SLICE_X62Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1]
set_property LOC SLICE_X62Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall2_and_r_reg]
set_property LOC SLICE_X59Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1]
set_property LOC SLICE_X59Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_fall3_and_r_reg]
set_property LOC SLICE_X60Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1]
set_property LOC SLICE_X60Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise0_and_r_reg]
set_property LOC SLICE_X67Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1]
set_property LOC SLICE_X67Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise1_and_r_reg]
set_property LOC SLICE_X64Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1]
set_property LOC SLICE_X64Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise2_and_r_reg]
set_property LOC SLICE_X64Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1]
set_property LOC SLICE_X64Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.idel_pat1_match_rise3_and_r_reg]
set_property LOC SLICE_X63Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_data_match_r_i_1]
set_property LOC SLICE_X63Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_data_match_r_i_2]
set_property LOC SLICE_X63Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_data_match_r_reg]
set_property LOC SLICE_X63Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall0_and_r_i_1]
set_property LOC SLICE_X63Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall0_and_r_i_2]
set_property LOC SLICE_X63Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall0_and_r_reg]
set_property LOC SLICE_X63Y85 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall1_and_r_i_1]
set_property LOC SLICE_X63Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall1_and_r_i_2]
set_property LOC SLICE_X63Y85 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall1_and_r_reg]
set_property LOC SLICE_X62Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall2_and_r_i_1]
set_property LOC SLICE_X63Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall2_and_r_i_2]
set_property LOC SLICE_X62Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall2_and_r_reg]
set_property LOC SLICE_X60Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall3_and_r_i_1]
set_property LOC SLICE_X59Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall3_and_r_i_2]
set_property LOC SLICE_X60Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_fall3_and_r_reg]
set_property LOC SLICE_X62Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise0_and_r_i_1]
set_property LOC SLICE_X59Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise0_and_r_i_2]
set_property LOC SLICE_X62Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise0_and_r_reg]
set_property LOC SLICE_X66Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise1_and_r_i_1]
set_property LOC SLICE_X67Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise1_and_r_i_2]
set_property LOC SLICE_X66Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise1_and_r_reg]
set_property LOC SLICE_X68Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise2_and_r_i_1]
set_property LOC SLICE_X64Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise2_and_r_i_2]
set_property LOC SLICE_X68Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise2_and_r_reg]
set_property LOC SLICE_X63Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise3_and_r_i_1]
set_property LOC SLICE_X64Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise3_and_r_i_2]
set_property LOC SLICE_X63Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat0_match_rise3_and_r_reg]
set_property LOC SLICE_X61Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_data_match_r_i_1]
set_property LOC SLICE_X64Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_data_match_r_i_2]
set_property LOC SLICE_X61Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_data_match_r_reg]
set_property LOC SLICE_X64Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall0_and_r_i_1]
set_property LOC SLICE_X63Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall0_and_r_i_2]
set_property LOC SLICE_X64Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall0_and_r_reg]
set_property LOC SLICE_X64Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall1_and_r_i_1]
set_property LOC SLICE_X63Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall1_and_r_i_2]
set_property LOC SLICE_X64Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall1_and_r_reg]
set_property LOC SLICE_X63Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall2_and_r_i_1]
set_property LOC SLICE_X63Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall2_and_r_i_2]
set_property LOC SLICE_X63Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall2_and_r_reg]
set_property LOC SLICE_X60Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall3_and_r_i_1]
set_property LOC SLICE_X59Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall3_and_r_i_2]
set_property LOC SLICE_X60Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_fall3_and_r_reg]
set_property LOC SLICE_X59Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise0_and_r_i_1]
set_property LOC SLICE_X60Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise0_and_r_i_2]
set_property LOC SLICE_X59Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise0_and_r_reg]
set_property LOC SLICE_X67Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise1_and_r_i_1]
set_property LOC SLICE_X67Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise1_and_r_i_2]
set_property LOC SLICE_X67Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise1_and_r_reg]
set_property LOC SLICE_X64Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise2_and_r_i_1]
set_property LOC SLICE_X64Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise2_and_r_i_2]
set_property LOC SLICE_X64Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise2_and_r_reg]
set_property LOC SLICE_X63Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise3_and_r_i_1]
set_property LOC SLICE_X65Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise3_and_r_i_2]
set_property LOC SLICE_X63Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_pat_match_div4.pat1_match_rise3_and_r_reg]
set_property LOC SLICE_X64Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0][0]}]
set_property LOC SLICE_X65Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0][0]}]
set_property LOC SLICE_X65Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0][0]}]
set_property LOC SLICE_X69Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0][0]}]
set_property LOC SLICE_X64Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0][0]}]
set_property LOC SLICE_X65Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0][0]}]
set_property LOC SLICE_X65Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0][0]}]
set_property LOC SLICE_X69Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0][0]}]
set_property LOC SLICE_X67Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1][0]}]
set_property LOC SLICE_X71Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1][0]}]
set_property LOC SLICE_X71Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1][0]}]
set_property LOC SLICE_X69Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1][0]}]
set_property LOC SLICE_X64Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1][0]}]
set_property LOC SLICE_X71Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1][0]}]
set_property LOC SLICE_X69Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1][0]}]
set_property LOC SLICE_X69Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1][0]}]
set_property LOC SLICE_X71Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2][0]}]
set_property LOC SLICE_X71Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2][0]}]
set_property LOC SLICE_X69Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2][0]}]
set_property LOC SLICE_X69Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2][0]}]
set_property LOC SLICE_X64Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2][0]}]
set_property LOC SLICE_X69Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2][0]}]
set_property LOC SLICE_X69Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2][0]}]
set_property LOC SLICE_X68Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2][0]}]
set_property LOC SLICE_X71Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3][0]}]
set_property LOC SLICE_X69Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3][0]}]
set_property LOC SLICE_X69Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3][0]}]
set_property LOC SLICE_X71Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3][0]}]
set_property LOC SLICE_X64Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3][0]}]
set_property LOC SLICE_X71Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3][0]}]
set_property LOC SLICE_X71Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3][0]}]
set_property LOC SLICE_X69Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3][0]}]
set_property LOC SLICE_X65Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4][0]}]
set_property LOC SLICE_X69Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4][0]}]
set_property LOC SLICE_X69Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4][0]}]
set_property LOC SLICE_X65Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4][0]}]
set_property LOC SLICE_X65Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4][0]}]
set_property LOC SLICE_X71Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4][0]}]
set_property LOC SLICE_X69Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4][0]}]
set_property LOC SLICE_X69Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4][0]}]
set_property LOC SLICE_X65Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5][0]}]
set_property LOC SLICE_X69Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5][0]}]
set_property LOC SLICE_X69Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5][0]}]
set_property LOC SLICE_X65Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5][0]}]
set_property LOC SLICE_X65Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5][0]}]
set_property LOC SLICE_X71Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5][0]}]
set_property LOC SLICE_X69Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5][0]}]
set_property LOC SLICE_X70Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5][0]}]
set_property LOC SLICE_X71Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6][0]}]
set_property LOC SLICE_X69Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6][0]}]
set_property LOC SLICE_X68Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6][0]}]
set_property LOC SLICE_X68Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6][0]}]
set_property LOC SLICE_X69Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6][0]}]
set_property LOC SLICE_X71Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6][0]}]
set_property LOC SLICE_X71Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6][0]}]
set_property LOC SLICE_X69Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6][0]}]
set_property LOC SLICE_X64Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7][0]}]
set_property LOC SLICE_X71Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7][0]}]
set_property LOC SLICE_X71Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7][0]}]
set_property LOC SLICE_X70Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7][0]}]
set_property LOC SLICE_X64Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7][0]}]
set_property LOC SLICE_X71Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7][0]}]
set_property LOC SLICE_X71Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7][0]}]
set_property LOC SLICE_X69Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7][0]}]
set_property LOC SLICE_X61Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0]}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_1}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_2}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg[0]}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg[0]}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r[0]_i_1}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg[0]}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r[0]_i_1}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg[0]}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg[0]}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg[0]}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r[0]_i_1}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg[0]}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r[0]_i_1}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg[0]}]
set_property LOC SLICE_X67Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1}]
set_property LOC SLICE_X61Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0]}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_1}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_2}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg[0]}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg[0]}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r[0]_i_1}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg[0]}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r[0]_i_1}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg[0]}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg[0]}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1}]
set_property LOC SLICE_X59Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg[0]}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r[0]_i_1}]
set_property LOC SLICE_X61Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg[0]}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r[0]_i_1}]
set_property LOC SLICE_X58Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg[0]}]
set_property LOC SLICE_X60Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1]}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_1}]
set_property LOC SLICE_X61Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_2}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv}]
set_property LOC SLICE_X61Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1}]
set_property LOC SLICE_X61Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r_reg[1]}]
set_property LOC SLICE_X63Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1}]
set_property LOC SLICE_X63Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r_reg[1]}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r[1]_i_1}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r_reg[1]}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r[1]_i_1}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r_reg[1]}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r_reg[1]}]
set_property LOC SLICE_X61Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1}]
set_property LOC SLICE_X61Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r_reg[1]}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r[1]_i_1}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r_reg[1]}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r[1]_i_1}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r_reg[1]}]
set_property LOC SLICE_X60Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]}]
set_property LOC SLICE_X61Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_1}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_2}]
set_property LOC SLICE_X61Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv}]
set_property LOC SLICE_X61Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1}]
set_property LOC SLICE_X61Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r_reg[1]}]
set_property LOC SLICE_X63Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1}]
set_property LOC SLICE_X63Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r_reg[1]}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r[1]_i_1}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r_reg[1]}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r[1]_i_1}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r_reg[1]}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1}]
set_property LOC SLICE_X60Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r_reg[1]}]
set_property LOC SLICE_X61Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1}]
set_property LOC SLICE_X61Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r_reg[1]}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r[1]_i_1}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r_reg[1]}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r[1]_i_1}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r_reg[1]}]
set_property LOC SLICE_X60Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2]}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_1}]
set_property LOC SLICE_X61Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_2}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv}]
set_property LOC SLICE_X62Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1}]
set_property LOC SLICE_X62Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r_reg[2]}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r_reg[2]}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r[2]_i_1}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r_reg[2]}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r[2]_i_1}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r_reg[2]}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r_reg[2]}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r_reg[2]}]
set_property LOC SLICE_X61Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r[2]_i_1}]
set_property LOC SLICE_X61Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r_reg[2]}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r[2]_i_1}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r_reg[2]}]
set_property LOC SLICE_X60Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r_reg[2]}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_1}]
set_property LOC SLICE_X61Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_2}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv}]
set_property LOC SLICE_X62Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1}]
set_property LOC SLICE_X62Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r_reg[2]}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r_reg[2]}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r[2]_i_1}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r_reg[2]}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r[2]_i_1}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2]}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r_reg[2]}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1}]
set_property LOC SLICE_X61Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r_reg[2]}]
set_property LOC SLICE_X61Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r[2]_i_1}]
set_property LOC SLICE_X61Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r_reg[2]}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r[2]_i_1}]
set_property LOC SLICE_X58Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r_reg[2]}]
set_property LOC SLICE_X60Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3]}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_1}]
set_property LOC SLICE_X59Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_2}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv}]
set_property LOC SLICE_X57Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1}]
set_property LOC SLICE_X57Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r_reg[3]}]
set_property LOC SLICE_X59Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1}]
set_property LOC SLICE_X59Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r_reg[3]}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r[3]_i_1}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r_reg[3]}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r[3]_i_1}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r_reg[3]}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r_reg[3]}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r_reg[3]}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r[3]_i_1}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r_reg[3]}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r[3]_i_1}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r_reg[3]}]
set_property LOC SLICE_X60Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r_reg[3]}]
set_property LOC SLICE_X59Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_1}]
set_property LOC SLICE_X59Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_2}]
set_property LOC SLICE_X59Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv}]
set_property LOC SLICE_X57Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1}]
set_property LOC SLICE_X57Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r_reg[3]}]
set_property LOC SLICE_X59Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1}]
set_property LOC SLICE_X59Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r_reg[3]}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r[3]_i_1}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r_reg[3]}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r[3]_i_1}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r_reg[3]}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r_reg[3]}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r_reg[3]}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r[3]_i_1}]
set_property LOC SLICE_X59Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r_reg[3]}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r[3]_i_1}]
set_property LOC SLICE_X59Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r_reg[3]}]
set_property LOC SLICE_X64Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4]}]
set_property LOC SLICE_X64Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_1}]
set_property LOC SLICE_X64Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_2}]
set_property LOC SLICE_X64Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r_reg[4]}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r_reg[4]}]
set_property LOC SLICE_X63Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r[4]_i_1}]
set_property LOC SLICE_X63Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r_reg[4]}]
set_property LOC SLICE_X61Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r[4]_i_1}]
set_property LOC SLICE_X61Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r_reg[4]}]
set_property LOC SLICE_X64Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1}]
set_property LOC SLICE_X64Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r_reg[4]}]
set_property LOC SLICE_X64Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1}]
set_property LOC SLICE_X64Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r_reg[4]}]
set_property LOC SLICE_X63Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r[4]_i_1}]
set_property LOC SLICE_X63Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r_reg[4]}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r[4]_i_1}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4]}]
set_property LOC SLICE_X62Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r_reg[4]}]
set_property LOC SLICE_X63Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_1}]
set_property LOC SLICE_X63Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_2}]
set_property LOC SLICE_X63Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1}]
set_property LOC SLICE_X63Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r_reg[4]}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r_reg[4]}]
set_property LOC SLICE_X63Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r[4]_i_1}]
set_property LOC SLICE_X63Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r_reg[4]}]
set_property LOC SLICE_X61Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r[4]_i_1}]
set_property LOC SLICE_X61Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r_reg[4]}]
set_property LOC SLICE_X64Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1}]
set_property LOC SLICE_X64Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r_reg[4]}]
set_property LOC SLICE_X64Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1}]
set_property LOC SLICE_X64Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r_reg[4]}]
set_property LOC SLICE_X63Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r[4]_i_1}]
set_property LOC SLICE_X63Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r_reg[4]}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r[4]_i_1}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r_reg[4]}]
set_property LOC SLICE_X64Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_1}]
set_property LOC SLICE_X66Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_2}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r_reg[5]}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r_reg[5]}]
set_property LOC SLICE_X66Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r[5]_i_1}]
set_property LOC SLICE_X66Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r_reg[5]}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r[5]_i_1}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r_reg[5]}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r_reg[5]}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r_reg[5]}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r[5]_i_1}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r_reg[5]}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r[5]_i_1}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r_reg[5]}]
set_property LOC SLICE_X64Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r_reg[5]}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_1}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_2}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r_reg[5]}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r_reg[5]}]
set_property LOC SLICE_X66Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r[5]_i_1}]
set_property LOC SLICE_X66Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5]}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r[5]_i_1}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r_reg[5]}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1}]
set_property LOC SLICE_X65Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r_reg[5]}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1}]
set_property LOC SLICE_X65Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r_reg[5]}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r[5]_i_1}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r_reg[5]}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r[5]_i_1}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r_reg[5]}]
set_property LOC SLICE_X64Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_1}]
set_property LOC SLICE_X70Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_2}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r_reg[6]}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r_reg[6]}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r[6]_i_1}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r_reg[6]}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r[6]_i_1}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r_reg[6]}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r_reg[6]}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r_reg[6]}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r[6]_i_1}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r_reg[6]}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r[6]_i_1}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r_reg[6]}]
set_property LOC SLICE_X64Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r_reg[6]}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_1}]
set_property LOC SLICE_X70Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_2}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r_reg[6]}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r_reg[6]}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r[6]_i_1}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r_reg[6]}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r[6]_i_1}]
set_property LOC SLICE_X66Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r_reg[6]}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1}]
set_property LOC SLICE_X67Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r_reg[6]}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r_reg[6]}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r[6]_i_1}]
set_property LOC SLICE_X67Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r_reg[6]}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r[6]_i_1}]
set_property LOC SLICE_X65Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r_reg[6]}]
set_property LOC SLICE_X64Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7]}]
set_property LOC SLICE_X65Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_1}]
set_property LOC SLICE_X67Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_2}]
set_property LOC SLICE_X65Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r_reg[7]}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r_reg[7]}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r[7]_i_1}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg[7]}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r[7]_i_1}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r_reg[7]}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r_reg[7]}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg[7]}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r[7]_i_1}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg[7]}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r[7]_i_1}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r_reg[7]}]
set_property LOC SLICE_X64Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r_reg[7]}]
set_property LOC SLICE_X65Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_1}]
set_property LOC SLICE_X67Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_2}]
set_property LOC SLICE_X65Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r_reg[7]}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r_reg[7]}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r[7]_i_1}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r_reg[7]}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r[7]_i_1}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r_reg[7]}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r_reg[7]}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r_reg[7]}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r[7]_i_1}]
set_property LOC SLICE_X68Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r_reg[7]}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r[7]_i_1}]
set_property LOC SLICE_X65Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r_reg[7]}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1}]
set_property LOC SLICE_X58Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3}]
set_property LOC SLICE_X59Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1]}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2]}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3]}]
set_property LOC SLICE_X59Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]}]
set_property LOC SLICE_X62Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1}]
set_property LOC SLICE_X62Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]}]
set_property LOC SLICE_X58Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_edge_r[0]_i_1}]
set_property LOC SLICE_X58Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_edge_r_reg[0]}]
set_property LOC SLICE_X58Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1}]
set_property LOC SLICE_X58Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2}]
set_property LOC SLICE_X67Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3}]
set_property LOC SLICE_X58Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4}]
set_property LOC SLICE_X58Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_found_stable_eye_r_reg[0]}]
set_property LOC SLICE_X59Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1}]
set_property LOC SLICE_X59Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]}]
set_property LOC SLICE_X59Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1}]
set_property LOC SLICE_X59Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1}]
set_property LOC SLICE_X59Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1}]
set_property LOC SLICE_X59Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1}]
set_property LOC SLICE_X59Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1}]
set_property LOC SLICE_X59Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2}]
set_property LOC SLICE_X59Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3}]
set_property LOC SLICE_X60Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4}]
set_property LOC SLICE_X59Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5}]
set_property LOC SLICE_X59Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0]}]
set_property LOC SLICE_X59Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1]}]
set_property LOC SLICE_X59Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2]}]
set_property LOC SLICE_X59Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3]}]
set_property LOC SLICE_X58Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]}]
set_property LOC SLICE_X58Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1}]
set_property LOC SLICE_X58Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]}]
set_property LOC SLICE_X59Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_edge_r[1]_i_1}]
set_property LOC SLICE_X59Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_edge_r_reg[1]}]
set_property LOC SLICE_X59Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1}]
set_property LOC SLICE_X59Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2}]
set_property LOC SLICE_X59Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3}]
set_property LOC SLICE_X59Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_found_stable_eye_r_reg[1]}]
set_property LOC SLICE_X61Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1}]
set_property LOC SLICE_X61Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]}]
set_property LOC SLICE_X58Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1}]
set_property LOC SLICE_X58Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1}]
set_property LOC SLICE_X58Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1}]
set_property LOC SLICE_X58Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1}]
set_property LOC SLICE_X58Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1}]
set_property LOC SLICE_X58Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2}]
set_property LOC SLICE_X58Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3}]
set_property LOC SLICE_X60Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4}]
set_property LOC SLICE_X58Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5}]
set_property LOC SLICE_X58Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0]}]
set_property LOC SLICE_X58Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1]}]
set_property LOC SLICE_X58Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2]}]
set_property LOC SLICE_X58Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3]}]
set_property LOC SLICE_X59Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]}]
set_property LOC SLICE_X58Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1}]
set_property LOC SLICE_X58Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]}]
set_property LOC SLICE_X60Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_edge_r[2]_i_1}]
set_property LOC SLICE_X60Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_edge_r_reg[2]}]
set_property LOC SLICE_X60Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1}]
set_property LOC SLICE_X60Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2}]
set_property LOC SLICE_X60Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3}]
set_property LOC SLICE_X60Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_found_stable_eye_r_reg[2]}]
set_property LOC SLICE_X59Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1}]
set_property LOC SLICE_X59Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]}]
set_property LOC SLICE_X57Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1}]
set_property LOC SLICE_X57Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1}]
set_property LOC SLICE_X57Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1}]
set_property LOC SLICE_X57Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1}]
set_property LOC SLICE_X59Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1}]
set_property LOC SLICE_X58Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2}]
set_property LOC SLICE_X57Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3}]
set_property LOC SLICE_X60Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4}]
set_property LOC SLICE_X57Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5}]
set_property LOC SLICE_X57Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0]}]
set_property LOC SLICE_X57Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1]}]
set_property LOC SLICE_X57Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2]}]
set_property LOC SLICE_X57Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3]}]
set_property LOC SLICE_X56Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]}]
set_property LOC SLICE_X58Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1}]
set_property LOC SLICE_X58Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]}]
set_property LOC SLICE_X59Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_edge_r[3]_i_1}]
set_property LOC SLICE_X59Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_edge_r_reg[3]}]
set_property LOC SLICE_X58Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1}]
set_property LOC SLICE_X60Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2}]
set_property LOC SLICE_X60Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3}]
set_property LOC SLICE_X58Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_found_stable_eye_r_reg[3]}]
set_property LOC SLICE_X59Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1}]
set_property LOC SLICE_X59Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]}]
set_property LOC SLICE_X62Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1}]
set_property LOC SLICE_X62Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1}]
set_property LOC SLICE_X62Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1}]
set_property LOC SLICE_X62Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1}]
set_property LOC SLICE_X62Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1}]
set_property LOC SLICE_X62Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2}]
set_property LOC SLICE_X62Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3}]
set_property LOC SLICE_X63Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4}]
set_property LOC SLICE_X62Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5}]
set_property LOC SLICE_X62Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0]}]
set_property LOC SLICE_X62Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1]}]
set_property LOC SLICE_X62Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2]}]
set_property LOC SLICE_X62Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3]}]
set_property LOC SLICE_X63Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]}]
set_property LOC SLICE_X62Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1}]
set_property LOC SLICE_X62Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]}]
set_property LOC SLICE_X63Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_edge_r[4]_i_1}]
set_property LOC SLICE_X63Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_edge_r_reg[4]}]
set_property LOC SLICE_X63Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1}]
set_property LOC SLICE_X63Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2}]
set_property LOC SLICE_X63Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3}]
set_property LOC SLICE_X63Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_found_stable_eye_r_reg[4]}]
set_property LOC SLICE_X65Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1}]
set_property LOC SLICE_X65Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1}]
set_property LOC SLICE_X62Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0]}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1]}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2]}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3]}]
set_property LOC SLICE_X62Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]}]
set_property LOC SLICE_X62Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1}]
set_property LOC SLICE_X62Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]}]
set_property LOC SLICE_X62Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_edge_r[5]_i_1}]
set_property LOC SLICE_X62Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_edge_r_reg[5]}]
set_property LOC SLICE_X62Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1}]
set_property LOC SLICE_X62Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2}]
set_property LOC SLICE_X62Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3}]
set_property LOC SLICE_X62Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_found_stable_eye_r_reg[5]}]
set_property LOC SLICE_X63Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1}]
set_property LOC SLICE_X63Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]}]
set_property LOC SLICE_X66Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1}]
set_property LOC SLICE_X66Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1}]
set_property LOC SLICE_X66Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1}]
set_property LOC SLICE_X66Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1}]
set_property LOC SLICE_X64Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1}]
set_property LOC SLICE_X66Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2}]
set_property LOC SLICE_X66Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3}]
set_property LOC SLICE_X65Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4}]
set_property LOC SLICE_X66Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5}]
set_property LOC SLICE_X66Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0]}]
set_property LOC SLICE_X66Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1]}]
set_property LOC SLICE_X66Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2]}]
set_property LOC SLICE_X66Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3]}]
set_property LOC SLICE_X67Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]}]
set_property LOC SLICE_X66Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1}]
set_property LOC SLICE_X66Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]}]
set_property LOC SLICE_X65Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_edge_r[6]_i_1}]
set_property LOC SLICE_X65Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_edge_r_reg[6]}]
set_property LOC SLICE_X65Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1}]
set_property LOC SLICE_X65Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2}]
set_property LOC SLICE_X65Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3}]
set_property LOC SLICE_X65Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_found_stable_eye_r_reg[6]}]
set_property LOC SLICE_X65Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1}]
set_property LOC SLICE_X65Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1}]
set_property LOC SLICE_X64Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1}]
set_property LOC SLICE_X64Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3}]
set_property LOC SLICE_X64Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0]}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1]}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2]}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3]}]
set_property LOC SLICE_X63Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]}]
set_property LOC SLICE_X66Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1}]
set_property LOC SLICE_X66Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]}]
set_property LOC SLICE_X66Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]_CE_cooolgate_en_gate_1187}]
set_property LOC SLICE_X66Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_edge_r[7]_i_1}]
set_property LOC SLICE_X66Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_edge_r_reg[7]}]
set_property LOC SLICE_X64Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1}]
set_property LOC SLICE_X64Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2}]
set_property LOC SLICE_X64Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3}]
set_property LOC SLICE_X64Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_found_stable_eye_r_reg[7]}]
set_property LOC SLICE_X65Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1}]
set_property LOC SLICE_X65Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]}]
set_property LOC SLICE_X67Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_adj_inc_i_1]
set_property LOC SLICE_X67Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_adj_inc_reg]
set_property LOC SLICE_X67Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_adj_inc_reg_CE_cooolgate_en_gate_907]
set_property LOC SLICE_X71Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[0]_i_1}]
set_property LOC SLICE_X71Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[1]_i_1}]
set_property LOC SLICE_X71Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[2]_i_1}]
set_property LOC SLICE_X70Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[3]_i_1}]
set_property LOC SLICE_X70Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[3]_i_2}]
set_property LOC SLICE_X67Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1}]
set_property LOC SLICE_X71Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_2}]
set_property LOC SLICE_X67Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_3}]
set_property LOC SLICE_X70Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_4}]
set_property LOC SLICE_X70Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_5}]
set_property LOC SLICE_X71Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt_reg[0]}]
set_property LOC SLICE_X71Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt_reg[1]}]
set_property LOC SLICE_X71Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt_reg[2]}]
set_property LOC SLICE_X70Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt_reg[3]}]
set_property LOC SLICE_X71Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt_reg[4]}]
set_property LOC SLICE_X69Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_pat_detect_valid_r_i_1]
set_property LOC SLICE_X69Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_pat_detect_valid_r_reg]
set_property LOC SLICE_X73Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1}]
set_property LOC SLICE_X73Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_3}]
set_property LOC SLICE_X72Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][0]_i_1}]
set_property LOC SLICE_X72Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][1]_i_1}]
set_property LOC SLICE_X72Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][2]_i_1}]
set_property LOC SLICE_X73Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][3]_i_1}]
set_property LOC SLICE_X72Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_2}]
set_property LOC SLICE_X72Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_3}]
set_property LOC SLICE_X73Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][0][0]}]
set_property LOC SLICE_X73Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][0][1]}]
set_property LOC SLICE_X73Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][0][2]}]
set_property LOC SLICE_X73Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][0][3]}]
set_property LOC SLICE_X73Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][0][4]}]
set_property LOC SLICE_X75Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][0]}]
set_property LOC SLICE_X75Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][1]}]
set_property LOC SLICE_X72Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][2]}]
set_property LOC SLICE_X72Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][3]}]
set_property LOC SLICE_X72Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][4]}]
set_property LOC SLICE_X71Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r[0]_i_1}]
set_property LOC SLICE_X74Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r[1]_i_1}]
set_property LOC SLICE_X72Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r[2]_i_1}]
set_property LOC SLICE_X72Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r[3]_i_1}]
set_property LOC SLICE_X72Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r[4]_i_1}]
set_property LOC SLICE_X72Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[0]}]
set_property LOC SLICE_X73Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[0]_CE_cooolgate_en_gate_168}]
set_property LOC SLICE_X72Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[1]}]
set_property LOC SLICE_X72Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[2]}]
set_property LOC SLICE_X72Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[3]}]
set_property LOC SLICE_X72Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_slice_r_reg[4]}]
set_property LOC SLICE_X71Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r_i_1]
set_property LOC SLICE_X72Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r_i_2]
set_property LOC SLICE_X71Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r_reg]
set_property LOC SLICE_X71Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/init_state_r[0]_i_29}]
set_property LOC SLICE_X76Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/init_state_r[4]_i_26}]
set_property LOC SLICE_X71Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/init_state_r[5]_i_36}]
set_property LOC SLICE_X64Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.idel_mpr_pat_detect_r_i_1]
set_property LOC SLICE_X65Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.idel_mpr_pat_detect_r_i_2]
set_property LOC SLICE_X65Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.idel_mpr_pat_detect_r_i_3]
set_property LOC SLICE_X64Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.idel_mpr_pat_detect_r_reg]
set_property LOC SLICE_X64Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_1]
set_property LOC SLICE_X72Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_2]
set_property LOC SLICE_X66Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_3]
set_property LOC SLICE_X66Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_4]
set_property LOC SLICE_X66Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_5]
set_property LOC SLICE_X66Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_i_6]
set_property LOC SLICE_X64Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.inhibit_edge_detect_r_reg]
set_property LOC SLICE_X66Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[0]_i_1}]
set_property LOC SLICE_X66Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[1]_i_1}]
set_property LOC SLICE_X66Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_1}]
set_property LOC SLICE_X66Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_2}]
set_property LOC SLICE_X67Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_3}]
set_property LOC SLICE_X67Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_4}]
set_property LOC SLICE_X67Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_5}]
set_property LOC SLICE_X67Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_6}]
set_property LOC SLICE_X67Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt[2]_i_7}]
set_property LOC SLICE_X66Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt_reg[0]}]
set_property LOC SLICE_X66Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt_reg[1]}]
set_property LOC SLICE_X66Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_4to1.stable_idel_cnt_reg[2]}]
set_property LOC SLICE_X67Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_dec_cpt_r_i_1]
set_property LOC SLICE_X67Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_dec_cpt_r_reg]
set_property LOC SLICE_X66Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall0_prev_r_reg]
set_property LOC SLICE_X65Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall1_prev_r_i_1]
set_property LOC SLICE_X66Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall1_prev_r_reg]
set_property LOC SLICE_X66Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall2_prev_r_reg]
set_property LOC SLICE_X66Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_fall3_prev_r_reg]
set_property LOC SLICE_X67Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r_reg]
set_property LOC SLICE_X67Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise1_prev_r_reg]
set_property LOC SLICE_X67Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise2_prev_r_reg]
set_property LOC SLICE_X67Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise3_prev_r_reg]
set_property LOC SLICE_X67Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rdlvl_start_r_reg]
set_property LOC SLICE_X69Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/new_cnt_cpt_r_i_1]
set_property LOC SLICE_X74Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/new_cnt_cpt_r_i_2]
set_property LOC SLICE_X69Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/new_cnt_cpt_r_reg]
set_property LOC SLICE_X85Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_1]
set_property LOC SLICE_X87Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_10]
set_property LOC SLICE_X87Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_10__0]
set_property LOC SLICE_X85Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_11]
set_property LOC SLICE_X85Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_11__0]
set_property LOC SLICE_X85Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_1__0]
set_property LOC SLICE_X86Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_3]
set_property LOC SLICE_X86Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_3__0]
set_property LOC SLICE_X85Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_4]
set_property LOC SLICE_X85Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_4__0]
set_property LOC SLICE_X86Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_6]
set_property LOC SLICE_X86Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_6__0]
set_property LOC SLICE_X87Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_7]
set_property LOC SLICE_X87Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_7__0]
set_property LOC SLICE_X85Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_8]
set_property LOC SLICE_X85Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_8__0]
set_property LOC SLICE_X85Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_9]
set_property LOC SLICE_X85Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/phaser_in_gen.phaser_in_i_9__0]
set_property LOC SLICE_X80Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec_i_1]
set_property LOC SLICE_X80Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec_i_2]
set_property LOC SLICE_X80Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec_reg]
set_property LOC SLICE_X83Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_en_stg2_f_reg]
set_property LOC SLICE_X74Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_en_stg2_f_timing_i_1]
set_property LOC SLICE_X74Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_en_stg2_f_timing_reg]
set_property LOC SLICE_X79Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_fine_dly_dec_done_reg]
set_property LOC SLICE_X79Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[0]_i_1}]
set_property LOC SLICE_X80Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[1]_i_1}]
set_property LOC SLICE_X79Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[2]_i_1}]
set_property LOC SLICE_X78Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[3]_i_1}]
set_property LOC SLICE_X79Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[3]_i_2}]
set_property LOC SLICE_X78Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[3]_i_3}]
set_property LOC SLICE_X79Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[4]_i_1}]
set_property LOC SLICE_X80Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1}]
set_property LOC SLICE_X79Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_2}]
set_property LOC SLICE_X78Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_3}]
set_property LOC SLICE_X78Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_4}]
set_property LOC SLICE_X79Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[0]}]
set_property LOC SLICE_X80Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[1]}]
set_property LOC SLICE_X79Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[2]}]
set_property LOC SLICE_X78Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[3]}]
set_property LOC SLICE_X79Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[4]}]
set_property LOC SLICE_X79Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt_reg[5]}]
set_property LOC SLICE_X83Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_f_incdec_reg]
set_property LOC SLICE_X73Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_f_incdec_timing_i_1]
set_property LOC SLICE_X73Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_f_incdec_timing_reg]
set_property LOC SLICE_X85Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_load_reg]
set_property LOC SLICE_X75Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_load_timing_i_1]
set_property LOC SLICE_X75Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_load_timing_reg]
set_property LOC SLICE_X85Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[0]}]
set_property LOC SLICE_X85Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[1]}]
set_property LOC SLICE_X85Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[2]}]
set_property LOC SLICE_X85Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[3]}]
set_property LOC SLICE_X87Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[4]}]
set_property LOC SLICE_X85Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_reg[5]}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[0]_i_1}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[1]_i_1}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[2]_i_1}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[3]_i_1}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[4]_i_1}]
set_property LOC SLICE_X77Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_2}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[0]}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[1]}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[2]}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[3]}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[4]}]
set_property LOC SLICE_X78Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing_reg[5]}]
set_property LOC SLICE_X72Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rd_mux_sel_r_reg[0]}]
set_property LOC SLICE_X74Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1}]
set_property LOC SLICE_X71Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_2}]
set_property LOC SLICE_X73Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1}]
set_property LOC SLICE_X77Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][0]}]
set_property LOC SLICE_X77Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][1]}]
set_property LOC SLICE_X77Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][2]}]
set_property LOC SLICE_X77Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][3]}]
set_property LOC SLICE_X77Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][4]}]
set_property LOC SLICE_X77Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][0][5]}]
set_property LOC SLICE_X76Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][0]}]
set_property LOC SLICE_X73Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][0]_CE_cooolgate_en_gate_114_LOPT_REMAP}]
set_property LOC SLICE_X76Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][1]}]
set_property LOC SLICE_X76Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][2]}]
set_property LOC SLICE_X76Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][3]}]
set_property LOC SLICE_X76Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][4]}]
set_property LOC SLICE_X76Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r_reg[0][1][5]}]
set_property LOC SLICE_X73Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_last_byte_done_int_i_1]
set_property LOC SLICE_X73Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_last_byte_done_int_reg]
set_property LOC SLICE_X67Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_i_1]
set_property LOC SLICE_X67Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_i_2]
set_property LOC SLICE_X68Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_i_3]
set_property LOC SLICE_X67Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_i_4]
set_property LOC SLICE_X67Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_i_5]
set_property LOC SLICE_X67Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_reg]
set_property LOC SLICE_X66Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_pi_incdec_reg_CE_cooolgate_en_gate_1205]
set_property LOC SLICE_X73Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_prech_req_reg]
set_property LOC SLICE_X73Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_rank_done_r_i_1]
set_property LOC SLICE_X72Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_rank_done_r_i_2]
set_property LOC SLICE_X73Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_rank_done_r_reg]
set_property LOC SLICE_X74Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_i_1]
set_property LOC SLICE_X77Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg]
set_property LOC SLICE_X69Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_start_r_reg]
set_property LOC SLICE_X77Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1}]
set_property LOC SLICE_X75Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[1]_i_1}]
set_property LOC SLICE_X75Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_r_reg[0]}]
set_property LOC SLICE_X75Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_r_reg[1]}]
set_property LOC SLICE_X77Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_reg[0]}]
set_property LOC SLICE_X77Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_reg[0]_CE_cooolgate_en_gate_409}]
set_property LOC SLICE_X77Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt_reg[1]}]
set_property LOC SLICE_X75Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[0]_i_1}]
set_property LOC SLICE_X75Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1}]
set_property LOC SLICE_X74Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_2}]
set_property LOC SLICE_X75Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt_reg[0]}]
set_property LOC SLICE_X75Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt_reg[1]}]
set_property LOC SLICE_X80Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/reset_if_i_1]
set_property LOC SLICE_X74Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[0]_i_1}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[1]_i_1}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[2]_i_1}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[3]_i_1}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[4]_i_1}]
set_property LOC SLICE_X72Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_2}]
set_property LOC SLICE_X72Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_3}]
set_property LOC SLICE_X74Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[0]}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[1]}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[2]}]
set_property LOC SLICE_X74Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[3]}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[4]}]
set_property LOC SLICE_X75Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r_reg[5]}]
set_property LOC SLICE_X74Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rnk_cnt_r[0]_i_1__0}]
set_property LOC SLICE_X73Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rnk_cnt_r[1]_i_1__0}]
set_property LOC SLICE_X74Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rnk_cnt_r_reg[0]}]
set_property LOC SLICE_X74Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rnk_cnt_r_reg[1]}]
set_property LOC SLICE_X71Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_i_1]
set_property LOC SLICE_X71Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_i_2]
set_property LOC SLICE_X71Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_i_3]
set_property LOC SLICE_X71Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_i_4]
set_property LOC SLICE_X71Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_cnt_done_r_reg]
set_property LOC SLICE_X72Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r_i_1]
set_property LOC SLICE_X72Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r_reg]
set_property LOC SLICE_X69Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r[0]_i_3}]
set_property LOC SLICE_X69Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[0]}]
set_property LOC SLICE_X69Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[0]_i_2}]
set_property LOC SLICE_X69Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[10]}]
set_property LOC SLICE_X69Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[11]}]
set_property LOC SLICE_X69Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[1]}]
set_property LOC SLICE_X69Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[2]}]
set_property LOC SLICE_X69Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[3]}]
set_property LOC SLICE_X69Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[4]}]
set_property LOC SLICE_X69Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[4]_i_1}]
set_property LOC SLICE_X69Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[5]}]
set_property LOC SLICE_X69Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[6]}]
set_property LOC SLICE_X69Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[7]}]
set_property LOC SLICE_X69Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[8]}]
set_property LOC SLICE_X69Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[8]_i_1}]
set_property LOC SLICE_X69Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r_reg[9]}]
set_property LOC SLICE_X68Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r_i_1]
set_property LOC SLICE_X68Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r_i_2]
set_property LOC SLICE_X68Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r_i_3]
set_property LOC SLICE_X68Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r_reg]
set_property LOC SLICE_X70Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r[0]_i_2}]
set_property LOC SLICE_X70Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[0]}]
set_property LOC SLICE_X70Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[0]_i_1}]
set_property LOC SLICE_X70Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[10]}]
set_property LOC SLICE_X70Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[11]}]
set_property LOC SLICE_X70Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[1]}]
set_property LOC SLICE_X70Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[2]}]
set_property LOC SLICE_X70Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[3]}]
set_property LOC SLICE_X70Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[4]}]
set_property LOC SLICE_X70Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[4]_i_1}]
set_property LOC SLICE_X70Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[5]}]
set_property LOC SLICE_X70Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[6]}]
set_property LOC SLICE_X70Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[7]}]
set_property LOC SLICE_X70Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[8]}]
set_property LOC SLICE_X70Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[8]_i_1}]
set_property LOC SLICE_X70Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_r_reg[9]}]
set_property LOC SLICE_X76Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[0]_i_1}]
set_property LOC SLICE_X76Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[1]_i_1}]
set_property LOC SLICE_X75Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[2]_i_1}]
set_property LOC SLICE_X75Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[3]_i_1}]
set_property LOC SLICE_X73Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[4]_i_1}]
set_property LOC SLICE_X76Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1}]
set_property LOC SLICE_X73Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2}]
set_property LOC SLICE_X76Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_3}]
set_property LOC SLICE_X76Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[0]}]
set_property LOC SLICE_X73Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[0]_CE_cooolgate_en_gate_79_LOPT_REMAP}]
set_property LOC SLICE_X75Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[1]}]
set_property LOC SLICE_X75Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[2]}]
set_property LOC SLICE_X75Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[3]}]
set_property LOC SLICE_X73Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[4]}]
set_property LOC SLICE_X76Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[5]}]
set_property LOC SLICE_X67Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r1_reg]
set_property LOC SLICE_X67Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2_reg]
set_property LOC SLICE_X64Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_i_1]
set_property LOC SLICE_X64Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg]
set_property LOC SLICE_X67Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r_i_1]
set_property LOC SLICE_X67Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r_reg]
set_property LOC SLICE_X71Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_req_pulsed_r_reg]
set_property LOC SLICE_X68Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_req_pulsed_r_reg_CE_cooolgate_en_gate_605]
set_property LOC SLICE_X68Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_req_r_i_1]
set_property LOC SLICE_X66Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_req_r_reg]
set_property LOC SLICE_X66Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_req_r_reg_CE_cooolgate_en_gate_725]
set_property LOC SLICE_X75Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[1]_i_1}]
set_property LOC SLICE_X76Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[2]_i_1}]
set_property LOC SLICE_X76Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[3]_i_1}]
set_property LOC SLICE_X76Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[4]_i_1}]
set_property LOC SLICE_X76Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_2}]
set_property LOC SLICE_X76Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_3}]
set_property LOC SLICE_X76Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_4}]
set_property LOC SLICE_X76Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_5}]
set_property LOC SLICE_X76Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r[5]_i_6}]
set_property LOC SLICE_X76Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[0]}]
set_property LOC SLICE_X76Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[1]}]
set_property LOC SLICE_X76Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[2]}]
set_property LOC SLICE_X76Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[3]}]
set_property LOC SLICE_X76Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[4]}]
set_property LOC SLICE_X76Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r_reg[5]}]
set_property LOC SLICE_X71Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_limit_cpt_r_i_1]
set_property LOC SLICE_X71Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_limit_cpt_r_i_2]
set_property LOC SLICE_X71Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_limit_cpt_r_reg]
set_property LOC SLICE_X71Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_limit_cpt_r_reg_CE_cooolgate_en_gate_1207]
set_property LOC SLICE_X80Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r[0]_i_1__0}]
set_property LOC SLICE_X80Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r[1]_i_1__0}]
set_property LOC SLICE_X80Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r[2]_i_1__0}]
set_property LOC SLICE_X80Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r[3]_i_2__0}]
set_property LOC SLICE_X80Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r[3]_i_3__0}]
set_property LOC SLICE_X80Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r_reg[0]}]
set_property LOC SLICE_X80Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r_reg[1]}]
set_property LOC SLICE_X80Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r_reg[2]}]
set_property LOC SLICE_X80Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r_reg[3]}]
set_property LOC SLICE_X80Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1}]
set_property LOC SLICE_X82Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2}]
set_property LOC SLICE_X76Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1}]
set_property LOC SLICE_X82Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata[46]_i_1}]
set_property LOC SLICE_X81Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/calib_sel[1]_i_2}]
set_property LOC SLICE_X81Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/calib_zero_inputs[0]_i_1}]
set_property LOC SLICE_X33Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[0]}]
set_property LOC SLICE_X33Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[10]}]
set_property LOC SLICE_X31Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[11]}]
set_property LOC SLICE_X31Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[1]}]
set_property LOC SLICE_X33Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[2]}]
set_property LOC SLICE_X31Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[3]}]
set_property LOC SLICE_X32Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[4]}]
set_property LOC SLICE_X33Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[5]}]
set_property LOC SLICE_X31Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[6]}]
set_property LOC SLICE_X32Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[7]}]
set_property LOC SLICE_X31Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[8]}]
set_property LOC SLICE_X31Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_101_reg[9]}]
set_property LOC SLICE_X32Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init[11]_i_1}]
set_property LOC SLICE_X33Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init[11]_i_2}]
set_property LOC SLICE_X32Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init[11]_i_3}]
set_property LOC SLICE_X34Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[0]}]
set_property LOC SLICE_X36Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[10]}]
set_property LOC SLICE_X32Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[11]}]
set_property LOC SLICE_X34Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[1]}]
set_property LOC SLICE_X34Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[2]}]
set_property LOC SLICE_X34Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[3]}]
set_property LOC SLICE_X34Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[4]}]
set_property LOC SLICE_X36Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[5]}]
set_property LOC SLICE_X36Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[6]}]
set_property LOC SLICE_X34Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[7]}]
set_property LOC SLICE_X32Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[8]}]
set_property LOC SLICE_X36Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_init_reg[9]}]
set_property LOC SLICE_X33Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[11]_i_2}]
set_property LOC SLICE_X33Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[11]_i_3}]
set_property LOC SLICE_X33Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[5]_i_2}]
set_property LOC SLICE_X33Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[5]_i_3}]
set_property LOC SLICE_X33Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[5]_i_4}]
set_property LOC SLICE_X33Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[9]_i_2}]
set_property LOC SLICE_X33Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[9]_i_3}]
set_property LOC SLICE_X33Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[9]_i_4}]
set_property LOC SLICE_X33Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[9]_i_5}]
set_property LOC SLICE_X32Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[0]}]
set_property LOC SLICE_X33Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[10]}]
set_property LOC SLICE_X33Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[11]}]
set_property LOC SLICE_X33Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[11]_i_1}]
set_property LOC SLICE_X32Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[1]}]
set_property LOC SLICE_X33Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[2]}]
set_property LOC SLICE_X33Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[3]}]
set_property LOC SLICE_X33Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[4]}]
set_property LOC SLICE_X33Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[5]}]
set_property LOC SLICE_X33Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[5]_i_1}]
set_property LOC SLICE_X33Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[6]}]
set_property LOC SLICE_X33Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[7]}]
set_property LOC SLICE_X33Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[8]}]
set_property LOC SLICE_X33Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[9]}]
set_property LOC SLICE_X33Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[9]_i_1}]
set_property LOC SLICE_X39Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[11]_i_2}]
set_property LOC SLICE_X39Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[11]_i_3}]
set_property LOC SLICE_X39Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[4]_i_2}]
set_property LOC SLICE_X39Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[4]_i_3}]
set_property LOC SLICE_X39Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[4]_i_4}]
set_property LOC SLICE_X39Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[4]_i_5}]
set_property LOC SLICE_X39Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[8]_i_2}]
set_property LOC SLICE_X39Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit[8]_i_3}]
set_property LOC SLICE_X39Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[10]}]
set_property LOC SLICE_X39Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[11]}]
set_property LOC SLICE_X39Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[11]_i_1}]
set_property LOC SLICE_X38Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[2]}]
set_property LOC SLICE_X38Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[3]}]
set_property LOC SLICE_X38Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[4]}]
set_property LOC SLICE_X39Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[4]_i_1}]
set_property LOC SLICE_X39Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[5]}]
set_property LOC SLICE_X39Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[6]}]
set_property LOC SLICE_X39Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[7]}]
set_property LOC SLICE_X39Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[8]}]
set_property LOC SLICE_X39Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[8]_i_1}]
set_property LOC SLICE_X39Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[9]}]
set_property LOC SLICE_X79Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/gen_byte_sel_div2.byte_sel_cnt[1]_i_2}]
set_property LOC SLICE_X80Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/gen_byte_sel_div2.calib_in_common_i_4]
set_property LOC SLICE_X79Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/gen_byte_sel_div2.calib_in_common_i_5]
set_property LOC SLICE_X42Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[1]_i_1}]
set_property LOC SLICE_X45Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[4]_i_2}]
set_property LOC SLICE_X45Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[4]_i_3}]
set_property LOC SLICE_X45Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[4]_i_4}]
set_property LOC SLICE_X45Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[8]_i_2}]
set_property LOC SLICE_X45Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit[8]_i_3}]
set_property LOC SLICE_X45Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[10]}]
set_property LOC SLICE_X45Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[11]}]
set_property LOC SLICE_X45Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[11]_i_1}]
set_property LOC SLICE_X42Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[1]}]
set_property LOC SLICE_X45Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[2]}]
set_property LOC SLICE_X45Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[3]}]
set_property LOC SLICE_X45Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[4]}]
set_property LOC SLICE_X45Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[4]_i_1}]
set_property LOC SLICE_X45Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[5]}]
set_property LOC SLICE_X45Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[6]}]
set_property LOC SLICE_X45Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[7]}]
set_property LOC SLICE_X45Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[8]}]
set_property LOC SLICE_X45Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[8]_i_1}]
set_property LOC SLICE_X45Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[9]}]
set_property LOC SLICE_X43Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[11]_i_2}]
set_property LOC SLICE_X43Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[11]_i_3}]
set_property LOC SLICE_X43Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[5]_i_2}]
set_property LOC SLICE_X43Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[5]_i_3}]
set_property LOC SLICE_X43Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[5]_i_4}]
set_property LOC SLICE_X43Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[9]_i_2}]
set_property LOC SLICE_X43Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[9]_i_3}]
set_property LOC SLICE_X43Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[9]_i_4}]
set_property LOC SLICE_X43Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit[9]_i_5}]
set_property LOC SLICE_X43Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[10]}]
set_property LOC SLICE_X43Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[11]}]
set_property LOC SLICE_X43Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[11]_i_1}]
set_property LOC SLICE_X43Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[2]}]
set_property LOC SLICE_X43Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[3]}]
set_property LOC SLICE_X43Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[4]}]
set_property LOC SLICE_X43Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[5]}]
set_property LOC SLICE_X43Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[5]_i_1}]
set_property LOC SLICE_X43Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[6]}]
set_property LOC SLICE_X43Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[7]}]
set_property LOC SLICE_X43Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[8]}]
set_property LOC SLICE_X43Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[9]}]
set_property LOC SLICE_X43Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/neutral_min_limit_reg[9]_i_1}]
set_property LOC SLICE_X31Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit[1]_i_1}]
set_property LOC SLICE_X36Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit[4]_i_2}]
set_property LOC SLICE_X36Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit[8]_i_2}]
set_property LOC SLICE_X36Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit[8]_i_3}]
set_property LOC SLICE_X36Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit[8]_i_4}]
set_property LOC SLICE_X36Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[10]}]
set_property LOC SLICE_X36Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[11]}]
set_property LOC SLICE_X36Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[11]_i_1}]
set_property LOC SLICE_X31Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[1]}]
set_property LOC SLICE_X36Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[2]}]
set_property LOC SLICE_X36Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[3]}]
set_property LOC SLICE_X36Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[4]}]
set_property LOC SLICE_X36Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[4]_i_1}]
set_property LOC SLICE_X36Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[5]}]
set_property LOC SLICE_X36Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[6]}]
set_property LOC SLICE_X36Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[7]}]
set_property LOC SLICE_X36Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[8]}]
set_property LOC SLICE_X36Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[8]_i_1}]
set_property LOC SLICE_X36Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[9]}]
set_property LOC SLICE_X46Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[11]_i_2}]
set_property LOC SLICE_X46Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[11]_i_3}]
set_property LOC SLICE_X46Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[5]_i_2}]
set_property LOC SLICE_X46Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[5]_i_3}]
set_property LOC SLICE_X46Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[5]_i_4}]
set_property LOC SLICE_X46Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[9]_i_2}]
set_property LOC SLICE_X46Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[9]_i_3}]
set_property LOC SLICE_X46Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[9]_i_4}]
set_property LOC SLICE_X46Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit[9]_i_5}]
set_property LOC SLICE_X46Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[10]}]
set_property LOC SLICE_X46Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[11]}]
set_property LOC SLICE_X46Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[11]_i_1}]
set_property LOC SLICE_X46Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[2]}]
set_property LOC SLICE_X46Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[3]}]
set_property LOC SLICE_X46Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[4]}]
set_property LOC SLICE_X46Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[5]}]
set_property LOC SLICE_X46Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[5]_i_1}]
set_property LOC SLICE_X46Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[6]}]
set_property LOC SLICE_X46Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[7]}]
set_property LOC SLICE_X46Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[8]}]
set_property LOC SLICE_X46Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[9]}]
set_property LOC SLICE_X46Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_min_limit_reg[9]_i_1}]
set_property LOC SLICE_X45Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[11]_i_2}]
set_property LOC SLICE_X45Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[11]_i_3}]
set_property LOC SLICE_X45Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[11]_i_4}]
set_property LOC SLICE_X45Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[4]_i_2}]
set_property LOC SLICE_X45Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[8]_i_2}]
set_property LOC SLICE_X45Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit[8]_i_3}]
set_property LOC SLICE_X45Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[10]}]
set_property LOC SLICE_X45Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[11]}]
set_property LOC SLICE_X45Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[11]_i_1}]
set_property LOC SLICE_X45Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[2]}]
set_property LOC SLICE_X45Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[3]}]
set_property LOC SLICE_X45Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[4]}]
set_property LOC SLICE_X45Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[4]_i_1}]
set_property LOC SLICE_X45Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[5]}]
set_property LOC SLICE_X45Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[6]}]
set_property LOC SLICE_X45Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[7]}]
set_property LOC SLICE_X45Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[8]}]
set_property LOC SLICE_X45Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[8]_i_1}]
set_property LOC SLICE_X45Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[9]}]
set_property LOC SLICE_X41Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[11]_i_2}]
set_property LOC SLICE_X41Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[11]_i_3}]
set_property LOC SLICE_X41Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[5]_i_2}]
set_property LOC SLICE_X41Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[5]_i_3}]
set_property LOC SLICE_X41Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[5]_i_4}]
set_property LOC SLICE_X41Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[9]_i_2}]
set_property LOC SLICE_X41Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[9]_i_3}]
set_property LOC SLICE_X41Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[9]_i_4}]
set_property LOC SLICE_X41Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit[9]_i_5}]
set_property LOC SLICE_X41Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[10]}]
set_property LOC SLICE_X41Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[11]}]
set_property LOC SLICE_X41Y123 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[11]_i_1}]
set_property LOC SLICE_X41Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[2]}]
set_property LOC SLICE_X41Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[3]}]
set_property LOC SLICE_X41Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[4]}]
set_property LOC SLICE_X41Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[5]}]
set_property LOC SLICE_X41Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[5]_i_1}]
set_property LOC SLICE_X41Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[6]}]
set_property LOC SLICE_X41Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[7]}]
set_property LOC SLICE_X41Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[8]}]
set_property LOC SLICE_X41Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[9]}]
set_property LOC SLICE_X41Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_min_limit_reg[9]_i_1}]
set_property LOC SLICE_X37Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_dec_i_1]
set_property LOC SLICE_X34Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_dec_i_2]
set_property LOC SLICE_X37Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_dec_reg]
set_property LOC SLICE_X35Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_1]
set_property LOC SLICE_X34Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_2]
set_property LOC SLICE_X35Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_3]
set_property LOC SLICE_X35Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_4]
set_property LOC SLICE_X35Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_5]
set_property LOC SLICE_X34Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_6]
set_property LOC SLICE_X35Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_i_7]
set_property LOC SLICE_X35Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_reg]
set_property LOC SLICE_X34Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_10]
set_property LOC SLICE_X34Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_11]
set_property LOC SLICE_X34Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_12]
set_property LOC SLICE_X34Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_13]
set_property LOC SLICE_X34Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_14]
set_property LOC SLICE_X34Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_3]
set_property LOC SLICE_X34Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_4]
set_property LOC SLICE_X34Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_5]
set_property LOC SLICE_X34Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_6]
set_property LOC SLICE_X34Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_7]
set_property LOC SLICE_X34Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_8]
set_property LOC SLICE_X34Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_i_9]
set_property LOC SLICE_X34Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_reg]
set_property LOC SLICE_X34Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_reg_i_1]
set_property LOC SLICE_X34Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_dec_min_102_reg_i_2]
set_property LOC SLICE_X39Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_10]
set_property LOC SLICE_X39Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_11]
set_property LOC SLICE_X39Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_12]
set_property LOC SLICE_X39Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_13]
set_property LOC SLICE_X39Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_14]
set_property LOC SLICE_X39Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_3]
set_property LOC SLICE_X39Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_4]
set_property LOC SLICE_X39Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_5]
set_property LOC SLICE_X39Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_6]
set_property LOC SLICE_X39Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_7]
set_property LOC SLICE_X39Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_8]
set_property LOC SLICE_X39Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_i_9]
set_property LOC SLICE_X39Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_reg]
set_property LOC SLICE_X39Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_reg_i_1]
set_property LOC SLICE_X39Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_four_inc_max_102_reg_i_2]
set_property LOC SLICE_X44Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_10]
set_property LOC SLICE_X44Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_11]
set_property LOC SLICE_X44Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_12]
set_property LOC SLICE_X44Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_13]
set_property LOC SLICE_X44Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_14]
set_property LOC SLICE_X44Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_3]
set_property LOC SLICE_X44Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_4]
set_property LOC SLICE_X44Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_5]
set_property LOC SLICE_X44Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_6]
set_property LOC SLICE_X44Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_7]
set_property LOC SLICE_X44Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_8]
set_property LOC SLICE_X44Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_i_9]
set_property LOC SLICE_X44Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_reg]
set_property LOC SLICE_X44Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_reg_i_1]
set_property LOC SLICE_X44Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_max_102_reg_i_2]
set_property LOC SLICE_X42Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_10]
set_property LOC SLICE_X42Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_11]
set_property LOC SLICE_X42Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_12]
set_property LOC SLICE_X42Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_13]
set_property LOC SLICE_X42Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_14]
set_property LOC SLICE_X42Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_3]
set_property LOC SLICE_X42Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_4]
set_property LOC SLICE_X42Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_5]
set_property LOC SLICE_X42Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_6]
set_property LOC SLICE_X42Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_7]
set_property LOC SLICE_X42Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_8]
set_property LOC SLICE_X42Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_i_9]
set_property LOC SLICE_X42Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_reg]
set_property LOC SLICE_X42Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_reg_i_1]
set_property LOC SLICE_X42Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_neutral_min_102_reg_i_2]
set_property LOC SLICE_X35Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_10]
set_property LOC SLICE_X35Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_11]
set_property LOC SLICE_X35Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_12]
set_property LOC SLICE_X35Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_13]
set_property LOC SLICE_X35Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_14]
set_property LOC SLICE_X35Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_3]
set_property LOC SLICE_X35Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_4]
set_property LOC SLICE_X35Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_5]
set_property LOC SLICE_X35Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_6]
set_property LOC SLICE_X35Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_7]
set_property LOC SLICE_X35Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_8]
set_property LOC SLICE_X35Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_i_9]
set_property LOC SLICE_X35Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_reg]
set_property LOC SLICE_X35Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_reg_i_1]
set_property LOC SLICE_X35Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_max_102_reg_i_2]
set_property LOC SLICE_X43Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_10]
set_property LOC SLICE_X43Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_11]
set_property LOC SLICE_X43Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_12]
set_property LOC SLICE_X43Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_13]
set_property LOC SLICE_X43Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_14]
set_property LOC SLICE_X43Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_3]
set_property LOC SLICE_X43Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_4]
set_property LOC SLICE_X43Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_5]
set_property LOC SLICE_X43Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_6]
set_property LOC SLICE_X43Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_7]
set_property LOC SLICE_X43Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_8]
set_property LOC SLICE_X43Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_i_9]
set_property LOC SLICE_X43Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_reg]
set_property LOC SLICE_X43Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_reg_i_1]
set_property LOC SLICE_X43Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_dec_min_102_reg_i_2]
set_property LOC SLICE_X44Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_10]
set_property LOC SLICE_X44Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_11]
set_property LOC SLICE_X44Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_12]
set_property LOC SLICE_X44Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_13]
set_property LOC SLICE_X44Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_14]
set_property LOC SLICE_X44Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_3]
set_property LOC SLICE_X44Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_4]
set_property LOC SLICE_X44Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_5]
set_property LOC SLICE_X44Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_6]
set_property LOC SLICE_X44Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_7]
set_property LOC SLICE_X44Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_8]
set_property LOC SLICE_X44Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_i_9]
set_property LOC SLICE_X44Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_reg]
set_property LOC SLICE_X44Y120 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_reg_i_1]
set_property LOC SLICE_X44Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_max_102_reg_i_2]
set_property LOC SLICE_X40Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_10]
set_property LOC SLICE_X40Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_11]
set_property LOC SLICE_X40Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_12]
set_property LOC SLICE_X40Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_13]
set_property LOC SLICE_X40Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_14]
set_property LOC SLICE_X40Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_3]
set_property LOC SLICE_X40Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_4]
set_property LOC SLICE_X40Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_5]
set_property LOC SLICE_X40Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_6]
set_property LOC SLICE_X40Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_7]
set_property LOC SLICE_X40Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_8]
set_property LOC SLICE_X40Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_i_9]
set_property LOC SLICE_X40Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_reg]
set_property LOC SLICE_X40Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_reg_i_1]
set_property LOC SLICE_X40Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_one_inc_min_102_reg_i_2]
set_property LOC SLICE_X32Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_10]
set_property LOC SLICE_X32Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_11]
set_property LOC SLICE_X32Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_12]
set_property LOC SLICE_X32Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_13]
set_property LOC SLICE_X32Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_14]
set_property LOC SLICE_X32Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_3]
set_property LOC SLICE_X32Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_4]
set_property LOC SLICE_X32Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_5]
set_property LOC SLICE_X32Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_6]
set_property LOC SLICE_X32Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_7]
set_property LOC SLICE_X32Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_8]
set_property LOC SLICE_X32Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_i_9]
set_property LOC SLICE_X32Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_reg]
set_property LOC SLICE_X32Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_reg_i_1]
set_property LOC SLICE_X32Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_max_102_reg_i_2]
set_property LOC SLICE_X40Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_10]
set_property LOC SLICE_X40Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_11]
set_property LOC SLICE_X40Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_12]
set_property LOC SLICE_X40Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_13]
set_property LOC SLICE_X40Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_14]
set_property LOC SLICE_X40Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_3]
set_property LOC SLICE_X40Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_4]
set_property LOC SLICE_X40Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_5]
set_property LOC SLICE_X40Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_6]
set_property LOC SLICE_X40Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_7]
set_property LOC SLICE_X40Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_8]
set_property LOC SLICE_X40Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_i_9]
set_property LOC SLICE_X40Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_reg]
set_property LOC SLICE_X40Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_reg_i_1]
set_property LOC SLICE_X40Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_dec_min_102_reg_i_2]
set_property LOC SLICE_X36Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_10]
set_property LOC SLICE_X36Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_11]
set_property LOC SLICE_X36Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_12]
set_property LOC SLICE_X36Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_13]
set_property LOC SLICE_X36Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_14]
set_property LOC SLICE_X36Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_3]
set_property LOC SLICE_X36Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_4]
set_property LOC SLICE_X36Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_5]
set_property LOC SLICE_X36Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_6]
set_property LOC SLICE_X36Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_7]
set_property LOC SLICE_X36Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_8]
set_property LOC SLICE_X36Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_i_9]
set_property LOC SLICE_X36Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_reg]
set_property LOC SLICE_X36Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_reg_i_1]
set_property LOC SLICE_X36Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_max_102_reg_i_2]
set_property LOC SLICE_X38Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_10]
set_property LOC SLICE_X38Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_11]
set_property LOC SLICE_X38Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_12]
set_property LOC SLICE_X38Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_13]
set_property LOC SLICE_X38Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_14]
set_property LOC SLICE_X38Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_3]
set_property LOC SLICE_X38Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_4]
set_property LOC SLICE_X38Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_5]
set_property LOC SLICE_X38Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_6]
set_property LOC SLICE_X38Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_7]
set_property LOC SLICE_X38Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_8]
set_property LOC SLICE_X38Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_i_9]
set_property LOC SLICE_X38Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_reg]
set_property LOC SLICE_X38Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_reg_i_1]
set_property LOC SLICE_X38Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_three_inc_min_102_reg_i_2]
set_property LOC SLICE_X43Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_10]
set_property LOC SLICE_X43Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_11]
set_property LOC SLICE_X43Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_12]
set_property LOC SLICE_X43Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_13]
set_property LOC SLICE_X43Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_14]
set_property LOC SLICE_X43Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_3]
set_property LOC SLICE_X43Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_4]
set_property LOC SLICE_X43Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_5]
set_property LOC SLICE_X43Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_6]
set_property LOC SLICE_X43Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_7]
set_property LOC SLICE_X43Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_8]
set_property LOC SLICE_X43Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_i_9]
set_property LOC SLICE_X43Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_reg]
set_property LOC SLICE_X43Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_reg_i_1]
set_property LOC SLICE_X43Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_max_102_reg_i_2]
set_property LOC SLICE_X38Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_10]
set_property LOC SLICE_X38Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_11]
set_property LOC SLICE_X38Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_12]
set_property LOC SLICE_X38Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_13]
set_property LOC SLICE_X38Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_14]
set_property LOC SLICE_X38Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_3]
set_property LOC SLICE_X38Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_4]
set_property LOC SLICE_X38Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_5]
set_property LOC SLICE_X38Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_6]
set_property LOC SLICE_X38Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_7]
set_property LOC SLICE_X38Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_8]
set_property LOC SLICE_X38Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_i_9]
set_property LOC SLICE_X38Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_reg]
set_property LOC SLICE_X38Y122 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_reg_i_1]
set_property LOC SLICE_X38Y121 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_dec_min_102_reg_i_2]
set_property LOC SLICE_X41Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_10]
set_property LOC SLICE_X41Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_11]
set_property LOC SLICE_X41Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_12]
set_property LOC SLICE_X41Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_13]
set_property LOC SLICE_X41Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_14]
set_property LOC SLICE_X41Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_3]
set_property LOC SLICE_X41Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_4]
set_property LOC SLICE_X41Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_5]
set_property LOC SLICE_X41Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_6]
set_property LOC SLICE_X41Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_7]
set_property LOC SLICE_X41Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_8]
set_property LOC SLICE_X41Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_i_9]
set_property LOC SLICE_X41Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_reg]
set_property LOC SLICE_X41Y119 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_reg_i_1]
set_property LOC SLICE_X41Y118 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_max_102_reg_i_2]
set_property LOC SLICE_X36Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_10]
set_property LOC SLICE_X36Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_11]
set_property LOC SLICE_X36Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_12]
set_property LOC SLICE_X36Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_13]
set_property LOC SLICE_X36Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_14]
set_property LOC SLICE_X36Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_3]
set_property LOC SLICE_X36Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_4]
set_property LOC SLICE_X36Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_5]
set_property LOC SLICE_X36Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_6]
set_property LOC SLICE_X36Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_7]
set_property LOC SLICE_X36Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_8]
set_property LOC SLICE_X36Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_i_9]
set_property LOC SLICE_X36Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_reg]
set_property LOC SLICE_X36Y117 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_reg_i_1]
set_property LOC SLICE_X36Y116 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/temp_cmp_two_inc_min_102_reg_i_2]
set_property LOC SLICE_X35Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_init_complete_reg]
set_property LOC SLICE_X40Y111 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_101_reg]
set_property LOC SLICE_X36Y114 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_102_reg]
set_property LOC SLICE_X34Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1}]
set_property LOC SLICE_X32Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_10}]
set_property LOC SLICE_X32Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_11}]
set_property LOC SLICE_X32Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_12}]
set_property LOC SLICE_X32Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_13}]
set_property LOC SLICE_X35Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_14}]
set_property LOC SLICE_X34Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_15}]
set_property LOC SLICE_X33Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_2}]
set_property LOC SLICE_X35Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_3}]
set_property LOC SLICE_X32Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_4}]
set_property LOC SLICE_X34Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_5}]
set_property LOC SLICE_X32Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6}]
set_property LOC SLICE_X35Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_7}]
set_property LOC SLICE_X31Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_8}]
set_property LOC SLICE_X34Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_9}]
set_property LOC SLICE_X32Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[1]_i_1}]
set_property LOC SLICE_X34Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[2]_i_1}]
set_property LOC SLICE_X34Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[3]_i_1}]
set_property LOC SLICE_X32Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[4]_i_1}]
set_property LOC SLICE_X34Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[5]_i_1}]
set_property LOC SLICE_X33Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[6]_i_1}]
set_property LOC SLICE_X32Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[6]_i_2}]
set_property LOC SLICE_X35Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[7]_i_1}]
set_property LOC SLICE_X33Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[8]_i_1}]
set_property LOC SLICE_X34Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[9]_i_1}]
set_property LOC SLICE_X32Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[0]}]
set_property LOC SLICE_X33Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[10]}]
set_property LOC SLICE_X32Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[1]}]
set_property LOC SLICE_X34Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[2]}]
set_property LOC SLICE_X34Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[3]}]
set_property LOC SLICE_X32Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[4]}]
set_property LOC SLICE_X34Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[5]}]
set_property LOC SLICE_X33Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[6]}]
set_property LOC SLICE_X35Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[7]}]
set_property LOC SLICE_X33Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[8]}]
set_property LOC SLICE_X34Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_reg[9]}]
set_property LOC SLICE_X31Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[0]_i_1}]
set_property LOC SLICE_X33Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[10]_i_1}]
set_property LOC SLICE_X33Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[11]_i_1}]
set_property LOC SLICE_X32Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[11]_i_3}]
set_property LOC SLICE_X31Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[1]_i_1}]
set_property LOC SLICE_X31Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[2]_i_1}]
set_property LOC SLICE_X33Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[3]_i_1}]
set_property LOC SLICE_X33Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[4]_i_1}]
set_property LOC SLICE_X31Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[5]_i_1}]
set_property LOC SLICE_X33Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[6]_i_1}]
set_property LOC SLICE_X33Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[7]_i_1}]
set_property LOC SLICE_X33Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[8]_i_1}]
set_property LOC SLICE_X32Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[8]_i_3}]
set_property LOC SLICE_X32Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[8]_i_4}]
set_property LOC SLICE_X33Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[9]_i_1}]
set_property LOC SLICE_X31Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[0]}]
set_property LOC SLICE_X33Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[10]}]
set_property LOC SLICE_X33Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[11]}]
set_property LOC SLICE_X32Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[11]_i_2}]
set_property LOC SLICE_X31Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[1]}]
set_property LOC SLICE_X31Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[2]}]
set_property LOC SLICE_X33Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[3]}]
set_property LOC SLICE_X33Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[4]}]
set_property LOC SLICE_X32Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[4]_i_2}]
set_property LOC SLICE_X31Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[5]}]
set_property LOC SLICE_X33Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[6]}]
set_property LOC SLICE_X33Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[7]}]
set_property LOC SLICE_X33Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[8]}]
set_property LOC SLICE_X32Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[8]_i_2}]
set_property LOC SLICE_X33Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[9]}]
set_property LOC SLICE_X41Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[11]_i_2}]
set_property LOC SLICE_X41Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[11]_i_3}]
set_property LOC SLICE_X41Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[5]_i_2}]
set_property LOC SLICE_X41Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[5]_i_3}]
set_property LOC SLICE_X41Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[5]_i_4}]
set_property LOC SLICE_X41Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[9]_i_2}]
set_property LOC SLICE_X41Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[9]_i_3}]
set_property LOC SLICE_X41Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[9]_i_4}]
set_property LOC SLICE_X41Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit[9]_i_5}]
set_property LOC SLICE_X42Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[0]}]
set_property LOC SLICE_X41Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[10]}]
set_property LOC SLICE_X41Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[11]}]
set_property LOC SLICE_X41Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[11]_i_1}]
set_property LOC SLICE_X40Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[1]}]
set_property LOC SLICE_X41Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[2]}]
set_property LOC SLICE_X41Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[3]}]
set_property LOC SLICE_X41Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[4]}]
set_property LOC SLICE_X41Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[5]}]
set_property LOC SLICE_X41Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[5]_i_1}]
set_property LOC SLICE_X41Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[6]}]
set_property LOC SLICE_X41Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[7]}]
set_property LOC SLICE_X41Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[8]}]
set_property LOC SLICE_X41Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[9]}]
set_property LOC SLICE_X41Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_min_limit_reg[9]_i_1}]
set_property LOC SLICE_X35Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[11]_i_2}]
set_property LOC SLICE_X35Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[11]_i_3}]
set_property LOC SLICE_X35Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[4]_i_2}]
set_property LOC SLICE_X35Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[4]_i_3}]
set_property LOC SLICE_X35Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[8]_i_2}]
set_property LOC SLICE_X35Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[8]_i_3}]
set_property LOC SLICE_X35Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit[8]_i_4}]
set_property LOC SLICE_X35Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[10]}]
set_property LOC SLICE_X35Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[11]}]
set_property LOC SLICE_X35Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[11]_i_1}]
set_property LOC SLICE_X35Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[2]}]
set_property LOC SLICE_X35Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[3]}]
set_property LOC SLICE_X35Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[4]}]
set_property LOC SLICE_X35Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[4]_i_1}]
set_property LOC SLICE_X35Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[5]}]
set_property LOC SLICE_X35Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[6]}]
set_property LOC SLICE_X35Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[7]}]
set_property LOC SLICE_X35Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[8]}]
set_property LOC SLICE_X35Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[8]_i_1}]
set_property LOC SLICE_X35Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[9]}]
set_property LOC SLICE_X38Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[11]_i_2}]
set_property LOC SLICE_X38Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[11]_i_3}]
set_property LOC SLICE_X38Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[5]_i_2}]
set_property LOC SLICE_X38Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[5]_i_3}]
set_property LOC SLICE_X38Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[5]_i_4}]
set_property LOC SLICE_X38Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[9]_i_2}]
set_property LOC SLICE_X38Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[9]_i_3}]
set_property LOC SLICE_X38Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[9]_i_4}]
set_property LOC SLICE_X38Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit[9]_i_5}]
set_property LOC SLICE_X38Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[10]}]
set_property LOC SLICE_X38Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[11]}]
set_property LOC SLICE_X38Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[11]_i_1}]
set_property LOC SLICE_X43Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[1]}]
set_property LOC SLICE_X38Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[2]}]
set_property LOC SLICE_X38Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[3]}]
set_property LOC SLICE_X38Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[4]}]
set_property LOC SLICE_X38Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[5]}]
set_property LOC SLICE_X38Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[5]_i_1}]
set_property LOC SLICE_X38Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[6]}]
set_property LOC SLICE_X38Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[7]}]
set_property LOC SLICE_X38Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[8]}]
set_property LOC SLICE_X38Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[9]}]
set_property LOC SLICE_X38Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_min_limit_reg[9]_i_1}]
set_property LOC SLICE_X42Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[0]_i_1}]
set_property LOC SLICE_X42Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[11]_i_2}]
set_property LOC SLICE_X42Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[4]_i_2}]
set_property LOC SLICE_X42Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[4]_i_3}]
set_property LOC SLICE_X42Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit[8]_i_2}]
set_property LOC SLICE_X42Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[0]}]
set_property LOC SLICE_X42Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[10]}]
set_property LOC SLICE_X42Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[11]}]
set_property LOC SLICE_X42Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[11]_i_1}]
set_property LOC SLICE_X39Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[1]}]
set_property LOC SLICE_X42Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[2]}]
set_property LOC SLICE_X42Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[3]}]
set_property LOC SLICE_X42Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[4]}]
set_property LOC SLICE_X42Y113 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[4]_i_1}]
set_property LOC SLICE_X42Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[5]}]
set_property LOC SLICE_X42Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[6]}]
set_property LOC SLICE_X42Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[7]}]
set_property LOC SLICE_X42Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[8]}]
set_property LOC SLICE_X42Y114 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[8]_i_1}]
set_property LOC SLICE_X42Y115 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[9]}]
set_property LOC SLICE_X37Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[11]_i_2}]
set_property LOC SLICE_X37Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[11]_i_3}]
set_property LOC SLICE_X37Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[5]_i_2}]
set_property LOC SLICE_X37Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[5]_i_3}]
set_property LOC SLICE_X37Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[5]_i_4}]
set_property LOC SLICE_X37Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[9]_i_2}]
set_property LOC SLICE_X37Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[9]_i_3}]
set_property LOC SLICE_X37Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[9]_i_4}]
set_property LOC SLICE_X37Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit[9]_i_5}]
set_property LOC SLICE_X37Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[10]}]
set_property LOC SLICE_X37Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[11]}]
set_property LOC SLICE_X37Y122 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[11]_i_1}]
set_property LOC SLICE_X37Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[2]}]
set_property LOC SLICE_X37Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[3]}]
set_property LOC SLICE_X37Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[4]}]
set_property LOC SLICE_X37Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[5]}]
set_property LOC SLICE_X37Y120 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[5]_i_1}]
set_property LOC SLICE_X37Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[6]}]
set_property LOC SLICE_X37Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[7]}]
set_property LOC SLICE_X37Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[8]}]
set_property LOC SLICE_X37Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[9]}]
set_property LOC SLICE_X37Y121 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_min_limit_reg[9]_i_1}]
set_property LOC SLICE_X40Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[11]_i_2}]
set_property LOC SLICE_X40Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[11]_i_3}]
set_property LOC SLICE_X40Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[11]_i_4}]
set_property LOC SLICE_X40Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[4]_i_2}]
set_property LOC SLICE_X40Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[4]_i_3}]
set_property LOC SLICE_X40Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[4]_i_4}]
set_property LOC SLICE_X40Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit[8]_i_2}]
set_property LOC SLICE_X40Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[10]}]
set_property LOC SLICE_X40Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[11]}]
set_property LOC SLICE_X40Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[11]_i_1}]
set_property LOC SLICE_X40Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[2]}]
set_property LOC SLICE_X40Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[3]}]
set_property LOC SLICE_X40Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[4]}]
set_property LOC SLICE_X40Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[4]_i_1}]
set_property LOC SLICE_X40Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[5]}]
set_property LOC SLICE_X40Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[6]}]
set_property LOC SLICE_X40Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[7]}]
set_property LOC SLICE_X40Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[8]}]
set_property LOC SLICE_X40Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[8]_i_1}]
set_property LOC SLICE_X40Y119 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[9]}]
set_property LOC SLICE_X37Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[11]_i_2}]
set_property LOC SLICE_X37Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[11]_i_3}]
set_property LOC SLICE_X37Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[5]_i_2}]
set_property LOC SLICE_X37Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[5]_i_3}]
set_property LOC SLICE_X37Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[5]_i_4}]
set_property LOC SLICE_X37Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[9]_i_2}]
set_property LOC SLICE_X37Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[9]_i_3}]
set_property LOC SLICE_X37Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[9]_i_4}]
set_property LOC SLICE_X37Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit[9]_i_5}]
set_property LOC SLICE_X37Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[10]}]
set_property LOC SLICE_X37Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[11]}]
set_property LOC SLICE_X37Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[11]_i_1}]
set_property LOC SLICE_X37Y118 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[1]}]
set_property LOC SLICE_X37Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[2]}]
set_property LOC SLICE_X37Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[3]}]
set_property LOC SLICE_X37Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[4]}]
set_property LOC SLICE_X37Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[5]}]
set_property LOC SLICE_X37Y116 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[5]_i_1}]
set_property LOC SLICE_X37Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[6]}]
set_property LOC SLICE_X37Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[7]}]
set_property LOC SLICE_X37Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[8]}]
set_property LOC SLICE_X37Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[9]}]
set_property LOC SLICE_X37Y117 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_min_limit_reg[9]_i_1}]
set_property LOC SLICE_X36Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/update_temp_101]
set_property LOC SLICE_X36Y115 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/update_temp_102_reg]
set_property LOC SLICE_X73Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_1}]
set_property LOC SLICE_X73Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_2}]
set_property LOC SLICE_X73Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_3}]
set_property LOC SLICE_X70Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_4}]
set_property LOC SLICE_X74Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_5}]
set_property LOC SLICE_X69Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[0]_i_6}]
set_property LOC SLICE_X72Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_1}]
set_property LOC SLICE_X72Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_2}]
set_property LOC SLICE_X76Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_3}]
set_property LOC SLICE_X75Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_4}]
set_property LOC SLICE_X70Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_5}]
set_property LOC SLICE_X69Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_6}]
set_property LOC SLICE_X69Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_7}]
set_property LOC SLICE_X72Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_8}]
set_property LOC SLICE_X69Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[1]_i_9}]
set_property LOC SLICE_X72Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[2]_i_1}]
set_property LOC SLICE_X70Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[2]_i_2}]
set_property LOC SLICE_X68Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[2]_i_3}]
set_property LOC SLICE_X72Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1}]
set_property LOC SLICE_X72Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2}]
set_property LOC SLICE_X73Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_3}]
set_property LOC SLICE_X70Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_4}]
set_property LOC SLICE_X67Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_5}]
set_property LOC SLICE_X73Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_6}]
set_property LOC SLICE_X69Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_7}]
set_property LOC SLICE_X70Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_8}]
set_property LOC SLICE_X72Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[0]}]
set_property LOC SLICE_X72Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[1]}]
set_property LOC SLICE_X72Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[2]}]
set_property LOC SLICE_X72Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[3]}]
set_property LOC SLICE_X78Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[0]_i_1}]
set_property LOC SLICE_X79Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[1]_i_1}]
set_property LOC SLICE_X78Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[2]_i_1}]
set_property LOC SLICE_X79Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[3]_i_2}]
set_property LOC SLICE_X78Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[4]_i_1}]
set_property LOC SLICE_X78Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_data_offset_0[5]_i_2}]
set_property LOC SLICE_X81Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_sel[0]_i_3}]
set_property LOC SLICE_X81Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/calib_sel[1]_i_1}]
set_property LOC SLICE_X75Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ck_po_stg2_f_en_i_1]
set_property LOC SLICE_X75Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ck_po_stg2_f_en_reg]
set_property LOC SLICE_X70Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ck_po_stg2_f_indec_i_1]
set_property LOC SLICE_X70Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ck_po_stg2_f_indec_reg]
set_property LOC SLICE_X80Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/cmd_pipe_plus.mc_data_offset[0]_i_1}]
set_property LOC SLICE_X74Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ctl_lane_cnt[0]_i_1__0}]
set_property LOC SLICE_X74Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ctl_lane_cnt_reg[0]}]
set_property LOC SLICE_X69Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[0]_i_1}]
set_property LOC SLICE_X69Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[0]_i_2}]
set_property LOC SLICE_X70Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[0]_i_3}]
set_property LOC SLICE_X70Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[0]_i_4}]
set_property LOC SLICE_X71Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[0]_i_5}]
set_property LOC SLICE_X69Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[1]_i_1}]
set_property LOC SLICE_X69Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[1]_i_2}]
set_property LOC SLICE_X67Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[1]_i_3}]
set_property LOC SLICE_X68Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_1}]
set_property LOC SLICE_X68Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_2}]
set_property LOC SLICE_X68Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_3}]
set_property LOC SLICE_X68Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_5}]
set_property LOC SLICE_X68Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_6}]
set_property LOC SLICE_X68Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_7}]
set_property LOC SLICE_X68Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[2]_i_8}]
set_property LOC SLICE_X68Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[3]_i_1}]
set_property LOC SLICE_X68Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[3]_i_2}]
set_property LOC SLICE_X68Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[3]_i_3}]
set_property LOC SLICE_X69Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_1}]
set_property LOC SLICE_X68Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_10}]
set_property LOC SLICE_X67Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_11}]
set_property LOC SLICE_X67Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_12}]
set_property LOC SLICE_X68Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_13}]
set_property LOC SLICE_X69Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_2}]
set_property LOC SLICE_X68Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_3}]
set_property LOC SLICE_X69Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_4}]
set_property LOC SLICE_X68Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_6}]
set_property LOC SLICE_X67Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_7}]
set_property LOC SLICE_X68Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_8}]
set_property LOC SLICE_X68Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[4]_i_9}]
set_property LOC SLICE_X70Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1}]
set_property LOC SLICE_X69Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_10}]
set_property LOC SLICE_X69Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_11}]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_12}]
set_property LOC SLICE_X69Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_13}]
set_property LOC SLICE_X70Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_14}]
set_property LOC SLICE_X69Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_2}]
set_property LOC SLICE_X69Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_3}]
set_property LOC SLICE_X70Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_4}]
set_property LOC SLICE_X70Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_5}]
set_property LOC SLICE_X71Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_6}]
set_property LOC SLICE_X70Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_7}]
set_property LOC SLICE_X70Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_8}]
set_property LOC SLICE_X68Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_9}]
set_property LOC SLICE_X69Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[0]}]
set_property LOC SLICE_X69Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[1]}]
set_property LOC SLICE_X68Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[2]}]
set_property LOC SLICE_X68Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[2]_i_4}]
set_property LOC SLICE_X68Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[3]}]
set_property LOC SLICE_X69Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[4]}]
set_property LOC SLICE_X68Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[4]_i_5}]
set_property LOC SLICE_X69Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt_reg[5]}]
set_property LOC SLICE_X77Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[0]_i_1}]
set_property LOC SLICE_X77Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[1]_i_1}]
set_property LOC SLICE_X77Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[2]_i_1}]
set_property LOC SLICE_X76Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1}]
set_property LOC SLICE_X76Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_2}]
set_property LOC SLICE_X76Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_3}]
set_property LOC SLICE_X77Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt_reg[0]}]
set_property LOC SLICE_X77Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt_reg[1]}]
set_property LOC SLICE_X77Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt_reg[2]}]
set_property LOC SLICE_X76Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt_reg[3]}]
set_property LOC SLICE_X74Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_done_r_i_1]
set_property LOC SLICE_X71Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_done_r_i_2]
set_property LOC SLICE_X74Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_done_r_reg]
set_property LOC SLICE_X74Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_1]
set_property LOC SLICE_X68Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_2]
set_property LOC SLICE_X70Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_3]
set_property LOC SLICE_X73Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_4]
set_property LOC SLICE_X70Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_5]
set_property LOC SLICE_X68Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_6]
set_property LOC SLICE_X68Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_i_7]
set_property LOC SLICE_X74Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_prech_req_reg]
set_property LOC SLICE_X75Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dqs_found_start_r_reg]
set_property LOC SLICE_X73Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_dec_done_i_1]
set_property LOC SLICE_X73Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_dec_done_reg]
set_property LOC SLICE_X75Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/fine_adjust_done_r_i_1]
set_property LOC SLICE_X75Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/fine_adjust_done_r_reg]
set_property LOC SLICE_X74Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/fine_adjust_i_1]
set_property LOC SLICE_X74Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/fine_adjust_reg]
set_property LOC SLICE_X71Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect_i_1]
set_property LOC SLICE_X68Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect_reg]
set_property LOC SLICE_X69Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps[5]_i_1}]
set_property LOC SLICE_X70Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps[5]_i_2}]
set_property LOC SLICE_X69Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[0]}]
set_property LOC SLICE_X69Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[0]_CE_cooolgate_en_gate_86_LOPT_REMAP}]
set_property LOC SLICE_X68Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[1]}]
set_property LOC SLICE_X69Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[2]}]
set_property LOC SLICE_X68Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[3]}]
set_property LOC SLICE_X68Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[4]}]
set_property LOC SLICE_X68Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps_reg[5]}]
set_property LOC SLICE_X78Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.byte_sel_cnt[1]_i_4}]
set_property LOC SLICE_X78Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.byte_sel_cnt[1]_i_5}]
set_property LOC SLICE_X80Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.calib_in_common_i_2]
set_property LOC SLICE_X79Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.calib_in_common_i_3]
set_property LOC SLICE_X81Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.ctl_lane_sel[0]_i_1}]
set_property LOC SLICE_X81Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_byte_sel_div2.ctl_lane_sel[0]_i_2}]
set_property LOC SLICE_X75Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6}]
set_property LOC SLICE_X83Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ififo_rst_i_1]
set_property LOC SLICE_X83Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ififo_rst_i_1__0]
set_property LOC SLICE_X66Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[0]_i_1}]
set_property LOC SLICE_X66Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[1]_i_1}]
set_property LOC SLICE_X67Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[2]_i_1}]
set_property LOC SLICE_X67Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[3]_i_1}]
set_property LOC SLICE_X67Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[4]_i_1}]
set_property LOC SLICE_X70Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1}]
set_property LOC SLICE_X67Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_2}]
set_property LOC SLICE_X66Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[0]}]
set_property LOC SLICE_X66Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[1]}]
set_property LOC SLICE_X67Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[2]}]
set_property LOC SLICE_X67Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[3]}]
set_property LOC SLICE_X67Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[4]}]
set_property LOC SLICE_X67Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt_reg[5]}]
set_property LOC SLICE_X66Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[0]_i_1}]
set_property LOC SLICE_X67Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[1]_i_1}]
set_property LOC SLICE_X67Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[2]_i_1}]
set_property LOC SLICE_X67Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[3]_i_1}]
set_property LOC SLICE_X67Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[4]_i_1}]
set_property LOC SLICE_X69Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_1}]
set_property LOC SLICE_X67Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_2}]
set_property LOC SLICE_X66Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[0]}]
set_property LOC SLICE_X67Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[1]}]
set_property LOC SLICE_X67Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[2]}]
set_property LOC SLICE_X67Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[3]}]
set_property LOC SLICE_X67Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[4]}]
set_property LOC SLICE_X67Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt_reg[5]}]
set_property LOC SLICE_X73Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_done_i_1]
set_property LOC SLICE_X73Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_done_i_2]
set_property LOC SLICE_X73Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_done_reg]
set_property LOC SLICE_X79Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r1_reg]
set_property LOC SLICE_X79Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r2_reg]
set_property LOC SLICE_X74Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2]
set_property LOC SLICE_X74Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg]
set_property LOC SLICE_X75Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r_i_1]
set_property LOC SLICE_X75Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r_reg]
set_property LOC SLICE_X75Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_state_r[4]_i_31}]
set_property LOC SLICE_X85Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ofifo_rst_i_1]
set_property LOC SLICE_X85Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ofifo_rst_i_1__0]
set_property LOC SLICE_X86Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/phaser_in_gen.phaser_in_i_5]
set_property LOC SLICE_X86Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/phaser_in_gen.phaser_in_i_5__0]
set_property LOC SLICE_X88Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/phaser_out_i_3__0]
set_property LOC SLICE_X88Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/phaser_out_i_3__2]
set_property LOC SLICE_X88Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/phaser_out_i_4]
set_property LOC SLICE_X72Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_all_bank[0]_i_1}]
set_property LOC SLICE_X75Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_all_bank_r_reg[0]}]
set_property LOC SLICE_X72Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_all_bank_reg[0]}]
set_property LOC SLICE_X72Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_all_bank_reg[0]_CE_cooolgate_en_gate_412}]
set_property LOC SLICE_X73Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_any_bank[0]_i_1}]
set_property LOC SLICE_X75Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_any_bank_r_reg[0]}]
set_property LOC SLICE_X72Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_any_bank_reg[0]}]
set_property LOC SLICE_X77Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]}]
set_property LOC SLICE_X72Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3]}]
set_property LOC SLICE_X77Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r2_reg[2]}]
set_property LOC SLICE_X72Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r2_reg[3]}]
set_property LOC SLICE_X77Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r3_reg[2]}]
set_property LOC SLICE_X72Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r3_reg[3]}]
set_property LOC SLICE_X74Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal[0]_i_1}]
set_property LOC SLICE_X75Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r1[0]_i_1}]
set_property LOC SLICE_X75Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r1_reg[0]}]
set_property LOC SLICE_X75Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r1_reg[0]_CE_cooolgate_en_gate_1189}]
set_property LOC SLICE_X75Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r[0]_i_1}]
set_property LOC SLICE_X75Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r[0]_i_2}]
set_property LOC SLICE_X75Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_r_reg[0]}]
set_property LOC SLICE_X74Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_rst_stg1_cal_reg[0]}]
set_property LOC SLICE_X76Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_done_r1_reg]
set_property LOC SLICE_X75Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_done_r_i_1]
set_property LOC SLICE_X75Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_done_r_reg]
set_property LOC SLICE_X78Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1}]
set_property LOC SLICE_X80Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1}]
set_property LOC SLICE_X79Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1}]
set_property LOC SLICE_X80Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1}]
set_property LOC SLICE_X80Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1}]
set_property LOC SLICE_X80Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1}]
set_property LOC SLICE_X79Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1}]
set_property LOC SLICE_X80Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2}]
set_property LOC SLICE_X80Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]}]
set_property LOC SLICE_X79Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]}]
set_property LOC SLICE_X80Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]}]
set_property LOC SLICE_X80Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]}]
set_property LOC SLICE_X80Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]}]
set_property LOC SLICE_X80Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]}]
set_property LOC SLICE_X78Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0]}]
set_property LOC SLICE_X78Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]}]
set_property LOC SLICE_X78Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]}]
set_property LOC SLICE_X78Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]}]
set_property LOC SLICE_X78Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4]}]
set_property LOC SLICE_X78Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5]}]
set_property LOC SLICE_X78Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][1]_i_1}]
set_property LOC SLICE_X80Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][2]_i_1}]
set_property LOC SLICE_X80Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][3]_i_1}]
set_property LOC SLICE_X80Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][4]_i_1}]
set_property LOC SLICE_X77Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1}]
set_property LOC SLICE_X78Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_2}]
set_property LOC SLICE_X78Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_3}]
set_property LOC SLICE_X78Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_4}]
set_property LOC SLICE_X76Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_5}]
set_property LOC SLICE_X77Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_6}]
set_property LOC SLICE_X78Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][0]}]
set_property LOC SLICE_X78Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][1]}]
set_property LOC SLICE_X80Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][2]}]
set_property LOC SLICE_X80Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][3]}]
set_property LOC SLICE_X80Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][4]}]
set_property LOC SLICE_X78Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset_reg[0][5]}]
set_property LOC SLICE_X74Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rnk_cnt_r[0]_i_1}]
set_property LOC SLICE_X74Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rnk_cnt_r[1]_i_1}]
set_property LOC SLICE_X74Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rnk_cnt_r_reg[0]}]
set_property LOC SLICE_X74Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rnk_cnt_r_reg[1]}]
set_property LOC SLICE_X71Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_1]
set_property LOC SLICE_X73Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_10]
set_property LOC SLICE_X71Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_11]
set_property LOC SLICE_X70Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_12]
set_property LOC SLICE_X72Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_13]
set_property LOC SLICE_X67Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_14]
set_property LOC SLICE_X71Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_15]
set_property LOC SLICE_X70Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_16]
set_property LOC SLICE_X70Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_18]
set_property LOC SLICE_X67Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_19]
set_property LOC SLICE_X71Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_2]
set_property LOC SLICE_X71Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_3]
set_property LOC SLICE_X71Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_4]
set_property LOC SLICE_X71Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_5]
set_property LOC SLICE_X71Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_6]
set_property LOC SLICE_X70Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_7]
set_property LOC SLICE_X69Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_8]
set_property LOC SLICE_X72Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_i_9]
set_property LOC SLICE_X70Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_r1_reg]
set_property LOC SLICE_X67Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_r1_reg_CE_cooolgate_en_gate_643]
set_property LOC SLICE_X73Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_r2_reg]
set_property LOC SLICE_X72Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_r2_reg_CE_cooolgate_en_gate_583]
set_property LOC SLICE_X71Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rst_dqs_find_reg]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[0]_i_1}]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[1]_i_1}]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[2]_i_1}]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[3]_i_1}]
set_property LOC SLICE_X71Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[4]_i_1}]
set_property LOC SLICE_X71Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_1}]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_2}]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_3}]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[0]}]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[1]}]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[2]}]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[3]}]
set_property LOC SLICE_X71Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[4]}]
set_property LOC SLICE_X71Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt_reg[5]}]
set_property LOC SLICE_X79Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.byte_sel_cnt_reg[0]}]
set_property LOC SLICE_X80Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.byte_sel_cnt_reg[0]_CE_cooolgate_en_gate_436}]
set_property LOC SLICE_X79Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.byte_sel_cnt_reg[1]}]
set_property LOC SLICE_X81Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.calib_in_common_reg]
set_property LOC SLICE_X81Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.ctl_lane_sel_reg[0]}]
set_property LOC SLICE_X81Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div2.ctl_lane_sel_reg[1]}]
set_property LOC SLICE_X77Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_ce_r1_reg]
set_property LOC SLICE_X82Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_ce_r2_reg]
set_property LOC SLICE_X81Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_ce_r2_reg_CE_cooolgate_en_gate_689]
set_property LOC SLICE_X85Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_inc_r1_reg]
set_property LOC SLICE_X85Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_inc_r2_reg]
set_property LOC SLICE_X85Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg]
set_property LOC SLICE_X89Y101 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_lopt_replica]
set_property LOC SLICE_X80Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep]
set_property LOC SLICE_X85Y98 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__0]
set_property LOC SLICE_X85Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__1]
set_property LOC SLICE_X85Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__2]
set_property LOC SLICE_X83Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__3]
set_property LOC SLICE_X85Y98 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__4]
set_property LOC SLICE_X85Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__5]
set_property LOC SLICE_X85Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__6]
set_property LOC SLICE_X87Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__7]
set_property LOC SLICE_X85Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__8]
set_property LOC SLICE_X81Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9]
set_property LOC SLICE_X83Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1}]
set_property LOC SLICE_X83Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1__0}]
set_property LOC SLICE_X82Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt[0]_i_1}]
set_property LOC SLICE_X82Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt[1]_i_1}]
set_property LOC SLICE_X82Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt[1]_i_3}]
set_property LOC SLICE_X82Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt_reg[0]}]
set_property LOC SLICE_X82Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt_reg[0]_CE_cooolgate_en_gate_433}]
set_property LOC SLICE_X82Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/ctl_lane_cnt_reg[1]}]
set_property LOC SLICE_X80Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_dec_done_i_1]
set_property LOC SLICE_X82Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_dec_done_i_2]
set_property LOC SLICE_X80Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_dec_done_reg]
set_property LOC SLICE_X70Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r3_reg_srl3]
set_property LOC SLICE_X70Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[0]_i_1}]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[1]_i_1}]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[2]_i_1}]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[3]_i_1}]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[4]_i_1}]
set_property LOC SLICE_X82Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1}]
set_property LOC SLICE_X82Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_2}]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_3}]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[0]}]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[1]}]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[2]}]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[3]}]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[4]}]
set_property LOC SLICE_X83Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_reg[5]}]
set_property LOC SLICE_X81Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/gen_byte_sel_div2.ctl_lane_sel[1]_i_1}]
set_property LOC SLICE_X69Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/init_state_r[5]_i_38}]
set_property LOC SLICE_X82Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_cnt_dec_i_1__0]
set_property LOC SLICE_X82Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_cnt_dec_reg]
set_property LOC SLICE_X84Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_en_stg2_f_reg]
set_property LOC SLICE_X83Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[0]_i_1}]
set_property LOC SLICE_X83Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[1]_i_1}]
set_property LOC SLICE_X83Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[2]_i_1}]
set_property LOC SLICE_X83Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_2}]
set_property LOC SLICE_X83Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_3}]
set_property LOC SLICE_X83Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r_reg[0]}]
set_property LOC SLICE_X83Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r_reg[1]}]
set_property LOC SLICE_X83Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r_reg[2]}]
set_property LOC SLICE_X83Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r_reg[3]}]
set_property LOC SLICE_X63Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_1}]
set_property LOC SLICE_X63Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_10}]
set_property LOC SLICE_X61Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_11}]
set_property LOC SLICE_X62Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_12}]
set_property LOC SLICE_X63Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_2}]
set_property LOC SLICE_X63Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_3}]
set_property LOC SLICE_X63Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_4}]
set_property LOC SLICE_X63Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_5}]
set_property LOC SLICE_X62Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_6}]
set_property LOC SLICE_X64Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_7}]
set_property LOC SLICE_X63Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_8}]
set_property LOC SLICE_X62Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[0]_i_9}]
set_property LOC SLICE_X62Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_1}]
set_property LOC SLICE_X60Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_10}]
set_property LOC SLICE_X64Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_11}]
set_property LOC SLICE_X62Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_2}]
set_property LOC SLICE_X62Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_3}]
set_property LOC SLICE_X61Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_4}]
set_property LOC SLICE_X65Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_5}]
set_property LOC SLICE_X62Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_6}]
set_property LOC SLICE_X62Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_7}]
set_property LOC SLICE_X61Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_8}]
set_property LOC SLICE_X61Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[1]_i_9}]
set_property LOC SLICE_X63Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_1}]
set_property LOC SLICE_X64Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_10}]
set_property LOC SLICE_X64Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_11}]
set_property LOC SLICE_X64Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_12}]
set_property LOC SLICE_X64Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_13}]
set_property LOC SLICE_X67Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_14}]
set_property LOC SLICE_X63Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_2}]
set_property LOC SLICE_X63Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_3}]
set_property LOC SLICE_X63Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_4}]
set_property LOC SLICE_X64Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_5}]
set_property LOC SLICE_X63Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_6}]
set_property LOC SLICE_X62Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_7}]
set_property LOC SLICE_X64Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_8}]
set_property LOC SLICE_X63Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[2]_i_9}]
set_property LOC SLICE_X62Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_1}]
set_property LOC SLICE_X62Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_2}]
set_property LOC SLICE_X61Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_3}]
set_property LOC SLICE_X63Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_4}]
set_property LOC SLICE_X60Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_5}]
set_property LOC SLICE_X62Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_6}]
set_property LOC SLICE_X61Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_7}]
set_property LOC SLICE_X60Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_8}]
set_property LOC SLICE_X61Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[3]_i_9}]
set_property LOC SLICE_X64Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1}]
set_property LOC SLICE_X64Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_10}]
set_property LOC SLICE_X64Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_11}]
set_property LOC SLICE_X67Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_12}]
set_property LOC SLICE_X63Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_13}]
set_property LOC SLICE_X65Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_14}]
set_property LOC SLICE_X62Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_15}]
set_property LOC SLICE_X64Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_16}]
set_property LOC SLICE_X58Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_17}]
set_property LOC SLICE_X65Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_18}]
set_property LOC SLICE_X61Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_19}]
set_property LOC SLICE_X64Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2}]
set_property LOC SLICE_X61Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_20}]
set_property LOC SLICE_X64Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_3}]
set_property LOC SLICE_X63Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_4}]
set_property LOC SLICE_X64Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_5}]
set_property LOC SLICE_X64Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_6}]
set_property LOC SLICE_X64Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_7}]
set_property LOC SLICE_X64Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_8}]
set_property LOC SLICE_X63Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_9}]
set_property LOC SLICE_X63Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r_reg[0]}]
set_property LOC SLICE_X62Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r_reg[1]}]
set_property LOC SLICE_X63Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r_reg[2]}]
set_property LOC SLICE_X62Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r_reg[3]}]
set_property LOC SLICE_X63Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r_reg[4]}]
set_property LOC SLICE_X81Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/calib_sel[0]_i_1}]
set_property LOC SLICE_X66Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_1}]
set_property LOC SLICE_X67Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_2}]
set_property LOC SLICE_X67Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_3}]
set_property LOC SLICE_X68Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_4}]
set_property LOC SLICE_X63Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_5}]
set_property LOC SLICE_X62Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][0]_i_6}]
set_property LOC SLICE_X66Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][1]_i_1}]
set_property LOC SLICE_X66Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][1]_i_2}]
set_property LOC SLICE_X67Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][1]_i_3}]
set_property LOC SLICE_X67Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][1]_i_4}]
set_property LOC SLICE_X68Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][1]_i_5}]
set_property LOC SLICE_X66Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_1}]
set_property LOC SLICE_X65Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_2}]
set_property LOC SLICE_X66Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_3}]
set_property LOC SLICE_X65Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_4}]
set_property LOC SLICE_X65Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_5}]
set_property LOC SLICE_X66Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_6}]
set_property LOC SLICE_X66Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_7}]
set_property LOC SLICE_X66Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[0][2]_i_8}]
set_property LOC SLICE_X66Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[1][0]_i_1}]
set_property LOC SLICE_X66Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[1][1]_i_1}]
set_property LOC SLICE_X66Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[1][2]_i_1}]
set_property LOC SLICE_X66Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[1][2]_i_2}]
set_property LOC SLICE_X67Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt[1][2]_i_3}]
set_property LOC SLICE_X66Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[0][0]}]
set_property LOC SLICE_X66Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[0][1]}]
set_property LOC SLICE_X66Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[0][2]}]
set_property LOC SLICE_X66Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[0][2]_CE_cooolgate_en_gate_1191}]
set_property LOC SLICE_X66Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[1][0]}]
set_property LOC SLICE_X66Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[1][1]}]
set_property LOC SLICE_X66Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_cnt_reg[1][2]}]
set_property LOC SLICE_X58Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[0][0]_i_1}]
set_property LOC SLICE_X59Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[0][1]_i_1}]
set_property LOC SLICE_X58Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[0][2]_i_1}]
set_property LOC SLICE_X59Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[0][2]_i_2}]
set_property LOC SLICE_X58Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][0]_i_1}]
set_property LOC SLICE_X59Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][1]_i_1}]
set_property LOC SLICE_X58Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][1]_i_2}]
set_property LOC SLICE_X58Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][1]_i_3}]
set_property LOC SLICE_X58Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][2]_i_1}]
set_property LOC SLICE_X58Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][2]_i_2}]
set_property LOC SLICE_X59Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][2]_i_3}]
set_property LOC SLICE_X59Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec[1][2]_i_4}]
set_property LOC SLICE_X58Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[0][0]}]
set_property LOC SLICE_X59Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[0][0]_CE_cooolgate_en_gate_140}]
set_property LOC SLICE_X59Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[0][1]}]
set_property LOC SLICE_X58Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[0][2]}]
set_property LOC SLICE_X58Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[1][0]}]
set_property LOC SLICE_X59Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[1][1]}]
set_property LOC SLICE_X58Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_reg[1][2]}]
set_property LOC SLICE_X68Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[0][0]_i_1}]
set_property LOC SLICE_X68Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[0][1]_i_1}]
set_property LOC SLICE_X67Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[0][2]_i_1}]
set_property LOC SLICE_X66Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[0][2]_i_2}]
set_property LOC SLICE_X68Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][0]_i_1}]
set_property LOC SLICE_X69Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][0]_i_2}]
set_property LOC SLICE_X68Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][1]_i_1}]
set_property LOC SLICE_X69Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][1]_i_2}]
set_property LOC SLICE_X67Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_1}]
set_property LOC SLICE_X67Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_2}]
set_property LOC SLICE_X62Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_3}]
set_property LOC SLICE_X66Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_4}]
set_property LOC SLICE_X69Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_5}]
set_property LOC SLICE_X67Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_6}]
set_property LOC SLICE_X65Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc[1][2]_i_7}]
set_property LOC SLICE_X68Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[0][0]}]
set_property LOC SLICE_X66Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[0][0]_CE_cooolgate_en_gate_147}]
set_property LOC SLICE_X68Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[0][1]}]
set_property LOC SLICE_X67Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[0][2]}]
set_property LOC SLICE_X68Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[1][0]}]
set_property LOC SLICE_X68Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[1][1]}]
set_property LOC SLICE_X67Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_reg[1][2]}]
set_property LOC SLICE_X81Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/delay_dec_done_i_3]
set_property LOC SLICE_X65Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dq_cnt_inc_i_1]
set_property LOC SLICE_X65Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dq_cnt_inc_i_2]
set_property LOC SLICE_X64Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dq_cnt_inc_i_3]
set_property LOC SLICE_X65Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dq_cnt_inc_reg]
set_property LOC SLICE_X60Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_1}]
set_property LOC SLICE_X60Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_2}]
set_property LOC SLICE_X60Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_3}]
set_property LOC SLICE_X60Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_4}]
set_property LOC SLICE_X62Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_5}]
set_property LOC SLICE_X65Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_6}]
set_property LOC SLICE_X60Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_7}]
set_property LOC SLICE_X60Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[0]_i_8}]
set_property LOC SLICE_X60Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_1}]
set_property LOC SLICE_X65Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_10}]
set_property LOC SLICE_X60Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_2}]
set_property LOC SLICE_X61Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_3}]
set_property LOC SLICE_X65Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_4}]
set_property LOC SLICE_X59Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_5}]
set_property LOC SLICE_X60Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_6}]
set_property LOC SLICE_X62Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_7}]
set_property LOC SLICE_X62Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_8}]
set_property LOC SLICE_X65Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[1]_i_9}]
set_property LOC SLICE_X60Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r_reg[0]}]
set_property LOC SLICE_X60Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r_reg[0]_rep}]
set_property LOC SLICE_X60Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r_reg[1]}]
set_property LOC SLICE_X84Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_reg]
set_property LOC SLICE_X66Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f_i_1]
set_property LOC SLICE_X66Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f_reg]
set_property LOC SLICE_X67Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_stg2_f_incdec_i_1]
set_property LOC SLICE_X67Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_stg2_f_incdec_i_2]
set_property LOC SLICE_X67Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_stg2_f_incdec_reg]
set_property LOC SLICE_X67Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_wl_po_stg2_c_incdec_i_1]
set_property LOC SLICE_X85Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_wl_po_stg2_c_incdec_reg]
set_property LOC SLICE_X67Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[0][0]}]
set_property LOC SLICE_X67Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[0][1]}]
set_property LOC SLICE_X64Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[0][2]}]
set_property LOC SLICE_X65Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[1][0]}]
set_property LOC SLICE_X65Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[1][1]}]
set_property LOC SLICE_X64Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_coarse_tap_reg[1][2]}]
set_property LOC SLICE_X59Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[0]_i_1}]
set_property LOC SLICE_X58Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[1]_i_1}]
set_property LOC SLICE_X58Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[2]_i_1}]
set_property LOC SLICE_X58Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[3]_i_1}]
set_property LOC SLICE_X58Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[3]_i_2}]
set_property LOC SLICE_X58Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[4]_i_1}]
set_property LOC SLICE_X58Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[4]_i_2}]
set_property LOC SLICE_X61Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1}]
set_property LOC SLICE_X66Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_10}]
set_property LOC SLICE_X58Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_2}]
set_property LOC SLICE_X60Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_3}]
set_property LOC SLICE_X60Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_4}]
set_property LOC SLICE_X61Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_5}]
set_property LOC SLICE_X61Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_6}]
set_property LOC SLICE_X58Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_7}]
set_property LOC SLICE_X58Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_8}]
set_property LOC SLICE_X61Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_9}]
set_property LOC SLICE_X59Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[0]}]
set_property LOC SLICE_X59Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[0]_CE_cooolgate_en_gate_121_LOPT_REMAP}]
set_property LOC SLICE_X58Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[1]}]
set_property LOC SLICE_X58Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[2]}]
set_property LOC SLICE_X58Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[3]}]
set_property LOC SLICE_X58Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[4]}]
set_property LOC SLICE_X58Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]}]
set_property LOC SLICE_X60Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][0]_i_1}]
set_property LOC SLICE_X59Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][1]_i_1}]
set_property LOC SLICE_X62Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][2]_i_1}]
set_property LOC SLICE_X63Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][3]_i_1}]
set_property LOC SLICE_X63Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][4]_i_1}]
set_property LOC SLICE_X62Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1}]
set_property LOC SLICE_X63Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_2}]
set_property LOC SLICE_X59Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_3}]
set_property LOC SLICE_X60Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][0]_i_1}]
set_property LOC SLICE_X62Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][0]_i_2}]
set_property LOC SLICE_X60Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][1]_i_1}]
set_property LOC SLICE_X60Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][1]_i_2}]
set_property LOC SLICE_X60Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][2]_i_1}]
set_property LOC SLICE_X62Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][2]_i_2}]
set_property LOC SLICE_X60Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][2]_i_3}]
set_property LOC SLICE_X62Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][3]_i_1}]
set_property LOC SLICE_X62Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][3]_i_2}]
set_property LOC SLICE_X60Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][3]_i_3}]
set_property LOC SLICE_X60Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][3]_i_4}]
set_property LOC SLICE_X63Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][4]_i_1}]
set_property LOC SLICE_X62Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][4]_i_2}]
set_property LOC SLICE_X62Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][4]_i_3}]
set_property LOC SLICE_X62Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1}]
set_property LOC SLICE_X62Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_2}]
set_property LOC SLICE_X62Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_3}]
set_property LOC SLICE_X64Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_4}]
set_property LOC SLICE_X62Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_5}]
set_property LOC SLICE_X62Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_6}]
set_property LOC SLICE_X62Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_7}]
set_property LOC SLICE_X60Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][0]}]
set_property LOC SLICE_X62Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][0]_CE_cooolgate_en_gate_93_LOPT_REMAP}]
set_property LOC SLICE_X59Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][1]}]
set_property LOC SLICE_X62Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][2]}]
set_property LOC SLICE_X62Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][3]}]
set_property LOC SLICE_X62Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][4]}]
set_property LOC SLICE_X62Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[0][5]}]
set_property LOC SLICE_X60Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][0]}]
set_property LOC SLICE_X62Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][0]_CE_cooolgate_en_gate_100_LOPT_REMAP}]
set_property LOC SLICE_X60Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][1]}]
set_property LOC SLICE_X60Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][2]}]
set_property LOC SLICE_X60Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][3]}]
set_property LOC SLICE_X65Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][4]}]
set_property LOC SLICE_X62Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc_reg[1][5]}]
set_property LOC SLICE_X60Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_1]
set_property LOC SLICE_X61Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_2]
set_property LOC SLICE_X63Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_3]
set_property LOC SLICE_X61Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_4]
set_property LOC SLICE_X60Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_5]
set_property LOC SLICE_X60Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_6]
set_property LOC SLICE_X60Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_i_7]
set_property LOC SLICE_X60Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_ck_negedge_reg]
set_property LOC SLICE_X59Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_init_i_1]
set_property LOC SLICE_X59Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_init_i_2]
set_property LOC SLICE_X59Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/flag_init_reg]
set_property LOC SLICE_X79Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_byte_sel_div2.byte_sel_cnt[0]_i_1}]
set_property LOC SLICE_X79Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_byte_sel_div2.byte_sel_cnt[1]_i_1}]
set_property LOC SLICE_X67Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1}]
set_property LOC SLICE_X58Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][0]}]
set_property LOC SLICE_X59Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][1]}]
set_property LOC SLICE_X62Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][2]}]
set_property LOC SLICE_X63Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][3]}]
set_property LOC SLICE_X63Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][4]}]
set_property LOC SLICE_X64Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val_reg[0][5]}]
set_property LOC SLICE_X59Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][0]}]
set_property LOC SLICE_X59Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][1]}]
set_property LOC SLICE_X59Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][2]}]
set_property LOC SLICE_X62Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][3]}]
set_property LOC SLICE_X63Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][4]}]
set_property LOC SLICE_X64Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[1].final_val_reg[1][5]}]
set_property LOC SLICE_X74Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[0].rd_data_rise_wl_r[0]_i_1}]
set_property LOC SLICE_X74Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[0].rd_data_rise_wl_r[0]_i_2}]
set_property LOC SLICE_X74Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[0].rd_data_rise_wl_r_reg[0]}]
set_property LOC SLICE_X74Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[1].rd_data_rise_wl_r[1]_i_1}]
set_property LOC SLICE_X75Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[1].rd_data_rise_wl_r[1]_i_2}]
set_property LOC SLICE_X74Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_rd[1].rd_data_rise_wl_r_reg[1]}]
set_property LOC SLICE_X65Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[0]_i_1}]
set_property LOC SLICE_X65Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[1]_i_1}]
set_property LOC SLICE_X65Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[2]_i_1}]
set_property LOC SLICE_X65Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1}]
set_property LOC SLICE_X65Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_2}]
set_property LOC SLICE_X65Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt_reg[0]}]
set_property LOC SLICE_X65Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt_reg[1]}]
set_property LOC SLICE_X65Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt_reg[2]}]
set_property LOC SLICE_X65Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt_reg[3]}]
set_property LOC SLICE_X62Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_1]
set_property LOC SLICE_X62Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_2]
set_property LOC SLICE_X58Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_3]
set_property LOC SLICE_X62Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_4]
set_property LOC SLICE_X62Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_5]
set_property LOC SLICE_X61Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_6]
set_property LOC SLICE_X62Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_7]
set_property LOC SLICE_X62Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_8]
set_property LOC SLICE_X62Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_i_9]
set_property LOC SLICE_X62Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/inhibit_edge_detect_r_reg]
set_property LOC SLICE_X89Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_1]
set_property LOC SLICE_X89Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_1__0]
set_property LOC SLICE_X89Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_1__1]
set_property LOC SLICE_X89Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_1__2]
set_property LOC SLICE_X88Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_2__0]
set_property LOC SLICE_X88Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_2__1]
set_property LOC SLICE_X88Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_3]
set_property LOC SLICE_X88Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_3__1]
set_property LOC SLICE_X88Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phaser_out_i_4__0]
set_property LOC SLICE_X78Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r4_reg_srl4]
set_property LOC SLICE_X87Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg]
set_property LOC SLICE_X87Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r6_reg]
set_property LOC SLICE_X84Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec_i_1]
set_property LOC SLICE_X85Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec_i_2]
set_property LOC SLICE_X84Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec_reg]
set_property LOC SLICE_X85Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_dec_done_i_1]
set_property LOC SLICE_X87Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_dec_done_i_2]
set_property LOC SLICE_X85Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_dec_done_reg]
set_property LOC SLICE_X85Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_dec_done_reg_CE_cooolgate_en_gate_909]
set_property LOC SLICE_X86Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[0]_i_1}]
set_property LOC SLICE_X87Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[1]_i_1}]
set_property LOC SLICE_X87Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[2]_i_1}]
set_property LOC SLICE_X86Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[3]_i_1}]
set_property LOC SLICE_X86Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[3]_i_2}]
set_property LOC SLICE_X86Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[4]_i_1}]
set_property LOC SLICE_X86Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[4]_i_2}]
set_property LOC SLICE_X87Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[5]_i_1}]
set_property LOC SLICE_X87Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[6]_i_1}]
set_property LOC SLICE_X86Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[6]_i_2}]
set_property LOC SLICE_X86Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[6]_i_3}]
set_property LOC SLICE_X86Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[7]_i_1}]
set_property LOC SLICE_X86Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[7]_i_2}]
set_property LOC SLICE_X87Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[7]_i_3}]
set_property LOC SLICE_X86Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1}]
set_property LOC SLICE_X86Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_2}]
set_property LOC SLICE_X87Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_3}]
set_property LOC SLICE_X87Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_4}]
set_property LOC SLICE_X86Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[0]}]
set_property LOC SLICE_X87Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[1]}]
set_property LOC SLICE_X87Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[2]}]
set_property LOC SLICE_X86Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[3]}]
set_property LOC SLICE_X86Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[4]}]
set_property LOC SLICE_X87Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[5]}]
set_property LOC SLICE_X87Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[6]}]
set_property LOC SLICE_X86Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[7]}]
set_property LOC SLICE_X86Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt_reg[8]}]
set_property LOC SLICE_X64Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r[0]_i_1}]
set_property LOC SLICE_X64Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r[1]_i_1}]
set_property LOC SLICE_X66Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r[1]_i_2}]
set_property LOC SLICE_X64Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r_reg[0]}]
set_property LOC SLICE_X64Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r_reg[0]_CE_cooolgate_en_gate_400}]
set_property LOC SLICE_X64Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r_reg[1]}]
set_property LOC SLICE_X60Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[0]_i_1}]
set_property LOC SLICE_X60Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[0]_i_2}]
set_property LOC SLICE_X60Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_1}]
set_property LOC SLICE_X60Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_2}]
set_property LOC SLICE_X61Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_3}]
set_property LOC SLICE_X60Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_4}]
set_property LOC SLICE_X62Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_5}]
set_property LOC SLICE_X61Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[1]_i_6}]
set_property LOC SLICE_X60Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r_reg[0]}]
set_property LOC SLICE_X60Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r_reg[1]}]
set_property LOC SLICE_X59Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r[0]_i_1}]
set_property LOC SLICE_X59Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r[1]_i_1}]
set_property LOC SLICE_X59Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r[1]_i_2}]
set_property LOC SLICE_X59Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r_reg[0]}]
set_property LOC SLICE_X59Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r_reg[0]_CE_cooolgate_en_gate_424}]
set_property LOC SLICE_X59Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r_reg[1]}]
set_property LOC SLICE_X71Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/single_rank.done_dqs_dec_i_1]
set_property LOC SLICE_X71Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/single_rank.done_dqs_dec_reg]
set_property LOC SLICE_X63Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1}]
set_property LOC SLICE_X61Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1}]
set_property LOC SLICE_X63Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][0]}]
set_property LOC SLICE_X63Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][1]}]
set_property LOC SLICE_X63Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][2]}]
set_property LOC SLICE_X63Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][3]}]
set_property LOC SLICE_X63Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][4]}]
set_property LOC SLICE_X63Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[0][5]}]
set_property LOC SLICE_X61Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][0]}]
set_property LOC SLICE_X61Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][1]}]
set_property LOC SLICE_X61Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][2]}]
set_property LOC SLICE_X61Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][3]}]
set_property LOC SLICE_X61Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][4]}]
set_property LOC SLICE_X61Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_reg[1][5]}]
set_property LOC SLICE_X61Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[0]_i_1}]
set_property LOC SLICE_X61Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[1]_i_1}]
set_property LOC SLICE_X61Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[2]_i_1}]
set_property LOC SLICE_X61Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_1}]
set_property LOC SLICE_X63Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_10}]
set_property LOC SLICE_X61Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_2}]
set_property LOC SLICE_X61Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_3}]
set_property LOC SLICE_X60Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_4}]
set_property LOC SLICE_X61Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_5}]
set_property LOC SLICE_X60Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_6}]
set_property LOC SLICE_X59Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_7}]
set_property LOC SLICE_X58Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_8}]
set_property LOC SLICE_X58Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_9}]
set_property LOC SLICE_X61Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt_reg[0]}]
set_property LOC SLICE_X61Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt_reg[1]}]
set_property LOC SLICE_X61Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt_reg[2]}]
set_property LOC SLICE_X61Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt_reg[3]}]
set_property LOC SLICE_X86Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt[0]_i_1}]
set_property LOC SLICE_X85Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt[1]_i_1}]
set_property LOC SLICE_X85Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt[2]_i_1}]
set_property LOC SLICE_X85Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt[3]_i_2}]
set_property LOC SLICE_X85Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt[3]_i_3}]
set_property LOC SLICE_X86Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt_reg[0]}]
set_property LOC SLICE_X85Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt_reg[1]}]
set_property LOC SLICE_X85Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt_reg[2]}]
set_property LOC SLICE_X85Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt_reg[3]}]
set_property LOC SLICE_X66Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][0][0]_i_1}]
set_property LOC SLICE_X66Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][0][1]_i_1}]
set_property LOC SLICE_X66Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][0][2]_i_1}]
set_property LOC SLICE_X65Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][0][0]}]
set_property LOC SLICE_X65Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][0][1]}]
set_property LOC SLICE_X65Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][0][2]}]
set_property LOC SLICE_X64Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][1][0]}]
set_property LOC SLICE_X64Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][1][1]}]
set_property LOC SLICE_X64Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt_reg[0][1][2]}]
set_property LOC SLICE_X64Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1}]
set_property LOC SLICE_X64Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_2}]
set_property LOC SLICE_X64Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_3}]
set_property LOC SLICE_X64Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1}]
set_property LOC SLICE_X63Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][0]}]
set_property LOC SLICE_X63Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][1]}]
set_property LOC SLICE_X63Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][2]}]
set_property LOC SLICE_X62Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][3]}]
set_property LOC SLICE_X62Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][4]}]
set_property LOC SLICE_X62Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][0][5]}]
set_property LOC SLICE_X61Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][0]}]
set_property LOC SLICE_X61Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][1]}]
set_property LOC SLICE_X61Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][2]}]
set_property LOC SLICE_X61Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][3]}]
set_property LOC SLICE_X61Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][4]}]
set_property LOC SLICE_X61Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r_reg[0][1][5]}]
set_property LOC SLICE_X58Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_edge_detect_valid_r_i_1]
set_property LOC SLICE_X58Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_edge_detect_valid_r_reg]
set_property LOC SLICE_X58Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1[0]_i_1}]
set_property LOC SLICE_X58Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1[1]_i_1}]
set_property LOC SLICE_X59Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1[2]_i_1}]
set_property LOC SLICE_X58Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1[3]_i_1}]
set_property LOC SLICE_X59Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1[4]_i_1}]
set_property LOC SLICE_X60Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[0]}]
set_property LOC SLICE_X58Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[1]}]
set_property LOC SLICE_X59Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[1]_CE_cooolgate_en_gate_535}]
set_property LOC SLICE_X60Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[2]}]
set_property LOC SLICE_X58Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[3]}]
set_property LOC SLICE_X59Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[4]}]
set_property LOC SLICE_X59Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r1_reg[4]_CE_cooolgate_en_gate_607}]
set_property LOC SLICE_X60Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[0]_i_1}]
set_property LOC SLICE_X61Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[0]_i_2}]
set_property LOC SLICE_X59Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[1]_i_1}]
set_property LOC SLICE_X59Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[1]_i_2}]
set_property LOC SLICE_X60Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[2]_i_1}]
set_property LOC SLICE_X60Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[2]_i_2}]
set_property LOC SLICE_X61Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[3]_i_1}]
set_property LOC SLICE_X59Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[3]_i_2}]
set_property LOC SLICE_X60Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[4]_i_1}]
set_property LOC SLICE_X59Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[4]_i_2}]
set_property LOC SLICE_X59Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[4]_i_3}]
set_property LOC SLICE_X63Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1}]
set_property LOC SLICE_X61Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_2}]
set_property LOC SLICE_X58Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_4}]
set_property LOC SLICE_X59Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_5}]
set_property LOC SLICE_X59Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_6}]
set_property LOC SLICE_X60Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[0]}]
set_property LOC SLICE_X61Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[0]_CE_cooolgate_en_gate_128_LOPT_REMAP}]
set_property LOC SLICE_X59Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[1]}]
set_property LOC SLICE_X60Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[2]}]
set_property LOC SLICE_X61Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[3]}]
set_property LOC SLICE_X60Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[4]}]
set_property LOC SLICE_X61Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r_reg[5]}]
set_property LOC SLICE_X72Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_i_1]
set_property LOC SLICE_X67Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r1_reg]
set_property LOC SLICE_X67Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r2_reg]
set_property LOC SLICE_X67Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r3_reg]
set_property LOC SLICE_X70Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r4_reg]
set_property LOC SLICE_X65Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r5_reg]
set_property LOC SLICE_X64Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r_i_1]
set_property LOC SLICE_X65Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r_i_2]
set_property LOC SLICE_X64Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_r_reg]
set_property LOC SLICE_X72Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_reg]
set_property LOC SLICE_X64Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_start_r_reg]
set_property LOC SLICE_X71Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_byte_done_i_1]
set_property LOC SLICE_X71Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_byte_done_reg]
set_property LOC SLICE_X70Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_byte_redo_r_reg]
set_property LOC SLICE_X66Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_rank_done_r_i_1]
set_property LOC SLICE_X63Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_rank_done_r_i_2]
set_property LOC SLICE_X66Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_rank_done_r_reg]
set_property LOC SLICE_X64Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[0]_i_1}]
set_property LOC SLICE_X64Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[1]_i_1}]
set_property LOC SLICE_X65Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[1]_i_2}]
set_property LOC SLICE_X68Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[1]_i_3}]
set_property LOC SLICE_X64Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[2]_i_1}]
set_property LOC SLICE_X63Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[2]_i_2}]
set_property LOC SLICE_X64Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[2]_i_3}]
set_property LOC SLICE_X65Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc[2]_i_4}]
set_property LOC SLICE_X64Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc_reg[0]}]
set_property LOC SLICE_X64Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc_reg[1]}]
set_property LOC SLICE_X64Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_redo_corse_inc_reg[2]}]
set_property LOC SLICE_X74Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mc_read_idle_r_i_1]
set_property LOC SLICE_X87Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_0_5_i_1__0]
set_property LOC SLICE_X89Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_0_5_i_2__0]
set_property LOC SLICE_X87Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_0_5_i_3]
set_property LOC SLICE_X89Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_12_17_i_2__2]
set_property LOC SLICE_X87Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_12_17_i_5]
set_property LOC SLICE_X89Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_18_23_i_4__0]
set_property LOC SLICE_X89Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_24_29_i_1__2]
set_property LOC SLICE_X89Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_30_35_i_1]
set_property LOC SLICE_X87Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_30_35_i_1__1]
set_property LOC SLICE_X87Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_30_35_i_2__0]
set_property LOC SLICE_X86Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_30_35_i_3]
set_property LOC SLICE_X86Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_36_41_i_3__0]
set_property LOC SLICE_X85Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_36_41_i_5__0]
set_property LOC SLICE_X87Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_42_47_i_5__0]
set_property LOC SLICE_X89Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_48_53_i_1__1]
set_property LOC SLICE_X85Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_48_53_i_6]
set_property LOC SLICE_X89Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_54_59_i_3__1]
set_property LOC SLICE_X85Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_54_59_i_3__2]
set_property LOC SLICE_X89Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_66_71_i_4]
set_property LOC SLICE_X89Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_66_71_i_5__0]
set_property LOC SLICE_X85Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_6_11_i_2__1]
set_property LOC SLICE_X89Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_1__1]
set_property LOC SLICE_X89Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_1__2]
set_property LOC SLICE_X89Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_2__0]
set_property LOC SLICE_X87Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_2__1]
set_property LOC SLICE_X89Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_3__0]
set_property LOC SLICE_X87Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_3__1]
set_property LOC SLICE_X87Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_4__0]
set_property LOC SLICE_X89Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_4__1]
set_property LOC SLICE_X89Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_5]
set_property LOC SLICE_X89Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_5__0]
set_property LOC SLICE_X87Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_6]
set_property LOC SLICE_X87Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_72_77_i_6__0]
set_property LOC SLICE_X89Y98 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_78_79_i_1]
set_property LOC SLICE_X87Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_78_79_i_1__0]
set_property LOC SLICE_X89Y98 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_78_79_i_2]
set_property LOC SLICE_X87Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mem_reg_0_15_78_79_i_2__0]
set_property LOC SLICE_X89Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_13]
set_property LOC SLICE_X85Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_13__0]
set_property LOC SLICE_X85Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_14__0]
set_property LOC SLICE_X89Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_15]
set_property LOC SLICE_X89Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_16__0]
set_property LOC SLICE_X89Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_18__0]
set_property LOC SLICE_X89Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_20]
set_property LOC SLICE_X89Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_24]
set_property LOC SLICE_X87Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_25]
set_property LOC SLICE_X85Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_25__0]
set_property LOC SLICE_X86Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_26]
set_property LOC SLICE_X85Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_28__0]
set_property LOC SLICE_X87Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_32__0]
set_property LOC SLICE_X87Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_33]
set_property LOC SLICE_X87Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_33__0]
set_property LOC SLICE_X89Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_34__0]
set_property LOC SLICE_X89Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_36]
set_property LOC SLICE_X85Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_40]
set_property LOC SLICE_X85Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_41]
set_property LOC SLICE_X85Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_41__0]
set_property LOC SLICE_X89Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_45]
set_property LOC SLICE_X85Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_45__0]
set_property LOC SLICE_X89Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_46]
set_property LOC SLICE_X85Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_47__0]
set_property LOC SLICE_X89Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_48]
set_property LOC SLICE_X89Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_4__0]
set_property LOC SLICE_X89Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_5]
set_property LOC SLICE_X89Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_53]
set_property LOC SLICE_X86Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_53__0]
set_property LOC SLICE_X85Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_54]
set_property LOC SLICE_X89Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_54__0]
set_property LOC SLICE_X85Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_56]
set_property LOC SLICE_X89Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_56__0]
set_property LOC SLICE_X89Y85 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_58]
set_property LOC SLICE_X87Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_61__0]
set_property LOC SLICE_X89Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_63__0]
set_property LOC SLICE_X87Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_65]
set_property LOC SLICE_X86Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_66]
set_property LOC SLICE_X89Y98 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_66__0]
set_property LOC SLICE_X87Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_67]
set_property LOC SLICE_X89Y98 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_67__0]
set_property LOC SLICE_X89Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_68]
set_property LOC SLICE_X89Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_68__0]
set_property LOC SLICE_X89Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_69]
set_property LOC SLICE_X87Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_69__0]
set_property LOC SLICE_X85Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_7]
set_property LOC SLICE_X87Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_70]
set_property LOC SLICE_X89Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_70__0]
set_property LOC SLICE_X89Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_71]
set_property LOC SLICE_X87Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_71__0]
set_property LOC SLICE_X89Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_72]
set_property LOC SLICE_X89Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_72__0]
set_property LOC SLICE_X87Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_73]
set_property LOC SLICE_X89Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_73__0]
set_property LOC SLICE_X85Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_8__0]
set_property LOC SLICE_X85Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/out_fifo_i_9__0]
set_property LOC SLICE_X89Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phaser_in_gen.phaser_in_i_2]
set_property LOC SLICE_X89Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phaser_in_gen.phaser_in_i_2__0]
set_property LOC SLICE_X89Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phaser_out_i_2]
set_property LOC SLICE_X89Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phaser_out_i_2__2]
set_property LOC SLICE_X78Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset0]
set_property LOC SLICE_X78Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset_reg]
set_property LOC SLICE_X84Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/po_en_stg2_f0]
set_property LOC SLICE_X78Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8]
set_property LOC SLICE_X78Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg]
set_property LOC SLICE_X80Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_reg]
set_property LOC SLICE_X86Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/tempmon_pi_f_en_r_reg]
set_property LOC SLICE_X85Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/tempmon_pi_f_inc_r_reg]
set_property LOC SLICE_X79Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_1}]
set_property LOC SLICE_X78Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_2}]
set_property LOC SLICE_X79Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_3}]
set_property LOC SLICE_X67Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_4}]
set_property LOC SLICE_X79Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_5}]
set_property LOC SLICE_X78Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_6}]
set_property LOC SLICE_X73Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_7}]
set_property LOC SLICE_X78Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_8}]
set_property LOC SLICE_X78Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[1]_i_9}]
set_property LOC SLICE_X79Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1]}]
set_property LOC SLICE_X72Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads[0]_i_1}]
set_property LOC SLICE_X72Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads[0]_i_2}]
set_property LOC SLICE_X72Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads[1]_i_1}]
set_property LOC SLICE_X72Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads[2]_i_1}]
set_property LOC SLICE_X72Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads[2]_i_2}]
set_property LOC SLICE_X72Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads_reg[0]}]
set_property LOC SLICE_X72Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads_reg[1]}]
set_property LOC SLICE_X72Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads_reg[2]}]
set_property LOC SLICE_X72Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/back_to_back_reads_4_1.num_reads_reg[2]_CE_cooolgate_en_gate_911}]
set_property LOC SLICE_X80Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/burst_addr_r_i_1]
set_property LOC SLICE_X80Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/burst_addr_r_i_2]
set_property LOC SLICE_X80Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/burst_addr_r_reg]
set_property LOC SLICE_X67Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cal1_dq_idel_ce_reg_CE_cooolgate_en_gate_23]
set_property LOC SLICE_X85Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cke_reg[0]}]
set_property LOC SLICE_X81Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[0]_i_1}]
set_property LOC SLICE_X81Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[1]_i_1}]
set_property LOC SLICE_X81Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1}]
set_property LOC SLICE_X77Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_2}]
set_property LOC SLICE_X76Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_3}]
set_property LOC SLICE_X78Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_4}]
set_property LOC SLICE_X77Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_5}]
set_property LOC SLICE_X81Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd_reg[0]}]
set_property LOC SLICE_X81Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd_reg[1]}]
set_property LOC SLICE_X81Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd_reg[2]}]
set_property LOC SLICE_X85Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_ctl_wren_i_1]
set_property LOC SLICE_X85Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_ctl_wren_reg]
set_property LOC SLICE_X81Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1}]
set_property LOC SLICE_X78Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1}]
set_property LOC SLICE_X78Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[0]}]
set_property LOC SLICE_X78Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[1]}]
set_property LOC SLICE_X78Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[2]}]
set_property LOC SLICE_X81Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[3]}]
set_property LOC SLICE_X78Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[4]}]
set_property LOC SLICE_X78Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_reg[5]}]
set_property LOC SLICE_X79Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt[0]_i_1}]
set_property LOC SLICE_X77Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt[0]_i_2}]
set_property LOC SLICE_X75Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt[0]_i_3}]
set_property LOC SLICE_X75Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt[0]_i_4}]
set_property LOC SLICE_X79Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_odt_reg[0]}]
set_property LOC SLICE_X85Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_seq[0]_i_1}]
set_property LOC SLICE_X85Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_seq[1]_i_1}]
set_property LOC SLICE_X85Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_seq_reg[0]}]
set_property LOC SLICE_X85Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_seq_reg[1]}]
set_property LOC SLICE_X77Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_1]
set_property LOC SLICE_X75Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_2]
set_property LOC SLICE_X79Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_reg]
set_property LOC SLICE_X63Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_done_m7_r_i_1]
set_property LOC SLICE_X63Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_done_m7_r_i_2]
set_property LOC SLICE_X63Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_done_m7_r_reg]
set_property LOC SLICE_X65Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_done_r_i_1]
set_property LOC SLICE_X65Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_done_r_reg]
set_property LOC SLICE_X62Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[0]_i_1}]
set_property LOC SLICE_X62Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[1]_i_1}]
set_property LOC SLICE_X62Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[2]_i_1}]
set_property LOC SLICE_X62Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[3]_i_1}]
set_property LOC SLICE_X62Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[4]_i_1}]
set_property LOC SLICE_X63Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[5]_i_1}]
set_property LOC SLICE_X63Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1}]
set_property LOC SLICE_X63Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_2}]
set_property LOC SLICE_X63Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_3}]
set_property LOC SLICE_X63Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_4}]
set_property LOC SLICE_X63Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_5}]
set_property LOC SLICE_X62Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[0]}]
set_property LOC SLICE_X62Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[1]}]
set_property LOC SLICE_X62Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[2]}]
set_property LOC SLICE_X62Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[3]}]
set_property LOC SLICE_X62Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[4]}]
set_property LOC SLICE_X63Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[5]}]
set_property LOC SLICE_X63Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[5]_CE_cooolgate_en_gate_442}]
set_property LOC SLICE_X63Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r_reg[6]}]
set_property LOC SLICE_X64Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r_i_1]
set_property LOC SLICE_X64Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r_reg]
set_property LOC SLICE_X60Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[0]_i_1}]
set_property LOC SLICE_X60Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[1]_i_1}]
set_property LOC SLICE_X60Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[2]_i_1}]
set_property LOC SLICE_X60Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[3]_i_1}]
set_property LOC SLICE_X60Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[4]_i_1}]
set_property LOC SLICE_X60Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[5]_i_1}]
set_property LOC SLICE_X64Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[6]_i_1}]
set_property LOC SLICE_X64Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1}]
set_property LOC SLICE_X64Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_2}]
set_property LOC SLICE_X60Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[0]}]
set_property LOC SLICE_X60Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[1]}]
set_property LOC SLICE_X60Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[2]}]
set_property LOC SLICE_X60Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[3]}]
set_property LOC SLICE_X60Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[4]}]
set_property LOC SLICE_X60Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[5]}]
set_property LOC SLICE_X64Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[6]}]
set_property LOC SLICE_X64Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r_reg[7]}]
set_property LOC SLICE_X73Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_done_r_i_1]
set_property LOC SLICE_X73Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_done_r_reg]
set_property LOC SLICE_X73Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_r[0]_i_1}]
set_property LOC SLICE_X73Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_r[1]_i_1}]
set_property LOC SLICE_X73Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_r_reg[0]}]
set_property LOC SLICE_X73Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_af_r_reg[1]}]
set_property LOC SLICE_X78Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_done_r_i_1]
set_property LOC SLICE_X78Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_done_r_reg]
set_property LOC SLICE_X77Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r[0]_i_1}]
set_property LOC SLICE_X65Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r[0]_i_2}]
set_property LOC SLICE_X78Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r[1]_i_1}]
set_property LOC SLICE_X78Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r[1]_i_2}]
set_property LOC SLICE_X74Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r[1]_i_3}]
set_property LOC SLICE_X77Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r_reg[0]}]
set_property LOC SLICE_X74Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r_reg[0]_CE_cooolgate_en_gate_645}]
set_property LOC SLICE_X78Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_init_mr_r_reg[1]}]
set_property LOC SLICE_X59Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[0]_i_1}]
set_property LOC SLICE_X59Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[1]_i_1}]
set_property LOC SLICE_X59Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[2]_i_1}]
set_property LOC SLICE_X59Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[3]_i_1}]
set_property LOC SLICE_X59Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[4]_i_1}]
set_property LOC SLICE_X59Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[5]_i_1}]
set_property LOC SLICE_X62Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[6]_i_1}]
set_property LOC SLICE_X62Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[7]_i_1}]
set_property LOC SLICE_X62Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[8]_i_1}]
set_property LOC SLICE_X62Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r[9]_i_1}]
set_property LOC SLICE_X59Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[0]}]
set_property LOC SLICE_X58Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[1]}]
set_property LOC SLICE_X59Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[2]}]
set_property LOC SLICE_X59Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[3]}]
set_property LOC SLICE_X60Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[4]}]
set_property LOC SLICE_X59Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[5]}]
set_property LOC SLICE_X62Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[6]}]
set_property LOC SLICE_X62Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[7]}]
set_property LOC SLICE_X62Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[8]}]
set_property LOC SLICE_X62Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_ce_r_reg[9]}]
set_property LOC SLICE_X69Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_cke_done_r_i_1]
set_property LOC SLICE_X65Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_cke_done_r_i_2]
set_property LOC SLICE_X65Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_cke_done_r_i_3]
set_property LOC SLICE_X69Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_cke_done_r_reg]
set_property LOC SLICE_X64Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[0]_i_1}]
set_property LOC SLICE_X64Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[1]_i_1}]
set_property LOC SLICE_X64Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[2]_i_1}]
set_property LOC SLICE_X65Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[3]_i_1}]
set_property LOC SLICE_X65Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[4]_i_1}]
set_property LOC SLICE_X65Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[5]_i_1}]
set_property LOC SLICE_X65Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[6]_i_1}]
set_property LOC SLICE_X64Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[6]_i_2}]
set_property LOC SLICE_X65Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[7]_i_1}]
set_property LOC SLICE_X65Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[8]_i_1}]
set_property LOC SLICE_X65Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r[8]_i_2}]
set_property LOC SLICE_X64Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[0]}]
set_property LOC SLICE_X64Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[1]}]
set_property LOC SLICE_X64Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[2]}]
set_property LOC SLICE_X65Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[3]}]
set_property LOC SLICE_X65Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[4]}]
set_property LOC SLICE_X65Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[5]}]
set_property LOC SLICE_X65Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[6]}]
set_property LOC SLICE_X65Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[7]}]
set_property LOC SLICE_X65Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_r_reg[8]}]
set_property LOC SLICE_X69Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_reset_done_r_i_1]
set_property LOC SLICE_X65Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_reset_done_r_i_2]
set_property LOC SLICE_X69Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_pwron_reset_done_r_reg]
set_property LOC SLICE_X67Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_done_r_i_1]
set_property LOC SLICE_X68Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_done_r_i_2]
set_property LOC SLICE_X67Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_done_r_reg]
set_property LOC SLICE_X69Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[0]_i_1}]
set_property LOC SLICE_X69Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[1]_i_1}]
set_property LOC SLICE_X68Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[2]_i_1}]
set_property LOC SLICE_X69Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[3]_i_1}]
set_property LOC SLICE_X69Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[4]_i_1}]
set_property LOC SLICE_X68Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[5]_i_1}]
set_property LOC SLICE_X68Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[6]_i_1}]
set_property LOC SLICE_X69Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[7]_i_1}]
set_property LOC SLICE_X68Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[7]_i_2}]
set_property LOC SLICE_X68Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r[7]_i_3}]
set_property LOC SLICE_X69Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[0]}]
set_property LOC SLICE_X69Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[0]_CE_cooolgate_en_gate_62}]
set_property LOC SLICE_X69Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[1]}]
set_property LOC SLICE_X68Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[2]}]
set_property LOC SLICE_X69Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[3]}]
set_property LOC SLICE_X69Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[4]}]
set_property LOC SLICE_X68Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[5]}]
set_property LOC SLICE_X68Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[6]}]
set_property LOC SLICE_X68Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_txpr_r_reg[7]}]
set_property LOC SLICE_X81Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address[9]_i_1}]
set_property LOC SLICE_X80Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address[9]_i_2}]
set_property LOC SLICE_X78Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address[9]_i_3}]
set_property LOC SLICE_X83Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[0]}]
set_property LOC SLICE_X83Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[1]}]
set_property LOC SLICE_X85Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[2]}]
set_property LOC SLICE_X85Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[3]}]
set_property LOC SLICE_X85Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[4]}]
set_property LOC SLICE_X85Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[5]}]
set_property LOC SLICE_X85Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[6]}]
set_property LOC SLICE_X85Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[7]}]
set_property LOC SLICE_X85Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[8]}]
set_property LOC SLICE_X85Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[9]}]
set_property LOC SLICE_X79Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_byte_rd_done_i_1]
set_property LOC SLICE_X78Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_byte_rd_done_i_2]
set_property LOC SLICE_X79Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_byte_rd_done_reg]
set_property LOC SLICE_X76Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[0]_i_1}]
set_property LOC SLICE_X76Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[1]_i_1}]
set_property LOC SLICE_X79Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[1]_i_2}]
set_property LOC SLICE_X76Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[1]_i_3}]
set_property LOC SLICE_X76Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[1]_i_4}]
set_property LOC SLICE_X80Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[1]_i_5}]
set_property LOC SLICE_X77Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[2]_i_1}]
set_property LOC SLICE_X76Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[2]_i_2}]
set_property LOC SLICE_X77Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[2]_i_3}]
set_property LOC SLICE_X76Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_1}]
set_property LOC SLICE_X78Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_10}]
set_property LOC SLICE_X76Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_11}]
set_property LOC SLICE_X76Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_12}]
set_property LOC SLICE_X78Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_13}]
set_property LOC SLICE_X77Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_2}]
set_property LOC SLICE_X74Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_3}]
set_property LOC SLICE_X79Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_4}]
set_property LOC SLICE_X76Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_5}]
set_property LOC SLICE_X77Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_6}]
set_property LOC SLICE_X77Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_7}]
set_property LOC SLICE_X73Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_8}]
set_property LOC SLICE_X79Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads[3]_i_9}]
set_property LOC SLICE_X76Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[0]_i_1}]
set_property LOC SLICE_X76Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[1]_i_1}]
set_property LOC SLICE_X77Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[2]_i_1}]
set_property LOC SLICE_X77Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1}]
set_property LOC SLICE_X77Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2}]
set_property LOC SLICE_X75Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_3}]
set_property LOC SLICE_X75Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_4}]
set_property LOC SLICE_X73Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_5}]
set_property LOC SLICE_X76Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[0]}]
set_property LOC SLICE_X76Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[1]}]
set_property LOC SLICE_X77Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[2]}]
set_property LOC SLICE_X77Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[3]}]
set_property LOC SLICE_X76Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_reg[0]}]
set_property LOC SLICE_X76Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_reg[1]}]
set_property LOC SLICE_X77Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_reg[2]}]
set_property LOC SLICE_X76Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_reg[3]}]
set_property LOC SLICE_X73Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[0]_i_1}]
set_property LOC SLICE_X75Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[0]_i_2}]
set_property LOC SLICE_X74Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[1]_i_1}]
set_property LOC SLICE_X74Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[1]_i_2}]
set_property LOC SLICE_X74Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_1}]
set_property LOC SLICE_X78Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_10}]
set_property LOC SLICE_X78Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_11}]
set_property LOC SLICE_X79Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_12}]
set_property LOC SLICE_X75Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_2}]
set_property LOC SLICE_X74Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_3}]
set_property LOC SLICE_X74Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_4}]
set_property LOC SLICE_X78Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_5}]
set_property LOC SLICE_X75Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_6}]
set_property LOC SLICE_X78Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_7}]
set_property LOC SLICE_X76Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_8}]
set_property LOC SLICE_X74Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[2]_i_9}]
set_property LOC SLICE_X73Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[3]_i_1}]
set_property LOC SLICE_X73Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[3]_i_2}]
set_property LOC SLICE_X73Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_1}]
set_property LOC SLICE_X74Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_10}]
set_property LOC SLICE_X78Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_11}]
set_property LOC SLICE_X75Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_12}]
set_property LOC SLICE_X75Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_13}]
set_property LOC SLICE_X74Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_2}]
set_property LOC SLICE_X72Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_3}]
set_property LOC SLICE_X74Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_4}]
set_property LOC SLICE_X74Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_5}]
set_property LOC SLICE_X78Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_6}]
set_property LOC SLICE_X76Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_7}]
set_property LOC SLICE_X73Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_8}]
set_property LOC SLICE_X75Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes[4]_i_9}]
set_property LOC SLICE_X72Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[0]_i_1}]
set_property LOC SLICE_X73Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[1]_i_1}]
set_property LOC SLICE_X72Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[2]_i_1}]
set_property LOC SLICE_X72Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[3]_i_1}]
set_property LOC SLICE_X77Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_1}]
set_property LOC SLICE_X72Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2}]
set_property LOC SLICE_X72Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_3}]
set_property LOC SLICE_X72Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_4}]
set_property LOC SLICE_X75Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_5}]
set_property LOC SLICE_X72Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[0]}]
set_property LOC SLICE_X72Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[1]}]
set_property LOC SLICE_X72Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[2]}]
set_property LOC SLICE_X72Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[3]}]
set_property LOC SLICE_X72Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[4]}]
set_property LOC SLICE_X73Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_reg[0]}]
set_property LOC SLICE_X74Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_reg[1]}]
set_property LOC SLICE_X74Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_reg[2]}]
set_property LOC SLICE_X73Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_reg[3]}]
set_property LOC SLICE_X73Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_reg[4]}]
set_property LOC SLICE_X73Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_odt_ext_i_1]
set_property LOC SLICE_X73Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_odt_ext_i_2]
set_property LOC SLICE_X74Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_odt_ext_i_3]
set_property LOC SLICE_X73Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_odt_ext_reg]
set_property LOC SLICE_X74Y57 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_i_1]
set_property LOC SLICE_X73Y56 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_i_2]
set_property LOC SLICE_X74Y57 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_reg]
set_property LOC SLICE_X70Y57 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_oclkdelay_calib_done_r1_reg]
set_property LOC SLICE_X76Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_oclkdelay_calib_start_int_i_1]
set_property LOC SLICE_X76Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_oclkdelay_calib_start_int_reg]
set_property LOC SLICE_X76Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_oclkdelay_calib_start_r1_reg]
set_property LOC SLICE_X77Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_odt_ext_i_1]
set_property LOC SLICE_X77Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_odt_ext_reg]
set_property LOC SLICE_X76Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_i_1]
set_property LOC SLICE_X76Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_i_3]
set_property LOC SLICE_X76Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done_reg]
set_property LOC SLICE_X78Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt[0]_i_1}]
set_property LOC SLICE_X78Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt[1]_i_1}]
set_property LOC SLICE_X78Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt[2]_i_1}]
set_property LOC SLICE_X78Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt_reg[0]}]
set_property LOC SLICE_X78Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt_reg[1]}]
set_property LOC SLICE_X78Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_cnt_reg[2]}]
set_property LOC SLICE_X77Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_done_i_1]
set_property LOC SLICE_X77Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_done_i_2]
set_property LOC SLICE_X79Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_done_r1_reg]
set_property LOC SLICE_X77Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row1_rd_done_reg]
set_property LOC SLICE_X82Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[0]_i_1}]
set_property LOC SLICE_X82Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[1]_i_1}]
set_property LOC SLICE_X82Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[2]_i_1}]
set_property LOC SLICE_X80Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_1}]
set_property LOC SLICE_X80Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_2}]
set_property LOC SLICE_X82Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_3}]
set_property LOC SLICE_X82Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_4}]
set_property LOC SLICE_X79Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_5}]
set_property LOC SLICE_X79Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_6}]
set_property LOC SLICE_X80Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal[3]_i_7}]
set_property LOC SLICE_X82Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal_reg[0]}]
set_property LOC SLICE_X82Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal_reg[1]}]
set_property LOC SLICE_X82Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal_reg[2]}]
set_property LOC SLICE_X81Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal_reg[3]}]
set_property LOC SLICE_X75Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_1]
set_property LOC SLICE_X74Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_2]
set_property LOC SLICE_X80Y57 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_r1_reg]
set_property LOC SLICE_X80Y57 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_r2_reg]
set_property LOC SLICE_X75Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg]
set_property LOC SLICE_X73Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[0]_i_1}]
set_property LOC SLICE_X73Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[1]_i_1}]
set_property LOC SLICE_X74Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[2]_i_1}]
set_property LOC SLICE_X73Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1}]
set_property LOC SLICE_X72Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_2}]
set_property LOC SLICE_X73Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_3}]
set_property LOC SLICE_X73Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt_reg[0]}]
set_property LOC SLICE_X73Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt_reg[1]}]
set_property LOC SLICE_X73Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt_reg[2]}]
set_property LOC SLICE_X73Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt_reg[3]}]
set_property LOC SLICE_X72Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r_i_1]
set_property LOC SLICE_X72Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r_i_2]
set_property LOC SLICE_X72Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r_reg]
set_property LOC SLICE_X74Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_refresh_flag_r_i_1]
set_property LOC SLICE_X74Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_refresh_flag_r_i_2]
set_property LOC SLICE_X74Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_refresh_flag_r_reg]
set_property LOC SLICE_X71Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr3_lm_done_r_i_1]
set_property LOC SLICE_X71Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr3_lm_done_r_reg]
set_property LOC SLICE_X89Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10]
set_property LOC SLICE_X89Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11]
set_property LOC SLICE_X89Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12]
set_property LOC SLICE_X89Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13]
set_property LOC SLICE_X89Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14]
set_property LOC SLICE_X89Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15]
set_property LOC SLICE_X87Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16]
set_property LOC SLICE_X87Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17]
set_property LOC SLICE_X89Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18]
set_property LOC SLICE_X87Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19]
set_property LOC SLICE_X89Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2]
set_property LOC SLICE_X89Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_20]
set_property LOC SLICE_X89Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_21]
set_property LOC SLICE_X89Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22]
set_property LOC SLICE_X87Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23]
set_property LOC SLICE_X89Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24]
set_property LOC SLICE_X87Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25]
set_property LOC SLICE_X85Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_28]
set_property LOC SLICE_X89Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3]
set_property LOC SLICE_X89Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30]
set_property LOC SLICE_X89Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31]
set_property LOC SLICE_X85Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32]
set_property LOC SLICE_X85Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33]
set_property LOC SLICE_X85Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36]
set_property LOC SLICE_X89Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38]
set_property LOC SLICE_X89Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39]
set_property LOC SLICE_X87Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4]
set_property LOC SLICE_X89Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40]
set_property LOC SLICE_X87Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41]
set_property LOC SLICE_X85Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44]
set_property LOC SLICE_X86Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46]
set_property LOC SLICE_X86Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47]
set_property LOC SLICE_X85Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48]
set_property LOC SLICE_X86Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49]
set_property LOC SLICE_X89Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5]
set_property LOC SLICE_X89Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6]
set_property LOC SLICE_X89Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7]
set_property LOC SLICE_X89Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8]
set_property LOC SLICE_X87Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9]
set_property LOC SLICE_X66Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/detect_pi_found_dqs_i_1]
set_property LOC SLICE_X80Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/detect_pi_found_dqs_i_2]
set_property LOC SLICE_X66Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/detect_pi_found_dqs_reg]
set_property LOC SLICE_X76Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_asrt_cnt[0]_i_1}]
set_property LOC SLICE_X76Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_asrt_cnt[1]_i_1}]
set_property LOC SLICE_X76Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_asrt_cnt_reg[0]}]
set_property LOC SLICE_X76Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_asrt_cnt_reg[0]_CE_cooolgate_en_gate_427}]
set_property LOC SLICE_X76Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_asrt_cnt_reg[1]}]
set_property LOC SLICE_X59Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[0]_i_1}]
set_property LOC SLICE_X58Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[1]_i_1}]
set_property LOC SLICE_X63Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[2]_i_1}]
set_property LOC SLICE_X61Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[3]_i_1}]
set_property LOC SLICE_X63Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[3]_i_2}]
set_property LOC SLICE_X63Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[3]_i_3}]
set_property LOC SLICE_X60Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt[4]_i_1}]
set_property LOC SLICE_X59Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[0]}]
set_property LOC SLICE_X58Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[1]}]
set_property LOC SLICE_X63Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[2]}]
set_property LOC SLICE_X61Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[3]}]
set_property LOC SLICE_X60Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[4]}]
set_property LOC SLICE_X63Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.enable_wrlvl_cnt_reg[4]_CE_cooolgate_en_gate_945}]
set_property LOC SLICE_X73Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.wrlvl_odt_i_1]
set_property LOC SLICE_X63Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.wrlvl_odt_i_2]
set_property LOC SLICE_X73Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/en_cnt_div4.wrlvl_odt_reg]
set_property LOC SLICE_X76Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/first_rdlvl_pat_r_i_1]
set_property LOC SLICE_X76Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/first_rdlvl_pat_r_reg]
set_property LOC SLICE_X76Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/first_wrcal_pat_r_i_1]
set_property LOC SLICE_X75Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/first_wrcal_pat_r_i_2]
set_property LOC SLICE_X76Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/first_wrcal_pat_r_reg]
set_property LOC SLICE_X82Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1}]
set_property LOC SLICE_X82Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2}]
set_property LOC SLICE_X83Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3}]
set_property LOC SLICE_X82Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4}]
set_property LOC SLICE_X80Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1}]
set_property LOC SLICE_X81Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1}]
set_property LOC SLICE_X84Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1}]
set_property LOC SLICE_X83Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2}]
set_property LOC SLICE_X82Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3}]
set_property LOC SLICE_X82Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4}]
set_property LOC SLICE_X82Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1}]
set_property LOC SLICE_X82Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2}]
set_property LOC SLICE_X82Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3}]
set_property LOC SLICE_X80Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4}]
set_property LOC SLICE_X79Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5}]
set_property LOC SLICE_X81Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6}]
set_property LOC SLICE_X83Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1}]
set_property LOC SLICE_X82Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2}]
set_property LOC SLICE_X83Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3}]
set_property LOC SLICE_X81Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4}]
set_property LOC SLICE_X78Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5}]
set_property LOC SLICE_X77Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6}]
set_property LOC SLICE_X78Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7}]
set_property LOC SLICE_X84Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1}]
set_property LOC SLICE_X83Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2}]
set_property LOC SLICE_X81Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3}]
set_property LOC SLICE_X85Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4}]
set_property LOC SLICE_X84Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1}]
set_property LOC SLICE_X83Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2}]
set_property LOC SLICE_X85Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3}]
set_property LOC SLICE_X85Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4}]
set_property LOC SLICE_X84Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1}]
set_property LOC SLICE_X81Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10}]
set_property LOC SLICE_X85Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_11}]
set_property LOC SLICE_X80Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2}]
set_property LOC SLICE_X81Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3}]
set_property LOC SLICE_X85Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4}]
set_property LOC SLICE_X83Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5}]
set_property LOC SLICE_X85Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6}]
set_property LOC SLICE_X80Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7}]
set_property LOC SLICE_X80Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8}]
set_property LOC SLICE_X80Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9}]
set_property LOC SLICE_X84Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1}]
set_property LOC SLICE_X79Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10}]
set_property LOC SLICE_X81Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2}]
set_property LOC SLICE_X85Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3}]
set_property LOC SLICE_X82Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4}]
set_property LOC SLICE_X85Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5}]
set_property LOC SLICE_X81Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6}]
set_property LOC SLICE_X79Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7}]
set_property LOC SLICE_X81Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8}]
set_property LOC SLICE_X79Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9}]
set_property LOC SLICE_X84Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1}]
set_property LOC SLICE_X85Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2}]
set_property LOC SLICE_X80Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3}]
set_property LOC SLICE_X85Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4}]
set_property LOC SLICE_X79Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5}]
set_property LOC SLICE_X81Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7}]
set_property LOC SLICE_X84Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1}]
set_property LOC SLICE_X79Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10}]
set_property LOC SLICE_X77Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11}]
set_property LOC SLICE_X80Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12}]
set_property LOC SLICE_X79Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13}]
set_property LOC SLICE_X80Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14}]
set_property LOC SLICE_X79Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15}]
set_property LOC SLICE_X78Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16}]
set_property LOC SLICE_X77Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17}]
set_property LOC SLICE_X75Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18}]
set_property LOC SLICE_X78Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19}]
set_property LOC SLICE_X85Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2}]
set_property LOC SLICE_X82Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3}]
set_property LOC SLICE_X80Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4}]
set_property LOC SLICE_X82Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5}]
set_property LOC SLICE_X85Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6}]
set_property LOC SLICE_X79Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7}]
set_property LOC SLICE_X81Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8}]
set_property LOC SLICE_X80Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9}]
set_property LOC SLICE_X82Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[0]}]
set_property LOC SLICE_X83Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[10]}]
set_property LOC SLICE_X81Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[12]}]
set_property LOC SLICE_X84Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[1]}]
set_property LOC SLICE_X82Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[2]}]
set_property LOC SLICE_X83Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[3]}]
set_property LOC SLICE_X84Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[4]}]
set_property LOC SLICE_X84Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[5]}]
set_property LOC SLICE_X84Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[6]}]
set_property LOC SLICE_X84Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[7]}]
set_property LOC SLICE_X84Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[8]}]
set_property LOC SLICE_X84Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address_reg[9]}]
set_property LOC SLICE_X78Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1}]
set_property LOC SLICE_X78Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2}]
set_property LOC SLICE_X78Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3}]
set_property LOC SLICE_X77Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4}]
set_property LOC SLICE_X78Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_5}]
set_property LOC SLICE_X81Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1}]
set_property LOC SLICE_X80Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2}]
set_property LOC SLICE_X82Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_1}]
set_property LOC SLICE_X81Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_2}]
set_property LOC SLICE_X78Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank_reg[0]}]
set_property LOC SLICE_X82Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]}]
set_property LOC SLICE_X82Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank_reg[2]}]
set_property LOC SLICE_X89Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_reset_obuf.u_reset_obuf_i_1]
set_property LOC SLICE_X80Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][1]}]
set_property LOC SLICE_X74Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_calib_complete_reg]
set_property LOC SLICE_X73Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r1_reg]
set_property LOC SLICE_X77Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r1_timing_reg]
set_property LOC SLICE_X74Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r2_reg]
set_property LOC SLICE_X77Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_i_1]
set_property LOC SLICE_X78Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_i_2]
set_property LOC SLICE_X77Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_reg]
set_property LOC SLICE_X77Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing_i_1]
set_property LOC SLICE_X77Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_complete_r_timing_reg]
set_property LOC SLICE_X80Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[0]}]
set_property LOC SLICE_X81Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[0]_CE_cooolgate_en_gate_947}]
set_property LOC SLICE_X73Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[1]}]
set_property LOC SLICE_X73Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[1]_CE_cooolgate_en_gate_1193}]
set_property LOC SLICE_X80Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[2]}]
set_property LOC SLICE_X80Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[3]}]
set_property LOC SLICE_X79Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[4]}]
set_property LOC SLICE_X73Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[4]_CE_cooolgate_en_gate_391}]
set_property LOC SLICE_X79Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[5]}]
set_property LOC SLICE_X80Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r1_reg[6]}]
set_property LOC SLICE_X69Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_1}]
set_property LOC SLICE_X63Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_10}]
set_property LOC SLICE_X70Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_11}]
set_property LOC SLICE_X70Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_12}]
set_property LOC SLICE_X72Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_13}]
set_property LOC SLICE_X70Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_14}]
set_property LOC SLICE_X66Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_15}]
set_property LOC SLICE_X68Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_16}]
set_property LOC SLICE_X67Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_17}]
set_property LOC SLICE_X71Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_18}]
set_property LOC SLICE_X73Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_19}]
set_property LOC SLICE_X72Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_2}]
set_property LOC SLICE_X71Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_20}]
set_property LOC SLICE_X69Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_21}]
set_property LOC SLICE_X64Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_22}]
set_property LOC SLICE_X74Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_23}]
set_property LOC SLICE_X71Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_24}]
set_property LOC SLICE_X76Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_25}]
set_property LOC SLICE_X66Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_26}]
set_property LOC SLICE_X70Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_27}]
set_property LOC SLICE_X75Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_28}]
set_property LOC SLICE_X70Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_3}]
set_property LOC SLICE_X73Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_30}]
set_property LOC SLICE_X73Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_31}]
set_property LOC SLICE_X81Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_32}]
set_property LOC SLICE_X67Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_4}]
set_property LOC SLICE_X70Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_5}]
set_property LOC SLICE_X69Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_6}]
set_property LOC SLICE_X69Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_7}]
set_property LOC SLICE_X72Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_8}]
set_property LOC SLICE_X72Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[0]_i_9}]
set_property LOC SLICE_X68Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_1}]
set_property LOC SLICE_X68Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_10}]
set_property LOC SLICE_X68Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_11}]
set_property LOC SLICE_X68Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_12}]
set_property LOC SLICE_X66Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_13}]
set_property LOC SLICE_X69Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_14}]
set_property LOC SLICE_X69Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_15}]
set_property LOC SLICE_X71Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_16}]
set_property LOC SLICE_X74Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_17}]
set_property LOC SLICE_X67Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_18}]
set_property LOC SLICE_X68Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_19}]
set_property LOC SLICE_X68Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_2}]
set_property LOC SLICE_X68Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_20}]
set_property LOC SLICE_X68Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_21}]
set_property LOC SLICE_X68Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_22}]
set_property LOC SLICE_X66Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_23}]
set_property LOC SLICE_X69Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_24}]
set_property LOC SLICE_X66Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_25}]
set_property LOC SLICE_X66Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_26}]
set_property LOC SLICE_X66Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_27}]
set_property LOC SLICE_X68Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_3}]
set_property LOC SLICE_X68Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_4}]
set_property LOC SLICE_X68Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_5}]
set_property LOC SLICE_X81Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_6}]
set_property LOC SLICE_X71Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_7}]
set_property LOC SLICE_X68Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_8}]
set_property LOC SLICE_X68Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[1]_i_9}]
set_property LOC SLICE_X70Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_1}]
set_property LOC SLICE_X67Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_10}]
set_property LOC SLICE_X67Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_11}]
set_property LOC SLICE_X72Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_12}]
set_property LOC SLICE_X73Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_13}]
set_property LOC SLICE_X65Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_14}]
set_property LOC SLICE_X72Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_15}]
set_property LOC SLICE_X74Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_16}]
set_property LOC SLICE_X73Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_17}]
set_property LOC SLICE_X73Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_18}]
set_property LOC SLICE_X70Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_19}]
set_property LOC SLICE_X67Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_2}]
set_property LOC SLICE_X70Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_20}]
set_property LOC SLICE_X72Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_21}]
set_property LOC SLICE_X72Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_22}]
set_property LOC SLICE_X74Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_23}]
set_property LOC SLICE_X82Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_24}]
set_property LOC SLICE_X66Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_25}]
set_property LOC SLICE_X70Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_26}]
set_property LOC SLICE_X65Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_27}]
set_property LOC SLICE_X65Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_28}]
set_property LOC SLICE_X72Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_29}]
set_property LOC SLICE_X70Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_3}]
set_property LOC SLICE_X72Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_30}]
set_property LOC SLICE_X72Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_31}]
set_property LOC SLICE_X72Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_32}]
set_property LOC SLICE_X73Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_33}]
set_property LOC SLICE_X73Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_34}]
set_property LOC SLICE_X73Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_35}]
set_property LOC SLICE_X78Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_36}]
set_property LOC SLICE_X73Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_37}]
set_property LOC SLICE_X73Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_38}]
set_property LOC SLICE_X66Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_39}]
set_property LOC SLICE_X73Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_4}]
set_property LOC SLICE_X70Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_5}]
set_property LOC SLICE_X74Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_6}]
set_property LOC SLICE_X70Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_7}]
set_property LOC SLICE_X69Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[2]_i_9}]
set_property LOC SLICE_X68Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_1}]
set_property LOC SLICE_X65Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_10}]
set_property LOC SLICE_X70Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_11}]
set_property LOC SLICE_X71Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_12}]
set_property LOC SLICE_X69Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_13}]
set_property LOC SLICE_X70Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_14}]
set_property LOC SLICE_X76Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_15}]
set_property LOC SLICE_X69Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_16}]
set_property LOC SLICE_X67Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_17}]
set_property LOC SLICE_X70Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_18}]
set_property LOC SLICE_X69Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_19}]
set_property LOC SLICE_X65Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_2}]
set_property LOC SLICE_X76Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_20}]
set_property LOC SLICE_X67Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_21}]
set_property LOC SLICE_X69Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_22}]
set_property LOC SLICE_X72Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_23}]
set_property LOC SLICE_X67Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_24}]
set_property LOC SLICE_X70Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_3}]
set_property LOC SLICE_X69Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_4}]
set_property LOC SLICE_X67Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_5}]
set_property LOC SLICE_X68Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_6}]
set_property LOC SLICE_X69Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_7}]
set_property LOC SLICE_X67Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_8}]
set_property LOC SLICE_X65Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_9}]
set_property LOC SLICE_X69Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_1}]
set_property LOC SLICE_X71Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_10}]
set_property LOC SLICE_X68Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_11}]
set_property LOC SLICE_X74Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_12}]
set_property LOC SLICE_X70Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_13}]
set_property LOC SLICE_X71Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_14}]
set_property LOC SLICE_X67Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_15}]
set_property LOC SLICE_X69Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_16}]
set_property LOC SLICE_X74Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_17}]
set_property LOC SLICE_X70Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_18}]
set_property LOC SLICE_X70Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_19}]
set_property LOC SLICE_X67Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_2}]
set_property LOC SLICE_X70Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_20}]
set_property LOC SLICE_X69Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_21}]
set_property LOC SLICE_X69Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_22}]
set_property LOC SLICE_X69Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_23}]
set_property LOC SLICE_X66Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_24}]
set_property LOC SLICE_X68Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_25}]
set_property LOC SLICE_X76Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_27}]
set_property LOC SLICE_X69Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_28}]
set_property LOC SLICE_X71Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_3}]
set_property LOC SLICE_X72Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_30}]
set_property LOC SLICE_X81Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_32}]
set_property LOC SLICE_X69Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_34}]
set_property LOC SLICE_X69Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_35}]
set_property LOC SLICE_X69Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_4}]
set_property LOC SLICE_X69Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_5}]
set_property LOC SLICE_X70Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_6}]
set_property LOC SLICE_X69Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_7}]
set_property LOC SLICE_X64Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_8}]
set_property LOC SLICE_X71Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[4]_i_9}]
set_property LOC SLICE_X68Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_1}]
set_property LOC SLICE_X66Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_10}]
set_property LOC SLICE_X67Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_11}]
set_property LOC SLICE_X74Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_12}]
set_property LOC SLICE_X71Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_13}]
set_property LOC SLICE_X71Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_14}]
set_property LOC SLICE_X70Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_15}]
set_property LOC SLICE_X71Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_16}]
set_property LOC SLICE_X68Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_17}]
set_property LOC SLICE_X64Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_18}]
set_property LOC SLICE_X69Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_19}]
set_property LOC SLICE_X67Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_2}]
set_property LOC SLICE_X73Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_20}]
set_property LOC SLICE_X70Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_21}]
set_property LOC SLICE_X68Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_22}]
set_property LOC SLICE_X68Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_23}]
set_property LOC SLICE_X70Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_24}]
set_property LOC SLICE_X71Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_25}]
set_property LOC SLICE_X66Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_26}]
set_property LOC SLICE_X62Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_28}]
set_property LOC SLICE_X75Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_29}]
set_property LOC SLICE_X71Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_3}]
set_property LOC SLICE_X71Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_30}]
set_property LOC SLICE_X72Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_31}]
set_property LOC SLICE_X70Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_32}]
set_property LOC SLICE_X72Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_33}]
set_property LOC SLICE_X73Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_34}]
set_property LOC SLICE_X76Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_35}]
set_property LOC SLICE_X67Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_37}]
set_property LOC SLICE_X68Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_4}]
set_property LOC SLICE_X72Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_5}]
set_property LOC SLICE_X69Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_6}]
set_property LOC SLICE_X68Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_7}]
set_property LOC SLICE_X71Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_8}]
set_property LOC SLICE_X66Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_9}]
set_property LOC SLICE_X68Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1}]
set_property LOC SLICE_X68Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_2}]
set_property LOC SLICE_X66Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_3}]
set_property LOC SLICE_X68Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_4}]
set_property LOC SLICE_X67Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_5}]
set_property LOC SLICE_X68Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[0]}]
set_property LOC SLICE_X68Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[1]}]
set_property LOC SLICE_X66Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]}]
set_property LOC SLICE_X67Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[3]}]
set_property LOC SLICE_X69Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[4]}]
set_property LOC SLICE_X67Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[5]}]
set_property LOC SLICE_X67Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]}]
set_property LOC SLICE_X65Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_init_done_r_i_1]
set_property LOC SLICE_X60Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_init_done_r_i_2]
set_property LOC SLICE_X65Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_init_done_r_reg]
set_property LOC SLICE_X87Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_0_5_i_1]
set_property LOC SLICE_X89Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_0_5_i_2]
set_property LOC SLICE_X87Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_0_5_i_3__0]
set_property LOC SLICE_X89Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_0_5_i_4]
set_property LOC SLICE_X89Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_1]
set_property LOC SLICE_X85Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_1__0]
set_property LOC SLICE_X89Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_1__2]
set_property LOC SLICE_X89Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_2]
set_property LOC SLICE_X85Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_2__0]
set_property LOC SLICE_X89Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_2__1]
set_property LOC SLICE_X85Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_3]
set_property LOC SLICE_X89Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_3__0]
set_property LOC SLICE_X89Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_4]
set_property LOC SLICE_X85Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_4__0]
set_property LOC SLICE_X87Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_5__0]
set_property LOC SLICE_X85Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_6]
set_property LOC SLICE_X85Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_12_17_i_6__0]
set_property LOC SLICE_X87Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_1__0]
set_property LOC SLICE_X87Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_1__1]
set_property LOC SLICE_X85Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_1__2]
set_property LOC SLICE_X89Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_2]
set_property LOC SLICE_X85Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_2__0]
set_property LOC SLICE_X87Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_2__1]
set_property LOC SLICE_X85Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_3]
set_property LOC SLICE_X86Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_3__0]
set_property LOC SLICE_X85Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_5]
set_property LOC SLICE_X89Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_5__0]
set_property LOC SLICE_X86Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_6]
set_property LOC SLICE_X89Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_18_23_i_6__0]
set_property LOC SLICE_X89Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_1]
set_property LOC SLICE_X87Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_1__0]
set_property LOC SLICE_X86Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_1__1]
set_property LOC SLICE_X89Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_2]
set_property LOC SLICE_X87Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_2__0]
set_property LOC SLICE_X85Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_3]
set_property LOC SLICE_X87Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_3__0]
set_property LOC SLICE_X89Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_3__1]
set_property LOC SLICE_X89Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_3__2]
set_property LOC SLICE_X89Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_4]
set_property LOC SLICE_X89Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_4__0]
set_property LOC SLICE_X86Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_4__1]
set_property LOC SLICE_X89Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_4__2]
set_property LOC SLICE_X87Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_5]
set_property LOC SLICE_X85Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_6]
set_property LOC SLICE_X85Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_24_29_i_6__0]
set_property LOC SLICE_X89Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_1__0]
set_property LOC SLICE_X86Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_1__2]
set_property LOC SLICE_X89Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_2]
set_property LOC SLICE_X85Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_2__1]
set_property LOC SLICE_X89Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_2__2]
set_property LOC SLICE_X86Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_3__0]
set_property LOC SLICE_X87Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_3__1]
set_property LOC SLICE_X87Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_4]
set_property LOC SLICE_X86Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_5]
set_property LOC SLICE_X87Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_5__0]
set_property LOC SLICE_X86Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_6]
set_property LOC SLICE_X87Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_30_35_i_6__0]
set_property LOC SLICE_X85Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_1]
set_property LOC SLICE_X85Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_1__1]
set_property LOC SLICE_X84Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_1__2]
set_property LOC SLICE_X85Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_2]
set_property LOC SLICE_X86Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_2__0]
set_property LOC SLICE_X87Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_2__1]
set_property LOC SLICE_X85Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_3]
set_property LOC SLICE_X85Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_4]
set_property LOC SLICE_X86Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_4__0]
set_property LOC SLICE_X85Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_36_41_i_5]
set_property LOC SLICE_X89Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_1]
set_property LOC SLICE_X87Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_1__0]
set_property LOC SLICE_X85Y56 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_1__1]
set_property LOC SLICE_X87Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_2]
set_property LOC SLICE_X85Y56 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_2__0]
set_property LOC SLICE_X87Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_2__1]
set_property LOC SLICE_X89Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_2__2]
set_property LOC SLICE_X87Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_3]
set_property LOC SLICE_X86Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_3__0]
set_property LOC SLICE_X89Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_4]
set_property LOC SLICE_X89Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_4__0]
set_property LOC SLICE_X87Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_4__1]
set_property LOC SLICE_X87Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_5]
set_property LOC SLICE_X89Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_5__1]
set_property LOC SLICE_X89Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_6]
set_property LOC SLICE_X89Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_42_47_i_6__0]
set_property LOC SLICE_X85Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_1]
set_property LOC SLICE_X85Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_1__0]
set_property LOC SLICE_X85Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_1__2]
set_property LOC SLICE_X86Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_2]
set_property LOC SLICE_X85Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_2__0]
set_property LOC SLICE_X85Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_2__1]
set_property LOC SLICE_X85Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_3]
set_property LOC SLICE_X85Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_3__0]
set_property LOC SLICE_X85Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_3__2]
set_property LOC SLICE_X86Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_4]
set_property LOC SLICE_X85Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_4__0]
set_property LOC SLICE_X89Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_4__2]
set_property LOC SLICE_X86Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_5]
set_property LOC SLICE_X89Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_5__0]
set_property LOC SLICE_X84Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_48_53_i_5__1]
set_property LOC SLICE_X89Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_1]
set_property LOC SLICE_X86Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_1__0]
set_property LOC SLICE_X89Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_1__1]
set_property LOC SLICE_X89Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_2]
set_property LOC SLICE_X89Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_2__0]
set_property LOC SLICE_X89Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_2__1]
set_property LOC SLICE_X87Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_2__2]
set_property LOC SLICE_X89Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_3]
set_property LOC SLICE_X89Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_3__0]
set_property LOC SLICE_X87Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_4]
set_property LOC SLICE_X89Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_4__0]
set_property LOC SLICE_X85Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_4__1]
set_property LOC SLICE_X85Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_4__2]
set_property LOC SLICE_X89Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_5]
set_property LOC SLICE_X87Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_5__2]
set_property LOC SLICE_X89Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_6]
set_property LOC SLICE_X85Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_6__0]
set_property LOC SLICE_X86Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_54_59_i_6__1]
set_property LOC SLICE_X85Y98 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_1]
set_property LOC SLICE_X87Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_1__0]
set_property LOC SLICE_X89Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_1__1]
set_property LOC SLICE_X85Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_1__2]
set_property LOC SLICE_X85Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_3]
set_property LOC SLICE_X86Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_3__0]
set_property LOC SLICE_X85Y98 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_4]
set_property LOC SLICE_X86Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_4__0]
set_property LOC SLICE_X85Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_5]
set_property LOC SLICE_X87Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_5__0]
set_property LOC SLICE_X85Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_60_65_i_6]
set_property LOC SLICE_X89Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_1]
set_property LOC SLICE_X87Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_1__0]
set_property LOC SLICE_X89Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_2__0]
set_property LOC SLICE_X86Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_3]
set_property LOC SLICE_X89Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_3__0]
set_property LOC SLICE_X87Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_4__0]
set_property LOC SLICE_X87Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_5]
set_property LOC SLICE_X89Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_6]
set_property LOC SLICE_X89Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_66_71_i_6__0]
set_property LOC SLICE_X89Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_1__1]
set_property LOC SLICE_X89Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_1__2]
set_property LOC SLICE_X85Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_2]
set_property LOC SLICE_X89Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_2__0]
set_property LOC SLICE_X87Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_2__2]
set_property LOC SLICE_X85Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_3__0]
set_property LOC SLICE_X87Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_3__1]
set_property LOC SLICE_X87Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_3__2]
set_property LOC SLICE_X89Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_4]
set_property LOC SLICE_X85Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_4__0]
set_property LOC SLICE_X87Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_4__1]
set_property LOC SLICE_X85Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_4__2]
set_property LOC SLICE_X85Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_6_11_i_5]
set_property LOC SLICE_X85Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_72_77_i_1]
set_property LOC SLICE_X85Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_72_77_i_1__0]
set_property LOC SLICE_X85Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_72_77_i_2]
set_property LOC SLICE_X85Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_72_77_i_3]
set_property LOC SLICE_X85Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mem_reg_0_15_72_77_i_4]
set_property LOC SLICE_X69Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mpr_rdlvl_start_i_1]
set_property LOC SLICE_X72Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mpr_rdlvl_start_i_2]
set_property LOC SLICE_X69Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/mpr_rdlvl_start_reg]
set_property LOC SLICE_X84Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__0}]
set_property LOC SLICE_X84Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__1}]
set_property LOC SLICE_X76Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[0]_i_1}]
set_property LOC SLICE_X76Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[1]_i_1}]
set_property LOC SLICE_X76Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[2]_i_1}]
set_property LOC SLICE_X76Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1}]
set_property LOC SLICE_X76Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_2}]
set_property LOC SLICE_X76Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_3}]
set_property LOC SLICE_X74Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_4}]
set_property LOC SLICE_X76Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_5}]
set_property LOC SLICE_X78Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_6}]
set_property LOC SLICE_X74Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_7}]
set_property LOC SLICE_X81Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_8}]
set_property LOC SLICE_X76Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh_reg[0]}]
set_property LOC SLICE_X76Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh_reg[1]}]
set_property LOC SLICE_X76Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh_reg[2]}]
set_property LOC SLICE_X76Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh_reg[3]}]
set_property LOC SLICE_X63Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[0]_i_1}]
set_property LOC SLICE_X63Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[1]_i_1}]
set_property LOC SLICE_X64Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[2]_i_1}]
set_property LOC SLICE_X65Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1}]
set_property LOC SLICE_X64Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_2}]
set_property LOC SLICE_X64Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_3}]
set_property LOC SLICE_X63Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt_reg[0]}]
set_property LOC SLICE_X63Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt_reg[1]}]
set_property LOC SLICE_X64Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt_reg[2]}]
set_property LOC SLICE_X64Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt_reg[3]}]
set_property LOC SLICE_X77Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[0]_i_1}]
set_property LOC SLICE_X77Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[1]_i_1}]
set_property LOC SLICE_X77Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[2]_i_1}]
set_property LOC SLICE_X76Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1}]
set_property LOC SLICE_X77Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2}]
set_property LOC SLICE_X77Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_3}]
set_property LOC SLICE_X76Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_4}]
set_property LOC SLICE_X74Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_5}]
set_property LOC SLICE_X77Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt_reg[0]}]
set_property LOC SLICE_X77Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt_reg[1]}]
set_property LOC SLICE_X77Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt_reg[2]}]
set_property LOC SLICE_X77Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt_reg[3]}]
set_property LOC SLICE_X80Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_cas_n[1]_i_1}]
set_property LOC SLICE_X80Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_cas_n_reg[1]}]
set_property LOC SLICE_X81Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n[1]_i_1}]
set_property LOC SLICE_X80Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n[1]_i_2}]
set_property LOC SLICE_X81Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_ras_n_reg[1]}]
set_property LOC SLICE_X80Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_we_n[1]_i_1}]
set_property LOC SLICE_X80Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/odd_cwl.phy_we_n_reg[1]}]
set_property LOC SLICE_X85Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10]
set_property LOC SLICE_X85Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11]
set_property LOC SLICE_X83Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12]
set_property LOC SLICE_X83Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13]
set_property LOC SLICE_X89Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14]
set_property LOC SLICE_X89Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15]
set_property LOC SLICE_X89Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16]
set_property LOC SLICE_X89Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17]
set_property LOC SLICE_X85Y56 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22]
set_property LOC SLICE_X86Y56 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23]
set_property LOC SLICE_X85Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24]
set_property LOC SLICE_X86Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25]
set_property LOC SLICE_X85Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_28]
set_property LOC SLICE_X87Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30]
set_property LOC SLICE_X87Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31]
set_property LOC SLICE_X86Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32]
set_property LOC SLICE_X86Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33]
set_property LOC SLICE_X89Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34]
set_property LOC SLICE_X89Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35]
set_property LOC SLICE_X89Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36]
set_property LOC SLICE_X89Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37]
set_property LOC SLICE_X89Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38]
set_property LOC SLICE_X89Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39]
set_property LOC SLICE_X89Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40]
set_property LOC SLICE_X89Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41]
set_property LOC SLICE_X86Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42]
set_property LOC SLICE_X85Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43]
set_property LOC SLICE_X85Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44]
set_property LOC SLICE_X86Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45]
set_property LOC SLICE_X89Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6]
set_property LOC SLICE_X87Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7]
set_property LOC SLICE_X89Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8]
set_property LOC SLICE_X89Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9]
set_property LOC SLICE_X78Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/one_rank.stg1_wr_done_i_1]
set_property LOC SLICE_X78Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/one_rank.stg1_wr_done_reg]
set_property LOC SLICE_X89Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_10]
set_property LOC SLICE_X86Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_10__0]
set_property LOC SLICE_X89Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_11]
set_property LOC SLICE_X86Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_11__0]
set_property LOC SLICE_X89Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_12]
set_property LOC SLICE_X85Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_12__0]
set_property LOC SLICE_X87Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_14]
set_property LOC SLICE_X87Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_15__0]
set_property LOC SLICE_X87Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_16]
set_property LOC SLICE_X87Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_17]
set_property LOC SLICE_X89Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_17__0]
set_property LOC SLICE_X89Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_18]
set_property LOC SLICE_X89Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_19]
set_property LOC SLICE_X89Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_19__0]
set_property LOC SLICE_X89Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_2]
set_property LOC SLICE_X86Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_20__0]
set_property LOC SLICE_X87Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_21]
set_property LOC SLICE_X85Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_21__0]
set_property LOC SLICE_X89Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_22]
set_property LOC SLICE_X89Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_22__0]
set_property LOC SLICE_X89Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_23]
set_property LOC SLICE_X86Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_23__0]
set_property LOC SLICE_X86Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_24__0]
set_property LOC SLICE_X85Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_26__0]
set_property LOC SLICE_X86Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_27]
set_property LOC SLICE_X85Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_27__0]
set_property LOC SLICE_X85Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_28]
set_property LOC SLICE_X87Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_29]
set_property LOC SLICE_X86Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_29__0]
set_property LOC SLICE_X87Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_2__0]
set_property LOC SLICE_X89Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_3]
set_property LOC SLICE_X87Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_30]
set_property LOC SLICE_X89Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_30__0]
set_property LOC SLICE_X87Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_31]
set_property LOC SLICE_X87Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_31__0]
set_property LOC SLICE_X87Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_32]
set_property LOC SLICE_X87Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_34]
set_property LOC SLICE_X89Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_35]
set_property LOC SLICE_X89Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_35__0]
set_property LOC SLICE_X87Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_36__0]
set_property LOC SLICE_X89Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_37]
set_property LOC SLICE_X89Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_37__0]
set_property LOC SLICE_X89Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_38]
set_property LOC SLICE_X89Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_38__0]
set_property LOC SLICE_X89Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_39]
set_property LOC SLICE_X89Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_39__0]
set_property LOC SLICE_X89Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_3__0]
set_property LOC SLICE_X89Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_4]
set_property LOC SLICE_X85Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_40__0]
set_property LOC SLICE_X86Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_42]
set_property LOC SLICE_X89Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_42__0]
set_property LOC SLICE_X87Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_43]
set_property LOC SLICE_X89Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_43__0]
set_property LOC SLICE_X89Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_44]
set_property LOC SLICE_X86Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_44__0]
set_property LOC SLICE_X86Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_46__0]
set_property LOC SLICE_X89Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_47]
set_property LOC SLICE_X85Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_48__0]
set_property LOC SLICE_X89Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_49]
set_property LOC SLICE_X85Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_49__0]
set_property LOC SLICE_X86Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_50]
set_property LOC SLICE_X85Y98 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_50__0]
set_property LOC SLICE_X87Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_51]
set_property LOC SLICE_X85Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_51__0]
set_property LOC SLICE_X89Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_52]
set_property LOC SLICE_X85Y98 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_52__0]
set_property LOC SLICE_X86Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_55]
set_property LOC SLICE_X87Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_55__0]
set_property LOC SLICE_X85Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_57]
set_property LOC SLICE_X89Y95 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_57__0]
set_property LOC SLICE_X87Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_58__0]
set_property LOC SLICE_X89Y85 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_59]
set_property LOC SLICE_X89Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_59__0]
set_property LOC SLICE_X89Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_5__0]
set_property LOC SLICE_X85Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_6]
set_property LOC SLICE_X89Y85 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_60]
set_property LOC SLICE_X87Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_60__0]
set_property LOC SLICE_X87Y85 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_61]
set_property LOC SLICE_X87Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_62]
set_property LOC SLICE_X89Y97 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_62__0]
set_property LOC SLICE_X89Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_63]
set_property LOC SLICE_X87Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_64]
set_property LOC SLICE_X86Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_64__0]
set_property LOC SLICE_X86Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_65__0]
set_property LOC SLICE_X87Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_6__0]
set_property LOC SLICE_X85Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_7__0]
set_property LOC SLICE_X87Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_8]
set_property LOC SLICE_X85Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/out_fifo_i_9]
set_property LOC SLICE_X83Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[0]_i_1}]
set_property LOC SLICE_X83Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[17]_i_1}]
set_property LOC SLICE_X83Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[18]_i_1}]
set_property LOC SLICE_X83Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[19]_i_1}]
set_property LOC SLICE_X83Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[1]_i_1}]
set_property LOC SLICE_X83Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[20]_i_1}]
set_property LOC SLICE_X83Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[21]_i_1}]
set_property LOC SLICE_X83Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[22]_i_1}]
set_property LOC SLICE_X83Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wd_i1[2]_i_1}]
set_property LOC SLICE_X89Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_ctl_wr_i1_i_1]
set_property LOC SLICE_X86Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg]
set_property LOC SLICE_X68Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_done_r1_reg]
set_property LOC SLICE_X64Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_done_r_i_1]
set_property LOC SLICE_X64Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_done_r_reg]
set_property LOC SLICE_X64Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_done_r_reg_CE_cooolgate_en_gate_949]
set_property LOC SLICE_X67Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_rank_done_r_i_1]
set_property LOC SLICE_X67Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_rank_done_r_reg]
set_property LOC SLICE_X64Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_rank_done_r_reg_CE_cooolgate_en_gate_713]
set_property LOC SLICE_X79Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_done_r1_reg]
set_property LOC SLICE_X74Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_i_1]
set_property LOC SLICE_X72Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_i_2]
set_property LOC SLICE_X74Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg]
set_property LOC SLICE_X65Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r1_reg]
set_property LOC SLICE_X65Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r2_reg]
set_property LOC SLICE_X65Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r3_reg]
set_property LOC SLICE_X65Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r4_reg]
set_property LOC SLICE_X78Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse_reg]
set_property LOC SLICE_X70Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16}]
set_property LOC SLICE_X74Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16_i_1}]
set_property LOC SLICE_X70Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg]
set_property LOC SLICE_X74Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_1]
set_property LOC SLICE_X75Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_2]
set_property LOC SLICE_X76Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_3]
set_property LOC SLICE_X75Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_4]
set_property LOC SLICE_X75Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_5]
set_property LOC SLICE_X76Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_6]
set_property LOC SLICE_X75Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_i_7]
set_property LOC SLICE_X74Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_pending_r_reg]
set_property LOC SLICE_X73Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_posedge_r_i_1]
set_property LOC SLICE_X73Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_posedge_r_i_2]
set_property LOC SLICE_X66Y57 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_posedge_r_i_3]
set_property LOC SLICE_X73Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_posedge_r_reg]
set_property LOC SLICE_X73Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_r_i_1]
set_property LOC SLICE_X73Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_req_r_reg]
set_property LOC SLICE_X62Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r_i_1]
set_property LOC SLICE_X59Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r_i_2]
set_property LOC SLICE_X62Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r_reg]
set_property LOC SLICE_X75Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_last_byte_done_r_reg]
set_property LOC SLICE_X74Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14}]
set_property LOC SLICE_X74Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]}]
set_property LOC SLICE_X77Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_pre_i_1]
set_property LOC SLICE_X77Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_pre_reg]
set_property LOC SLICE_X68Y56 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_done_r1_reg]
set_property LOC SLICE_X73Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_start_i_1]
set_property LOC SLICE_X73Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_start_reg]
set_property LOC SLICE_X80Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/read_calib_i_1]
set_property LOC SLICE_X80Y63 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/read_calib_reg]
set_property LOC SLICE_X82Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[0]_i_1}]
set_property LOC SLICE_X81Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[1]_i_1}]
set_property LOC SLICE_X81Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[2]_i_1}]
set_property LOC SLICE_X78Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1}]
set_property LOC SLICE_X79Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2}]
set_property LOC SLICE_X81Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_3}]
set_property LOC SLICE_X68Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_4}]
set_property LOC SLICE_X81Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r_reg[0]}]
set_property LOC SLICE_X81Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r_reg[1]}]
set_property LOC SLICE_X81Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r_reg[2]}]
set_property LOC SLICE_X81Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r_reg[3]}]
set_property LOC SLICE_X74Y57 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reset_rd_addr_r1_reg]
set_property LOC SLICE_X83Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[0]_i_1}]
set_property LOC SLICE_X83Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[1]_i_1}]
set_property LOC SLICE_X83Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[2]_i_1}]
set_property LOC SLICE_X82Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[3]_i_1}]
set_property LOC SLICE_X81Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[3]_i_2}]
set_property LOC SLICE_X81Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1}]
set_property LOC SLICE_X81Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_2}]
set_property LOC SLICE_X83Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_3}]
set_property LOC SLICE_X82Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_4}]
set_property LOC SLICE_X82Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_5}]
set_property LOC SLICE_X80Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_6}]
set_property LOC SLICE_X80Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_7}]
set_property LOC SLICE_X82Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_8}]
set_property LOC SLICE_X79Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_9}]
set_property LOC SLICE_X81Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[5]_i_1}]
set_property LOC SLICE_X82Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[5]_i_2}]
set_property LOC SLICE_X83Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[6]_i_1}]
set_property LOC SLICE_X83Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_1}]
set_property LOC SLICE_X83Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_2}]
set_property LOC SLICE_X81Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[7]_i_3}]
set_property LOC SLICE_X83Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[0]}]
set_property LOC SLICE_X83Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[1]}]
set_property LOC SLICE_X83Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[2]}]
set_property LOC SLICE_X82Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[3]}]
set_property LOC SLICE_X83Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[4]}]
set_property LOC SLICE_X81Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[5]}]
set_property LOC SLICE_X83Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[6]}]
set_property LOC SLICE_X83Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt_reg[7]}]
set_property LOC SLICE_X69Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rst_dqs_find_i_17]
set_property LOC SLICE_X79Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[0]_i_1}]
set_property LOC SLICE_X78Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[1]_i_1}]
set_property LOC SLICE_X76Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[1]_i_2}]
set_property LOC SLICE_X79Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[2]_i_1}]
set_property LOC SLICE_X78Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[3]_i_1}]
set_property LOC SLICE_X76Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[3]_i_2}]
set_property LOC SLICE_X78Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_1}]
set_property LOC SLICE_X78Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_2}]
set_property LOC SLICE_X79Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_3}]
set_property LOC SLICE_X77Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_4}]
set_property LOC SLICE_X80Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[5]_i_1}]
set_property LOC SLICE_X80Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_1}]
set_property LOC SLICE_X79Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_2}]
set_property LOC SLICE_X80Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[7]_i_1}]
set_property LOC SLICE_X79Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1}]
set_property LOC SLICE_X80Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_2}]
set_property LOC SLICE_X79Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_3}]
set_property LOC SLICE_X78Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_4}]
set_property LOC SLICE_X76Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_5}]
set_property LOC SLICE_X79Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_6}]
set_property LOC SLICE_X79Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[0]}]
set_property LOC SLICE_X78Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[1]}]
set_property LOC SLICE_X79Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[2]}]
set_property LOC SLICE_X78Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[3]}]
set_property LOC SLICE_X78Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[4]}]
set_property LOC SLICE_X80Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[5]}]
set_property LOC SLICE_X80Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[6]}]
set_property LOC SLICE_X80Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[7]}]
set_property LOC SLICE_X80Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[8]}]
set_property LOC SLICE_X64Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wl_sm_start_reg]
set_property LOC SLICE_X76Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_i_1]
set_property LOC SLICE_X75Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_i_2]
set_property LOC SLICE_X80Y57 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_i_3]
set_property LOC SLICE_X82Y57 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_i_4]
set_property LOC SLICE_X80Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_i_5]
set_property LOC SLICE_X76Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row0_wr_done_reg]
set_property LOC SLICE_X76Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row1_wr_done_i_1]
set_property LOC SLICE_X76Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_done_victim_rotate.complex_row1_wr_done_reg]
set_property LOC SLICE_X76Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_level_dqs_asrt_i_1]
set_property LOC SLICE_X70Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_level_dqs_asrt_r1_reg]
set_property LOC SLICE_X76Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_level_dqs_asrt_reg]
set_property LOC SLICE_X75Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_lvl_start_i_1]
set_property LOC SLICE_X75Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_lvl_start_reg]
set_property LOC SLICE_X75Y57 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_victim_inc_i_1]
set_property LOC SLICE_X78Y56 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_victim_inc_i_2]
set_property LOC SLICE_X75Y57 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wr_victim_inc_reg]
set_property LOC SLICE_X67Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_i_1]
set_property LOC SLICE_X67Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_i_2]
set_property LOC SLICE_X67Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_final_chk_reg]
set_property LOC SLICE_X74Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_rd_wait_i_1]
set_property LOC SLICE_X74Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_rd_wait_reg]
set_property LOC SLICE_X62Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[0]_i_1}]
set_property LOC SLICE_X63Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[1]_i_1}]
set_property LOC SLICE_X63Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[2]_i_1}]
set_property LOC SLICE_X63Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[3]_i_1}]
set_property LOC SLICE_X62Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[4]_i_1}]
set_property LOC SLICE_X62Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[5]_i_1}]
set_property LOC SLICE_X62Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[6]_i_1}]
set_property LOC SLICE_X64Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_1}]
set_property LOC SLICE_X63Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2}]
set_property LOC SLICE_X62Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_3}]
set_property LOC SLICE_X71Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_4}]
set_property LOC SLICE_X74Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_5}]
set_property LOC SLICE_X62Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_6}]
set_property LOC SLICE_X62Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_7}]
set_property LOC SLICE_X63Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_8}]
set_property LOC SLICE_X63Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[0]}]
set_property LOC SLICE_X63Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[1]}]
set_property LOC SLICE_X63Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[2]}]
set_property LOC SLICE_X63Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[3]}]
set_property LOC SLICE_X62Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[4]}]
set_property LOC SLICE_X62Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[5]}]
set_property LOC SLICE_X62Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[6]}]
set_property LOC SLICE_X62Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_reg[7]}]
set_property LOC SLICE_X67Y61 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_resume_r_reg]
set_property LOC SLICE_X67Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_resume_r_reg_CE_cooolgate_en_gate_715]
set_property LOC SLICE_X68Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_sanity_chk_reg]
set_property LOC SLICE_X70Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5}]
set_property LOC SLICE_X77Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5_i_1}]
set_property LOC SLICE_X70Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]}]
set_property LOC SLICE_X71Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_i_1]
set_property LOC SLICE_X71Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_reg]
set_property LOC SLICE_X75Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[0]_i_1}]
set_property LOC SLICE_X75Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[1]_i_1}]
set_property LOC SLICE_X75Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[2]_i_1}]
set_property LOC SLICE_X75Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1}]
set_property LOC SLICE_X75Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2}]
set_property LOC SLICE_X74Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_3}]
set_property LOC SLICE_X75Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_4}]
set_property LOC SLICE_X75Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt_reg[0]}]
set_property LOC SLICE_X75Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt_reg[1]}]
set_property LOC SLICE_X75Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt_reg[2]}]
set_property LOC SLICE_X75Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt_reg[3]}]
set_property LOC SLICE_X82Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata[121]_i_1}]
set_property LOC SLICE_X82Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata[126]_i_1}]
set_property LOC SLICE_X82Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata[25]_i_1}]
set_property LOC SLICE_X82Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[109]}]
set_property LOC SLICE_X82Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[111]}]
set_property LOC SLICE_X82Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[121]}]
set_property LOC SLICE_X82Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[126]}]
set_property LOC SLICE_X82Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[127]}]
set_property LOC SLICE_X82Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[13]}]
set_property LOC SLICE_X82Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[25]}]
set_property LOC SLICE_X82Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[46]}]
set_property LOC SLICE_X76Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/write_calib_i_1]
set_property LOC SLICE_X79Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/write_calib_i_2]
set_property LOC SLICE_X76Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/write_calib_reg]
set_property LOC SLICE_X74Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_i_1]
set_property LOC SLICE_X76Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_r1_reg]
set_property LOC SLICE_X74Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg]
set_property LOC SLICE_X76Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_done_r1_reg]
set_property LOC SLICE_X75Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_done_r_reg]
set_property LOC SLICE_X76Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_final_if_rst_i_1]
set_property LOC SLICE_X76Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_final_if_rst_i_2]
set_property LOC SLICE_X76Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_final_if_rst_reg]
set_property LOC SLICE_X73Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_odt_ctl_i_1]
set_property LOC SLICE_X80Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_odt_ctl_i_2]
set_property LOC SLICE_X80Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_odt_ctl_i_3]
set_property LOC SLICE_X73Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_odt_ctl_reg]
set_property LOC SLICE_X73Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r1_reg]
set_property LOC SLICE_X66Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r6_reg_srl5]
set_property LOC SLICE_X66Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg]
set_property LOC SLICE_X66Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg_CE_cooolgate_en_gate_521]
set_property LOC SLICE_X74Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_done_r_i_1]
set_property LOC SLICE_X73Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_done_r_i_2]
set_property LOC SLICE_X74Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_done_r_reg]
set_property LOC SLICE_X74Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_i_1]
set_property LOC SLICE_X74Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_i_2]
set_property LOC SLICE_X72Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_i_3]
set_property LOC SLICE_X72Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_i_4]
set_property LOC SLICE_X72Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_i_5]
set_property LOC SLICE_X74Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_if_reset_reg]
set_property LOC SLICE_X73Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_prech_req_r_i_1]
set_property LOC SLICE_X72Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_prech_req_r_i_2]
set_property LOC SLICE_X73Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_prech_req_r_reg]
set_property LOC SLICE_X71Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[0]_i_2}]
set_property LOC SLICE_X71Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[0]_i_3}]
set_property LOC SLICE_X70Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[0]_i_4}]
set_property LOC SLICE_X71Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[0]_i_5}]
set_property LOC SLICE_X69Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[1]_i_2}]
set_property LOC SLICE_X69Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[1]_i_3}]
set_property LOC SLICE_X70Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[1]_i_4}]
set_property LOC SLICE_X71Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[2]_i_1}]
set_property LOC SLICE_X70Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[2]_i_2}]
set_property LOC SLICE_X71Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[2]_i_3}]
set_property LOC SLICE_X75Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_10}]
set_property LOC SLICE_X71Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_2}]
set_property LOC SLICE_X72Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_3}]
set_property LOC SLICE_X72Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_4}]
set_property LOC SLICE_X71Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_5}]
set_property LOC SLICE_X72Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_6}]
set_property LOC SLICE_X73Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_7}]
set_property LOC SLICE_X73Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_8}]
set_property LOC SLICE_X72Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r[3]_i_9}]
set_property LOC SLICE_X71Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[0]}]
set_property LOC SLICE_X71Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[0]_i_1}]
set_property LOC SLICE_X69Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[1]}]
set_property LOC SLICE_X69Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[1]_i_1}]
set_property LOC SLICE_X71Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[2]}]
set_property LOC SLICE_X71Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[3]}]
set_property LOC SLICE_X72Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r_reg[3]_i_1}]
set_property LOC SLICE_X69Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_data_i_1]
set_property LOC SLICE_X71Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_data_i_2]
set_property LOC SLICE_X72Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_data_i_3]
set_property LOC SLICE_X69Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_data_reg]
set_property LOC SLICE_X68Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early2_data_i_1]
set_property LOC SLICE_X68Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early2_data_reg]
set_property LOC SLICE_X73Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0]}]
set_property LOC SLICE_X79Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0]}]
set_property LOC SLICE_X77Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0]}]
set_property LOC SLICE_X75Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0]}]
set_property LOC SLICE_X77Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0]}]
set_property LOC SLICE_X83Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0]}]
set_property LOC SLICE_X79Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0]}]
set_property LOC SLICE_X79Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1]}]
set_property LOC SLICE_X83Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1]}]
set_property LOC SLICE_X79Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1]}]
set_property LOC SLICE_X72Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1]}]
set_property LOC SLICE_X79Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1]}]
set_property LOC SLICE_X82Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1]}]
set_property LOC SLICE_X73Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1]}]
set_property LOC SLICE_X81Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1]}]
set_property LOC SLICE_X77Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2]}]
set_property LOC SLICE_X77Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2]}]
set_property LOC SLICE_X71Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2]}]
set_property LOC SLICE_X72Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2]}]
set_property LOC SLICE_X73Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2]}]
set_property LOC SLICE_X73Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2]}]
set_property LOC SLICE_X73Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2]}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2]}]
set_property LOC SLICE_X82Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3]}]
set_property LOC SLICE_X82Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3]}]
set_property LOC SLICE_X72Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3]}]
set_property LOC SLICE_X74Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3]}]
set_property LOC SLICE_X77Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3]}]
set_property LOC SLICE_X73Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3]}]
set_property LOC SLICE_X74Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3]}]
set_property LOC SLICE_X77Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4]}]
set_property LOC SLICE_X72Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4]}]
set_property LOC SLICE_X73Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4]}]
set_property LOC SLICE_X73Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4]}]
set_property LOC SLICE_X74Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4]}]
set_property LOC SLICE_X73Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4]}]
set_property LOC SLICE_X73Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4]}]
set_property LOC SLICE_X77Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5]}]
set_property LOC SLICE_X75Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5]}]
set_property LOC SLICE_X75Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5]}]
set_property LOC SLICE_X72Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]}]
set_property LOC SLICE_X77Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5]}]
set_property LOC SLICE_X73Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5]}]
set_property LOC SLICE_X73Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5]}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5]}]
set_property LOC SLICE_X78Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6]}]
set_property LOC SLICE_X72Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6]}]
set_property LOC SLICE_X71Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6]}]
set_property LOC SLICE_X72Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]}]
set_property LOC SLICE_X73Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6]}]
set_property LOC SLICE_X72Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6]}]
set_property LOC SLICE_X77Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6]}]
set_property LOC SLICE_X75Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6]}]
set_property LOC SLICE_X78Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7]}]
set_property LOC SLICE_X73Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7]}]
set_property LOC SLICE_X74Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7]}]
set_property LOC SLICE_X73Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7]}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7]}]
set_property LOC SLICE_X77Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7]}]
set_property LOC SLICE_X73Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7]}]
set_property LOC SLICE_X71Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_data_match_r_i_1]
set_property LOC SLICE_X71Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_data_match_r_i_2]
set_property LOC SLICE_X71Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_data_match_r_reg]
set_property LOC SLICE_X68Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall0_and_r_i_1]
set_property LOC SLICE_X70Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall0_and_r_i_2]
set_property LOC SLICE_X68Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall0_and_r_reg]
set_property LOC SLICE_X71Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall1_and_r_i_1]
set_property LOC SLICE_X71Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall1_and_r_i_2]
set_property LOC SLICE_X71Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall1_and_r_reg]
set_property LOC SLICE_X69Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall2_and_r_i_1]
set_property LOC SLICE_X68Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall2_and_r_i_2]
set_property LOC SLICE_X69Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall2_and_r_reg]
set_property LOC SLICE_X71Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall3_and_r_i_1]
set_property LOC SLICE_X70Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall3_and_r_i_2]
set_property LOC SLICE_X71Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_fall3_and_r_reg]
set_property LOC SLICE_X71Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise0_and_r_i_1]
set_property LOC SLICE_X72Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise0_and_r_i_2]
set_property LOC SLICE_X71Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise0_and_r_reg]
set_property LOC SLICE_X69Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise1_and_r_i_1]
set_property LOC SLICE_X69Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise1_and_r_i_2]
set_property LOC SLICE_X69Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise1_and_r_reg]
set_property LOC SLICE_X71Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise2_and_r_i_1]
set_property LOC SLICE_X71Y85 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise2_and_r_i_2]
set_property LOC SLICE_X71Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise2_and_r_reg]
set_property LOC SLICE_X69Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise3_and_r_i_1]
set_property LOC SLICE_X69Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise3_and_r_i_2]
set_property LOC SLICE_X69Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early1_match_rise3_and_r_reg]
set_property LOC SLICE_X71Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_data_match_r_i_1]
set_property LOC SLICE_X70Y85 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_data_match_r_i_2]
set_property LOC SLICE_X71Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_data_match_r_reg]
set_property LOC SLICE_X70Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall0_and_r_i_1]
set_property LOC SLICE_X68Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall0_and_r_i_2]
set_property LOC SLICE_X70Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall0_and_r_reg]
set_property LOC SLICE_X71Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall1_and_r_i_1]
set_property LOC SLICE_X70Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall1_and_r_i_2]
set_property LOC SLICE_X71Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall1_and_r_reg]
set_property LOC SLICE_X69Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall2_and_r_i_1]
set_property LOC SLICE_X68Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall2_and_r_i_2]
set_property LOC SLICE_X69Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall2_and_r_reg]
set_property LOC SLICE_X70Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall3_and_r_i_1]
set_property LOC SLICE_X71Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall3_and_r_i_2]
set_property LOC SLICE_X70Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_fall3_and_r_reg]
set_property LOC SLICE_X72Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_i_1]
set_property LOC SLICE_X70Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_i_2]
set_property LOC SLICE_X72Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_reg]
set_property LOC SLICE_X69Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise1_and_r_i_1]
set_property LOC SLICE_X69Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise1_and_r_i_2]
set_property LOC SLICE_X69Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise1_and_r_reg]
set_property LOC SLICE_X71Y85 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise2_and_r_i_1]
set_property LOC SLICE_X71Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise2_and_r_i_2]
set_property LOC SLICE_X71Y85 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise2_and_r_reg]
set_property LOC SLICE_X69Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise3_and_r_i_1]
set_property LOC SLICE_X68Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise3_and_r_i_2]
set_property LOC SLICE_X69Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise3_and_r_reg]
set_property LOC SLICE_X69Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_fall0_r_reg[0]}]
set_property LOC SLICE_X71Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1}]
set_property LOC SLICE_X71Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0]}]
set_property LOC SLICE_X70Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_fall3_r_reg[0]}]
set_property LOC SLICE_X71Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1}]
set_property LOC SLICE_X71Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r_reg[0]}]
set_property LOC SLICE_X69Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0]}]
set_property LOC SLICE_X69Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early2_match_fall2_r_reg[0]}]
set_property LOC SLICE_X68Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1}]
set_property LOC SLICE_X68Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r_reg[0]}]
set_property LOC SLICE_X68Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1}]
set_property LOC SLICE_X68Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0]}]
set_property LOC SLICE_X70Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall1_r_reg[0]}]
set_property LOC SLICE_X68Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1}]
set_property LOC SLICE_X68Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0]}]
set_property LOC SLICE_X71Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1}]
set_property LOC SLICE_X71Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0]}]
set_property LOC SLICE_X70Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0]}]
set_property LOC SLICE_X69Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1}]
set_property LOC SLICE_X69Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r_reg[0]}]
set_property LOC SLICE_X70Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]}]
set_property LOC SLICE_X69Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0]}]
set_property LOC SLICE_X71Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1]}]
set_property LOC SLICE_X70Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1}]
set_property LOC SLICE_X70Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1]}]
set_property LOC SLICE_X69Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1}]
set_property LOC SLICE_X69Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1]}]
set_property LOC SLICE_X69Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1]}]
set_property LOC SLICE_X70Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_fall0_r_reg[1]}]
set_property LOC SLICE_X70Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1}]
set_property LOC SLICE_X70Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r_reg[1]}]
set_property LOC SLICE_X72Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1}]
set_property LOC SLICE_X72Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r_reg[1]}]
set_property LOC SLICE_X71Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].early2_match_rise2_r_reg[1]}]
set_property LOC SLICE_X70Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1}]
set_property LOC SLICE_X70Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1]}]
set_property LOC SLICE_X70Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1}]
set_property LOC SLICE_X70Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r_reg[1]}]
set_property LOC SLICE_X69Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1]}]
set_property LOC SLICE_X70Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_fall3_r_reg[1]}]
set_property LOC SLICE_X73Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1]}]
set_property LOC SLICE_X69Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise1_r_reg[1]}]
set_property LOC SLICE_X71Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1}]
set_property LOC SLICE_X71Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1]}]
set_property LOC SLICE_X69Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1}]
set_property LOC SLICE_X69Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r_reg[1]}]
set_property LOC SLICE_X69Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall0_r_reg[2]}]
set_property LOC SLICE_X71Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1}]
set_property LOC SLICE_X71Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r_reg[2]}]
set_property LOC SLICE_X71Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall2_r_reg[2]}]
set_property LOC SLICE_X71Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1}]
set_property LOC SLICE_X71Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r_reg[2]}]
set_property LOC SLICE_X71Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1}]
set_property LOC SLICE_X71Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r_reg[2]}]
set_property LOC SLICE_X69Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_rise1_r_reg[2]}]
set_property LOC SLICE_X71Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1}]
set_property LOC SLICE_X71Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2]}]
set_property LOC SLICE_X68Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].early2_match_rise3_r_reg[2]}]
set_property LOC SLICE_X68Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1}]
set_property LOC SLICE_X68Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2]}]
set_property LOC SLICE_X70Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2]}]
set_property LOC SLICE_X70Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1}]
set_property LOC SLICE_X70Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2]}]
set_property LOC SLICE_X71Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2]}]
set_property LOC SLICE_X70Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2]}]
set_property LOC SLICE_X70Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1}]
set_property LOC SLICE_X70Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2]}]
set_property LOC SLICE_X70Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise2_r_reg[2]}]
set_property LOC SLICE_X69Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1}]
set_property LOC SLICE_X69Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2]}]
set_property LOC SLICE_X71Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_fall1_r_reg[3]}]
set_property LOC SLICE_X70Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1}]
set_property LOC SLICE_X70Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg[3]}]
set_property LOC SLICE_X69Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1}]
set_property LOC SLICE_X69Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r_reg[3]}]
set_property LOC SLICE_X71Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg[3]}]
set_property LOC SLICE_X70Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_fall0_r_reg[3]}]
set_property LOC SLICE_X72Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1}]
set_property LOC SLICE_X72Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg[3]}]
set_property LOC SLICE_X70Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1}]
set_property LOC SLICE_X70Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3]}]
set_property LOC SLICE_X70Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1}]
set_property LOC SLICE_X70Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg[3]}]
set_property LOC SLICE_X71Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall2_r_reg[3]}]
set_property LOC SLICE_X71Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1}]
set_property LOC SLICE_X71Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3]}]
set_property LOC SLICE_X73Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3]}]
set_property LOC SLICE_X69Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg[3]}]
set_property LOC SLICE_X70Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1}]
set_property LOC SLICE_X70Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r_reg[3]}]
set_property LOC SLICE_X66Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3]}]
set_property LOC SLICE_X69Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall0_r_reg[4]}]
set_property LOC SLICE_X71Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1}]
set_property LOC SLICE_X71Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r_reg[4]}]
set_property LOC SLICE_X71Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg[4]}]
set_property LOC SLICE_X71Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1}]
set_property LOC SLICE_X71Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r_reg[4]}]
set_property LOC SLICE_X69Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early1_match_rise1_r_reg[4]}]
set_property LOC SLICE_X69Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early2_match_fall2_r_reg[4]}]
set_property LOC SLICE_X68Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1}]
set_property LOC SLICE_X68Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r_reg[4]}]
set_property LOC SLICE_X68Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1}]
set_property LOC SLICE_X68Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg[4]}]
set_property LOC SLICE_X70Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall1_r_reg[4]}]
set_property LOC SLICE_X68Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1}]
set_property LOC SLICE_X68Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r_reg[4]}]
set_property LOC SLICE_X71Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1}]
set_property LOC SLICE_X71Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r_reg[4]}]
set_property LOC SLICE_X70Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_rise0_r_reg[4]}]
set_property LOC SLICE_X69Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1}]
set_property LOC SLICE_X69Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r_reg[4]}]
set_property LOC SLICE_X66Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4]}]
set_property LOC SLICE_X68Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg[4]}]
set_property LOC SLICE_X71Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_fall1_r_reg[5]}]
set_property LOC SLICE_X70Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1}]
set_property LOC SLICE_X70Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r_reg[5]}]
set_property LOC SLICE_X70Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1}]
set_property LOC SLICE_X70Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r_reg[5]}]
set_property LOC SLICE_X69Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early1_match_rise3_r_reg[5]}]
set_property LOC SLICE_X70Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_fall0_r_reg[5]}]
set_property LOC SLICE_X68Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1}]
set_property LOC SLICE_X68Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r_reg[5]}]
set_property LOC SLICE_X72Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1}]
set_property LOC SLICE_X72Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r_reg[5]}]
set_property LOC SLICE_X71Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_rise2_r_reg[5]}]
set_property LOC SLICE_X71Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1}]
set_property LOC SLICE_X71Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r_reg[5]}]
set_property LOC SLICE_X70Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1}]
set_property LOC SLICE_X70Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r_reg[5]}]
set_property LOC SLICE_X68Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall2_r_reg[5]}]
set_property LOC SLICE_X70Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_fall3_r_reg[5]}]
set_property LOC SLICE_X72Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise0_r_reg[5]}]
set_property LOC SLICE_X69Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise1_r_reg[5]}]
set_property LOC SLICE_X71Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1}]
set_property LOC SLICE_X71Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r_reg[5]}]
set_property LOC SLICE_X69Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1}]
set_property LOC SLICE_X69Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r_reg[5]}]
set_property LOC SLICE_X68Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall0_r_reg[6]}]
set_property LOC SLICE_X70Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1}]
set_property LOC SLICE_X70Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r_reg[6]}]
set_property LOC SLICE_X68Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall2_r_reg[6]}]
set_property LOC SLICE_X71Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1}]
set_property LOC SLICE_X71Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r_reg[6]}]
set_property LOC SLICE_X70Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1}]
set_property LOC SLICE_X70Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r_reg[6]}]
set_property LOC SLICE_X69Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_rise1_r_reg[6]}]
set_property LOC SLICE_X70Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1}]
set_property LOC SLICE_X70Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r_reg[6]}]
set_property LOC SLICE_X69Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].early2_match_rise3_r_reg[6]}]
set_property LOC SLICE_X68Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1}]
set_property LOC SLICE_X68Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r_reg[6]}]
set_property LOC SLICE_X70Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall1_r_reg[6]}]
set_property LOC SLICE_X68Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1}]
set_property LOC SLICE_X68Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r_reg[6]}]
set_property LOC SLICE_X71Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_fall3_r_reg[6]}]
set_property LOC SLICE_X70Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise0_r_reg[6]}]
set_property LOC SLICE_X69Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1}]
set_property LOC SLICE_X69Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r_reg[6]}]
set_property LOC SLICE_X70Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise2_r_reg[6]}]
set_property LOC SLICE_X69Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1}]
set_property LOC SLICE_X69Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r_reg[6]}]
set_property LOC SLICE_X71Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_fall1_r_reg[7]}]
set_property LOC SLICE_X69Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1}]
set_property LOC SLICE_X69Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r_reg[7]}]
set_property LOC SLICE_X69Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1}]
set_property LOC SLICE_X69Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r_reg[7]}]
set_property LOC SLICE_X71Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early1_match_rise2_r_reg[7]}]
set_property LOC SLICE_X70Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early2_match_fall0_r_reg[7]}]
set_property LOC SLICE_X72Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1}]
set_property LOC SLICE_X72Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r_reg[7]}]
set_property LOC SLICE_X71Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1}]
set_property LOC SLICE_X71Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r_reg[7]}]
set_property LOC SLICE_X70Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1}]
set_property LOC SLICE_X70Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r_reg[7]}]
set_property LOC SLICE_X69Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall2_r_reg[7]}]
set_property LOC SLICE_X71Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1}]
set_property LOC SLICE_X71Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg[7]}]
set_property LOC SLICE_X72Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_rise0_r_reg[7]}]
set_property LOC SLICE_X69Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_rise1_r_reg[7]}]
set_property LOC SLICE_X71Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1}]
set_property LOC SLICE_X71Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r_reg[7]}]
set_property LOC SLICE_X66Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7]}]
set_property LOC SLICE_X70Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_r_i_1]
set_property LOC SLICE_X70Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_r_i_2]
set_property LOC SLICE_X70Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_r_reg]
set_property LOC SLICE_X70Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg]
set_property LOC SLICE_X68Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall0_and_r_i_1]
set_property LOC SLICE_X68Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall0_and_r_reg]
set_property LOC SLICE_X70Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall1_and_r_i_1]
set_property LOC SLICE_X70Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall1_and_r_reg]
set_property LOC SLICE_X69Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall2_and_r_i_1]
set_property LOC SLICE_X69Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall2_and_r_reg]
set_property LOC SLICE_X70Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall3_and_r_i_1]
set_property LOC SLICE_X70Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_fall3_and_r_reg]
set_property LOC SLICE_X70Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise0_and_r_i_1]
set_property LOC SLICE_X70Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise0_and_r_reg]
set_property LOC SLICE_X69Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise1_and_r_i_1]
set_property LOC SLICE_X69Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise1_and_r_reg]
set_property LOC SLICE_X70Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise2_and_r_i_1]
set_property LOC SLICE_X70Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise2_and_r_reg]
set_property LOC SLICE_X69Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise3_and_r_i_1]
set_property LOC SLICE_X69Y91 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_match_rise3_and_r_reg]
set_property LOC SLICE_X68Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0][0]}]
set_property LOC SLICE_X71Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0][0]}]
set_property LOC SLICE_X69Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0][0]}]
set_property LOC SLICE_X70Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0][0]}]
set_property LOC SLICE_X77Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0][0]}]
set_property LOC SLICE_X73Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0][0]}]
set_property LOC SLICE_X70Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2}]
set_property LOC SLICE_X69Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0][0]}]
set_property LOC SLICE_X70Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1][0]}]
set_property LOC SLICE_X73Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1][0]}]
set_property LOC SLICE_X71Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1][0]}]
set_property LOC SLICE_X72Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1][0]}]
set_property LOC SLICE_X72Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1][0]}]
set_property LOC SLICE_X69Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1][0]}]
set_property LOC SLICE_X71Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1][0]}]
set_property LOC SLICE_X69Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1][0]}]
set_property LOC SLICE_X72Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2][0]}]
set_property LOC SLICE_X72Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2][0]}]
set_property LOC SLICE_X71Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2][0]}]
set_property LOC SLICE_X72Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2][0]}]
set_property LOC SLICE_X73Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2][0]}]
set_property LOC SLICE_X70Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2][0]}]
set_property LOC SLICE_X71Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2][0]}]
set_property LOC SLICE_X71Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2][0]}]
set_property LOC SLICE_X71Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3][0]}]
set_property LOC SLICE_X71Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3][0]}]
set_property LOC SLICE_X70Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3][0]}]
set_property LOC SLICE_X70Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3][0]}]
set_property LOC SLICE_X77Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3][0]}]
set_property LOC SLICE_X70Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3][0]}]
set_property LOC SLICE_X71Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3][0]}]
set_property LOC SLICE_X66Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2}]
set_property LOC SLICE_X68Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4][0]}]
set_property LOC SLICE_X71Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4][0]}]
set_property LOC SLICE_X68Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4][0]}]
set_property LOC SLICE_X71Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4][0]}]
set_property LOC SLICE_X72Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4][0]}]
set_property LOC SLICE_X69Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4][0]}]
set_property LOC SLICE_X66Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2}]
set_property LOC SLICE_X68Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4][0]}]
set_property LOC SLICE_X73Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5][0]}]
set_property LOC SLICE_X73Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5][0]}]
set_property LOC SLICE_X75Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5][0]}]
set_property LOC SLICE_X70Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5][0]}]
set_property LOC SLICE_X74Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5][0]}]
set_property LOC SLICE_X71Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5][0]}]
set_property LOC SLICE_X71Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5][0]}]
set_property LOC SLICE_X69Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5][0]}]
set_property LOC SLICE_X68Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6][0]}]
set_property LOC SLICE_X70Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6][0]}]
set_property LOC SLICE_X68Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6][0]}]
set_property LOC SLICE_X71Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6][0]}]
set_property LOC SLICE_X71Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6][0]}]
set_property LOC SLICE_X71Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6][0]}]
set_property LOC SLICE_X70Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6][0]}]
set_property LOC SLICE_X74Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6][0]}]
set_property LOC SLICE_X71Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7][0]}]
set_property LOC SLICE_X71Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7][0]}]
set_property LOC SLICE_X69Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7][0]}]
set_property LOC SLICE_X71Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7][0]}]
set_property LOC SLICE_X73Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7][0]}]
set_property LOC SLICE_X77Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7][0]}]
set_property LOC SLICE_X71Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7][0]}]
set_property LOC SLICE_X66Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2}]
set_property LOC SLICE_X73Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_done_i_1]
set_property LOC SLICE_X73Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_done_i_2]
set_property LOC SLICE_X73Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_done_reg]
set_property LOC SLICE_X72Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_i_1]
set_property LOC SLICE_X72Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_i_2]
set_property LOC SLICE_X72Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg]
set_property LOC SLICE_X73Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r[0][0][4]_i_2}]
set_property LOC SLICE_X74Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r[0][1][4]_i_1}]
set_property LOC SLICE_X67Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/init_state_r[2]_i_8}]
set_property LOC SLICE_X71Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/init_state_r[3]_i_25}]
set_property LOC SLICE_X69Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/init_state_r[4]_i_29}]
set_property LOC SLICE_X67Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/init_state_r[4]_i_33}]
set_property LOC SLICE_X69Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/init_state_r[5]_i_27}]
set_property LOC SLICE_X88Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/input_[1].iserdes_dq_.idelay_dq.idelaye2_i_2}]
set_property LOC SLICE_X88Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/input_[1].iserdes_dq_.idelay_dq.idelaye2_i_2__0}]
set_property LOC SLICE_X75Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[0]_i_1}]
set_property LOC SLICE_X75Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[1]_i_1}]
set_property LOC SLICE_X75Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[2]_i_1}]
set_property LOC SLICE_X75Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[3]_i_1}]
set_property LOC SLICE_X74Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1}]
set_property LOC SLICE_X75Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_2}]
set_property LOC SLICE_X75Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt_reg[0]}]
set_property LOC SLICE_X75Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt_reg[1]}]
set_property LOC SLICE_X75Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt_reg[2]}]
set_property LOC SLICE_X75Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt_reg[3]}]
set_property LOC SLICE_X75Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt_reg[4]}]
set_property LOC SLICE_X72Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]}]
set_property LOC SLICE_X72Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]}]
set_property LOC SLICE_X72Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r1_reg]
set_property LOC SLICE_X70Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r3_reg_srl2]
set_property LOC SLICE_X73Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r_reg]
set_property LOC SLICE_X70Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[0]_i_1}]
set_property LOC SLICE_X70Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[1]_i_1}]
set_property LOC SLICE_X70Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[2]_i_1}]
set_property LOC SLICE_X70Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1}]
set_property LOC SLICE_X70Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_2}]
set_property LOC SLICE_X70Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt_reg[0]}]
set_property LOC SLICE_X70Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt_reg[1]}]
set_property LOC SLICE_X70Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt_reg[2]}]
set_property LOC SLICE_X70Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt_reg[2]_CE_cooolgate_en_gate_439}]
set_property LOC SLICE_X70Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt_reg[3]}]
set_property LOC SLICE_X67Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wl_tap_count_r[5]_i_3}]
set_property LOC SLICE_X73Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_i_1]
set_property LOC SLICE_X72Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg]
set_property LOC SLICE_X73Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[0]_i_1}]
set_property LOC SLICE_X73Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[0]_i_2}]
set_property LOC SLICE_X70Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[1]_i_1}]
set_property LOC SLICE_X70Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[1]_i_2}]
set_property LOC SLICE_X73Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r_reg[0]}]
set_property LOC SLICE_X68Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r_reg[1]}]
set_property LOC SLICE_X70Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r2_reg_srl2]
set_property LOC SLICE_X72Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_i_1]
set_property LOC SLICE_X73Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_i_2]
set_property LOC SLICE_X73Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_i_3]
set_property LOC SLICE_X72Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_reg]
set_property LOC SLICE_X72Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_reg_CE_cooolgate_en_gate_951]
set_property LOC SLICE_X70Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg]
set_property LOC SLICE_X73Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_prech_req_reg]
set_property LOC SLICE_X74Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_done_i_1]
set_property LOC SLICE_X74Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_done_reg]
set_property LOC SLICE_X72Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg]
set_property LOC SLICE_X71Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg]
set_property LOC SLICE_X71Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_redo_i_1]
set_property LOC SLICE_X71Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_redo_i_2]
set_property LOC SLICE_X71Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_redo_i_3]
set_property LOC SLICE_X71Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_redo_reg]
set_property LOC SLICE_X68Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_redo_corse_inc[2]_i_5}]
set_property LOC SLICE_X83Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[0]}]
set_property LOC SLICE_X83Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[17]}]
set_property LOC SLICE_X83Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[18]}]
set_property LOC SLICE_X83Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[19]}]
set_property LOC SLICE_X83Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[1]}]
set_property LOC SLICE_X83Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[20]}]
set_property LOC SLICE_X83Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[21]}]
set_property LOC SLICE_X83Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[22]}]
set_property LOC SLICE_X86Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[23]}]
set_property LOC SLICE_X89Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[24]}]
set_property LOC SLICE_X83Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i1_reg[2]}]
set_property LOC SLICE_X86Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[0]}]
set_property LOC SLICE_X86Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[17]}]
set_property LOC SLICE_X89Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[18]}]
set_property LOC SLICE_X87Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[19]}]
set_property LOC SLICE_X87Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[1]}]
set_property LOC SLICE_X89Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[20]}]
set_property LOC SLICE_X86Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[21]}]
set_property LOC SLICE_X87Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[22]}]
set_property LOC SLICE_X89Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[23]}]
set_property LOC SLICE_X89Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[24]}]
set_property LOC SLICE_X87Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_reg[2]}]
set_property LOC SLICE_X89Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wr_i1_reg]
set_property LOC SLICE_X89Y86 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wr_i2_reg]
set_property LOC SLICE_X87Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives_reg]
set_property LOC SLICE_X73Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/FSM_onehot_cal1_state_r[16]_i_2}]
set_property LOC SLICE_X88Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5]
set_property LOC SLICE_X84Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17]
set_property LOC SLICE_X84Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23]
set_property LOC SLICE_X88Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29]
set_property LOC SLICE_X88Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35]
set_property LOC SLICE_X84Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41]
set_property LOC SLICE_X84Y56 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47]
set_property LOC SLICE_X84Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53]
set_property LOC SLICE_X88Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59]
set_property LOC SLICE_X88Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65]
set_property LOC SLICE_X88Y60 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71]
set_property LOC SLICE_X88Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11]
set_property LOC SLICE_X84Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77]
set_property LOC SLICE_X86Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[1]_i_1}]
set_property LOC SLICE_X86Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_1}]
set_property LOC SLICE_X86Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_3}]
set_property LOC SLICE_X86Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_4}]
set_property LOC SLICE_X86Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_5}]
set_property LOC SLICE_X86Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]}]
set_property LOC SLICE_X86Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]_CE_cooolgate_en_gate_403}]
set_property LOC SLICE_X86Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]}]
set_property LOC SLICE_X85Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_1}]
set_property LOC SLICE_X85Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_2}]
set_property LOC SLICE_X85Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_3}]
set_property LOC SLICE_X85Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_4}]
set_property LOC SLICE_X85Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]}]
set_property LOC SLICE_X87Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_1]
set_property LOC SLICE_X89Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18]
set_property LOC SLICE_X87Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19]
set_property LOC SLICE_X89Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2]
set_property LOC SLICE_X89Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_20]
set_property LOC SLICE_X89Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_21]
set_property LOC SLICE_X89Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26__1]
set_property LOC SLICE_X89Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27]
set_property LOC SLICE_X85Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_29]
set_property LOC SLICE_X89Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3]
set_property LOC SLICE_X89Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4]
set_property LOC SLICE_X89Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5]
set_property LOC SLICE_X87Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/p_17_out]
set_property LOC SLICE_X86Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X86Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X85Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]}]
set_property LOC SLICE_X85Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]}]
set_property LOC SLICE_X86Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[0]_i_1}]
set_property LOC SLICE_X86Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[1]_i_1}]
set_property LOC SLICE_X85Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[2]_i_1}]
set_property LOC SLICE_X85Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1}]
set_property LOC SLICE_X85Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_2}]
set_property LOC SLICE_X84Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[0]}]
set_property LOC SLICE_X85Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[0]_CE_cooolgate_en_gate_648_LOPT_REMAP}]
set_property LOC SLICE_X85Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[1]}]
set_property LOC SLICE_X85Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[2]}]
set_property LOC SLICE_X85Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[3]}]
set_property LOC SLICE_X85Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0]
set_property LOC SLICE_X86Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[0]_i_1}]
set_property LOC SLICE_X86Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[1]_i_1}]
set_property LOC SLICE_X87Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[2]_i_1}]
set_property LOC SLICE_X87Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_1}]
set_property LOC SLICE_X86Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X86Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X86Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]}]
set_property LOC SLICE_X89Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]}]
set_property LOC SLICE_X86Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[0]}]
set_property LOC SLICE_X86Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[1]}]
set_property LOC SLICE_X86Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[2]}]
set_property LOC SLICE_X89Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[3]}]
set_property LOC SLICE_X85Y58 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg]
set_property LOC SLICE_X80Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phy_mc_cmd_full_r_i_1]
set_property LOC SLICE_X84Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[1]_i_1__0}]
set_property LOC SLICE_X84Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[6]_i_1}]
set_property LOC SLICE_X85Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[6]_i_2}]
set_property LOC SLICE_X85Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[6]_i_3}]
set_property LOC SLICE_X85Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[6]_i_4}]
set_property LOC SLICE_X84Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]}]
set_property LOC SLICE_X85Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]_CE_cooolgate_en_gate_406}]
set_property LOC SLICE_X84Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]}]
set_property LOC SLICE_X83Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[3]_i_1}]
set_property LOC SLICE_X83Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[3]_i_2}]
set_property LOC SLICE_X83Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[3]_i_3}]
set_property LOC SLICE_X83Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[3]_i_4}]
set_property LOC SLICE_X83Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]}]
set_property LOC SLICE_X89Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_1__0]
set_property LOC SLICE_X89Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26__2]
set_property LOC SLICE_X86Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34__1]
set_property LOC SLICE_X86Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42__1]
set_property LOC SLICE_X85Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/p_17_out]
set_property LOC SLICE_X82Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X82Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X82Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]}]
set_property LOC SLICE_X82Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]}]
set_property LOC SLICE_X82Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[0]_i_1__0}]
set_property LOC SLICE_X82Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[1]_i_1__0}]
set_property LOC SLICE_X82Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[2]_i_1__0}]
set_property LOC SLICE_X84Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0}]
set_property LOC SLICE_X82Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_2__0}]
set_property LOC SLICE_X83Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[0]}]
set_property LOC SLICE_X83Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[1]}]
set_property LOC SLICE_X83Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[2]}]
set_property LOC SLICE_X83Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[3]}]
set_property LOC SLICE_X84Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0]
set_property LOC SLICE_X84Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[0]_i_1__2}]
set_property LOC SLICE_X84Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[1]_i_1__2}]
set_property LOC SLICE_X85Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[2]_i_1__0}]
set_property LOC SLICE_X85Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_1__0}]
set_property LOC SLICE_X84Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X85Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X85Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]}]
set_property LOC SLICE_X85Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]}]
set_property LOC SLICE_X84Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[0]}]
set_property LOC SLICE_X85Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[1]}]
set_property LOC SLICE_X85Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[2]}]
set_property LOC SLICE_X85Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[3]}]
set_property LOC SLICE_X89Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[0]_i_1}]
set_property LOC SLICE_X89Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[1]_i_1}]
set_property LOC SLICE_X88Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[2]_i_1}]
set_property LOC SLICE_X89Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[3]_i_1}]
set_property LOC SLICE_X89Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[4]_i_1}]
set_property LOC SLICE_X89Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[5]_i_1}]
set_property LOC SLICE_X89Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[6]_i_1}]
set_property LOC SLICE_X89Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[7]_i_1}]
set_property LOC SLICE_X89Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_counter_read_val[8]_i_1}]
set_property LOC SLICE_X88Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_i_1]
set_property LOC SLICE_X88Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg]
set_property LOC SLICE_X88Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg_CE_cooolgate_en_gate_953]
set_property LOC SLICE_X88Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg_srl3]
set_property LOC SLICE_X88Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg]
set_property LOC SLICE_X87Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg_CE_cooolgate_en_gate_649]
set_property LOC SLICE_X87Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]}]
set_property LOC SLICE_X87Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]}]
set_property LOC SLICE_X87Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]}]
set_property LOC SLICE_X79Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]}]
set_property LOC SLICE_X85Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]}]
set_property LOC SLICE_X83Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]}]
set_property LOC SLICE_X82Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]}]
set_property LOC SLICE_X79Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]}]
set_property LOC SLICE_X82Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]}]
set_property LOC SLICE_X82Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]}]
set_property LOC SLICE_X82Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]}]
set_property LOC SLICE_X79Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]}]
set_property LOC SLICE_X85Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]}]
set_property LOC SLICE_X85Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]}]
set_property LOC SLICE_X85Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]}]
set_property LOC SLICE_X83Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]}]
set_property LOC SLICE_X85Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28]}]
set_property LOC SLICE_X82Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29]}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]}]
set_property LOC SLICE_X82Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]}]
set_property LOC SLICE_X82Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]}]
set_property LOC SLICE_X86Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]}]
set_property LOC SLICE_X83Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]}]
set_property LOC SLICE_X86Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]}]
set_property LOC SLICE_X86Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]}]
set_property LOC SLICE_X86Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]}]
set_property LOC SLICE_X86Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]}]
set_property LOC SLICE_X86Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]}]
set_property LOC SLICE_X86Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]}]
set_property LOC SLICE_X82Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]}]
set_property LOC SLICE_X87Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]}]
set_property LOC SLICE_X83Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]}]
set_property LOC SLICE_X86Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]}]
set_property LOC SLICE_X82Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]}]
set_property LOC SLICE_X87Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]}]
set_property LOC SLICE_X82Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]}]
set_property LOC SLICE_X86Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]}]
set_property LOC SLICE_X82Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]}]
set_property LOC SLICE_X86Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]}]
set_property LOC SLICE_X86Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]}]
set_property LOC SLICE_X86Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]}]
set_property LOC SLICE_X87Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]}]
set_property LOC SLICE_X86Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]}]
set_property LOC SLICE_X87Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]}]
set_property LOC SLICE_X86Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]}]
set_property LOC SLICE_X86Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]}]
set_property LOC SLICE_X87Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]}]
set_property LOC SLICE_X83Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]}]
set_property LOC SLICE_X82Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]}]
set_property LOC SLICE_X87Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]}]
set_property LOC SLICE_X87Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]}]
set_property LOC SLICE_X82Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]}]
set_property LOC SLICE_X83Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]}]
set_property LOC SLICE_X86Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]}]
set_property LOC SLICE_X86Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]}]
set_property LOC SLICE_X86Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]}]
set_property LOC SLICE_X83Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]}]
set_property LOC SLICE_X86Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]}]
set_property LOC SLICE_X85Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]}]
set_property LOC SLICE_X86Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]}]
set_property LOC SLICE_X86Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]}]
set_property LOC SLICE_X85Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]}]
set_property LOC SLICE_X87Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]}]
set_property LOC SLICE_X85Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]}]
set_property LOC SLICE_X72Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_fall0_r[0]_i_1}]
set_property LOC SLICE_X77Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_fall1_r[0]_i_1}]
set_property LOC SLICE_X72Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_fall2_r[0]_i_1}]
set_property LOC SLICE_X77Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_fall3_r[0]_i_1}]
set_property LOC SLICE_X74Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_rise0_r[0]_i_1}]
set_property LOC SLICE_X79Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_rise1_r[0]_i_1}]
set_property LOC SLICE_X72Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_rise2_r[0]_i_1}]
set_property LOC SLICE_X79Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[0].mux_rd_rise3_r[0]_i_1}]
set_property LOC SLICE_X79Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_fall0_r[1]_i_1}]
set_property LOC SLICE_X83Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_fall1_r[1]_i_1}]
set_property LOC SLICE_X77Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_fall2_r[1]_i_1}]
set_property LOC SLICE_X72Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_fall3_r[1]_i_1}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_rise0_r[1]_i_1}]
set_property LOC SLICE_X79Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_rise1_r[1]_i_1}]
set_property LOC SLICE_X73Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_rise2_r[1]_i_1}]
set_property LOC SLICE_X79Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[1].mux_rd_rise3_r[1]_i_1}]
set_property LOC SLICE_X75Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_fall0_r[2]_i_1}]
set_property LOC SLICE_X75Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_fall1_r[2]_i_1}]
set_property LOC SLICE_X72Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_fall2_r[2]_i_1}]
set_property LOC SLICE_X73Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_fall3_r[2]_i_1}]
set_property LOC SLICE_X71Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_rise0_r[2]_i_1}]
set_property LOC SLICE_X72Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_rise1_r[2]_i_1}]
set_property LOC SLICE_X73Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_rise2_r[2]_i_1}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[2].mux_rd_rise3_r[2]_i_1}]
set_property LOC SLICE_X82Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_fall0_r[3]_i_1}]
set_property LOC SLICE_X77Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_fall1_r[3]_i_1}]
set_property LOC SLICE_X72Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_fall2_r[3]_i_1}]
set_property LOC SLICE_X75Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_fall3_r[3]_i_1}]
set_property LOC SLICE_X72Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_rise0_r[3]_i_1}]
set_property LOC SLICE_X77Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_rise1_r[3]_i_1}]
set_property LOC SLICE_X74Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_rise2_r[3]_i_1}]
set_property LOC SLICE_X78Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_rise3_r[3]_i_1}]
set_property LOC SLICE_X75Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_fall0_r[4]_i_1}]
set_property LOC SLICE_X72Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_fall1_r[4]_i_1}]
set_property LOC SLICE_X73Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_fall2_r[4]_i_1}]
set_property LOC SLICE_X73Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_fall3_r[4]_i_1}]
set_property LOC SLICE_X72Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_rise0_r[4]_i_1}]
set_property LOC SLICE_X72Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_rise1_r[4]_i_1}]
set_property LOC SLICE_X71Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_rise2_r[4]_i_1}]
set_property LOC SLICE_X73Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[4].mux_rd_rise3_r[4]_i_1}]
set_property LOC SLICE_X72Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_fall0_r[5]_i_1}]
set_property LOC SLICE_X75Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_fall1_r[5]_i_1}]
set_property LOC SLICE_X72Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_fall2_r[5]_i_1}]
set_property LOC SLICE_X72Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_fall3_r[5]_i_1}]
set_property LOC SLICE_X73Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_rise0_r[5]_i_1}]
set_property LOC SLICE_X73Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_rise1_r[5]_i_1}]
set_property LOC SLICE_X73Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_rise2_r[5]_i_1}]
set_property LOC SLICE_X77Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[5].mux_rd_rise3_r[5]_i_1}]
set_property LOC SLICE_X77Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_fall0_r[6]_i_1}]
set_property LOC SLICE_X72Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_fall1_r[6]_i_1}]
set_property LOC SLICE_X72Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_fall2_r[6]_i_1}]
set_property LOC SLICE_X72Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_fall3_r[6]_i_1}]
set_property LOC SLICE_X72Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_rise0_r[6]_i_1}]
set_property LOC SLICE_X72Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_rise1_r[6]_i_1}]
set_property LOC SLICE_X77Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_rise2_r[6]_i_1}]
set_property LOC SLICE_X75Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[6].mux_rd_rise3_r[6]_i_1}]
set_property LOC SLICE_X73Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_fall0_r[7]_i_1}]
set_property LOC SLICE_X72Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_fall1_r[7]_i_1}]
set_property LOC SLICE_X73Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_fall2_r[7]_i_1}]
set_property LOC SLICE_X72Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_fall3_r[7]_i_1}]
set_property LOC SLICE_X72Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_rise0_r[7]_i_1}]
set_property LOC SLICE_X73Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_rise1_r[7]_i_1}]
set_property LOC SLICE_X73Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_rise2_r[7]_i_1}]
set_property LOC SLICE_X75Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[7].mux_rd_rise3_r[7]_i_1}]
set_property LOC SLICE_X75Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_i_1__0]
set_property LOC SLICE_X77Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[0]_i_1__0}]
set_property LOC SLICE_X77Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[1]_i_1__0}]
set_property LOC SLICE_X77Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[1]_i_2__0}]
set_property LOC SLICE_X75Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[2]_i_1__0}]
set_property LOC SLICE_X77Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[3]_i_1__0}]
set_property LOC SLICE_X76Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0}]
set_property LOC SLICE_X77Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_2}]
set_property LOC SLICE_X77Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]}]
set_property LOC SLICE_X77Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]}]
set_property LOC SLICE_X75Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]}]
set_property LOC SLICE_X77Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]}]
set_property LOC SLICE_X77Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]}]
set_property LOC SLICE_X74Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep}]
set_property LOC SLICE_X74Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep_CE_cooolgate_en_gate_692_LOPT_REMAP}]
set_property LOC SLICE_X77Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__0}]
set_property LOC SLICE_X75Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1}]
set_property LOC SLICE_X75Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__2}]
set_property LOC SLICE_X75Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[0]_i_1__0}]
set_property LOC SLICE_X75Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[0]_i_2}]
set_property LOC SLICE_X77Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0}]
set_property LOC SLICE_X75Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_2__0}]
set_property LOC SLICE_X75Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_3__0}]
set_property LOC SLICE_X75Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full_reg[0]}]
set_property LOC SLICE_X75Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full_reg[1]}]
set_property LOC SLICE_X79Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[104]_i_1}]
set_property LOC SLICE_X79Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[105]_i_1}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[106]_i_1}]
set_property LOC SLICE_X79Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[107]_i_1}]
set_property LOC SLICE_X75Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[108]_i_1}]
set_property LOC SLICE_X75Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[109]_i_1}]
set_property LOC SLICE_X75Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[10]_i_1}]
set_property LOC SLICE_X75Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[110]_i_1}]
set_property LOC SLICE_X75Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[111]_i_1}]
set_property LOC SLICE_X77Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[11]_i_1}]
set_property LOC SLICE_X77Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[120]_i_1}]
set_property LOC SLICE_X75Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[121]_i_1}]
set_property LOC SLICE_X73Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[122]_i_1}]
set_property LOC SLICE_X75Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[123]_i_1}]
set_property LOC SLICE_X74Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[124]_i_1}]
set_property LOC SLICE_X75Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[125]_i_1}]
set_property LOC SLICE_X72Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[126]_i_1}]
set_property LOC SLICE_X72Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[127]_i_1}]
set_property LOC SLICE_X74Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[12]_i_1}]
set_property LOC SLICE_X77Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[13]_i_1}]
set_property LOC SLICE_X75Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[14]_i_1}]
set_property LOC SLICE_X77Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[15]_i_1}]
set_property LOC SLICE_X74Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[24]_i_1}]
set_property LOC SLICE_X79Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[25]_i_1}]
set_property LOC SLICE_X75Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[26]_i_1}]
set_property LOC SLICE_X82Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[27]_i_1}]
set_property LOC SLICE_X75Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[28]_i_1}]
set_property LOC SLICE_X75Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[29]_i_1}]
set_property LOC SLICE_X82Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[30]_i_1}]
set_property LOC SLICE_X79Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[31]_i_1}]
set_property LOC SLICE_X79Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[40]_i_1}]
set_property LOC SLICE_X79Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[41]_i_1}]
set_property LOC SLICE_X72Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[42]_i_1}]
set_property LOC SLICE_X77Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[43]_i_1}]
set_property LOC SLICE_X72Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[44]_i_1}]
set_property LOC SLICE_X73Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[45]_i_1}]
set_property LOC SLICE_X75Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[46]_i_1}]
set_property LOC SLICE_X73Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[47]_i_1}]
set_property LOC SLICE_X82Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[56]_i_1}]
set_property LOC SLICE_X83Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[57]_i_1}]
set_property LOC SLICE_X82Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[58]_i_1}]
set_property LOC SLICE_X82Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[59]_i_1}]
set_property LOC SLICE_X73Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[60]_i_1}]
set_property LOC SLICE_X75Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[61]_i_1}]
set_property LOC SLICE_X75Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[62]_i_1}]
set_property LOC SLICE_X73Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[63]_i_1}]
set_property LOC SLICE_X75Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[72]_i_1}]
set_property LOC SLICE_X75Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[73]_i_1}]
set_property LOC SLICE_X73Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[74]_i_1}]
set_property LOC SLICE_X74Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[75]_i_1}]
set_property LOC SLICE_X73Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[76]_i_1}]
set_property LOC SLICE_X73Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[77]_i_1}]
set_property LOC SLICE_X77Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[78]_i_1}]
set_property LOC SLICE_X77Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[79]_i_1}]
set_property LOC SLICE_X78Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[88]_i_1}]
set_property LOC SLICE_X80Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[89]_i_1}]
set_property LOC SLICE_X77Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[8]_i_1}]
set_property LOC SLICE_X72Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[90]_i_1}]
set_property LOC SLICE_X72Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[91]_i_1}]
set_property LOC SLICE_X73Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[92]_i_1}]
set_property LOC SLICE_X72Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[93]_i_1}]
set_property LOC SLICE_X72Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[94]_i_1}]
set_property LOC SLICE_X75Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[95]_i_1}]
set_property LOC SLICE_X79Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[9]_i_1}]
set_property LOC SLICE_X73Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_3}]
set_property LOC SLICE_X72Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_4}]
set_property LOC SLICE_X75Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_5}]
set_property LOC SLICE_X72Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_6}]
set_property LOC SLICE_X75Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_1}]
set_property LOC SLICE_X72Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_2}]
set_property LOC SLICE_X74Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_3}]
set_property LOC SLICE_X73Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_4}]
set_property LOC SLICE_X73Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_5}]
set_property LOC SLICE_X72Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0_i_6}]
set_property LOC SLICE_X73Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_5}]
set_property LOC SLICE_X77Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_6}]
set_property LOC SLICE_X83Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_1}]
set_property LOC SLICE_X74Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_2}]
set_property LOC SLICE_X75Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_1}]
set_property LOC SLICE_X73Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_2}]
set_property LOC SLICE_X72Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_3}]
set_property LOC SLICE_X73Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_4}]
set_property LOC SLICE_X72Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_5}]
set_property LOC SLICE_X72Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0_i_6}]
set_property LOC SLICE_X79Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_1}]
set_property LOC SLICE_X77Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_2}]
set_property LOC SLICE_X77Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_3}]
set_property LOC SLICE_X79Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_4}]
set_property LOC SLICE_X75Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_3}]
set_property LOC SLICE_X77Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_4}]
set_property LOC SLICE_X77Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_5}]
set_property LOC SLICE_X73Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_6}]
set_property LOC SLICE_X72Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_1}]
set_property LOC SLICE_X77Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_2}]
set_property LOC SLICE_X78Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_3}]
set_property LOC SLICE_X74Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_4}]
set_property LOC SLICE_X72Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_1}]
set_property LOC SLICE_X73Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_2}]
set_property LOC SLICE_X75Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_3}]
set_property LOC SLICE_X73Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_4}]
set_property LOC SLICE_X72Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_5}]
set_property LOC SLICE_X75Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0_i_6}]
set_property LOC SLICE_X72Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0_i_1}]
set_property LOC SLICE_X73Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0_i_2}]
set_property LOC SLICE_X75Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_3}]
set_property LOC SLICE_X72Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_4}]
set_property LOC SLICE_X75Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_5}]
set_property LOC SLICE_X75Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_6}]
set_property LOC SLICE_X77Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_1}]
set_property LOC SLICE_X77Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_2}]
set_property LOC SLICE_X82Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_3}]
set_property LOC SLICE_X77Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_4}]
set_property LOC SLICE_X80Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_5}]
set_property LOC SLICE_X77Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_i_6}]
set_property LOC SLICE_X77Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_5}]
set_property LOC SLICE_X77Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_6}]
set_property LOC SLICE_X80Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_1}]
set_property LOC SLICE_X79Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_2}]
set_property LOC SLICE_X73Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_1}]
set_property LOC SLICE_X72Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_2}]
set_property LOC SLICE_X73Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_3}]
set_property LOC SLICE_X73Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_4}]
set_property LOC SLICE_X77Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_5}]
set_property LOC SLICE_X75Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0_i_6}]
set_property LOC SLICE_X82Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_1}]
set_property LOC SLICE_X77Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_2}]
set_property LOC SLICE_X83Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_3}]
set_property LOC SLICE_X79Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_4}]
set_property LOC SLICE_X77Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_active_r_i_1]
set_property LOC SLICE_X76Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr[0]_i_1}]
set_property LOC SLICE_X76Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr[1]_i_1}]
set_property LOC SLICE_X76Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X76Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X75Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_i_1__2}]
set_property LOC SLICE_X75Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_i_1__2}]
set_property LOC SLICE_X75Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_i_2}]
set_property LOC SLICE_X75Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]}]
set_property LOC SLICE_X75Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]}]
set_property LOC SLICE_X77Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.fifo_ram[0].RAM32M0_i_15}]
set_property LOC SLICE_X76Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[0]_i_1__0}]
set_property LOC SLICE_X76Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[1]_i_1__0}]
set_property LOC SLICE_X77Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[1]_i_2__0}]
set_property LOC SLICE_X76Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X76Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X83Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg]
set_property LOC SLICE_X81Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[0]_i_1}]
set_property LOC SLICE_X81Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[1]_i_1}]
set_property LOC SLICE_X80Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[2]_i_1}]
set_property LOC SLICE_X80Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[3]_i_1}]
set_property LOC SLICE_X81Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1}]
set_property LOC SLICE_X80Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_2}]
set_property LOC SLICE_X81Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_3}]
set_property LOC SLICE_X81Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[0]}]
set_property LOC SLICE_X81Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[1]}]
set_property LOC SLICE_X80Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[2]}]
set_property LOC SLICE_X80Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[3]}]
set_property LOC SLICE_X80Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[4]}]
set_property LOC SLICE_X82Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_i_1__0]
set_property LOC SLICE_X82Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[1]_i_1__1}]
set_property LOC SLICE_X82Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_1__0}]
set_property LOC SLICE_X83Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_3__0}]
set_property LOC SLICE_X83Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_4__0}]
set_property LOC SLICE_X83Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_5__0}]
set_property LOC SLICE_X82Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]}]
set_property LOC SLICE_X82Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]_CE_cooolgate_en_gate_394}]
set_property LOC SLICE_X82Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]}]
set_property LOC SLICE_X82Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_1__0}]
set_property LOC SLICE_X83Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_2__0}]
set_property LOC SLICE_X83Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_3__0}]
set_property LOC SLICE_X83Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_4__0}]
set_property LOC SLICE_X82Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]}]
set_property LOC SLICE_X83Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]_CE_cooolgate_en_gate_901}]
set_property LOC SLICE_X80Y92 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/ofs_rdy_r_i_2]
set_property LOC SLICE_X86Y81 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_1__1]
set_property LOC SLICE_X83Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X83Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X82Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]}]
set_property LOC SLICE_X82Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]}]
set_property LOC SLICE_X83Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[0]_i_1__3}]
set_property LOC SLICE_X83Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[1]_i_1__3}]
set_property LOC SLICE_X82Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[2]_i_1__1}]
set_property LOC SLICE_X82Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1}]
set_property LOC SLICE_X82Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_2__1}]
set_property LOC SLICE_X83Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[0]}]
set_property LOC SLICE_X83Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[1]}]
set_property LOC SLICE_X82Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[2]}]
set_property LOC SLICE_X82Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[3]}]
set_property LOC SLICE_X83Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[0]_i_1__3}]
set_property LOC SLICE_X83Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[1]_i_1__3}]
set_property LOC SLICE_X85Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[2]_i_1__1}]
set_property LOC SLICE_X83Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_1__2}]
set_property LOC SLICE_X85Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_2}]
set_property LOC SLICE_X83Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X83Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X85Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]}]
set_property LOC SLICE_X85Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]}]
set_property LOC SLICE_X83Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[0]}]
set_property LOC SLICE_X83Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[1]}]
set_property LOC SLICE_X85Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[2]}]
set_property LOC SLICE_X85Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[3]}]
set_property LOC SLICE_X85Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg]
set_property LOC SLICE_X89Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[0]_i_1}]
set_property LOC SLICE_X87Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[1]_i_1}]
set_property LOC SLICE_X89Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[2]_i_1}]
set_property LOC SLICE_X89Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[3]_i_1}]
set_property LOC SLICE_X86Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[4]_i_1}]
set_property LOC SLICE_X86Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_counter_read_val[5]_i_1}]
set_property LOC SLICE_X87Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/pi_phase_locked_all_inferred_i_1]
set_property LOC SLICE_X87Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]}]
set_property LOC SLICE_X85Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]}]
set_property LOC SLICE_X82Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]}]
set_property LOC SLICE_X79Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]}]
set_property LOC SLICE_X80Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]}]
set_property LOC SLICE_X80Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]}]
set_property LOC SLICE_X86Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]}]
set_property LOC SLICE_X86Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]}]
set_property LOC SLICE_X86Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]}]
set_property LOC SLICE_X83Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]}]
set_property LOC SLICE_X80Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]}]
set_property LOC SLICE_X80Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]}]
set_property LOC SLICE_X81Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]}]
set_property LOC SLICE_X80Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]}]
set_property LOC SLICE_X86Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]}]
set_property LOC SLICE_X82Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]}]
set_property LOC SLICE_X79Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]}]
set_property LOC SLICE_X83Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]}]
set_property LOC SLICE_X82Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]}]
set_property LOC SLICE_X82Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28]}]
set_property LOC SLICE_X82Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29]}]
set_property LOC SLICE_X81Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]}]
set_property LOC SLICE_X79Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]}]
set_property LOC SLICE_X81Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]}]
set_property LOC SLICE_X81Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]}]
set_property LOC SLICE_X78Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]}]
set_property LOC SLICE_X74Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]}]
set_property LOC SLICE_X85Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]}]
set_property LOC SLICE_X77Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]}]
set_property LOC SLICE_X75Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]}]
set_property LOC SLICE_X75Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]}]
set_property LOC SLICE_X81Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]}]
set_property LOC SLICE_X82Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]}]
set_property LOC SLICE_X83Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]}]
set_property LOC SLICE_X83Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]}]
set_property LOC SLICE_X81Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]}]
set_property LOC SLICE_X82Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]}]
set_property LOC SLICE_X81Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]}]
set_property LOC SLICE_X80Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]}]
set_property LOC SLICE_X78Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]}]
set_property LOC SLICE_X86Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]}]
set_property LOC SLICE_X83Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]}]
set_property LOC SLICE_X80Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]}]
set_property LOC SLICE_X79Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]}]
set_property LOC SLICE_X80Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]}]
set_property LOC SLICE_X80Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]}]
set_property LOC SLICE_X82Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]}]
set_property LOC SLICE_X80Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]}]
set_property LOC SLICE_X85Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]}]
set_property LOC SLICE_X79Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]}]
set_property LOC SLICE_X85Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]}]
set_property LOC SLICE_X79Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]}]
set_property LOC SLICE_X80Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]}]
set_property LOC SLICE_X86Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]}]
set_property LOC SLICE_X80Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]}]
set_property LOC SLICE_X79Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]}]
set_property LOC SLICE_X86Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]}]
set_property LOC SLICE_X86Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]}]
set_property LOC SLICE_X86Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]}]
set_property LOC SLICE_X73Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1}]
set_property LOC SLICE_X79Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1}]
set_property LOC SLICE_X77Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r[0]_i_1}]
set_property LOC SLICE_X75Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r[0]_i_1}]
set_property LOC SLICE_X77Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1}]
set_property LOC SLICE_X83Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1}]
set_property LOC SLICE_X79Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r[0]_i_1}]
set_property LOC SLICE_X79Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1}]
set_property LOC SLICE_X83Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1}]
set_property LOC SLICE_X79Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r[1]_i_1}]
set_property LOC SLICE_X72Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r[1]_i_1}]
set_property LOC SLICE_X79Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1}]
set_property LOC SLICE_X82Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1}]
set_property LOC SLICE_X73Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r[1]_i_1}]
set_property LOC SLICE_X81Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r[1]_i_1}]
set_property LOC SLICE_X77Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1}]
set_property LOC SLICE_X77Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1}]
set_property LOC SLICE_X71Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r[2]_i_1}]
set_property LOC SLICE_X72Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r[2]_i_1}]
set_property LOC SLICE_X73Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1}]
set_property LOC SLICE_X73Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1}]
set_property LOC SLICE_X73Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r[2]_i_1}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r[2]_i_1}]
set_property LOC SLICE_X82Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1}]
set_property LOC SLICE_X82Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1}]
set_property LOC SLICE_X72Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r[3]_i_1}]
set_property LOC SLICE_X74Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r[3]_i_1}]
set_property LOC SLICE_X77Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1}]
set_property LOC SLICE_X73Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1}]
set_property LOC SLICE_X74Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r[3]_i_1}]
set_property LOC SLICE_X77Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1}]
set_property LOC SLICE_X72Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1}]
set_property LOC SLICE_X73Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r[4]_i_1}]
set_property LOC SLICE_X73Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r[4]_i_1}]
set_property LOC SLICE_X74Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1}]
set_property LOC SLICE_X73Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1}]
set_property LOC SLICE_X73Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r[4]_i_1}]
set_property LOC SLICE_X77Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1}]
set_property LOC SLICE_X75Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1}]
set_property LOC SLICE_X75Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r[5]_i_1}]
set_property LOC SLICE_X72Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r[5]_i_1}]
set_property LOC SLICE_X77Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1}]
set_property LOC SLICE_X73Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1}]
set_property LOC SLICE_X73Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r[5]_i_1}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r[5]_i_1}]
set_property LOC SLICE_X78Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1}]
set_property LOC SLICE_X72Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1}]
set_property LOC SLICE_X71Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r[6]_i_1}]
set_property LOC SLICE_X72Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r[6]_i_1}]
set_property LOC SLICE_X73Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1}]
set_property LOC SLICE_X72Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1}]
set_property LOC SLICE_X77Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r[6]_i_1}]
set_property LOC SLICE_X75Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r[6]_i_1}]
set_property LOC SLICE_X78Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1}]
set_property LOC SLICE_X73Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1}]
set_property LOC SLICE_X74Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r[7]_i_1}]
set_property LOC SLICE_X73Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r[7]_i_1}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1}]
set_property LOC SLICE_X77Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1}]
set_property LOC SLICE_X73Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r[7]_i_1}]
set_property LOC SLICE_X72Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2_i_1}]
set_property LOC SLICE_X79Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2_i_1}]
set_property LOC SLICE_X72Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2_i_1}]
set_property LOC SLICE_X75Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2_i_1}]
set_property LOC SLICE_X81Y77 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_i_1]
set_property LOC SLICE_X80Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[0]_i_1}]
set_property LOC SLICE_X82Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[1]_i_1}]
set_property LOC SLICE_X80Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[1]_i_2}]
set_property LOC SLICE_X81Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[2]_i_1}]
set_property LOC SLICE_X80Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[3]_i_1}]
set_property LOC SLICE_X81Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1}]
set_property LOC SLICE_X81Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_2__0}]
set_property LOC SLICE_X80Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]}]
set_property LOC SLICE_X82Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[1]}]
set_property LOC SLICE_X81Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]}]
set_property LOC SLICE_X80Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[3]}]
set_property LOC SLICE_X81Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]}]
set_property LOC SLICE_X80Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep}]
set_property LOC SLICE_X80Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep_CE_cooolgate_en_gate_694_LOPT_REMAP}]
set_property LOC SLICE_X81Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__0}]
set_property LOC SLICE_X81Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__1}]
set_property LOC SLICE_X81Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep__2}]
set_property LOC SLICE_X81Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[0]_i_1}]
set_property LOC SLICE_X81Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[0]_i_2__0}]
set_property LOC SLICE_X80Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1}]
set_property LOC SLICE_X82Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_2}]
set_property LOC SLICE_X80Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_3}]
set_property LOC SLICE_X81Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full_reg[0]}]
set_property LOC SLICE_X82Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full_reg[1]}]
set_property LOC SLICE_X79Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[0]_i_1}]
set_property LOC SLICE_X77Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[100]_i_1}]
set_property LOC SLICE_X81Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[101]_i_1}]
set_property LOC SLICE_X80Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[102]_i_1}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[103]_i_1}]
set_property LOC SLICE_X79Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[112]_i_1}]
set_property LOC SLICE_X75Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[113]_i_1}]
set_property LOC SLICE_X75Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[114]_i_1}]
set_property LOC SLICE_X75Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[115]_i_1}]
set_property LOC SLICE_X74Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[116]_i_1}]
set_property LOC SLICE_X75Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[117]_i_1}]
set_property LOC SLICE_X74Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[118]_i_1}]
set_property LOC SLICE_X74Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[119]_i_1}]
set_property LOC SLICE_X77Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[127]_i_3}]
set_property LOC SLICE_X77Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[16]_i_1}]
set_property LOC SLICE_X82Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[17]_i_1}]
set_property LOC SLICE_X79Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[18]_i_1}]
set_property LOC SLICE_X83Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[19]_i_1}]
set_property LOC SLICE_X81Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[1]_i_1}]
set_property LOC SLICE_X79Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[20]_i_1}]
set_property LOC SLICE_X79Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[21]_i_1}]
set_property LOC SLICE_X82Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[22]_i_1}]
set_property LOC SLICE_X79Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[23]_i_1}]
set_property LOC SLICE_X79Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[2]_i_1}]
set_property LOC SLICE_X83Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[32]_i_1}]
set_property LOC SLICE_X82Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[33]_i_1}]
set_property LOC SLICE_X82Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[34]_i_1}]
set_property LOC SLICE_X83Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[35]_i_1}]
set_property LOC SLICE_X77Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[36]_i_1}]
set_property LOC SLICE_X79Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[37]_i_1}]
set_property LOC SLICE_X79Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[38]_i_1}]
set_property LOC SLICE_X79Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[39]_i_1}]
set_property LOC SLICE_X83Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[3]_i_1}]
set_property LOC SLICE_X82Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[48]_i_1}]
set_property LOC SLICE_X82Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[49]_i_1}]
set_property LOC SLICE_X78Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[4]_i_1}]
set_property LOC SLICE_X79Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[50]_i_1}]
set_property LOC SLICE_X82Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[51]_i_1}]
set_property LOC SLICE_X80Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[52]_i_1}]
set_property LOC SLICE_X80Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[53]_i_1}]
set_property LOC SLICE_X79Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[54]_i_1}]
set_property LOC SLICE_X79Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[55]_i_1}]
set_property LOC SLICE_X79Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[5]_i_1}]
set_property LOC SLICE_X75Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[64]_i_1}]
set_property LOC SLICE_X79Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[65]_i_1}]
set_property LOC SLICE_X77Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[66]_i_1}]
set_property LOC SLICE_X78Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[67]_i_1}]
set_property LOC SLICE_X77Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[68]_i_1}]
set_property LOC SLICE_X77Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[69]_i_1}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[6]_i_1}]
set_property LOC SLICE_X80Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[70]_i_1}]
set_property LOC SLICE_X77Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[71]_i_1}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[7]_i_1}]
set_property LOC SLICE_X78Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[80]_i_1}]
set_property LOC SLICE_X80Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[81]_i_1}]
set_property LOC SLICE_X79Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[82]_i_1}]
set_property LOC SLICE_X79Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[83]_i_1}]
set_property LOC SLICE_X75Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[84]_i_1}]
set_property LOC SLICE_X80Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[85]_i_1}]
set_property LOC SLICE_X77Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[86]_i_1}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[87]_i_1}]
set_property LOC SLICE_X80Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[96]_i_1}]
set_property LOC SLICE_X81Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[97]_i_1}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[98]_i_1}]
set_property LOC SLICE_X80Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.app_rd_data[99]_i_1}]
set_property LOC SLICE_X77Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_2}]
set_property LOC SLICE_X77Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_3}]
set_property LOC SLICE_X83Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_4}]
set_property LOC SLICE_X73Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_5}]
set_property LOC SLICE_X79Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_6}]
set_property LOC SLICE_X78Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_7}]
set_property LOC SLICE_X73Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_1}]
set_property LOC SLICE_X73Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0_i_2}]
set_property LOC SLICE_X74Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_1}]
set_property LOC SLICE_X80Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_2}]
set_property LOC SLICE_X73Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_3}]
set_property LOC SLICE_X73Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_4}]
set_property LOC SLICE_X77Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_5}]
set_property LOC SLICE_X73Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0_i_6}]
set_property LOC SLICE_X77Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_1}]
set_property LOC SLICE_X73Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_2}]
set_property LOC SLICE_X79Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_3}]
set_property LOC SLICE_X77Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0_i_4}]
set_property LOC SLICE_X74Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_3}]
set_property LOC SLICE_X73Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_4}]
set_property LOC SLICE_X77Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_5}]
set_property LOC SLICE_X74Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0_i_6}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_1}]
set_property LOC SLICE_X77Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_2}]
set_property LOC SLICE_X80Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_3}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_4}]
set_property LOC SLICE_X80Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_5}]
set_property LOC SLICE_X80Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0_i_6}]
set_property LOC SLICE_X75Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_5}]
set_property LOC SLICE_X75Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0_i_6}]
set_property LOC SLICE_X73Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_1}]
set_property LOC SLICE_X77Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0_i_2}]
set_property LOC SLICE_X73Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_1}]
set_property LOC SLICE_X74Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_2}]
set_property LOC SLICE_X72Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_3}]
set_property LOC SLICE_X73Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_4}]
set_property LOC SLICE_X75Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_5}]
set_property LOC SLICE_X72Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0_i_6}]
set_property LOC SLICE_X78Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_5}]
set_property LOC SLICE_X75Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_i_6}]
set_property LOC SLICE_X82Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_1}]
set_property LOC SLICE_X73Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_i_2}]
set_property LOC SLICE_X79Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_1}]
set_property LOC SLICE_X82Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_2}]
set_property LOC SLICE_X77Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_3}]
set_property LOC SLICE_X77Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_4}]
set_property LOC SLICE_X83Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_5}]
set_property LOC SLICE_X77Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_i_6}]
set_property LOC SLICE_X73Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_1}]
set_property LOC SLICE_X73Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_2}]
set_property LOC SLICE_X82Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_3}]
set_property LOC SLICE_X83Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_i_4}]
set_property LOC SLICE_X77Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_3}]
set_property LOC SLICE_X73Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_4}]
set_property LOC SLICE_X77Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_5}]
set_property LOC SLICE_X77Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_6}]
set_property LOC SLICE_X77Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_1}]
set_property LOC SLICE_X80Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_2}]
set_property LOC SLICE_X82Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_3}]
set_property LOC SLICE_X77Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_4}]
set_property LOC SLICE_X83Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_5}]
set_property LOC SLICE_X79Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0_i_6}]
set_property LOC SLICE_X73Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_5}]
set_property LOC SLICE_X80Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0_i_6}]
set_property LOC SLICE_X81Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr[0]_i_1__0}]
set_property LOC SLICE_X81Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr[1]_i_1__0}]
set_property LOC SLICE_X81Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X81Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X81Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_i_1__1}]
set_property LOC SLICE_X80Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_i_1__1}]
set_property LOC SLICE_X81Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_i_2__0}]
set_property LOC SLICE_X81Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]}]
set_property LOC SLICE_X80Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]}]
set_property LOC SLICE_X77Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.fifo_ram[0].RAM32M0_i_14}]
set_property LOC SLICE_X77Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.tail_r[0]_i_1}]
set_property LOC SLICE_X83Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[0]_i_1__1}]
set_property LOC SLICE_X83Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[1]_i_1__1}]
set_property LOC SLICE_X77Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr[1]_i_2}]
set_property LOC SLICE_X83Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X83Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X83Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst_reg]
set_property LOC SLICE_X80Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[0]_i_1__0}]
set_property LOC SLICE_X80Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[1]_i_1__0}]
set_property LOC SLICE_X80Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[2]_i_1__0}]
set_property LOC SLICE_X80Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[3]_i_1__0}]
set_property LOC SLICE_X81Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0}]
set_property LOC SLICE_X80Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_2__0}]
set_property LOC SLICE_X81Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_3__0}]
set_property LOC SLICE_X80Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[0]}]
set_property LOC SLICE_X80Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[1]}]
set_property LOC SLICE_X80Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[2]}]
set_property LOC SLICE_X80Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[3]}]
set_property LOC SLICE_X80Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg[4]}]
set_property LOC SLICE_X82Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_i_1]
set_property LOC SLICE_X82Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[1]_i_1__2}]
set_property LOC SLICE_X82Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_1__1}]
set_property LOC SLICE_X81Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_2}]
set_property LOC SLICE_X81Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_3__1}]
set_property LOC SLICE_X81Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[7]_i_4__1}]
set_property LOC SLICE_X82Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]}]
set_property LOC SLICE_X81Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]_CE_cooolgate_en_gate_397}]
set_property LOC SLICE_X82Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]}]
set_property LOC SLICE_X81Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_1__1}]
set_property LOC SLICE_X82Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_2__1}]
set_property LOC SLICE_X82Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_3__1}]
set_property LOC SLICE_X82Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[4]_i_4__1}]
set_property LOC SLICE_X81Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]}]
set_property LOC SLICE_X82Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]_CE_cooolgate_en_gate_903}]
set_property LOC SLICE_X86Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_1__2]
set_property LOC SLICE_X81Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]}]
set_property LOC SLICE_X81Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]}]
set_property LOC SLICE_X82Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]}]
set_property LOC SLICE_X82Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]}]
set_property LOC SLICE_X81Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[0]_i_1__4}]
set_property LOC SLICE_X81Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[1]_i_1__4}]
set_property LOC SLICE_X82Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[2]_i_1__2}]
set_property LOC SLICE_X81Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2}]
set_property LOC SLICE_X82Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_2__2}]
set_property LOC SLICE_X82Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[0]}]
set_property LOC SLICE_X82Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[1]}]
set_property LOC SLICE_X82Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[2]}]
set_property LOC SLICE_X82Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing_reg[3]}]
set_property LOC SLICE_X82Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[0]_i_1__4}]
set_property LOC SLICE_X82Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[1]_i_1__4}]
set_property LOC SLICE_X82Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[2]_i_1__2}]
set_property LOC SLICE_X81Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_1__1}]
set_property LOC SLICE_X82Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr[3]_i_2__0}]
set_property LOC SLICE_X82Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]}]
set_property LOC SLICE_X82Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]}]
set_property LOC SLICE_X82Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]}]
set_property LOC SLICE_X82Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[3]}]
set_property LOC SLICE_X81Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[0]}]
set_property LOC SLICE_X81Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[1]}]
set_property LOC SLICE_X81Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[2]}]
set_property LOC SLICE_X81Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_timing_reg[3]}]
set_property LOC SLICE_X85Y78 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst_reg]
set_property LOC SLICE_X75Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mcGo_reg]
set_property LOC SLICE_X89Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[0]}]
set_property LOC SLICE_X87Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[1]}]
set_property LOC SLICE_X89Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[2]}]
set_property LOC SLICE_X89Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[3]}]
set_property LOC SLICE_X86Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[4]}]
set_property LOC SLICE_X86Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_reg[5]}]
set_property LOC SLICE_X89Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[0]}]
set_property LOC SLICE_X86Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[0]_CE_cooolgate_en_gate_52}]
set_property LOC SLICE_X89Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[1]}]
set_property LOC SLICE_X88Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[2]}]
set_property LOC SLICE_X89Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[3]}]
set_property LOC SLICE_X89Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[4]}]
set_property LOC SLICE_X89Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[5]}]
set_property LOC SLICE_X89Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[6]}]
set_property LOC SLICE_X89Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[7]}]
set_property LOC SLICE_X89Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_counter_read_val_reg[8]}]
set_property LOC SLICE_X76Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11}]
set_property LOC SLICE_X87Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11_i_1}]
set_property LOC SLICE_X76Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]}]
set_property LOC SLICE_X75Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_i_1]
set_property LOC SLICE_X75Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg]
set_property LOC SLICE_X87Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_primitives_i_1]
set_property LOC SLICE_X87Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_primitives_reg]
set_property LOC SLICE_X75Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[0]}]
set_property LOC SLICE_X73Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[10]}]
set_property LOC SLICE_X73Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[11]}]
set_property LOC SLICE_X73Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[12]}]
set_property LOC SLICE_X73Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[13]}]
set_property LOC SLICE_X73Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[14]}]
set_property LOC SLICE_X73Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]}]
set_property LOC SLICE_X75Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[1]}]
set_property LOC SLICE_X75Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[2]}]
set_property LOC SLICE_X75Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[3]}]
set_property LOC SLICE_X75Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[4]}]
set_property LOC SLICE_X75Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[5]}]
set_property LOC SLICE_X75Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[6]}]
set_property LOC SLICE_X75Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[7]}]
set_property LOC SLICE_X73Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[8]}]
set_property LOC SLICE_X73Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[9]}]
set_property LOC SLICE_X78Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1}]
set_property LOC SLICE_X86Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/cmd_pipe_plus.mc_cas_n[1]_i_1}]
set_property LOC SLICE_X86Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/cmd_pipe_plus.mc_ras_n[2]_i_1}]
set_property LOC SLICE_X86Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[14]_i_1}]
set_property LOC SLICE_X87Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[15]_i_1}]
set_property LOC SLICE_X86Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[16]_i_1}]
set_property LOC SLICE_X87Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[17]_i_1}]
set_property LOC SLICE_X86Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[18]_i_1}]
set_property LOC SLICE_X87Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[19]_i_1}]
set_property LOC SLICE_X86Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[20]_i_1}]
set_property LOC SLICE_X85Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[21]_i_1}]
set_property LOC SLICE_X87Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[22]_i_1}]
set_property LOC SLICE_X87Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[23]_i_1}]
set_property LOC SLICE_X75Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[24]_i_1}]
set_property LOC SLICE_X74Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_address[24]_i_2}]
set_property LOC SLICE_X65Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_aux_out0[1]_i_1}]
set_property LOC SLICE_X87Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_bank[3]_i_1}]
set_property LOC SLICE_X86Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_bank[4]_i_1}]
set_property LOC SLICE_X85Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_bank[5]_i_1}]
set_property LOC SLICE_X65Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_cmd[1]_i_1}]
set_property LOC SLICE_X82Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset[3]_i_1}]
set_property LOC SLICE_X65Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset[5]_i_1}]
set_property LOC SLICE_X82Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_odt[0]_i_1}]
set_property LOC SLICE_X82Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_ras_n[1]_i_1}]
set_property LOC SLICE_X65Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_we_n[1]_i_1}]
set_property LOC SLICE_X64Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_we_n[1]_i_2}]
set_property LOC SLICE_X64Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_we_n[1]_i_3}]
set_property LOC SLICE_X76Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_data_buf_addr_r[4]_i_1}]
set_property LOC SLICE_X76Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_data_buf_addr_r[4]_i_2}]
set_property LOC SLICE_X71Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_periodic_rd_r_i_1]
set_property LOC SLICE_X71Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_periodic_rd_r_i_2]
set_property LOC SLICE_X65Y56 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2]
set_property LOC SLICE_X64Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[0]_i_1}]
set_property LOC SLICE_X64Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[0]_i_2}]
set_property LOC SLICE_X64Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[0]_i_3}]
set_property LOC SLICE_X64Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[0]_i_4}]
set_property LOC SLICE_X65Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[1]_i_1}]
set_property LOC SLICE_X64Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[1]_i_3__0}]
set_property LOC SLICE_X65Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[1]_i_4}]
set_property LOC SLICE_X65Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[2]_i_1}]
set_property LOC SLICE_X65Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[2]_i_2__2}]
set_property LOC SLICE_X65Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[2]_i_3}]
set_property LOC SLICE_X65Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[2]_i_4}]
set_property LOC SLICE_X64Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[2]_i_5}]
set_property LOC SLICE_X65Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_1}]
set_property LOC SLICE_X65Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_11}]
set_property LOC SLICE_X65Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_2__1}]
set_property LOC SLICE_X65Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_5}]
set_property LOC SLICE_X65Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_8__1}]
set_property LOC SLICE_X64Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r[3]_i_9}]
set_property LOC SLICE_X67Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[0]}]
set_property LOC SLICE_X67Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]}]
set_property LOC SLICE_X67Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[2]}]
set_property LOC SLICE_X67Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[3]}]
set_property LOC SLICE_X65Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r[0]_i_1}]
set_property LOC SLICE_X65Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r[1]_i_1}]
set_property LOC SLICE_X65Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r[2]_i_1__0}]
set_property LOC SLICE_X65Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r[3]_i_1}]
set_property LOC SLICE_X64Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r_reg[0]}]
set_property LOC SLICE_X65Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r_reg[1]}]
set_property LOC SLICE_X64Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r_reg[2]}]
set_property LOC SLICE_X65Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/last_master_r_reg[3]}]
set_property LOC SLICE_X63Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/override_demand_r_i_1]
set_property LOC SLICE_X77Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.periodic_rd_timer_r[2]_i_2}]
set_property LOC SLICE_X77Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_1]
set_property LOC SLICE_X77Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_2]
set_property LOC SLICE_X79Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_1}]
set_property LOC SLICE_X79Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_10}]
set_property LOC SLICE_X78Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_11}]
set_property LOC SLICE_X79Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_12}]
set_property LOC SLICE_X78Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_13}]
set_property LOC SLICE_X79Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_2}]
set_property LOC SLICE_X76Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_3}]
set_property LOC SLICE_X79Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.fifo_ram[0].RAM32M0_i_4}]
set_property LOC SLICE_X64Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/wtr_timer.wtr_cnt_r[1]_i_2}]
set_property LOC SLICE_X68Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/wtr_timer.wtr_cnt_r[1]_i_3}]
set_property LOC SLICE_X62Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[0]_i_1__2}]
set_property LOC SLICE_X62Y45 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[1]_i_1__3}]
set_property LOC SLICE_X62Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[2]_i_1__2}]
set_property LOC SLICE_X62Y45 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[2]_i_2}]
set_property LOC SLICE_X62Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[2]_i_4__0}]
set_property LOC SLICE_X63Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_10__1}]
set_property LOC SLICE_X64Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_12}]
set_property LOC SLICE_X64Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_13}]
set_property LOC SLICE_X62Y45 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_1__1}]
set_property LOC SLICE_X62Y45 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_4__1}]
set_property LOC SLICE_X64Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_7}]
set_property LOC SLICE_X63Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r[3]_i_7__1}]
set_property LOC SLICE_X62Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_reg[0]}]
set_property LOC SLICE_X62Y45 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_reg[1]}]
set_property LOC SLICE_X62Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_reg[2]}]
set_property LOC SLICE_X62Y45 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_reg[3]}]
set_property LOC SLICE_X63Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r[0]_i_1__0}]
set_property LOC SLICE_X62Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r[1]_i_1__0}]
set_property LOC SLICE_X63Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r[2]_i_1__1}]
set_property LOC SLICE_X62Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r[3]_i_1__0}]
set_property LOC SLICE_X63Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_reg[0]}]
set_property LOC SLICE_X62Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_reg[1]}]
set_property LOC SLICE_X63Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_reg[2]}]
set_property LOC SLICE_X62Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_reg[3]}]
set_property LOC SLICE_X63Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/rnk_config_r[0]_i_1}]
set_property LOC SLICE_X63Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/rnk_config_r[0]_i_2}]
set_property LOC SLICE_X63Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/genblk3[1].rnk_config_strobe_r_reg[1]}]
set_property LOC SLICE_X63Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/genblk3[2].rnk_config_strobe_r_reg[2]}]
set_property LOC SLICE_X64Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/granted_col_r_reg]
set_property LOC SLICE_X75Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/granted_row_r_reg]
set_property LOC SLICE_X77Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/insert_maint_r1_lcl_reg]
set_property LOC SLICE_X75Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.granted_pre_r_reg]
set_property LOC SLICE_X87Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[28]_i_1}]
set_property LOC SLICE_X86Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[29]_i_1}]
set_property LOC SLICE_X87Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[30]_i_1}]
set_property LOC SLICE_X87Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[31]_i_1}]
set_property LOC SLICE_X87Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[32]_i_1}]
set_property LOC SLICE_X87Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[33]_i_1}]
set_property LOC SLICE_X87Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[34]_i_1}]
set_property LOC SLICE_X86Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[35]_i_1}]
set_property LOC SLICE_X87Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[36]_i_1}]
set_property LOC SLICE_X89Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[37]_i_1}]
set_property LOC SLICE_X85Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[38]_i_1}]
set_property LOC SLICE_X87Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[39]_i_1}]
set_property LOC SLICE_X83Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[40]_i_1}]
set_property LOC SLICE_X87Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_address[41]_i_1}]
set_property LOC SLICE_X89Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_bank[6]_i_1}]
set_property LOC SLICE_X89Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_bank[7]_i_1}]
set_property LOC SLICE_X87Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_bank[8]_i_1}]
set_property LOC SLICE_X77Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_cas_n[2]_i_1}]
set_property LOC SLICE_X77Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_we_n[2]_i_1}]
set_property LOC SLICE_X77Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/cmd_pipe_plus.mc_we_n[2]_i_2}]
set_property LOC SLICE_X76Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[0]_i_1__3}]
set_property LOC SLICE_X76Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[1]_i_1__1}]
set_property LOC SLICE_X76Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[2]_i_1__3}]
set_property LOC SLICE_X75Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[2]_i_2__1}]
set_property LOC SLICE_X76Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[3]_i_1__0}]
set_property LOC SLICE_X76Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[3]_i_2__2}]
set_property LOC SLICE_X76Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r[3]_i_5__1}]
set_property LOC SLICE_X76Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r_reg[0]}]
set_property LOC SLICE_X76Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r_reg[1]}]
set_property LOC SLICE_X76Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r_reg[2]}]
set_property LOC SLICE_X76Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/grant_r_reg[3]}]
set_property LOC SLICE_X77Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r[0]_i_1__2}]
set_property LOC SLICE_X76Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r[1]_i_1__2}]
set_property LOC SLICE_X75Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r[2]_i_1__3}]
set_property LOC SLICE_X76Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r[3]_i_1__2}]
set_property LOC SLICE_X77Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r_reg[0]}]
set_property LOC SLICE_X76Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r_reg[1]}]
set_property LOC SLICE_X75Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r_reg[2]}]
set_property LOC SLICE_X76Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/pre_4_1_1T_arb.pre_arb0/last_master_r_reg[3]}]
set_property LOC SLICE_X62Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_strobe_r_reg[0]}]
set_property LOC SLICE_X63Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_valid_r_lcl_reg]
set_property LOC SLICE_X87Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[0]_i_1}]
set_property LOC SLICE_X86Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[10]_i_1}]
set_property LOC SLICE_X86Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[11]_i_1}]
set_property LOC SLICE_X83Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[12]_i_1}]
set_property LOC SLICE_X89Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[13]_i_1}]
set_property LOC SLICE_X86Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[1]_i_1}]
set_property LOC SLICE_X89Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[2]_i_1}]
set_property LOC SLICE_X89Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[3]_i_1}]
set_property LOC SLICE_X89Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[4]_i_1}]
set_property LOC SLICE_X89Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[5]_i_1}]
set_property LOC SLICE_X86Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[6]_i_1}]
set_property LOC SLICE_X85Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[7]_i_1}]
set_property LOC SLICE_X89Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[8]_i_1}]
set_property LOC SLICE_X87Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_address[9]_i_1}]
set_property LOC SLICE_X86Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_bank[0]_i_1}]
set_property LOC SLICE_X86Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_bank[1]_i_1}]
set_property LOC SLICE_X85Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_bank[2]_i_1}]
set_property LOC SLICE_X77Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_cas_n[0]_i_1}]
set_property LOC SLICE_X77Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_cas_n[0]_i_2}]
set_property LOC SLICE_X77Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_cs_n[0]_i_1}]
set_property LOC SLICE_X77Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_cs_n[0]_i_2}]
set_property LOC SLICE_X78Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_ras_n[0]_i_1}]
set_property LOC SLICE_X77Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_ras_n[0]_i_2}]
set_property LOC SLICE_X77Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_ras_n[0]_i_3}]
set_property LOC SLICE_X77Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_we_n[0]_i_1}]
set_property LOC SLICE_X77Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_we_n[0]_i_2}]
set_property LOC SLICE_X77Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/cmd_pipe_plus.mc_we_n[0]_i_3}]
set_property LOC SLICE_X74Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[0]_i_1__1}]
set_property LOC SLICE_X75Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[1]_i_1__2}]
set_property LOC SLICE_X74Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[2]_i_1__1}]
set_property LOC SLICE_X74Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[2]_i_2__0}]
set_property LOC SLICE_X74Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[2]_i_3__0}]
set_property LOC SLICE_X76Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[2]_i_4__1}]
set_property LOC SLICE_X74Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_10__0}]
set_property LOC SLICE_X76Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_13__0}]
set_property LOC SLICE_X75Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_1__2}]
set_property LOC SLICE_X75Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_2__0}]
set_property LOC SLICE_X76Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_3__1}]
set_property LOC SLICE_X75Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_4__0}]
set_property LOC SLICE_X75Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_5__2}]
set_property LOC SLICE_X76Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_6__2}]
set_property LOC SLICE_X75Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_8}]
set_property LOC SLICE_X76Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r[3]_i_9__1}]
set_property LOC SLICE_X74Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_reg[0]}]
set_property LOC SLICE_X75Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_reg[1]}]
set_property LOC SLICE_X74Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_reg[2]}]
set_property LOC SLICE_X75Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/grant_r_reg[3]}]
set_property LOC SLICE_X75Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/granted_row_r_i_1]
set_property LOC SLICE_X72Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_1]
set_property LOC SLICE_X77Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_2]
set_property LOC SLICE_X77Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r[0]_i_1__1}]
set_property LOC SLICE_X76Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r[1]_i_1__1}]
set_property LOC SLICE_X76Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r[2]_i_1__2}]
set_property LOC SLICE_X75Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r[3]_i_1__1}]
set_property LOC SLICE_X77Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_reg[0]}]
set_property LOC SLICE_X76Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_reg[1]}]
set_property LOC SLICE_X76Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_reg[2]}]
set_property LOC SLICE_X75Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/last_master_r_reg[3]}]
set_property LOC SLICE_X80Y50 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/cke_r_reg]
set_property LOC SLICE_X71Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[4]}]
set_property LOC SLICE_X67Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_reg[4]_CE_cooolgate_en_gate_547}]
set_property LOC SLICE_X71Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_periodic_rd_r_reg]
set_property LOC SLICE_X67Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_periodic_rd_r_reg_CE_cooolgate_en_gate_523]
set_property LOC SLICE_X65Y56 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_rd_wr_r_reg]
set_property LOC SLICE_X81Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_data_offset1_inferred__0/i__carry]
set_property LOC SLICE_X81Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_data_offset1_inferred__0/i__carry__0]
set_property LOC SLICE_X63Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/rnk_config_r_reg[0]}]
set_property LOC SLICE_X62Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/head_r_lcl_i_4__1}]
set_property LOC SLICE_X68Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/order_q_r[1]_i_3}]
set_property LOC SLICE_X68Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/ordered_r_lcl_i_1}]
set_property LOC SLICE_X73Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/pass_open_bank_r_lcl_i_1}]
set_property LOC SLICE_X72Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/pass_open_bank_r_lcl_i_2}]
set_property LOC SLICE_X73Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/pass_open_bank_r_lcl_i_4__2}]
set_property LOC SLICE_X62Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/q_entry_r[0]_i_4__0}]
set_property LOC SLICE_X70Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/ras_timer_r[0]_i_4}]
set_property LOC SLICE_X69Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rb_hit_busy_r_reg}]
set_property LOC SLICE_X70Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl_i_1}]
set_property LOC SLICE_X70Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl_reg}]
set_property LOC SLICE_X72Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl_reg_CE_cooolgate_en_gate_1195}]
set_property LOC SLICE_X80Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_reg[0]}]
set_property LOC SLICE_X81Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_reg[1]}]
set_property LOC SLICE_X80Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_reg[2]}]
set_property LOC SLICE_X80Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_reg[3]}]
set_property LOC SLICE_X81Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_data_buf_addr_r_reg[4]}]
set_property LOC SLICE_X68Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_periodic_rd_r_lcl_reg}]
set_property LOC SLICE_X67Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_periodic_rd_r_lcl_reg_CE_cooolgate_en_gate_696_LOPT_REMAP}]
set_property LOC SLICE_X64Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_priority_r_reg}]
set_property LOC SLICE_X69Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl_reg}]
set_property LOC SLICE_X73Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/row_hit_r_reg}]
set_property LOC SLICE_X64Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/wr_this_rank_r[0]_i_1}]
set_property LOC SLICE_X74Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/accept_internal_r_i_1}]
set_property LOC SLICE_X68Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/act_wait_r_lcl_i_1__2}]
set_property LOC SLICE_X67Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/act_wait_r_lcl_i_2__2}]
set_property LOC SLICE_X73Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/auto_pre_r_lcl_i_1}]
set_property LOC SLICE_X73Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/auto_pre_r_lcl_reg}]
set_property LOC SLICE_X72Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/bm_end_r1_i_1}]
set_property LOC SLICE_X73Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/compute_tail.tail_r_lcl_i_1}]
set_property LOC SLICE_X73Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/compute_tail.tail_r_lcl_i_2__0}]
set_property LOC SLICE_X73Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/compute_tail.tail_r_lcl_reg}]
set_property LOC SLICE_X65Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/demand_priority_r_i_1__2}]
set_property LOC SLICE_X68Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/demand_priority_r_i_2}]
set_property LOC SLICE_X63Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/grant_r[2]_i_3__1}]
set_property LOC SLICE_X73Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/grant_r[2]_i_6}]
set_property LOC SLICE_X63Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_i_1}]
set_property LOC SLICE_X62Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_i_2__2}]
set_property LOC SLICE_X63Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_i_3__1}]
set_property LOC SLICE_X70Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_i_3__2}]
set_property LOC SLICE_X63Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_i_5}]
set_property LOC SLICE_X63Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/head_r_lcl_reg}]
set_property LOC SLICE_X68Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2}]
set_property LOC SLICE_X66Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg}]
set_property LOC SLICE_X74Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/maint_controller.maint_hit_busies_r[0]_i_1}]
set_property LOC SLICE_X68Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r[0]_i_1}]
set_property LOC SLICE_X68Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r[1]_i_1}]
set_property LOC SLICE_X68Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r_reg[0]}]
set_property LOC SLICE_X68Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r_reg[1]}]
set_property LOC SLICE_X68Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/order_q_r_reg[1]_CE_cooolgate_en_gate_955}]
set_property LOC SLICE_X68Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ordered_r_lcl_reg}]
set_property LOC SLICE_X72Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg}]
set_property LOC SLICE_X73Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r_reg}]
set_property LOC SLICE_X72Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_passing_open_bank_r_reg}]
set_property LOC SLICE_X63Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[0]_i_1}]
set_property LOC SLICE_X70Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[0]_i_3}]
set_property LOC SLICE_X66Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[0]_i_3__0}]
set_property LOC SLICE_X63Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[0]_i_4}]
set_property LOC SLICE_X64Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_1}]
set_property LOC SLICE_X64Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_2}]
set_property LOC SLICE_X63Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_2__0}]
set_property LOC SLICE_X67Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_2__1}]
set_property LOC SLICE_X69Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_2__2}]
set_property LOC SLICE_X63Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_3__0}]
set_property LOC SLICE_X64Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_3__1}]
set_property LOC SLICE_X63Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_4__1}]
set_property LOC SLICE_X69Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_5}]
set_property LOC SLICE_X62Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_5__2}]
set_property LOC SLICE_X66Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_6__2}]
set_property LOC SLICE_X64Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[1]_i_7__0}]
set_property LOC SLICE_X63Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r_reg[0]}]
set_property LOC SLICE_X64Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r_reg[0]_CE_cooolgate_en_gate_415}]
set_property LOC SLICE_X64Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r_reg[1]}]
set_property LOC SLICE_X65Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_priority_r_i_1}]
set_property LOC SLICE_X65Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_priority_r_reg}]
set_property LOC SLICE_X71Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_rd_r_i_1}]
set_property LOC SLICE_X71Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_rd_r_reg}]
set_property LOC SLICE_X66Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[0]_i_1__2}]
set_property LOC SLICE_X66Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[0]_i_2__2}]
set_property LOC SLICE_X67Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[1]_i_1__2}]
set_property LOC SLICE_X67Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[1]_i_2__2}]
set_property LOC SLICE_X67Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[1]_i_3__2}]
set_property LOC SLICE_X70Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/ras_timer_r[1]_i_5}]
set_property LOC SLICE_X65Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1}]
set_property LOC SLICE_X65Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1}]
set_property LOC SLICE_X65Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1}]
set_property LOC SLICE_X65Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[1]}]
set_property LOC SLICE_X65Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[2]}]
set_property LOC SLICE_X65Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[3]}]
set_property LOC SLICE_X68Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_bank_rdy_r_i_1}]
set_property LOC SLICE_X77Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/wait_for_maint_r_lcl_reg}]
set_property LOC SLICE_X72Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_this_rank_r_reg[0]}]
set_property LOC SLICE_X68Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_wait_r_lcl_reg}]
set_property LOC SLICE_X73Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/auto_pre_r_lcl_i_2__0}]
set_property LOC SLICE_X68Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1_reg}]
set_property LOC SLICE_X65Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/col_wait_r_i_1__2}]
set_property LOC SLICE_X65Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/col_wait_r_reg}]
set_property LOC SLICE_X73Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_act_priority_r_i_1}]
set_property LOC SLICE_X73Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_act_priority_r_reg}]
set_property LOC SLICE_X66Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_priority_r_i_3}]
set_property LOC SLICE_X66Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_priority_r_i_4}]
set_property LOC SLICE_X63Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_priority_r_reg}]
set_property LOC SLICE_X63Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demanded_prior_r_i_1}]
set_property LOC SLICE_X63Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demanded_prior_r_reg}]
set_property LOC SLICE_X63Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demanded_prior_r_reg_CE_cooolgate_en_gate_717}]
set_property LOC SLICE_X73Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/grant_r[2]_i_3__2}]
set_property LOC SLICE_X77Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/grant_r[3]_i_11__0}]
set_property LOC SLICE_X63Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/grant_r[3]_i_17}]
set_property LOC SLICE_X64Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/grant_r[3]_i_9__0}]
set_property LOC SLICE_X64Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ofs_rdy_r_i_1}]
set_property LOC SLICE_X64Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ofs_rdy_r_i_1__0}]
set_property LOC SLICE_X64Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ofs_rdy_r_i_1__1}]
set_property LOC SLICE_X64Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ofs_rdy_r_i_1__2}]
set_property LOC SLICE_X64Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ofs_rdy_r_reg}]
set_property LOC SLICE_X80Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg}]
set_property LOC SLICE_X69Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg}]
set_property LOC SLICE_X73Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_bm_end_r_i_1}]
set_property LOC SLICE_X72Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_passing_open_bank_r_i_1}]
set_property LOC SLICE_X73Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_r_i_1}]
set_property LOC SLICE_X73Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_r_i_2}]
set_property LOC SLICE_X73Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/pre_wait_r_reg}]
set_property LOC SLICE_X68Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r[0]_i_3}]
set_property LOC SLICE_X68Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r[1]_i_4}]
set_property LOC SLICE_X66Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r_reg[0]}]
set_property LOC SLICE_X67Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_r_reg[1]}]
set_property LOC SLICE_X68Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r_i_1}]
set_property LOC SLICE_X68Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r_reg}]
set_property LOC SLICE_X77Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rd_this_rank_r_reg[0]}]
set_property LOC SLICE_X66Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/req_bank_rdy_r_reg}]
set_property LOC SLICE_X73Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtp_timer_r[0]_i_1}]
set_property LOC SLICE_X72Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtp_timer_r[1]_i_1}]
set_property LOC SLICE_X73Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtp_timer_r_reg[0]}]
set_property LOC SLICE_X73Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtp_timer_r_reg[0]_CE_cooolgate_en_gate_957}]
set_property LOC SLICE_X72Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtp_timer_r_reg[1]}]
set_property LOC SLICE_X65Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r[0]_i_1}]
set_property LOC SLICE_X66Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r[1]_i_1}]
set_property LOC SLICE_X66Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r[2]_i_1}]
set_property LOC SLICE_X66Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r[2]_i_2}]
set_property LOC SLICE_X65Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r_reg[0]}]
set_property LOC SLICE_X66Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r_reg[1]}]
set_property LOC SLICE_X66Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r_reg[2]}]
set_property LOC SLICE_X64Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/wr_this_rank_r_reg[0]}]
set_property LOC SLICE_X70Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/bm_end_r1_i_1__1}]
set_property LOC SLICE_X71Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/head_r_lcl_i_3}]
set_property LOC SLICE_X69Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/order_q_r[1]_i_2__0}]
set_property LOC SLICE_X68Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/ordered_r_lcl_i_1__2}]
set_property LOC SLICE_X72Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/pass_open_bank_r_lcl_i_1__1}]
set_property LOC SLICE_X71Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/pass_open_bank_r_lcl_i_2__2}]
set_property LOC SLICE_X74Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/pass_open_bank_r_lcl_i_4__1}]
set_property LOC SLICE_X70Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/ras_timer_r[0]_i_4__0}]
set_property LOC SLICE_X65Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rb_hit_busy_r_reg}]
set_property LOC SLICE_X70Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl_i_1__2}]
set_property LOC SLICE_X70Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl_reg}]
set_property LOC SLICE_X70Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl_reg_CE_cooolgate_en_gate_1197}]
set_property LOC SLICE_X70Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_bank_rdy_r_i_3}]
set_property LOC SLICE_X78Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_reg[0]}]
set_property LOC SLICE_X78Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_reg[1]}]
set_property LOC SLICE_X78Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_reg[2]}]
set_property LOC SLICE_X78Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_reg[3]}]
set_property LOC SLICE_X78Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_data_buf_addr_r_reg[4]}]
set_property LOC SLICE_X69Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_periodic_rd_r_lcl_reg}]
set_property LOC SLICE_X67Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_periodic_rd_r_lcl_reg_CE_cooolgate_en_gate_720_LOPT_REMAP}]
set_property LOC SLICE_X65Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_priority_r_reg}]
set_property LOC SLICE_X71Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl_reg}]
set_property LOC SLICE_X74Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/row_hit_r_reg}]
set_property LOC SLICE_X70Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/wr_this_rank_r[0]_i_1__0}]
set_property LOC SLICE_X70Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/act_wait_r_lcl_i_1__1}]
set_property LOC SLICE_X67Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/act_wait_r_lcl_i_2__1}]
set_property LOC SLICE_X71Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/act_wait_r_lcl_i_3__0}]
set_property LOC SLICE_X74Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/auto_pre_r_lcl_i_1__1}]
set_property LOC SLICE_X74Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/auto_pre_r_lcl_reg}]
set_property LOC SLICE_X72Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/compute_tail.tail_r_lcl_i_1__0}]
set_property LOC SLICE_X72Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/compute_tail.tail_r_lcl_reg}]
set_property LOC SLICE_X65Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/demand_priority_r_i_1__1}]
set_property LOC SLICE_X67Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/demand_priority_r_i_2__2}]
set_property LOC SLICE_X74Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/grant_r[3]_i_12__0}]
set_property LOC SLICE_X62Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/grant_r[3]_i_2}]
set_property LOC SLICE_X64Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/grant_r[3]_i_3}]
set_property LOC SLICE_X69Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl_i_1__0}]
set_property LOC SLICE_X68Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl_i_2}]
set_property LOC SLICE_X68Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl_i_3__0}]
set_property LOC SLICE_X69Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/head_r_lcl_reg}]
set_property LOC SLICE_X69Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__2}]
set_property LOC SLICE_X69Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg}]
set_property LOC SLICE_X73Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/maint_controller.maint_hit_busies_r[1]_i_1}]
set_property LOC SLICE_X68Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r[0]_i_1}]
set_property LOC SLICE_X69Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r[1]_i_1}]
set_property LOC SLICE_X68Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r_reg[0]}]
set_property LOC SLICE_X69Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r_reg[1]}]
set_property LOC SLICE_X68Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_r_reg[1]_CE_cooolgate_en_gate_959}]
set_property LOC SLICE_X68Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ordered_r_lcl_reg}]
set_property LOC SLICE_X73Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg}]
set_property LOC SLICE_X74Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r_reg}]
set_property LOC SLICE_X69Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_passing_open_bank_r_reg}]
set_property LOC SLICE_X67Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[0]_i_1}]
set_property LOC SLICE_X68Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[0]_i_2}]
set_property LOC SLICE_X67Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[0]_i_2__1}]
set_property LOC SLICE_X67Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[1]_i_1}]
set_property LOC SLICE_X68Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[1]_i_3__2}]
set_property LOC SLICE_X68Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[1]_i_4}]
set_property LOC SLICE_X66Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[1]_i_5__0}]
set_property LOC SLICE_X68Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[1]_i_6}]
set_property LOC SLICE_X67Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r_reg[0]}]
set_property LOC SLICE_X67Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r_reg[1]}]
set_property LOC SLICE_X65Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_priority_r_i_1__1}]
set_property LOC SLICE_X65Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_priority_r_reg}]
set_property LOC SLICE_X71Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_rd_r_i_1__1}]
set_property LOC SLICE_X71Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_rd_r_reg}]
set_property LOC SLICE_X66Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[0]_i_1__1}]
set_property LOC SLICE_X66Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[0]_i_2__1}]
set_property LOC SLICE_X67Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[1]_i_1__1}]
set_property LOC SLICE_X66Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[1]_i_2__1}]
set_property LOC SLICE_X66Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[1]_i_3__1}]
set_property LOC SLICE_X69Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/ras_timer_r[1]_i_7}]
set_property LOC SLICE_X65Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0}]
set_property LOC SLICE_X66Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0}]
set_property LOC SLICE_X65Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1}]
set_property LOC SLICE_X65Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[2]}]
set_property LOC SLICE_X66Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[3]}]
set_property LOC SLICE_X65Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[4]}]
set_property LOC SLICE_X67Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_bank_rdy_r_i_1__2}]
set_property LOC SLICE_X62Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rnk_config_strobe_r[0]_i_1}]
set_property LOC SLICE_X62Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rnk_config_valid_r_lcl_i_1}]
set_property LOC SLICE_X73Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/wait_for_maint_r_lcl_reg}]
set_property LOC SLICE_X77Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_this_rank_r_reg[0]}]
set_property LOC SLICE_X70Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_wait_r_lcl_reg}]
set_property LOC SLICE_X72Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/auto_pre_r_lcl_i_2}]
set_property LOC SLICE_X70Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1_reg}]
set_property LOC SLICE_X64Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/col_wait_r_i_1__1}]
set_property LOC SLICE_X65Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/col_wait_r_reg}]
set_property LOC SLICE_X74Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_act_priority_r_i_1__0}]
set_property LOC SLICE_X74Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_act_priority_r_reg}]
set_property LOC SLICE_X66Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_priority_r_i_3__0}]
set_property LOC SLICE_X66Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_priority_r_i_4__0}]
set_property LOC SLICE_X65Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_priority_r_reg}]
set_property LOC SLICE_X62Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demanded_prior_r_i_1__1}]
set_property LOC SLICE_X62Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demanded_prior_r_i_2__0}]
set_property LOC SLICE_X62Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demanded_prior_r_reg}]
set_property LOC SLICE_X62Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demanded_prior_r_reg_CE_cooolgate_en_gate_913}]
set_property LOC SLICE_X76Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/grant_r[2]_i_5__0}]
set_property LOC SLICE_X74Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/grant_r[3]_i_4__2}]
set_property LOC SLICE_X64Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/grant_r[3]_i_8__0}]
set_property LOC SLICE_X64Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ofs_rdy_r_reg}]
set_property LOC SLICE_X74Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_bm_end_r_i_1__1}]
set_property LOC SLICE_X72Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_passing_open_bank_r_i_1__1}]
set_property LOC SLICE_X73Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_wait_r_i_1__1}]
set_property LOC SLICE_X74Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_wait_r_i_2__0}]
set_property LOC SLICE_X73Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/pre_wait_r_reg}]
set_property LOC SLICE_X70Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r[0]_i_3__0}]
set_property LOC SLICE_X70Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r[1]_i_4__0}]
set_property LOC SLICE_X66Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r_reg[0]}]
set_property LOC SLICE_X67Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_r_reg[1]}]
set_property LOC SLICE_X71Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_zero_r_i_1__0}]
set_property LOC SLICE_X71Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/ras_timer_zero_r_reg}]
set_property LOC SLICE_X77Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rd_this_rank_r_reg[0]}]
set_property LOC SLICE_X66Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/req_bank_rdy_r_reg}]
set_property LOC SLICE_X72Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r[0]_i_1__0}]
set_property LOC SLICE_X73Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r[1]_i_1__0}]
set_property LOC SLICE_X72Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r_reg[0]}]
set_property LOC SLICE_X72Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r_reg[0]_CE_cooolgate_en_gate_961}]
set_property LOC SLICE_X73Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rtp_timer_r_reg[1]}]
set_property LOC SLICE_X66Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r[0]_i_1}]
set_property LOC SLICE_X66Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r[1]_i_1}]
set_property LOC SLICE_X66Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r[2]_i_1}]
set_property LOC SLICE_X66Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r[2]_i_2__0}]
set_property LOC SLICE_X66Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r_reg[0]}]
set_property LOC SLICE_X66Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r_reg[1]}]
set_property LOC SLICE_X66Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r_reg[2]}]
set_property LOC SLICE_X68Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/wr_this_rank_r_reg[0]}]
set_property LOC SLICE_X71Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/bm_end_r1_i_1__0}]
set_property LOC SLICE_X69Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/ordered_r_lcl_i_1__1}]
set_property LOC SLICE_X73Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/pass_open_bank_r_lcl_i_1__0}]
set_property LOC SLICE_X72Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/pass_open_bank_r_lcl_i_2__1}]
set_property LOC SLICE_X73Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/pass_open_bank_r_lcl_i_4__0}]
set_property LOC SLICE_X71Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/ras_timer_r[0]_i_4__1}]
set_property LOC SLICE_X69Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rb_hit_busy_r_reg}]
set_property LOC SLICE_X70Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl_i_1__1}]
set_property LOC SLICE_X70Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl_reg}]
set_property LOC SLICE_X70Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl_reg_CE_cooolgate_en_gate_1199}]
set_property LOC SLICE_X80Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_reg[0]}]
set_property LOC SLICE_X73Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_reg[1]}]
set_property LOC SLICE_X80Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_reg[2]}]
set_property LOC SLICE_X80Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_reg[3]}]
set_property LOC SLICE_X73Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_data_buf_addr_r_reg[4]}]
set_property LOC SLICE_X73Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_periodic_rd_r_lcl_reg}]
set_property LOC SLICE_X73Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_periodic_rd_r_lcl_reg_CE_cooolgate_en_gate_698_LOPT_REMAP}]
set_property LOC SLICE_X68Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_priority_r_reg}]
set_property LOC SLICE_X68Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_wr_r_lcl_reg}]
set_property LOC SLICE_X73Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/row_hit_r_reg}]
set_property LOC SLICE_X70Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/wr_this_rank_r[0]_i_1__1}]
set_property LOC SLICE_X70Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/act_wait_r_lcl_i_1__0}]
set_property LOC SLICE_X67Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/act_wait_r_lcl_i_2__0}]
set_property LOC SLICE_X72Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/act_wait_r_lcl_i_3}]
set_property LOC SLICE_X74Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/auto_pre_r_lcl_i_1__0}]
set_property LOC SLICE_X74Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/auto_pre_r_lcl_reg}]
set_property LOC SLICE_X72Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/compute_tail.tail_r_lcl_i_1__1}]
set_property LOC SLICE_X72Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/compute_tail.tail_r_lcl_i_2}]
set_property LOC SLICE_X72Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/compute_tail.tail_r_lcl_reg}]
set_property LOC SLICE_X67Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/demand_priority_r_i_1__0}]
set_property LOC SLICE_X69Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/demand_priority_r_i_2__1}]
set_property LOC SLICE_X64Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/grant_r[3]_i_3__0}]
set_property LOC SLICE_X75Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/grant_r[3]_i_7__0}]
set_property LOC SLICE_X69Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl_i_1__1}]
set_property LOC SLICE_X66Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl_i_2__0}]
set_property LOC SLICE_X66Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl_i_4}]
set_property LOC SLICE_X69Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/head_r_lcl_reg}]
set_property LOC SLICE_X71Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2__1}]
set_property LOC SLICE_X68Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg}]
set_property LOC SLICE_X73Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/maint_controller.maint_hit_busies_r[2]_i_1}]
set_property LOC SLICE_X73Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/maint_controller.maint_rdy_r1_i_1}]
set_property LOC SLICE_X69Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r[0]_i_1}]
set_property LOC SLICE_X70Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r[1]_i_1}]
set_property LOC SLICE_X69Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r_reg[0]}]
set_property LOC SLICE_X70Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r_reg[1]}]
set_property LOC SLICE_X70Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/order_q_r_reg[1]_CE_cooolgate_en_gate_963}]
set_property LOC SLICE_X69Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ordered_r_lcl_reg}]
set_property LOC SLICE_X75Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg}]
set_property LOC SLICE_X73Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r_reg}]
set_property LOC SLICE_X73Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_passing_open_bank_r_reg}]
set_property LOC SLICE_X67Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[0]_i_1}]
set_property LOC SLICE_X67Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[0]_i_3__1}]
set_property LOC SLICE_X64Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[1]_i_1}]
set_property LOC SLICE_X66Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[1]_i_4__2}]
set_property LOC SLICE_X66Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[1]_i_5__1}]
set_property LOC SLICE_X66Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[1]_i_6__0}]
set_property LOC SLICE_X67Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r_reg[0]}]
set_property LOC SLICE_X64Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r_reg[1]}]
set_property LOC SLICE_X67Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_priority_r_i_1__0}]
set_property LOC SLICE_X67Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_priority_r_reg}]
set_property LOC SLICE_X71Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_rd_r_i_1__0}]
set_property LOC SLICE_X71Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_rd_r_reg}]
set_property LOC SLICE_X66Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[0]_i_1__0}]
set_property LOC SLICE_X66Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[0]_i_2__0}]
set_property LOC SLICE_X66Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[1]_i_1__0}]
set_property LOC SLICE_X66Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[1]_i_2__0}]
set_property LOC SLICE_X66Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[1]_i_3__0}]
set_property LOC SLICE_X70Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/ras_timer_r[1]_i_6}]
set_property LOC SLICE_X65Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1}]
set_property LOC SLICE_X65Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0}]
set_property LOC SLICE_X65Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0}]
set_property LOC SLICE_X65Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[3]}]
set_property LOC SLICE_X65Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[4]}]
set_property LOC SLICE_X65Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[5]}]
set_property LOC SLICE_X69Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_bank_rdy_r_i_1__1}]
set_property LOC SLICE_X76Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/wait_for_maint_r_lcl_reg}]
set_property LOC SLICE_X77Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_this_rank_r_reg[0]}]
set_property LOC SLICE_X70Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_wait_r_lcl_reg}]
set_property LOC SLICE_X73Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/auto_pre_r_lcl_i_2__2}]
set_property LOC SLICE_X71Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1_reg}]
set_property LOC SLICE_X67Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/col_wait_r_i_1__0}]
set_property LOC SLICE_X66Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/col_wait_r_reg}]
set_property LOC SLICE_X75Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_act_priority_r_i_1__1}]
set_property LOC SLICE_X75Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_act_priority_r_reg}]
set_property LOC SLICE_X67Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_priority_r_i_3__1}]
set_property LOC SLICE_X68Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_priority_r_i_4__1}]
set_property LOC SLICE_X67Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_priority_r_reg}]
set_property LOC SLICE_X64Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demanded_prior_r_i_1__0}]
set_property LOC SLICE_X64Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demanded_prior_r_reg}]
set_property LOC SLICE_X64Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demanded_prior_r_reg_CE_cooolgate_en_gate_915}]
set_property LOC SLICE_X65Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[1]_i_2}]
set_property LOC SLICE_X64Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_10}]
set_property LOC SLICE_X76Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_14}]
set_property LOC SLICE_X64Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_14__0}]
set_property LOC SLICE_X64Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_15__0}]
set_property LOC SLICE_X75Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_3__2}]
set_property LOC SLICE_X65Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_4}]
set_property LOC SLICE_X62Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/grant_r[3]_i_6__1}]
set_property LOC SLICE_X64Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/granted_col_r_i_1}]
set_property LOC SLICE_X64Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ofs_rdy_r_reg}]
set_property LOC SLICE_X63Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/override_demand_r_reg}]
set_property LOC SLICE_X76Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_4_1_1T_arb.granted_pre_r_i_2}]
set_property LOC SLICE_X75Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_bm_end_r_i_1__0}]
set_property LOC SLICE_X74Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_passing_open_bank_r_i_1__0}]
set_property LOC SLICE_X75Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_wait_r_i_1__0}]
set_property LOC SLICE_X75Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_wait_r_i_2__1}]
set_property LOC SLICE_X75Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/pre_wait_r_reg}]
set_property LOC SLICE_X71Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r[0]_i_3__2}]
set_property LOC SLICE_X70Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r[1]_i_4__2}]
set_property LOC SLICE_X66Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r_reg[0]}]
set_property LOC SLICE_X66Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_r_reg[1]}]
set_property LOC SLICE_X70Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_zero_r_i_1__2}]
set_property LOC SLICE_X70Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/ras_timer_zero_r_reg}]
set_property LOC SLICE_X77Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rd_this_rank_r_reg[0]}]
set_property LOC SLICE_X68Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/req_bank_rdy_r_reg}]
set_property LOC SLICE_X74Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtp_timer_r[0]_i_1__1}]
set_property LOC SLICE_X75Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtp_timer_r[1]_i_1__1}]
set_property LOC SLICE_X74Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtp_timer_r_reg[0]}]
set_property LOC SLICE_X74Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtp_timer_r_reg[0]_CE_cooolgate_en_gate_965}]
set_property LOC SLICE_X75Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtp_timer_r_reg[1]}]
set_property LOC SLICE_X67Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r[0]_i_1}]
set_property LOC SLICE_X67Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r[1]_i_1}]
set_property LOC SLICE_X67Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r[2]_i_1}]
set_property LOC SLICE_X67Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r[2]_i_2__1}]
set_property LOC SLICE_X67Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r_reg[0]}]
set_property LOC SLICE_X67Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r_reg[1]}]
set_property LOC SLICE_X67Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r_reg[2]}]
set_property LOC SLICE_X68Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/wr_this_rank_r_reg[0]}]
set_property LOC SLICE_X67Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/demand_priority_r_i_2__0}]
set_property LOC SLICE_X64Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/grant_r[3]_i_5__0}]
set_property LOC SLICE_X68Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/order_q_r[0]_i_2}]
set_property LOC SLICE_X70Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/order_q_r[1]_i_2}]
set_property LOC SLICE_X68Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/order_q_r[1]_i_2__1}]
set_property LOC SLICE_X69Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/ordered_r_lcl_i_1__0}]
set_property LOC SLICE_X74Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/pass_open_bank_r_lcl_i_1__2}]
set_property LOC SLICE_X74Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/pass_open_bank_r_lcl_i_2__0}]
set_property LOC SLICE_X74Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/pass_open_bank_r_lcl_i_4}]
set_property LOC SLICE_X72Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/ras_timer_zero_r_i_3}]
set_property LOC SLICE_X68Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rb_hit_busy_r_reg}]
set_property LOC SLICE_X72Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rd_wr_r_lcl_i_1__0}]
set_property LOC SLICE_X72Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rd_wr_r_lcl_reg}]
set_property LOC SLICE_X72Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rd_wr_r_lcl_reg_CE_cooolgate_en_gate_1201}]
set_property LOC SLICE_X67Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_bank_rdy_r_i_1__0}]
set_property LOC SLICE_X70Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_bank_rdy_r_i_2}]
set_property LOC SLICE_X79Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_reg[0]}]
set_property LOC SLICE_X76Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_reg[1]}]
set_property LOC SLICE_X79Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_reg[2]}]
set_property LOC SLICE_X79Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_reg[3]}]
set_property LOC SLICE_X76Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_data_buf_addr_r_reg[4]}]
set_property LOC SLICE_X71Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_periodic_rd_r_lcl_reg}]
set_property LOC SLICE_X71Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_priority_r_reg}]
set_property LOC SLICE_X73Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_wr_r_lcl_reg}]
set_property LOC SLICE_X73Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_wr_r_lcl_reg_CE_cooolgate_en_gate_736_LOPT_REMAP}]
set_property LOC SLICE_X74Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/row_hit_r_reg}]
set_property LOC SLICE_X64Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/wr_this_rank_r[0]_i_1__2}]
set_property LOC SLICE_X69Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/act_wait_r_lcl_i_1}]
set_property LOC SLICE_X69Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/act_wait_r_lcl_i_2}]
set_property LOC SLICE_X74Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/auto_pre_r_lcl_i_1__2}]
set_property LOC SLICE_X74Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/auto_pre_r_lcl_reg}]
set_property LOC SLICE_X72Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/bm_end_r1_i_1__2}]
set_property LOC SLICE_X72Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/compute_tail.tail_r_lcl_i_1__2}]
set_property LOC SLICE_X73Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/compute_tail.tail_r_lcl_i_2__1}]
set_property LOC SLICE_X72Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/compute_tail.tail_r_lcl_reg}]
set_property LOC SLICE_X75Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/grant_r[3]_i_15}]
set_property LOC SLICE_X65Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/grant_r[3]_i_6}]
set_property LOC SLICE_X70Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/head_r_lcl_i_1__2}]
set_property LOC SLICE_X69Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/head_r_lcl_i_2__1}]
set_property LOC SLICE_X70Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/head_r_lcl_i_4__0}]
set_property LOC SLICE_X70Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/head_r_lcl_reg}]
set_property LOC SLICE_X70Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__0}]
set_property LOC SLICE_X72Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg}]
set_property LOC SLICE_X73Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/maint_controller.maint_hit_busies_r[3]_i_1}]
set_property LOC SLICE_X69Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_r[0]_i_1}]
set_property LOC SLICE_X69Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_r[1]_i_1}]
set_property LOC SLICE_X69Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_r_reg[0]}]
set_property LOC SLICE_X69Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/order_q_r_reg[1]}]
set_property LOC SLICE_X69Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ordered_r_lcl_reg}]
set_property LOC SLICE_X75Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg}]
set_property LOC SLICE_X74Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r_reg}]
set_property LOC SLICE_X74Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_passing_open_bank_r_reg}]
set_property LOC SLICE_X69Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[0]_i_1}]
set_property LOC SLICE_X71Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[0]_i_2__0}]
set_property LOC SLICE_X69Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[1]_i_1}]
set_property LOC SLICE_X69Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[1]_i_3}]
set_property LOC SLICE_X70Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[1]_i_4__0}]
set_property LOC SLICE_X69Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[1]_i_6__1}]
set_property LOC SLICE_X68Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[1]_i_7}]
set_property LOC SLICE_X69Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r_reg[0]}]
set_property LOC SLICE_X69Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r_reg[1]}]
set_property LOC SLICE_X65Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_priority_r_i_1__2}]
set_property LOC SLICE_X65Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_priority_r_reg}]
set_property LOC SLICE_X69Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_rd_r_i_1__2}]
set_property LOC SLICE_X69Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_rd_r_reg}]
set_property LOC SLICE_X68Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[0]_i_1}]
set_property LOC SLICE_X67Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[0]_i_2}]
set_property LOC SLICE_X68Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[1]_i_1}]
set_property LOC SLICE_X68Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[1]_i_2}]
set_property LOC SLICE_X67Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[1]_i_3}]
set_property LOC SLICE_X72Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/ras_timer_r[1]_i_5__0}]
set_property LOC SLICE_X67Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1}]
set_property LOC SLICE_X65Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1}]
set_property LOC SLICE_X65Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1}]
set_property LOC SLICE_X67Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[4]}]
set_property LOC SLICE_X65Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[5]}]
set_property LOC SLICE_X65Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl_reg[6]}]
set_property LOC SLICE_X76Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/wait_for_maint_r_lcl_reg}]
set_property LOC SLICE_X72Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_this_rank_r_reg[0]}]
set_property LOC SLICE_X69Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_wait_r_lcl_reg}]
set_property LOC SLICE_X72Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/auto_pre_r_lcl_i_2__1}]
set_property LOC SLICE_X69Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1_reg}]
set_property LOC SLICE_X67Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/col_wait_r_i_1}]
set_property LOC SLICE_X67Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/col_wait_r_reg}]
set_property LOC SLICE_X75Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_act_priority_r_i_1__2}]
set_property LOC SLICE_X75Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_act_priority_r_reg}]
set_property LOC SLICE_X67Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_priority_r_i_1}]
set_property LOC SLICE_X67Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_priority_r_i_3__2}]
set_property LOC SLICE_X67Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_priority_r_i_4__2}]
set_property LOC SLICE_X67Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_priority_r_reg}]
set_property LOC SLICE_X64Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demanded_prior_r_i_1__2}]
set_property LOC SLICE_X63Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demanded_prior_r_i_2}]
set_property LOC SLICE_X64Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demanded_prior_r_reg}]
set_property LOC SLICE_X64Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demanded_prior_r_reg_CE_cooolgate_en_gate_917}]
set_property LOC SLICE_X63Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/grant_r[2]_i_5__1}]
set_property LOC SLICE_X63Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/grant_r[3]_i_16}]
set_property LOC SLICE_X75Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/grant_r[3]_i_6__0}]
set_property LOC SLICE_X64Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ofs_rdy_r_reg}]
set_property LOC SLICE_X75Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_4_1_1T_arb.granted_pre_r_i_1}]
set_property LOC SLICE_X75Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_bm_end_r_i_1__2}]
set_property LOC SLICE_X75Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_passing_open_bank_r_i_1__2}]
set_property LOC SLICE_X75Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_wait_r_i_1__2}]
set_property LOC SLICE_X75Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_wait_r_i_2__2}]
set_property LOC SLICE_X75Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/pre_wait_r_reg}]
set_property LOC SLICE_X69Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r[0]_i_3__1}]
set_property LOC SLICE_X69Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r[1]_i_4__1}]
set_property LOC SLICE_X68Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r_reg[0]}]
set_property LOC SLICE_X68Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_r_reg[1]}]
set_property LOC SLICE_X69Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_zero_r_i_1__1}]
set_property LOC SLICE_X75Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_zero_r_i_2}]
set_property LOC SLICE_X69Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/ras_timer_zero_r_reg}]
set_property LOC SLICE_X77Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rd_this_rank_r_reg[0]}]
set_property LOC SLICE_X67Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/req_bank_rdy_r_reg}]
set_property LOC SLICE_X78Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtp_timer_r[0]_i_1__2}]
set_property LOC SLICE_X78Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtp_timer_r[1]_i_1__2}]
set_property LOC SLICE_X78Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtp_timer_r_reg[0]}]
set_property LOC SLICE_X78Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/rtp_timer_r_reg[1]}]
set_property LOC SLICE_X66Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r[0]_i_1}]
set_property LOC SLICE_X67Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r[1]_i_1}]
set_property LOC SLICE_X67Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r[2]_i_1}]
set_property LOC SLICE_X67Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r[2]_i_2__2}]
set_property LOC SLICE_X66Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r_reg[0]}]
set_property LOC SLICE_X67Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r_reg[1]}]
set_property LOC SLICE_X67Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r_reg[2]}]
set_property LOC SLICE_X64Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/wr_this_rank_r_reg[0]}]
set_property LOC SLICE_X74Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/accept_internal_r_reg]
set_property LOC SLICE_X75Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_i_1]
set_property LOC SLICE_X77Y66 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg]
set_property LOC SLICE_X78Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg_CE_cooolgate_en_gate_549]
set_property LOC SLICE_X77Y46 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.insert_maint_r_lcl_i_1]
set_property LOC SLICE_X77Y46 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/generate_maint_cmds.insert_maint_r_lcl_reg]
set_property LOC SLICE_X74Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_r_reg[0]}]
set_property LOC SLICE_X73Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_r_reg[1]}]
set_property LOC SLICE_X73Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_r_reg[2]}]
set_property LOC SLICE_X73Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_hit_busies_r_reg[3]}]
set_property LOC SLICE_X74Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_rdy_r1_i_2]
set_property LOC SLICE_X77Y46 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_rdy_r1_reg]
set_property LOC SLICE_X77Y46 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_srx_r1_reg]
set_property LOC SLICE_X75Y46 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_i_1]
set_property LOC SLICE_X77Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg]
set_property LOC SLICE_X76Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_CE_cooolgate_en_gate_919]
set_property LOC SLICE_X71Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/order_q_r[1]_i_2__2}]
set_property LOC SLICE_X72Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/pass_open_bank_r_lcl_i_3]
set_property LOC SLICE_X73Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/pass_open_bank_r_lcl_i_3__0]
set_property LOC SLICE_X72Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/pass_open_bank_r_lcl_i_3__1]
set_property LOC SLICE_X73Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/pass_open_bank_r_lcl_i_3__2]
set_property LOC SLICE_X75Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl_i_1]
set_property LOC SLICE_X75Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl_reg]
set_property LOC SLICE_X74Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_cntr_r_i_1]
set_property LOC SLICE_X74Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_cntr_r_reg]
set_property LOC SLICE_X74Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_generation.periodic_rd_request_r_i_3]
set_property LOC SLICE_X62Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/q_entry_r[0]_i_2__2}]
set_property LOC SLICE_X74Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/q_entry_r[0]_i_3__2}]
set_property LOC SLICE_X72Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/q_has_rd_r_i_3]
set_property LOC SLICE_X74Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/req_periodic_rd_r_lcl_i_1]
set_property LOC SLICE_X68Y49 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/req_priority_r_i_1]
set_property LOC SLICE_X75Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1}]
set_property LOC SLICE_X76Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1}]
set_property LOC SLICE_X76Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1}]
set_property LOC SLICE_X76Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1}]
set_property LOC SLICE_X74Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1}]
set_property LOC SLICE_X74Y45 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1}]
set_property LOC SLICE_X74Y45 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1}]
set_property LOC SLICE_X75Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2}]
set_property LOC SLICE_X75Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1}]
set_property LOC SLICE_X74Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3}]
set_property LOC SLICE_X74Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4}]
set_property LOC SLICE_X75Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]}]
set_property LOC SLICE_X76Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]}]
set_property LOC SLICE_X76Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]}]
set_property LOC SLICE_X76Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]}]
set_property LOC SLICE_X74Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]}]
set_property LOC SLICE_X74Y45 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]}]
set_property LOC SLICE_X74Y45 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6]}]
set_property LOC SLICE_X74Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]}]
set_property LOC SLICE_X77Y49 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/wait_for_maint_r_lcl_i_1__2]
set_property LOC SLICE_X74Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/wait_for_maint_r_lcl_i_2]
set_property LOC SLICE_X72Y52 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/wait_for_maint_r_lcl_i_2__0]
set_property LOC SLICE_X72Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/wait_for_maint_r_lcl_i_2__1]
set_property LOC SLICE_X67Y49 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/was_priority_reg]
set_property LOC SLICE_X75Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/was_wr_reg]
set_property LOC SLICE_X87Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[0]}]
set_property LOC SLICE_X86Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[10]}]
set_property LOC SLICE_X86Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]}]
set_property LOC SLICE_X83Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]}]
set_property LOC SLICE_X89Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[13]}]
set_property LOC SLICE_X86Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[14]}]
set_property LOC SLICE_X87Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[15]}]
set_property LOC SLICE_X86Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[16]}]
set_property LOC SLICE_X87Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[17]}]
set_property LOC SLICE_X86Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[18]}]
set_property LOC SLICE_X87Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[19]}]
set_property LOC SLICE_X86Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[1]}]
set_property LOC SLICE_X86Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[20]}]
set_property LOC SLICE_X85Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[21]}]
set_property LOC SLICE_X87Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[22]}]
set_property LOC SLICE_X87Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[23]}]
set_property LOC SLICE_X75Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[24]}]
set_property LOC SLICE_X87Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[28]}]
set_property LOC SLICE_X86Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[29]}]
set_property LOC SLICE_X89Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[2]}]
set_property LOC SLICE_X87Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[30]}]
set_property LOC SLICE_X87Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[31]}]
set_property LOC SLICE_X87Y61 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[32]}]
set_property LOC SLICE_X87Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[33]}]
set_property LOC SLICE_X87Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[34]}]
set_property LOC SLICE_X86Y56 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[35]}]
set_property LOC SLICE_X87Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[36]}]
set_property LOC SLICE_X89Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[37]}]
set_property LOC SLICE_X85Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[38]}]
set_property LOC SLICE_X87Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[39]}]
set_property LOC SLICE_X89Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[3]}]
set_property LOC SLICE_X83Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[40]}]
set_property LOC SLICE_X87Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[41]}]
set_property LOC SLICE_X89Y63 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[4]}]
set_property LOC SLICE_X89Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[5]}]
set_property LOC SLICE_X86Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[6]}]
set_property LOC SLICE_X85Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[7]}]
set_property LOC SLICE_X89Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[8]}]
set_property LOC SLICE_X87Y58 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[9]}]
set_property LOC SLICE_X65Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]}]
set_property LOC SLICE_X86Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[0]}]
set_property LOC SLICE_X86Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[1]}]
set_property LOC SLICE_X85Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[2]}]
set_property LOC SLICE_X87Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[3]}]
set_property LOC SLICE_X86Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[4]}]
set_property LOC SLICE_X85Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[5]}]
set_property LOC SLICE_X89Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[6]}]
set_property LOC SLICE_X89Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[7]}]
set_property LOC SLICE_X87Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[8]}]
set_property LOC SLICE_X77Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]}]
set_property LOC SLICE_X86Y57 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[1]}]
set_property LOC SLICE_X77Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[2]}]
set_property LOC SLICE_X84Y66 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]}]
set_property LOC SLICE_X83Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]}]
set_property LOC SLICE_X83Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[1]}]
set_property LOC SLICE_X77Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]}]
set_property LOC SLICE_X80Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[0]}]
set_property LOC SLICE_X81Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[1]}]
set_property LOC SLICE_X81Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[2]}]
set_property LOC SLICE_X82Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[3]}]
set_property LOC SLICE_X81Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[4]}]
set_property LOC SLICE_X81Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_data_offset_reg[5]}]
set_property LOC SLICE_X82Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[0]}]
set_property LOC SLICE_X78Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]}]
set_property LOC SLICE_X82Y65 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[1]}]
set_property LOC SLICE_X86Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]}]
set_property LOC SLICE_X77Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[0]}]
set_property LOC SLICE_X74Y60 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[1]}]
set_property LOC SLICE_X77Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[2]}]
set_property LOC SLICE_X82Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_wrdata_en_reg]
set_property LOC SLICE_X78Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_addr_reg[0]}]
set_property LOC SLICE_X79Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_addr_reg[1]}]
set_property LOC SLICE_X78Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_addr_reg[2]}]
set_property LOC SLICE_X79Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_addr_reg[3]}]
set_property LOC SLICE_X82Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg]
set_property LOC SLICE_X82Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/cmd_pipe_plus.mc_wrdata_en_i_1]
set_property LOC SLICE_X82Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/cmd_pipe_plus.wr_data_en_i_1]
set_property LOC SLICE_X78Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0]}]
set_property LOC SLICE_X78Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1]}]
set_property LOC SLICE_X78Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2]}]
set_property LOC SLICE_X79Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]}]
set_property LOC SLICE_X76Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/mc_read_idle_r_i_2]
set_property LOC SLICE_X77Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/mc_ref_zq_wip_r_i_1]
set_property LOC SLICE_X77Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/mc_ref_zq_wip_r_i_2]
set_property LOC SLICE_X78Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/not_strict_mode.app_rd_data[127]_i_2}]
set_property LOC SLICE_X79Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/not_strict_mode.app_rd_data[127]_i_4}]
set_property LOC SLICE_X79Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/not_strict_mode.app_rd_data_end_i_1]
set_property LOC SLICE_X77Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_1}]
set_property LOC SLICE_X82Y62 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_0.col_rd_wr_r1_reg]
set_property LOC SLICE_X82Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_1.col_rd_wr_r2_reg]
set_property LOC SLICE_X76Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[0]}]
set_property LOC SLICE_X78Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]}]
set_property LOC SLICE_X76Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]_CE_cooolgate_en_gate_161}]
set_property LOC SLICE_X78Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[2]}]
set_property LOC SLICE_X78Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[3]}]
set_property LOC SLICE_X78Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[4]}]
set_property LOC SLICE_X78Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[5]}]
set_property LOC SLICE_X76Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]}]
set_property LOC SLICE_X79Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[7]}]
set_property LOC SLICE_X76Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0}]
set_property LOC SLICE_X77Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_i_5}]
set_property LOC SLICE_X77Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_i_6}]
set_property LOC SLICE_X77Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_i_7}]
set_property LOC SLICE_X77Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_i_8}]
set_property LOC SLICE_X77Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_i_9}]
set_property LOC SLICE_X76Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0}]
set_property LOC SLICE_X74Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r[0]_i_1}]
set_property LOC SLICE_X77Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r[1]_i_1}]
set_property LOC SLICE_X77Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r[2]_i_1}]
set_property LOC SLICE_X77Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r[3]_i_1}]
set_property LOC SLICE_X77Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r[4]_i_1}]
set_property LOC SLICE_X74Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[0]}]
set_property LOC SLICE_X77Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[1]}]
set_property LOC SLICE_X77Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[2]}]
set_property LOC SLICE_X77Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]}]
set_property LOC SLICE_X77Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[4]}]
set_property LOC SLICE_X75Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r[1]_i_1}]
set_property LOC SLICE_X77Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r[2]_i_1}]
set_property LOC SLICE_X77Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r[3]_i_1}]
set_property LOC SLICE_X77Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r[4]_i_1}]
set_property LOC SLICE_X77Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[0]}]
set_property LOC SLICE_X77Y64 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[0]_CE_cooolgate_en_gate_430}]
set_property LOC SLICE_X75Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[1]}]
set_property LOC SLICE_X77Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[2]}]
set_property LOC SLICE_X77Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[3]}]
set_property LOC SLICE_X77Y69 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.tail_r_reg[4]}]
set_property LOC SLICE_X82Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/sent_col_r2_reg]
set_property LOC SLICE_X76Y69 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg]
set_property LOC SLICE_X77Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r_reg]
set_property LOC SLICE_X85Y65 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_36_41_i_2__2]
set_property LOC SLICE_X89Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_42_47_i_1__2]
set_property LOC SLICE_X85Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_48_53_i_2__2]
set_property LOC SLICE_X85Y59 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_48_53_i_6__1]
set_property LOC SLICE_X85Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_54_59_i_1__2]
set_property LOC SLICE_X85Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_60_65_i_2__1]
set_property LOC SLICE_X85Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mem_reg_0_15_66_71_i_1__1]
set_property LOC SLICE_X81Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.rams[0].RAM32M0_i_1}]
set_property LOC SLICE_X70Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0}]
set_property LOC SLICE_X67Y59 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0_CE_cooolgate_en_gate_21}]
set_property LOC SLICE_X71Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r[0]_i_1}]
set_property LOC SLICE_X71Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r[1]_i_1}]
set_property LOC SLICE_X70Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r[2]_i_1}]
set_property LOC SLICE_X71Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r_reg[0]}]
set_property LOC SLICE_X70Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r_reg[1]}]
set_property LOC SLICE_X70Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r_reg[1]_CE_cooolgate_en_gate_445}]
set_property LOC SLICE_X70Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.faw_cnt_r_reg[2]}]
set_property LOC SLICE_X71Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.inhbt_act_faw_r_i_1}]
set_property LOC SLICE_X71Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.inhbt_act_faw_r_reg}]
set_property LOC SLICE_X74Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_cntr1_r_reg}]
set_property LOC SLICE_X76Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_request_r_i_1}]
set_property LOC SLICE_X80Y38 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_request_r_i_2}]
set_property LOC SLICE_X76Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_request_r_reg}]
set_property LOC SLICE_X80Y38 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r[0]_i_1}]
set_property LOC SLICE_X81Y38 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r[1]_i_1}]
set_property LOC SLICE_X81Y38 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r[2]_i_1}]
set_property LOC SLICE_X80Y38 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_reg[0]}]
set_property LOC SLICE_X81Y38 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_reg[1]}]
set_property LOC SLICE_X81Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_reg[1]_CE_cooolgate_en_gate_448}]
set_property LOC SLICE_X81Y38 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_reg[2]}]
set_property LOC SLICE_X77Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r_reg}]
set_property LOC SLICE_X78Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_generation.refresh_bank_r_reg[0]}]
set_property LOC SLICE_X78Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_generation.refresh_bank_r_reg[0]_CE_cooolgate_en_gate_727}]
set_property LOC SLICE_X66Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r[0]_i_1}]
set_property LOC SLICE_X66Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r[1]_i_1}]
set_property LOC SLICE_X66Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_reg[0]}]
set_property LOC SLICE_X66Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_reg[0]_CE_cooolgate_en_gate_629}]
set_property LOC SLICE_X65Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_reg[1]}]
set_property LOC SLICE_X76Y49 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/auto_pre_r_lcl_i_3]
set_property LOC SLICE_X80Y50 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/cke_r_i_1]
set_property LOC SLICE_X77Y47 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_controller.maint_hit_busies_r[3]_i_2}]
set_property LOC SLICE_X81Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[0]_i_1}]
set_property LOC SLICE_X81Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[1]_i_1}]
set_property LOC SLICE_X80Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[2]_i_1}]
set_property LOC SLICE_X80Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[3]_i_1}]
set_property LOC SLICE_X80Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1}]
set_property LOC SLICE_X80Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_2}]
set_property LOC SLICE_X80Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_3}]
set_property LOC SLICE_X81Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_reg[0]}]
set_property LOC SLICE_X81Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_reg[1]}]
set_property LOC SLICE_X80Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_reg[2]}]
set_property LOC SLICE_X80Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_reg[3]}]
set_property LOC SLICE_X80Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r_reg[4]}]
set_property LOC SLICE_X79Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_tick_r_lcl_i_1]
set_property LOC SLICE_X79Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_tick_r_lcl_reg]
set_property LOC SLICE_X78Y50 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_ref_zq_wip_r_i_1]
set_property LOC SLICE_X77Y64 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_ref_zq_wip_r_reg]
set_property LOC SLICE_X78Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[0]_i_1__0}]
set_property LOC SLICE_X79Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[1]_i_1__0}]
set_property LOC SLICE_X79Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[1]_i_2__0}]
set_property LOC SLICE_X79Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[1]_i_3}]
set_property LOC SLICE_X79Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[2]_i_1__0}]
set_property LOC SLICE_X78Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r[2]_i_2__3}]
set_property LOC SLICE_X78Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[0]}]
set_property LOC SLICE_X79Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[1]}]
set_property LOC SLICE_X79Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[2]}]
set_property LOC SLICE_X78Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r[0]_i_1__3}]
set_property LOC SLICE_X79Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r[1]_i_1__3}]
set_property LOC SLICE_X78Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r[2]_i_1}]
set_property LOC SLICE_X78Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_reg[0]}]
set_property LOC SLICE_X79Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_reg[1]}]
set_property LOC SLICE_X78Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_reg[2]}]
set_property LOC SLICE_X78Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_rank_r_lcl[0]_i_1}]
set_property LOC SLICE_X78Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_rank_r_lcl[0]_i_2}]
set_property LOC SLICE_X78Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_rank_r_lcl[0]_i_3}]
set_property LOC SLICE_X78Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_sre_r_lcl_i_1]
set_property LOC SLICE_X78Y46 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_sre_r_lcl_i_2]
set_property LOC SLICE_X79Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_srx_r_lcl_i_1]
set_property LOC SLICE_X79Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/maintenance_request.maint_zq_r_lcl_i_1]
set_property LOC SLICE_X78Y48 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_rank_r_lcl_reg[0]}]
set_property LOC SLICE_X78Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_req_r_lcl_reg]
set_property LOC SLICE_X78Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_sre_r_lcl_reg]
set_property LOC SLICE_X79Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_srx_r_lcl_reg]
set_property LOC SLICE_X79Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_zq_r_lcl_reg]
set_property LOC SLICE_X78Y46 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.new_maint_rank_r_reg]
set_property LOC SLICE_X78Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.upd_last_master_r_i_1]
set_property LOC SLICE_X78Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.upd_last_master_r_reg]
set_property LOC SLICE_X77Y49 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/pass_open_bank_r_lcl_i_5]
set_property LOC SLICE_X74Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_rd_generation.periodic_rd_cntr1_r_i_1]
set_property LOC SLICE_X75Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_grant_r[0]_i_1}]
set_property LOC SLICE_X75Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_grant_r_reg[0]}]
set_property LOC SLICE_X75Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_grant_r_reg[0]_CE_cooolgate_en_gate_551}]
set_property LOC SLICE_X74Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_r_cnt_i_1]
set_property LOC SLICE_X74Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_r_cnt_reg]
set_property LOC SLICE_X75Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_r_lcl_i_1]
set_property LOC SLICE_X74Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_r_lcl_reg]
set_property LOC SLICE_X75Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.upd_last_master_r_i_1]
set_property LOC SLICE_X75Y55 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.upd_last_master_r_reg]
set_property LOC SLICE_X75Y54 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.upd_last_master_r_reg_CE_cooolgate_en_gate_729]
set_property LOC SLICE_X71Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/q_has_rd_r_i_2]
set_property LOC SLICE_X71Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/q_has_rd_r_i_2__0]
set_property LOC SLICE_X71Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/q_has_rd_r_i_2__1]
set_property LOC SLICE_X71Y50 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/q_has_rd_r_i_2__2]
set_property LOC SLICE_X78Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_generation.refresh_bank_r[0]_i_1}]
set_property LOC SLICE_X78Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_generation.refresh_bank_r[0]_i_2}]
set_property LOC SLICE_X78Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[0]_i_1}]
set_property LOC SLICE_X78Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[1]_i_1}]
set_property LOC SLICE_X80Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[2]_i_1}]
set_property LOC SLICE_X80Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[3]_i_1}]
set_property LOC SLICE_X80Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[4]_i_1}]
set_property LOC SLICE_X78Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1}]
set_property LOC SLICE_X80Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_2}]
set_property LOC SLICE_X80Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_3}]
set_property LOC SLICE_X80Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_4}]
set_property LOC SLICE_X80Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_5}]
set_property LOC SLICE_X80Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_6}]
set_property LOC SLICE_X78Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[0]}]
set_property LOC SLICE_X81Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[0]_CE_cooolgate_en_gate_107_LOPT_REMAP}]
set_property LOC SLICE_X78Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[1]}]
set_property LOC SLICE_X80Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[2]}]
set_property LOC SLICE_X80Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[3]}]
set_property LOC SLICE_X80Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[4]}]
set_property LOC SLICE_X80Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r_reg[5]}]
set_property LOC SLICE_X76Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2}]
set_property LOC SLICE_X74Y46 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2}]
set_property LOC SLICE_X78Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1}]
set_property LOC SLICE_X78Y49 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0]}]
set_property LOC SLICE_X79Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sr_cntrl.sre_request_logic.sre_request_r_i_1]
set_property LOC SLICE_X79Y47 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sr_cntrl.sre_request_logic.sre_request_r_reg]
set_property LOC SLICE_X76Y49 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/wait_for_maint_r_lcl_i_1]
set_property LOC SLICE_X76Y49 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/wait_for_maint_r_lcl_i_1__0]
set_property LOC SLICE_X73Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/wait_for_maint_r_lcl_i_1__1]
set_property LOC SLICE_X77Y49 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/wait_for_maint_r_lcl_i_2__2]
set_property LOC SLICE_X79Y49 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_request_logic.zq_request_r_i_1]
set_property LOC SLICE_X79Y49 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_request_logic.zq_request_r_reg]
set_property LOC SLICE_X78Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_10}]
set_property LOC SLICE_X78Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_11}]
set_property LOC SLICE_X79Y55 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_12}]
set_property LOC SLICE_X78Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_13}]
set_property LOC SLICE_X78Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2}]
set_property LOC SLICE_X78Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_4}]
set_property LOC SLICE_X78Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_5}]
set_property LOC SLICE_X79Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_6}]
set_property LOC SLICE_X79Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_7}]
set_property LOC SLICE_X79Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_8}]
set_property LOC SLICE_X79Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_9}]
set_property LOC SLICE_X79Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[12]_i_2}]
set_property LOC SLICE_X79Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[12]_i_3}]
set_property LOC SLICE_X79Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[12]_i_4}]
set_property LOC SLICE_X79Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[12]_i_5}]
set_property LOC SLICE_X79Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[16]_i_2}]
set_property LOC SLICE_X79Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[16]_i_3}]
set_property LOC SLICE_X79Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[16]_i_4}]
set_property LOC SLICE_X79Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[16]_i_5}]
set_property LOC SLICE_X79Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[4]_i_2}]
set_property LOC SLICE_X79Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[4]_i_3}]
set_property LOC SLICE_X79Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[4]_i_4}]
set_property LOC SLICE_X79Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[4]_i_5}]
set_property LOC SLICE_X79Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[8]_i_2}]
set_property LOC SLICE_X79Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[8]_i_3}]
set_property LOC SLICE_X79Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[8]_i_4}]
set_property LOC SLICE_X79Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[8]_i_5}]
set_property LOC SLICE_X79Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[0]}]
set_property LOC SLICE_X79Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[10]}]
set_property LOC SLICE_X79Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[11]}]
set_property LOC SLICE_X79Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[12]}]
set_property LOC SLICE_X79Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[13]}]
set_property LOC SLICE_X79Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[14]}]
set_property LOC SLICE_X79Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[15]}]
set_property LOC SLICE_X79Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[16]}]
set_property LOC SLICE_X79Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[17]}]
set_property LOC SLICE_X79Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[18]}]
set_property LOC SLICE_X79Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[19]}]
set_property LOC SLICE_X79Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[1]}]
set_property LOC SLICE_X79Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[2]}]
set_property LOC SLICE_X79Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[3]}]
set_property LOC SLICE_X79Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[4]}]
set_property LOC SLICE_X79Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[5]}]
set_property LOC SLICE_X79Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[6]}]
set_property LOC SLICE_X79Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[7]}]
set_property LOC SLICE_X79Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[8]}]
set_property LOC SLICE_X79Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[9]}]
set_property LOC SLICE_X79Y50 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3}]
set_property LOC SLICE_X79Y53 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1}]
set_property LOC SLICE_X79Y54 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1}]
set_property LOC SLICE_X79Y51 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1}]
set_property LOC SLICE_X79Y52 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1}]
set_property LOC SLICE_X77Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg]
set_property LOC SLICE_X77Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_cmd_r1_reg[0]}]
set_property LOC SLICE_X77Y62 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_cmd_r2_reg[0]}]
set_property LOC SLICE_X79Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_en_r1_reg]
set_property LOC SLICE_X79Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_en_r2_reg]
set_property LOC SLICE_X77Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_reg]
set_property LOC SLICE_X77Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1}]
set_property LOC SLICE_X77Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/not_strict_mode.occ_cnt_r[5]_i_3}]
set_property LOC SLICE_X77Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/not_strict_mode.rd_data_buf_addr_r_lcl[4]_i_1}]
set_property LOC SLICE_X69Y48 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rb_hit_busy_r_i_1]
set_property LOC SLICE_X68Y51 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rb_hit_busy_r_i_1__0]
set_property LOC SLICE_X69Y49 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rb_hit_busy_r_i_1__1]
set_property LOC SLICE_X65Y50 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rb_hit_busy_r_i_1__2]
set_property LOC SLICE_X75Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_wr_r_lcl_i_2]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/req_data_buf_addr_r[0]_i_1}]
set_property LOC SLICE_X80Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/req_data_buf_addr_r[1]_i_1}]
set_property LOC SLICE_X80Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/req_data_buf_addr_r[2]_i_1}]
set_property LOC SLICE_X80Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/req_data_buf_addr_r[3]_i_1}]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/req_data_buf_addr_r[4]_i_1}]
set_property LOC SLICE_X75Y53 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/was_wr_i_1]
set_property LOC SLICE_X76Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_req_counter.wr_req_cnt_r[0]_i_1}]
set_property LOC SLICE_X79Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_end_reg]
set_property LOC SLICE_X79Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[0]}]
set_property LOC SLICE_X77Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[100]}]
set_property LOC SLICE_X81Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[101]}]
set_property LOC SLICE_X80Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[102]}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[103]}]
set_property LOC SLICE_X79Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[104]}]
set_property LOC SLICE_X79Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[105]}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[106]}]
set_property LOC SLICE_X79Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[107]}]
set_property LOC SLICE_X75Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[108]}]
set_property LOC SLICE_X75Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[109]}]
set_property LOC SLICE_X75Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[10]}]
set_property LOC SLICE_X75Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[110]}]
set_property LOC SLICE_X75Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[111]}]
set_property LOC SLICE_X79Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[112]}]
set_property LOC SLICE_X75Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[113]}]
set_property LOC SLICE_X75Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[114]}]
set_property LOC SLICE_X75Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[115]}]
set_property LOC SLICE_X74Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[116]}]
set_property LOC SLICE_X75Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[117]}]
set_property LOC SLICE_X74Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[118]}]
set_property LOC SLICE_X74Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[119]}]
set_property LOC SLICE_X77Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[11]}]
set_property LOC SLICE_X77Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[120]}]
set_property LOC SLICE_X75Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[121]}]
set_property LOC SLICE_X73Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[122]}]
set_property LOC SLICE_X75Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[123]}]
set_property LOC SLICE_X74Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[124]}]
set_property LOC SLICE_X75Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[125]}]
set_property LOC SLICE_X72Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[126]}]
set_property LOC SLICE_X72Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[127]}]
set_property LOC SLICE_X74Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[12]}]
set_property LOC SLICE_X77Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[13]}]
set_property LOC SLICE_X75Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[14]}]
set_property LOC SLICE_X77Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[15]}]
set_property LOC SLICE_X77Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[16]}]
set_property LOC SLICE_X82Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[17]}]
set_property LOC SLICE_X79Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[18]}]
set_property LOC SLICE_X83Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[19]}]
set_property LOC SLICE_X81Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[1]}]
set_property LOC SLICE_X79Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[20]}]
set_property LOC SLICE_X79Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[21]}]
set_property LOC SLICE_X82Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[22]}]
set_property LOC SLICE_X79Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[23]}]
set_property LOC SLICE_X74Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[24]}]
set_property LOC SLICE_X79Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[25]}]
set_property LOC SLICE_X75Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[26]}]
set_property LOC SLICE_X82Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[27]}]
set_property LOC SLICE_X75Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[28]}]
set_property LOC SLICE_X75Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[29]}]
set_property LOC SLICE_X79Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[2]}]
set_property LOC SLICE_X82Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[30]}]
set_property LOC SLICE_X79Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[31]}]
set_property LOC SLICE_X83Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[32]}]
set_property LOC SLICE_X82Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[33]}]
set_property LOC SLICE_X82Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[34]}]
set_property LOC SLICE_X83Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[35]}]
set_property LOC SLICE_X77Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[36]}]
set_property LOC SLICE_X79Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[37]}]
set_property LOC SLICE_X79Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[38]}]
set_property LOC SLICE_X79Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[39]}]
set_property LOC SLICE_X83Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[3]}]
set_property LOC SLICE_X79Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[40]}]
set_property LOC SLICE_X79Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[41]}]
set_property LOC SLICE_X72Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[42]}]
set_property LOC SLICE_X77Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[43]}]
set_property LOC SLICE_X72Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[44]}]
set_property LOC SLICE_X73Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[45]}]
set_property LOC SLICE_X75Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[46]}]
set_property LOC SLICE_X73Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[47]}]
set_property LOC SLICE_X82Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[48]}]
set_property LOC SLICE_X82Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[49]}]
set_property LOC SLICE_X78Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[4]}]
set_property LOC SLICE_X79Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[50]}]
set_property LOC SLICE_X82Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[51]}]
set_property LOC SLICE_X80Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[52]}]
set_property LOC SLICE_X80Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[53]}]
set_property LOC SLICE_X79Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[54]}]
set_property LOC SLICE_X79Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[55]}]
set_property LOC SLICE_X82Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[56]}]
set_property LOC SLICE_X83Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[57]}]
set_property LOC SLICE_X82Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[58]}]
set_property LOC SLICE_X82Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[59]}]
set_property LOC SLICE_X79Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[5]}]
set_property LOC SLICE_X73Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[60]}]
set_property LOC SLICE_X75Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[61]}]
set_property LOC SLICE_X75Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[62]}]
set_property LOC SLICE_X73Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[63]}]
set_property LOC SLICE_X75Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[64]}]
set_property LOC SLICE_X79Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[65]}]
set_property LOC SLICE_X77Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[66]}]
set_property LOC SLICE_X78Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[67]}]
set_property LOC SLICE_X77Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[68]}]
set_property LOC SLICE_X77Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[69]}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[6]}]
set_property LOC SLICE_X80Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[70]}]
set_property LOC SLICE_X77Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[71]}]
set_property LOC SLICE_X75Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[72]}]
set_property LOC SLICE_X75Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[73]}]
set_property LOC SLICE_X73Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[74]}]
set_property LOC SLICE_X74Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[75]}]
set_property LOC SLICE_X73Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[76]}]
set_property LOC SLICE_X73Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[77]}]
set_property LOC SLICE_X77Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[78]}]
set_property LOC SLICE_X77Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[79]}]
set_property LOC SLICE_X78Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[7]}]
set_property LOC SLICE_X78Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[80]}]
set_property LOC SLICE_X80Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[81]}]
set_property LOC SLICE_X79Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[82]}]
set_property LOC SLICE_X79Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[83]}]
set_property LOC SLICE_X75Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[84]}]
set_property LOC SLICE_X80Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[85]}]
set_property LOC SLICE_X77Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[86]}]
set_property LOC SLICE_X77Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[87]}]
set_property LOC SLICE_X78Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[88]}]
set_property LOC SLICE_X80Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[89]}]
set_property LOC SLICE_X77Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[8]}]
set_property LOC SLICE_X72Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[90]}]
set_property LOC SLICE_X72Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[91]}]
set_property LOC SLICE_X73Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[92]}]
set_property LOC SLICE_X72Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[93]}]
set_property LOC SLICE_X72Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[94]}]
set_property LOC SLICE_X75Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[95]}]
set_property LOC SLICE_X80Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[96]}]
set_property LOC SLICE_X81Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[97]}]
set_property LOC SLICE_X79Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[98]}]
set_property LOC SLICE_X80Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[99]}]
set_property LOC SLICE_X79Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[9]}]
set_property LOC SLICE_X78Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_copy_reg]
set_property LOC SLICE_X76Y68 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_copy_reg_CE_cooolgate_en_gate_737]
set_property LOC SLICE_X79Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_i_1]
set_property LOC SLICE_X79Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_i_2]
set_property LOC SLICE_X80Y70 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg]
set_property LOC SLICE_X77Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[0]_i_1}]
set_property LOC SLICE_X77Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[1]_i_1}]
set_property LOC SLICE_X78Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[2]_i_1}]
set_property LOC SLICE_X77Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[3]_i_1}]
set_property LOC SLICE_X77Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[3]_i_2}]
set_property LOC SLICE_X78Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[4]_i_1}]
set_property LOC SLICE_X78Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[4]_i_2}]
set_property LOC SLICE_X77Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[5]_i_1}]
set_property LOC SLICE_X77Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r[5]_i_2}]
set_property LOC SLICE_X77Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[0]}]
set_property LOC SLICE_X78Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[0]_CE_cooolgate_en_gate_154}]
set_property LOC SLICE_X77Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[1]}]
set_property LOC SLICE_X78Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[2]}]
set_property LOC SLICE_X77Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[3]}]
set_property LOC SLICE_X78Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[4]}]
set_property LOC SLICE_X77Y68 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.occ_cnt_r_reg[5]}]
set_property LOC SLICE_X82Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]}]
set_property LOC SLICE_X79Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]}]
set_property LOC SLICE_X79Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[2]}]
set_property LOC SLICE_X82Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[3]}]
set_property LOC SLICE_X79Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]}]
set_property LOC SLICE_X80Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0}]
set_property LOC SLICE_X74Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0}]
set_property LOC SLICE_X76Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0}]
set_property LOC SLICE_X74Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0}]
set_property LOC SLICE_X76Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0}]
set_property LOC SLICE_X76Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0}]
set_property LOC SLICE_X70Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0}]
set_property LOC SLICE_X80Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0}]
set_property LOC SLICE_X78Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0}]
set_property LOC SLICE_X74Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0}]
set_property LOC SLICE_X74Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0}]
set_property LOC SLICE_X76Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0}]
set_property LOC SLICE_X74Y88 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0}]
set_property LOC SLICE_X70Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0}]
set_property LOC SLICE_X76Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0}]
set_property LOC SLICE_X80Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0}]
set_property LOC SLICE_X78Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0}]
set_property LOC SLICE_X80Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0}]
set_property LOC SLICE_X78Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0}]
set_property LOC SLICE_X74Y82 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0}]
set_property LOC SLICE_X80Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0}]
set_property LOC SLICE_X80Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0}]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl[0]_i_1}]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl[1]_i_1}]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl[2]_i_1}]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl[3]_i_1}]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl[4]_i_2}]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl_reg[0]}]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl_reg[1]}]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl_reg[2]}]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]}]
set_property LOC SLICE_X79Y70 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_data_buf_addr_r_lcl_reg[4]}]
set_property LOC SLICE_X78Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0]
set_property LOC SLICE_X79Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_i_1]
set_property LOC SLICE_X79Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_i_2]
set_property LOC SLICE_X79Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_i_3]
set_property LOC SLICE_X79Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_i_4]
set_property LOC SLICE_X79Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_i_5]
set_property LOC SLICE_X80Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1_reg]
set_property LOC SLICE_X79Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]}]
set_property LOC SLICE_X79Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]}]
set_property LOC SLICE_X79Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[2]}]
set_property LOC SLICE_X79Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3]}]
set_property LOC SLICE_X79Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4]}]
set_property LOC SLICE_X78Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1}]
set_property LOC SLICE_X78Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r_reg[0]}]
set_property LOC SLICE_X80Y71 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]}]
set_property LOC SLICE_X79Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.wr_status_r1_reg]
set_property LOC SLICE_X81Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_2}]
set_property LOC SLICE_X79Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_3}]
set_property LOC SLICE_X81Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_4}]
set_property LOC SLICE_X81Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_5}]
set_property LOC SLICE_X81Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_6}]
set_property LOC SLICE_X81Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[0].RAM32M0_i_7}]
set_property LOC SLICE_X81Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[1].RAM32M0_i_1}]
set_property LOC SLICE_X81Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/pointer_ram.rams[1].RAM32M0_i_2}]
set_property LOC SLICE_X79Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_i_1]
set_property LOC SLICE_X79Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg]
set_property LOC SLICE_X79Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[0]_i_1}]
set_property LOC SLICE_X79Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[1]_i_1}]
set_property LOC SLICE_X79Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[2]_i_1}]
set_property LOC SLICE_X80Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[3]_i_1}]
set_property LOC SLICE_X79Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1}]
set_property LOC SLICE_X79Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[5]_i_1}]
set_property LOC SLICE_X79Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[5]_i_2}]
set_property LOC SLICE_X79Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[0]}]
set_property LOC SLICE_X79Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[1]}]
set_property LOC SLICE_X79Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[2]}]
set_property LOC SLICE_X82Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[3]}]
set_property LOC SLICE_X79Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[4]}]
set_property LOC SLICE_X79Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r_reg[5]}]
set_property LOC SLICE_X76Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_rdy_r_i_1]
set_property LOC SLICE_X76Y67 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_rdy_r_i_2]
set_property LOC SLICE_X83Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[0]}]
set_property LOC SLICE_X86Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[100]}]
set_property LOC SLICE_X87Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[101]}]
set_property LOC SLICE_X85Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[102]}]
set_property LOC SLICE_X83Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[105]}]
set_property LOC SLICE_X85Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[106]}]
set_property LOC SLICE_X89Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[108]}]
set_property LOC SLICE_X85Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[10]}]
set_property LOC SLICE_X89Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[110]}]
set_property LOC SLICE_X85Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[114]}]
set_property LOC SLICE_X85Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[116]}]
set_property LOC SLICE_X87Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[117]}]
set_property LOC SLICE_X85Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[11]}]
set_property LOC SLICE_X83Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[121]}]
set_property LOC SLICE_X83Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[124]}]
set_property LOC SLICE_X85Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[13]}]
set_property LOC SLICE_X85Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[14]}]
set_property LOC SLICE_X85Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[15]}]
set_property LOC SLICE_X85Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[16]}]
set_property LOC SLICE_X85Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[18]}]
set_property LOC SLICE_X86Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[19]}]
set_property LOC SLICE_X85Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[1]}]
set_property LOC SLICE_X85Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[22]}]
set_property LOC SLICE_X83Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[23]}]
set_property LOC SLICE_X83Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[24]}]
set_property LOC SLICE_X83Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[25]}]
set_property LOC SLICE_X83Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[27]}]
set_property LOC SLICE_X83Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[29]}]
set_property LOC SLICE_X83Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[2]}]
set_property LOC SLICE_X85Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[31]}]
set_property LOC SLICE_X85Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[32]}]
set_property LOC SLICE_X85Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[35]}]
set_property LOC SLICE_X83Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[39]}]
set_property LOC SLICE_X83Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[3]}]
set_property LOC SLICE_X83Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[40]}]
set_property LOC SLICE_X86Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[41]}]
set_property LOC SLICE_X87Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[42]}]
set_property LOC SLICE_X87Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[45]}]
set_property LOC SLICE_X87Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[46]}]
set_property LOC SLICE_X85Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[48]}]
set_property LOC SLICE_X85Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[4]}]
set_property LOC SLICE_X87Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[50]}]
set_property LOC SLICE_X85Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[54]}]
set_property LOC SLICE_X85Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[56]}]
set_property LOC SLICE_X85Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[57]}]
set_property LOC SLICE_X83Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[5]}]
set_property LOC SLICE_X87Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[61]}]
set_property LOC SLICE_X87Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[64]}]
set_property LOC SLICE_X83Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[68]}]
set_property LOC SLICE_X83Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[69]}]
set_property LOC SLICE_X85Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[6]}]
set_property LOC SLICE_X83Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[70]}]
set_property LOC SLICE_X85Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[71]}]
set_property LOC SLICE_X89Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[73]}]
set_property LOC SLICE_X83Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[74]}]
set_property LOC SLICE_X89Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[75]}]
set_property LOC SLICE_X87Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[76]}]
set_property LOC SLICE_X86Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[78]}]
set_property LOC SLICE_X86Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[79]}]
set_property LOC SLICE_X85Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[7]}]
set_property LOC SLICE_X86Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[82]}]
set_property LOC SLICE_X86Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[83]}]
set_property LOC SLICE_X85Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[84]}]
set_property LOC SLICE_X83Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[85]}]
set_property LOC SLICE_X86Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[87]}]
set_property LOC SLICE_X83Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[89]}]
set_property LOC SLICE_X85Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[8]}]
set_property LOC SLICE_X87Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[91]}]
set_property LOC SLICE_X87Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[92]}]
set_property LOC SLICE_X85Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[95]}]
set_property LOC SLICE_X87Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[99]}]
set_property LOC SLICE_X85Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_data_r1_reg[9]}]
set_property LOC SLICE_X84Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_i_1]
set_property LOC SLICE_X84Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg]
set_property LOC SLICE_X84Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_end_r1_reg_CE_cooolgate_en_gate_418]
set_property LOC SLICE_X83Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1_reg]
set_property LOC SLICE_X85Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_reg]
set_property LOC SLICE_X82Y75 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3_reg]
set_property LOC SLICE_X84Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_i_1]
set_property LOC SLICE_X84Y73 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg]
set_property LOC SLICE_X81Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1}]
set_property LOC SLICE_X81Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1}]
set_property LOC SLICE_X81Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1}]
set_property LOC SLICE_X81Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2}]
set_property LOC SLICE_X81Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r_reg[0]}]
set_property LOC SLICE_X81Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r_reg[1]}]
set_property LOC SLICE_X81Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r_reg[2]}]
set_property LOC SLICE_X81Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/data_buf_address_counter.data_buf_addr_cnt_r_reg[3]}]
set_property LOC SLICE_X89Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_12_17_i_1__1]
set_property LOC SLICE_X85Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_18_23_i_1]
set_property LOC SLICE_X89Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_18_23_i_2__2]
set_property LOC SLICE_X85Y89 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_18_23_i_4]
set_property LOC SLICE_X85Y90 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_24_29_i_2__1]
set_property LOC SLICE_X87Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_24_29_i_2__2]
set_property LOC SLICE_X89Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_24_29_i_5__0]
set_property LOC SLICE_X86Y88 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_30_35_i_4__0]
set_property LOC SLICE_X87Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_30_35_i_4__1]
set_property LOC SLICE_X85Y93 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_36_41_i_1__0]
set_property LOC SLICE_X85Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_36_41_i_6]
set_property LOC SLICE_X85Y80 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_36_41_i_6__0]
set_property LOC SLICE_X89Y79 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_42_47_i_3__1]
set_property LOC SLICE_X87Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_48_53_i_3__1]
set_property LOC SLICE_X85Y94 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_48_53_i_4__1]
set_property LOC SLICE_X89Y83 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_48_53_i_6__0]
set_property LOC SLICE_X89Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_54_59_i_5__0]
set_property LOC SLICE_X85Y82 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_54_59_i_5__1]
set_property LOC SLICE_X86Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_60_65_i_2]
set_property LOC SLICE_X89Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_60_65_i_2__0]
set_property LOC SLICE_X87Y84 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_60_65_i_6__0]
set_property LOC SLICE_X89Y96 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_66_71_i_2]
set_property LOC SLICE_X85Y87 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_6_11_i_3]
set_property LOC SLICE_X85Y76 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/mem_reg_0_15_6_11_i_5__0]
set_property LOC SLICE_X82Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1]
set_property LOC SLICE_X83Y72 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2]
set_property LOC SLICE_X82Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg]
set_property LOC SLICE_X83Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[0]_i_1}]
set_property LOC SLICE_X85Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[10]_i_1}]
set_property LOC SLICE_X84Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[11]_i_1}]
set_property LOC SLICE_X84Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[12]_i_1}]
set_property LOC SLICE_X82Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[13]_i_1}]
set_property LOC SLICE_X82Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[14]_i_1}]
set_property LOC SLICE_X82Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1}]
set_property LOC SLICE_X82Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_2}]
set_property LOC SLICE_X83Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[1]_i_1}]
set_property LOC SLICE_X83Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[2]_i_1}]
set_property LOC SLICE_X83Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[3]_i_1}]
set_property LOC SLICE_X83Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[4]_i_1}]
set_property LOC SLICE_X84Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[5]_i_1}]
set_property LOC SLICE_X84Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[6]_i_1}]
set_property LOC SLICE_X85Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[7]_i_1}]
set_property LOC SLICE_X85Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[8]_i_1}]
set_property LOC SLICE_X85Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[9]_i_1}]
set_property LOC SLICE_X83Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[0]}]
set_property LOC SLICE_X85Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[10]}]
set_property LOC SLICE_X84Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[11]}]
set_property LOC SLICE_X84Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[12]}]
set_property LOC SLICE_X82Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[13]}]
set_property LOC SLICE_X82Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[14]}]
set_property LOC SLICE_X82Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[15]}]
set_property LOC SLICE_X82Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[1]}]
set_property LOC SLICE_X83Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[2]}]
set_property LOC SLICE_X83Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[3]}]
set_property LOC SLICE_X83Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[4]}]
set_property LOC SLICE_X84Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[5]}]
set_property LOC SLICE_X84Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[6]}]
set_property LOC SLICE_X85Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[7]}]
set_property LOC SLICE_X85Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[8]}]
set_property LOC SLICE_X85Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_reg[9]}]
set_property LOC SLICE_X80Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0}]
set_property LOC SLICE_X80Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0}]
set_property LOC SLICE_X81Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r[0]_i_1}]
set_property LOC SLICE_X81Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r[1]_i_1}]
set_property LOC SLICE_X81Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r[2]_i_1}]
set_property LOC SLICE_X81Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r[3]_i_1}]
set_property LOC SLICE_X81Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r_reg[0]}]
set_property LOC SLICE_X81Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r_reg[1]}]
set_property LOC SLICE_X81Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r_reg[2]}]
set_property LOC SLICE_X81Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_indx_r_reg[3]}]
set_property LOC SLICE_X82Y71 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/read_data_indx.rd_data_upd_indx_r_reg]
set_property LOC SLICE_X75Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r[1]_i_1}]
set_property LOC SLICE_X75Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r[2]_i_1}]
set_property LOC SLICE_X75Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r[3]_i_1}]
set_property LOC SLICE_X75Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r[4]_i_1}]
set_property LOC SLICE_X75Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r[4]_i_2}]
set_property LOC SLICE_X76Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[0]}]
set_property LOC SLICE_X76Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[0]_CE_cooolgate_en_gate_721}]
set_property LOC SLICE_X75Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[1]}]
set_property LOC SLICE_X75Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[2]}]
set_property LOC SLICE_X75Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[3]}]
set_property LOC SLICE_X75Y67 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_req_counter.wr_req_cnt_r_reg[4]}]
set_property LOC SLICE_X84Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[0]}]
set_property LOC SLICE_X88Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[100]}]
set_property LOC SLICE_X88Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[101]}]
set_property LOC SLICE_X84Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[102]}]
set_property LOC SLICE_X84Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[103]}]
set_property LOC SLICE_X84Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[104]}]
set_property LOC SLICE_X84Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[105]}]
set_property LOC SLICE_X84Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[106]}]
set_property LOC SLICE_X84Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[107]}]
set_property LOC SLICE_X88Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[108]}]
set_property LOC SLICE_X88Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[109]}]
set_property LOC SLICE_X84Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[10]}]
set_property LOC SLICE_X88Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[110]}]
set_property LOC SLICE_X88Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[111]}]
set_property LOC SLICE_X88Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[112]}]
set_property LOC SLICE_X88Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[113]}]
set_property LOC SLICE_X84Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[114]}]
set_property LOC SLICE_X84Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[115]}]
set_property LOC SLICE_X84Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[116]}]
set_property LOC SLICE_X84Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[117]}]
set_property LOC SLICE_X84Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[118]}]
set_property LOC SLICE_X84Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[119]}]
set_property LOC SLICE_X84Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[11]}]
set_property LOC SLICE_X84Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[120]}]
set_property LOC SLICE_X84Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[121]}]
set_property LOC SLICE_X84Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[122]}]
set_property LOC SLICE_X84Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[123]}]
set_property LOC SLICE_X84Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[124]}]
set_property LOC SLICE_X84Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[125]}]
set_property LOC SLICE_X88Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[126]}]
set_property LOC SLICE_X88Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[127]}]
set_property LOC SLICE_X88Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[128]}]
set_property LOC SLICE_X88Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[129]}]
set_property LOC SLICE_X84Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[12]}]
set_property LOC SLICE_X88Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[130]}]
set_property LOC SLICE_X88Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[131]}]
set_property LOC SLICE_X88Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[132]}]
set_property LOC SLICE_X88Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[133]}]
set_property LOC SLICE_X88Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[134]}]
set_property LOC SLICE_X88Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[135]}]
set_property LOC SLICE_X88Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[136]}]
set_property LOC SLICE_X88Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[137]}]
set_property LOC SLICE_X88Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[138]}]
set_property LOC SLICE_X88Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[139]}]
set_property LOC SLICE_X84Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[13]}]
set_property LOC SLICE_X88Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[140]}]
set_property LOC SLICE_X88Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[141]}]
set_property LOC SLICE_X88Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[142]}]
set_property LOC SLICE_X88Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[143]}]
set_property LOC SLICE_X84Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[14]}]
set_property LOC SLICE_X84Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[15]}]
set_property LOC SLICE_X84Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[16]}]
set_property LOC SLICE_X84Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[17]}]
set_property LOC SLICE_X84Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[18]}]
set_property LOC SLICE_X84Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[19]}]
set_property LOC SLICE_X84Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[1]}]
set_property LOC SLICE_X84Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[20]}]
set_property LOC SLICE_X84Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[21]}]
set_property LOC SLICE_X84Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[22]}]
set_property LOC SLICE_X84Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[23]}]
set_property LOC SLICE_X84Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[24]}]
set_property LOC SLICE_X84Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[25]}]
set_property LOC SLICE_X84Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[26]}]
set_property LOC SLICE_X84Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[27]}]
set_property LOC SLICE_X84Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[28]}]
set_property LOC SLICE_X84Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[29]}]
set_property LOC SLICE_X84Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[2]}]
set_property LOC SLICE_X84Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[30]}]
set_property LOC SLICE_X84Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[31]}]
set_property LOC SLICE_X84Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[32]}]
set_property LOC SLICE_X84Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[33]}]
set_property LOC SLICE_X84Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[34]}]
set_property LOC SLICE_X84Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[35]}]
set_property LOC SLICE_X84Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[36]}]
set_property LOC SLICE_X84Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[37]}]
set_property LOC SLICE_X84Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[38]}]
set_property LOC SLICE_X84Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[39]}]
set_property LOC SLICE_X84Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[3]}]
set_property LOC SLICE_X84Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[40]}]
set_property LOC SLICE_X84Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[41]}]
set_property LOC SLICE_X88Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[42]}]
set_property LOC SLICE_X88Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[43]}]
set_property LOC SLICE_X88Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[44]}]
set_property LOC SLICE_X88Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[45]}]
set_property LOC SLICE_X88Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[46]}]
set_property LOC SLICE_X88Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[47]}]
set_property LOC SLICE_X88Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[48]}]
set_property LOC SLICE_X88Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[49]}]
set_property LOC SLICE_X84Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[4]}]
set_property LOC SLICE_X88Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[50]}]
set_property LOC SLICE_X88Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[51]}]
set_property LOC SLICE_X88Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[52]}]
set_property LOC SLICE_X88Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[53]}]
set_property LOC SLICE_X84Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[54]}]
set_property LOC SLICE_X84Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[55]}]
set_property LOC SLICE_X84Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[56]}]
set_property LOC SLICE_X84Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[57]}]
set_property LOC SLICE_X84Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[58]}]
set_property LOC SLICE_X84Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[59]}]
set_property LOC SLICE_X84Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[5]}]
set_property LOC SLICE_X84Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[60]}]
set_property LOC SLICE_X84Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[61]}]
set_property LOC SLICE_X84Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[62]}]
set_property LOC SLICE_X84Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[63]}]
set_property LOC SLICE_X84Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[64]}]
set_property LOC SLICE_X84Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[65]}]
set_property LOC SLICE_X84Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[66]}]
set_property LOC SLICE_X84Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[67]}]
set_property LOC SLICE_X84Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[68]}]
set_property LOC SLICE_X84Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[69]}]
set_property LOC SLICE_X84Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[6]}]
set_property LOC SLICE_X84Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[70]}]
set_property LOC SLICE_X84Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[71]}]
set_property LOC SLICE_X88Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[72]}]
set_property LOC SLICE_X88Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[73]}]
set_property LOC SLICE_X88Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[74]}]
set_property LOC SLICE_X88Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[75]}]
set_property LOC SLICE_X88Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[76]}]
set_property LOC SLICE_X88Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[77]}]
set_property LOC SLICE_X84Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[78]}]
set_property LOC SLICE_X84Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[79]}]
set_property LOC SLICE_X84Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[7]}]
set_property LOC SLICE_X84Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[80]}]
set_property LOC SLICE_X84Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[81]}]
set_property LOC SLICE_X84Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[82]}]
set_property LOC SLICE_X84Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[83]}]
set_property LOC SLICE_X84Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[84]}]
set_property LOC SLICE_X84Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[85]}]
set_property LOC SLICE_X84Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[86]}]
set_property LOC SLICE_X84Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[87]}]
set_property LOC SLICE_X84Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[88]}]
set_property LOC SLICE_X84Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[89]}]
set_property LOC SLICE_X84Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[8]}]
set_property LOC SLICE_X88Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[90]}]
set_property LOC SLICE_X88Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[91]}]
set_property LOC SLICE_X88Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[92]}]
set_property LOC SLICE_X88Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[93]}]
set_property LOC SLICE_X88Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[94]}]
set_property LOC SLICE_X88Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[95]}]
set_property LOC SLICE_X88Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[96]}]
set_property LOC SLICE_X88Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[97]}]
set_property LOC SLICE_X88Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[98]}]
set_property LOC SLICE_X88Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[99]}]
set_property LOC SLICE_X84Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[9]}]
set_property LOC SLICE_X84Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0}]
set_property LOC SLICE_X83Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_1}]
set_property LOC SLICE_X84Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10}]
set_property LOC SLICE_X82Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11}]
set_property LOC SLICE_X85Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_2}]
set_property LOC SLICE_X83Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_3}]
set_property LOC SLICE_X83Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_4}]
set_property LOC SLICE_X85Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_5}]
set_property LOC SLICE_X83Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_6}]
set_property LOC SLICE_X84Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_7}]
set_property LOC SLICE_X84Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_8}]
set_property LOC SLICE_X84Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_9}]
set_property LOC SLICE_X84Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0}]
set_property LOC SLICE_X87Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_i_2}]
set_property LOC SLICE_X87Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_i_5}]
set_property LOC SLICE_X84Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0}]
set_property LOC SLICE_X85Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_i_1}]
set_property LOC SLICE_X83Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_i_2}]
set_property LOC SLICE_X83Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_i_3}]
set_property LOC SLICE_X83Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[11].RAM32M0_i_4}]
set_property LOC SLICE_X88Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0}]
set_property LOC SLICE_X87Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_i_2}]
set_property LOC SLICE_X89Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_i_3}]
set_property LOC SLICE_X83Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_i_4}]
set_property LOC SLICE_X89Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[12].RAM32M0_i_5}]
set_property LOC SLICE_X84Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0}]
set_property LOC SLICE_X86Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0_i_1}]
set_property LOC SLICE_X86Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0_i_2}]
set_property LOC SLICE_X86Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0_i_5}]
set_property LOC SLICE_X86Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[13].RAM32M0_i_6}]
set_property LOC SLICE_X84Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0}]
set_property LOC SLICE_X83Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_i_1}]
set_property LOC SLICE_X86Y90 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_i_3}]
set_property LOC SLICE_X83Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_i_5}]
set_property LOC SLICE_X85Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[14].RAM32M0_i_6}]
set_property LOC SLICE_X88Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0}]
set_property LOC SLICE_X85Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_i_1}]
set_property LOC SLICE_X87Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_i_4}]
set_property LOC SLICE_X87Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[15].RAM32M0_i_5}]
set_property LOC SLICE_X88Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0}]
set_property LOC SLICE_X87Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_i_1}]
set_property LOC SLICE_X86Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_i_2}]
set_property LOC SLICE_X87Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0_i_3}]
set_property LOC SLICE_X84Y78 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0}]
set_property LOC SLICE_X85Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0_i_2}]
set_property LOC SLICE_X83Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0_i_3}]
set_property LOC SLICE_X85Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[17].RAM32M0_i_6}]
set_property LOC SLICE_X88Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0}]
set_property LOC SLICE_X89Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_i_4}]
set_property LOC SLICE_X89Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_i_6}]
set_property LOC SLICE_X84Y97 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0}]
set_property LOC SLICE_X87Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_i_3}]
set_property LOC SLICE_X85Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_i_4}]
set_property LOC SLICE_X85Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_i_6}]
set_property LOC SLICE_X84Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0}]
set_property LOC SLICE_X85Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_1}]
set_property LOC SLICE_X85Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_2}]
set_property LOC SLICE_X85Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_3}]
set_property LOC SLICE_X85Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_4}]
set_property LOC SLICE_X85Y84 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_5}]
set_property LOC SLICE_X85Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_i_6}]
set_property LOC SLICE_X84Y77 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0}]
set_property LOC SLICE_X83Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_i_2}]
set_property LOC SLICE_X83Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_i_5}]
set_property LOC SLICE_X88Y87 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0}]
set_property LOC SLICE_X88Y89 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0}]
set_property LOC SLICE_X88Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[23].RAM32M0}]
set_property LOC SLICE_X84Y83 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0}]
set_property LOC SLICE_X85Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_i_2}]
set_property LOC SLICE_X85Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_i_3}]
set_property LOC SLICE_X85Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_i_4}]
set_property LOC SLICE_X85Y85 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_i_5}]
set_property LOC SLICE_X84Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0}]
set_property LOC SLICE_X83Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_i_1}]
set_property LOC SLICE_X85Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_i_2}]
set_property LOC SLICE_X86Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_i_5}]
set_property LOC SLICE_X85Y96 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_i_6}]
set_property LOC SLICE_X84Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0}]
set_property LOC SLICE_X83Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_i_1}]
set_property LOC SLICE_X83Y75 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_i_3}]
set_property LOC SLICE_X83Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_i_5}]
set_property LOC SLICE_X83Y76 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_i_6}]
set_property LOC SLICE_X84Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0}]
set_property LOC SLICE_X85Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_i_1}]
set_property LOC SLICE_X85Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_i_4}]
set_property LOC SLICE_X85Y86 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_i_5}]
set_property LOC SLICE_X84Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0}]
set_property LOC SLICE_X86Y91 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_i_1}]
set_property LOC SLICE_X83Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_i_2}]
set_property LOC SLICE_X83Y93 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[6].RAM32M0_i_3}]
set_property LOC SLICE_X88Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0}]
set_property LOC SLICE_X87Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_i_2}]
set_property LOC SLICE_X87Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_i_3}]
set_property LOC SLICE_X87Y81 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_i_6}]
set_property LOC SLICE_X88Y94 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0}]
set_property LOC SLICE_X87Y95 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_i_4}]
set_property LOC SLICE_X85Y92 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_i_6}]
set_property LOC SLICE_X84Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0}]
set_property LOC SLICE_X85Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_i_3}]
set_property LOC SLICE_X85Y80 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_i_4}]
set_property LOC SLICE_X85Y79 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_i_6}]
set_property LOC SLICE_X82Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r_i_1]
set_property LOC SLICE_X82Y74 [get_cells ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r_reg]
set_property LOC SLICE_X82Y72 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]_i_1}]
set_property LOC SLICE_X84Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_reg[1]}]
set_property LOC SLICE_X84Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_reg[2]}]
set_property LOC SLICE_X84Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_reg[3]}]
set_property LOC SLICE_X84Y74 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_reg[4]}]
set_property LOC SLICE_X81Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[0]_i_1}]
set_property LOC SLICE_X81Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[1]_i_1}]
set_property LOC SLICE_X81Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[2]_i_1}]
set_property LOC SLICE_X81Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1}]
set_property LOC SLICE_X81Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r_reg[0]}]
set_property LOC SLICE_X81Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r_reg[1]}]
set_property LOC SLICE_X81Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r_reg[2]}]
set_property LOC SLICE_X81Y73 [get_cells {ddr3_mig/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r_reg[3]}]
set_property LOC SLICE_X79Y90 [get_cells led_reg_i_1]
set_property LOC SLICE_X81Y89 [get_cells led_reg_i_10]
set_property LOC SLICE_X81Y89 [get_cells led_reg_i_11]
set_property LOC SLICE_X81Y88 [get_cells led_reg_i_13]
set_property LOC SLICE_X81Y88 [get_cells led_reg_i_14]
set_property LOC SLICE_X81Y88 [get_cells led_reg_i_15]
set_property LOC SLICE_X81Y88 [get_cells led_reg_i_16]
set_property LOC SLICE_X81Y87 [get_cells led_reg_i_18]
set_property LOC SLICE_X81Y87 [get_cells led_reg_i_19]
set_property LOC SLICE_X81Y87 [get_cells led_reg_i_20]
set_property LOC SLICE_X81Y87 [get_cells led_reg_i_21]
set_property LOC SLICE_X81Y86 [get_cells led_reg_i_23]
set_property LOC SLICE_X81Y86 [get_cells led_reg_i_24]
set_property LOC SLICE_X81Y86 [get_cells led_reg_i_25]
set_property LOC SLICE_X81Y86 [get_cells led_reg_i_26]
set_property LOC SLICE_X81Y85 [get_cells led_reg_i_28]
set_property LOC SLICE_X81Y85 [get_cells led_reg_i_29]
set_property LOC SLICE_X81Y85 [get_cells led_reg_i_30]
set_property LOC SLICE_X81Y85 [get_cells led_reg_i_31]
set_property LOC SLICE_X81Y84 [get_cells led_reg_i_33]
set_property LOC SLICE_X81Y84 [get_cells led_reg_i_34]
set_property LOC SLICE_X81Y84 [get_cells led_reg_i_35]
set_property LOC SLICE_X81Y84 [get_cells led_reg_i_36]
set_property LOC SLICE_X81Y83 [get_cells led_reg_i_38]
set_property LOC SLICE_X81Y83 [get_cells led_reg_i_39]
set_property LOC SLICE_X81Y90 [get_cells led_reg_i_4]
set_property LOC SLICE_X81Y83 [get_cells led_reg_i_40]
set_property LOC SLICE_X81Y83 [get_cells led_reg_i_41]
set_property LOC SLICE_X81Y82 [get_cells led_reg_i_43]
set_property LOC SLICE_X81Y82 [get_cells led_reg_i_44]
set_property LOC SLICE_X81Y82 [get_cells led_reg_i_45]
set_property LOC SLICE_X81Y82 [get_cells led_reg_i_46]
set_property LOC SLICE_X81Y81 [get_cells led_reg_i_48]
set_property LOC SLICE_X81Y81 [get_cells led_reg_i_49]
set_property LOC SLICE_X81Y90 [get_cells led_reg_i_5]
set_property LOC SLICE_X81Y81 [get_cells led_reg_i_50]
set_property LOC SLICE_X81Y81 [get_cells led_reg_i_51]
set_property LOC SLICE_X81Y80 [get_cells led_reg_i_52]
set_property LOC SLICE_X81Y80 [get_cells led_reg_i_53]
set_property LOC SLICE_X81Y80 [get_cells led_reg_i_54]
set_property LOC SLICE_X81Y80 [get_cells led_reg_i_55]
set_property LOC SLICE_X81Y90 [get_cells led_reg_i_6]
set_property LOC SLICE_X81Y89 [get_cells led_reg_i_8]
set_property LOC SLICE_X81Y89 [get_cells led_reg_i_9]
set_property LOC SLICE_X81Y90 [get_cells led_reg_reg]
set_property LOC SLICE_X81Y87 [get_cells led_reg_reg_i_12]
set_property LOC SLICE_X81Y86 [get_cells led_reg_reg_i_17]
set_property LOC SLICE_X81Y90 [get_cells led_reg_reg_i_2]
set_property LOC SLICE_X81Y85 [get_cells led_reg_reg_i_22]
set_property LOC SLICE_X81Y84 [get_cells led_reg_reg_i_27]
set_property LOC SLICE_X81Y89 [get_cells led_reg_reg_i_3]
set_property LOC SLICE_X81Y83 [get_cells led_reg_reg_i_32]
set_property LOC SLICE_X81Y82 [get_cells led_reg_reg_i_37]
set_property LOC SLICE_X81Y81 [get_cells led_reg_reg_i_42]
set_property LOC SLICE_X81Y80 [get_cells led_reg_reg_i_47]
set_property LOC SLICE_X81Y88 [get_cells led_reg_reg_i_7]
set_property LOC SLICE_X86Y103 [get_cells {sseg_OBUF[0]_inst_i_2}]
set_property LOC SLICE_X86Y103 [get_cells {sseg_OBUF[1]_inst_i_2}]
set_property LOC SLICE_X84Y104 [get_cells {sseg_OBUF[2]_inst_i_2}]
set_property LOC SLICE_X84Y104 [get_cells {sseg_OBUF[3]_inst_i_2}]
set_property LOC SLICE_X86Y104 [get_cells {sseg_OBUF[4]_inst_i_2}]
set_property LOC SLICE_X86Y104 [get_cells {sseg_OBUF[5]_inst_i_2}]
set_property LOC SLICE_X84Y103 [get_cells {sseg_OBUF[6]_inst_i_2}]
set_property LOC SLICE_X86Y107 [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_1]
set_property LOC SLICE_X86Y108 [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_2]
set_property LOC SLICE_X86Y109 [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_3]
set_property LOC SLICE_X86Y107 [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_4]
set_property LOC SLICE_X86Y109 [get_cells sseg_controller/chip_select_gen/chip_select_reg_i_5]
set_property LOC SLICE_X86Y107 [get_cells sseg_controller/chip_select_gen/chip_select_reg_reg]
set_property LOC SLICE_X86Y109 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg[0]_i_1}]
set_property LOC SLICE_X86Y109 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg[19]_i_1}]
set_property LOC SLICE_X86Y107 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg[19]_i_2}]
set_property LOC SLICE_X86Y108 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg[19]_i_3}]
set_property LOC SLICE_X87Y109 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[0]}]
set_property LOC SLICE_X87Y107 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[10]}]
set_property LOC SLICE_X87Y109 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[11]}]
set_property LOC SLICE_X87Y109 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[12]}]
set_property LOC SLICE_X87Y109 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[13]}]
set_property LOC SLICE_X87Y109 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[14]}]
set_property LOC SLICE_X87Y109 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[15]}]
set_property LOC SLICE_X86Y109 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[16]}]
set_property LOC SLICE_X86Y109 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[16]_CE_cooolgate_en_gate_731}]
set_property LOC SLICE_X87Y110 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[17]}]
set_property LOC SLICE_X87Y110 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[18]}]
set_property LOC SLICE_X87Y110 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[19]}]
set_property LOC SLICE_X87Y107 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[1]}]
set_property LOC SLICE_X87Y107 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[2]}]
set_property LOC SLICE_X87Y107 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[3]}]
set_property LOC SLICE_X86Y106 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[4]}]
set_property LOC SLICE_X86Y106 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[4]_CE_cooolgate_en_gate_553}]
set_property LOC SLICE_X87Y107 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[5]}]
set_property LOC SLICE_X86Y108 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[6]}]
set_property LOC SLICE_X86Y108 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[6]_CE_cooolgate_en_gate_733}]
set_property LOC SLICE_X87Y107 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[7]}]
set_property LOC SLICE_X86Y105 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[8]}]
set_property LOC SLICE_X86Y107 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[8]_CE_cooolgate_en_gate_555}]
set_property LOC SLICE_X87Y108 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[9]}]
set_property LOC SLICE_X86Y108 [get_cells {sseg_controller/chip_select_gen/clkcnt_reg_reg[9]_CE_cooolgate_en_gate_631}]
set_property LOC SLICE_X87Y106 [get_cells sseg_controller/chip_select_gen/plusOp_carry]
set_property LOC SLICE_X87Y107 [get_cells sseg_controller/chip_select_gen/plusOp_carry__0]
set_property LOC SLICE_X87Y108 [get_cells sseg_controller/chip_select_gen/plusOp_carry__1]
set_property LOC SLICE_X87Y109 [get_cells sseg_controller/chip_select_gen/plusOp_carry__2]
set_property LOC SLICE_X87Y110 [get_cells sseg_controller/chip_select_gen/plusOp_carry__3]
set_property LOC SLICE_X86Y103 [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[0]_inst_i_1}]
set_property LOC SLICE_X86Y105 [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[1]_inst_i_1}]
set_property LOC SLICE_X84Y104 [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[2]_inst_i_1}]
set_property LOC SLICE_X85Y105 [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[3]_inst_i_1}]
set_property LOC SLICE_X86Y105 [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[4]_inst_i_1}]
set_property LOC SLICE_X86Y105 [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[5]_inst_i_1}]
set_property LOC SLICE_X84Y103 [get_cells {sseg_controller/chip_select_gen/sseg_OBUF[6]_inst_i_1}]
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]
set_property LOC SLICE_X82Y70 [get_cells {app_wdf_data_reg_reg[124]_CE_cooolgate_en_gate_593}]
set_property LOC SLICE_X82Y70 [get_cells app_en_reg_reg_CE_cooolgate_en_gate_723]

# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
