
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015a04  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  08015b98  08015b98  00016b98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015fd8  08015fd8  000173a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015fd8  08015fd8  00016fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015fe0  08015fe0  000173a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015fe0  08015fe0  00016fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015fe4  08015fe4  00016fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003a0  20000000  08015fe8  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000173a0  2**0
                  CONTENTS
 10 .bss          00005a40  200003a0  200003a0  000173a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005de0  20005de0  000173a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000173a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000267e6  00000000  00000000  000173d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000627f  00000000  00000000  0003dbb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f80  00000000  00000000  00043e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000181f  00000000  00000000  00045db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000294a5  00000000  00000000  000475d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002dab7  00000000  00000000  00070a7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da27f  00000000  00000000  0009e533  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001787b2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000094b8  00000000  00000000  001787f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00181cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003a0 	.word	0x200003a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08015b7c 	.word	0x08015b7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003a4 	.word	0x200003a4
 80001cc:	08015b7c 	.word	0x08015b7c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	@ 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	3a01      	subs	r2, #1
 8000d02:	bf28      	it	cs
 8000d04:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d08:	d2ed      	bcs.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_uldivmod>:
 8000e64:	b953      	cbnz	r3, 8000e7c <__aeabi_uldivmod+0x18>
 8000e66:	b94a      	cbnz	r2, 8000e7c <__aeabi_uldivmod+0x18>
 8000e68:	2900      	cmp	r1, #0
 8000e6a:	bf08      	it	eq
 8000e6c:	2800      	cmpeq	r0, #0
 8000e6e:	bf1c      	itt	ne
 8000e70:	f04f 31ff 	movne.w	r1, #4294967295
 8000e74:	f04f 30ff 	movne.w	r0, #4294967295
 8000e78:	f000 b988 	b.w	800118c <__aeabi_idiv0>
 8000e7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e84:	f000 f806 	bl	8000e94 <__udivmoddi4>
 8000e88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e90:	b004      	add	sp, #16
 8000e92:	4770      	bx	lr

08000e94 <__udivmoddi4>:
 8000e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e98:	9d08      	ldr	r5, [sp, #32]
 8000e9a:	468e      	mov	lr, r1
 8000e9c:	4604      	mov	r4, r0
 8000e9e:	4688      	mov	r8, r1
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d14a      	bne.n	8000f3a <__udivmoddi4+0xa6>
 8000ea4:	428a      	cmp	r2, r1
 8000ea6:	4617      	mov	r7, r2
 8000ea8:	d962      	bls.n	8000f70 <__udivmoddi4+0xdc>
 8000eaa:	fab2 f682 	clz	r6, r2
 8000eae:	b14e      	cbz	r6, 8000ec4 <__udivmoddi4+0x30>
 8000eb0:	f1c6 0320 	rsb	r3, r6, #32
 8000eb4:	fa01 f806 	lsl.w	r8, r1, r6
 8000eb8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ebc:	40b7      	lsls	r7, r6
 8000ebe:	ea43 0808 	orr.w	r8, r3, r8
 8000ec2:	40b4      	lsls	r4, r6
 8000ec4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec8:	fa1f fc87 	uxth.w	ip, r7
 8000ecc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ed0:	0c23      	lsrs	r3, r4, #16
 8000ed2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ed6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eda:	fb01 f20c 	mul.w	r2, r1, ip
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d909      	bls.n	8000ef6 <__udivmoddi4+0x62>
 8000ee2:	18fb      	adds	r3, r7, r3
 8000ee4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ee8:	f080 80ea 	bcs.w	80010c0 <__udivmoddi4+0x22c>
 8000eec:	429a      	cmp	r2, r3
 8000eee:	f240 80e7 	bls.w	80010c0 <__udivmoddi4+0x22c>
 8000ef2:	3902      	subs	r1, #2
 8000ef4:	443b      	add	r3, r7
 8000ef6:	1a9a      	subs	r2, r3, r2
 8000ef8:	b2a3      	uxth	r3, r4
 8000efa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000efe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f06:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f0a:	459c      	cmp	ip, r3
 8000f0c:	d909      	bls.n	8000f22 <__udivmoddi4+0x8e>
 8000f0e:	18fb      	adds	r3, r7, r3
 8000f10:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f14:	f080 80d6 	bcs.w	80010c4 <__udivmoddi4+0x230>
 8000f18:	459c      	cmp	ip, r3
 8000f1a:	f240 80d3 	bls.w	80010c4 <__udivmoddi4+0x230>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3802      	subs	r0, #2
 8000f22:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f26:	eba3 030c 	sub.w	r3, r3, ip
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	b11d      	cbz	r5, 8000f36 <__udivmoddi4+0xa2>
 8000f2e:	40f3      	lsrs	r3, r6
 8000f30:	2200      	movs	r2, #0
 8000f32:	e9c5 3200 	strd	r3, r2, [r5]
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d905      	bls.n	8000f4a <__udivmoddi4+0xb6>
 8000f3e:	b10d      	cbz	r5, 8000f44 <__udivmoddi4+0xb0>
 8000f40:	e9c5 0100 	strd	r0, r1, [r5]
 8000f44:	2100      	movs	r1, #0
 8000f46:	4608      	mov	r0, r1
 8000f48:	e7f5      	b.n	8000f36 <__udivmoddi4+0xa2>
 8000f4a:	fab3 f183 	clz	r1, r3
 8000f4e:	2900      	cmp	r1, #0
 8000f50:	d146      	bne.n	8000fe0 <__udivmoddi4+0x14c>
 8000f52:	4573      	cmp	r3, lr
 8000f54:	d302      	bcc.n	8000f5c <__udivmoddi4+0xc8>
 8000f56:	4282      	cmp	r2, r0
 8000f58:	f200 8105 	bhi.w	8001166 <__udivmoddi4+0x2d2>
 8000f5c:	1a84      	subs	r4, r0, r2
 8000f5e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000f62:	2001      	movs	r0, #1
 8000f64:	4690      	mov	r8, r2
 8000f66:	2d00      	cmp	r5, #0
 8000f68:	d0e5      	beq.n	8000f36 <__udivmoddi4+0xa2>
 8000f6a:	e9c5 4800 	strd	r4, r8, [r5]
 8000f6e:	e7e2      	b.n	8000f36 <__udivmoddi4+0xa2>
 8000f70:	2a00      	cmp	r2, #0
 8000f72:	f000 8090 	beq.w	8001096 <__udivmoddi4+0x202>
 8000f76:	fab2 f682 	clz	r6, r2
 8000f7a:	2e00      	cmp	r6, #0
 8000f7c:	f040 80a4 	bne.w	80010c8 <__udivmoddi4+0x234>
 8000f80:	1a8a      	subs	r2, r1, r2
 8000f82:	0c03      	lsrs	r3, r0, #16
 8000f84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f88:	b280      	uxth	r0, r0
 8000f8a:	b2bc      	uxth	r4, r7
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f92:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f9a:	fb04 f20c 	mul.w	r2, r4, ip
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d907      	bls.n	8000fb2 <__udivmoddi4+0x11e>
 8000fa2:	18fb      	adds	r3, r7, r3
 8000fa4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000fa8:	d202      	bcs.n	8000fb0 <__udivmoddi4+0x11c>
 8000faa:	429a      	cmp	r2, r3
 8000fac:	f200 80e0 	bhi.w	8001170 <__udivmoddi4+0x2dc>
 8000fb0:	46c4      	mov	ip, r8
 8000fb2:	1a9b      	subs	r3, r3, r2
 8000fb4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000fb8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000fbc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000fc0:	fb02 f404 	mul.w	r4, r2, r4
 8000fc4:	429c      	cmp	r4, r3
 8000fc6:	d907      	bls.n	8000fd8 <__udivmoddi4+0x144>
 8000fc8:	18fb      	adds	r3, r7, r3
 8000fca:	f102 30ff 	add.w	r0, r2, #4294967295
 8000fce:	d202      	bcs.n	8000fd6 <__udivmoddi4+0x142>
 8000fd0:	429c      	cmp	r4, r3
 8000fd2:	f200 80ca 	bhi.w	800116a <__udivmoddi4+0x2d6>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	1b1b      	subs	r3, r3, r4
 8000fda:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000fde:	e7a5      	b.n	8000f2c <__udivmoddi4+0x98>
 8000fe0:	f1c1 0620 	rsb	r6, r1, #32
 8000fe4:	408b      	lsls	r3, r1
 8000fe6:	fa22 f706 	lsr.w	r7, r2, r6
 8000fea:	431f      	orrs	r7, r3
 8000fec:	fa0e f401 	lsl.w	r4, lr, r1
 8000ff0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ff4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ff8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ffc:	4323      	orrs	r3, r4
 8000ffe:	fa00 f801 	lsl.w	r8, r0, r1
 8001002:	fa1f fc87 	uxth.w	ip, r7
 8001006:	fbbe f0f9 	udiv	r0, lr, r9
 800100a:	0c1c      	lsrs	r4, r3, #16
 800100c:	fb09 ee10 	mls	lr, r9, r0, lr
 8001010:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001014:	fb00 fe0c 	mul.w	lr, r0, ip
 8001018:	45a6      	cmp	lr, r4
 800101a:	fa02 f201 	lsl.w	r2, r2, r1
 800101e:	d909      	bls.n	8001034 <__udivmoddi4+0x1a0>
 8001020:	193c      	adds	r4, r7, r4
 8001022:	f100 3aff 	add.w	sl, r0, #4294967295
 8001026:	f080 809c 	bcs.w	8001162 <__udivmoddi4+0x2ce>
 800102a:	45a6      	cmp	lr, r4
 800102c:	f240 8099 	bls.w	8001162 <__udivmoddi4+0x2ce>
 8001030:	3802      	subs	r0, #2
 8001032:	443c      	add	r4, r7
 8001034:	eba4 040e 	sub.w	r4, r4, lr
 8001038:	fa1f fe83 	uxth.w	lr, r3
 800103c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001040:	fb09 4413 	mls	r4, r9, r3, r4
 8001044:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001048:	fb03 fc0c 	mul.w	ip, r3, ip
 800104c:	45a4      	cmp	ip, r4
 800104e:	d908      	bls.n	8001062 <__udivmoddi4+0x1ce>
 8001050:	193c      	adds	r4, r7, r4
 8001052:	f103 3eff 	add.w	lr, r3, #4294967295
 8001056:	f080 8082 	bcs.w	800115e <__udivmoddi4+0x2ca>
 800105a:	45a4      	cmp	ip, r4
 800105c:	d97f      	bls.n	800115e <__udivmoddi4+0x2ca>
 800105e:	3b02      	subs	r3, #2
 8001060:	443c      	add	r4, r7
 8001062:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001066:	eba4 040c 	sub.w	r4, r4, ip
 800106a:	fba0 ec02 	umull	lr, ip, r0, r2
 800106e:	4564      	cmp	r4, ip
 8001070:	4673      	mov	r3, lr
 8001072:	46e1      	mov	r9, ip
 8001074:	d362      	bcc.n	800113c <__udivmoddi4+0x2a8>
 8001076:	d05f      	beq.n	8001138 <__udivmoddi4+0x2a4>
 8001078:	b15d      	cbz	r5, 8001092 <__udivmoddi4+0x1fe>
 800107a:	ebb8 0203 	subs.w	r2, r8, r3
 800107e:	eb64 0409 	sbc.w	r4, r4, r9
 8001082:	fa04 f606 	lsl.w	r6, r4, r6
 8001086:	fa22 f301 	lsr.w	r3, r2, r1
 800108a:	431e      	orrs	r6, r3
 800108c:	40cc      	lsrs	r4, r1
 800108e:	e9c5 6400 	strd	r6, r4, [r5]
 8001092:	2100      	movs	r1, #0
 8001094:	e74f      	b.n	8000f36 <__udivmoddi4+0xa2>
 8001096:	fbb1 fcf2 	udiv	ip, r1, r2
 800109a:	0c01      	lsrs	r1, r0, #16
 800109c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80010a0:	b280      	uxth	r0, r0
 80010a2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80010a6:	463b      	mov	r3, r7
 80010a8:	4638      	mov	r0, r7
 80010aa:	463c      	mov	r4, r7
 80010ac:	46b8      	mov	r8, r7
 80010ae:	46be      	mov	lr, r7
 80010b0:	2620      	movs	r6, #32
 80010b2:	fbb1 f1f7 	udiv	r1, r1, r7
 80010b6:	eba2 0208 	sub.w	r2, r2, r8
 80010ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80010be:	e766      	b.n	8000f8e <__udivmoddi4+0xfa>
 80010c0:	4601      	mov	r1, r0
 80010c2:	e718      	b.n	8000ef6 <__udivmoddi4+0x62>
 80010c4:	4610      	mov	r0, r2
 80010c6:	e72c      	b.n	8000f22 <__udivmoddi4+0x8e>
 80010c8:	f1c6 0220 	rsb	r2, r6, #32
 80010cc:	fa2e f302 	lsr.w	r3, lr, r2
 80010d0:	40b7      	lsls	r7, r6
 80010d2:	40b1      	lsls	r1, r6
 80010d4:	fa20 f202 	lsr.w	r2, r0, r2
 80010d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010dc:	430a      	orrs	r2, r1
 80010de:	fbb3 f8fe 	udiv	r8, r3, lr
 80010e2:	b2bc      	uxth	r4, r7
 80010e4:	fb0e 3318 	mls	r3, lr, r8, r3
 80010e8:	0c11      	lsrs	r1, r2, #16
 80010ea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010ee:	fb08 f904 	mul.w	r9, r8, r4
 80010f2:	40b0      	lsls	r0, r6
 80010f4:	4589      	cmp	r9, r1
 80010f6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80010fa:	b280      	uxth	r0, r0
 80010fc:	d93e      	bls.n	800117c <__udivmoddi4+0x2e8>
 80010fe:	1879      	adds	r1, r7, r1
 8001100:	f108 3cff 	add.w	ip, r8, #4294967295
 8001104:	d201      	bcs.n	800110a <__udivmoddi4+0x276>
 8001106:	4589      	cmp	r9, r1
 8001108:	d81f      	bhi.n	800114a <__udivmoddi4+0x2b6>
 800110a:	eba1 0109 	sub.w	r1, r1, r9
 800110e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001112:	fb09 f804 	mul.w	r8, r9, r4
 8001116:	fb0e 1119 	mls	r1, lr, r9, r1
 800111a:	b292      	uxth	r2, r2
 800111c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001120:	4542      	cmp	r2, r8
 8001122:	d229      	bcs.n	8001178 <__udivmoddi4+0x2e4>
 8001124:	18ba      	adds	r2, r7, r2
 8001126:	f109 31ff 	add.w	r1, r9, #4294967295
 800112a:	d2c4      	bcs.n	80010b6 <__udivmoddi4+0x222>
 800112c:	4542      	cmp	r2, r8
 800112e:	d2c2      	bcs.n	80010b6 <__udivmoddi4+0x222>
 8001130:	f1a9 0102 	sub.w	r1, r9, #2
 8001134:	443a      	add	r2, r7
 8001136:	e7be      	b.n	80010b6 <__udivmoddi4+0x222>
 8001138:	45f0      	cmp	r8, lr
 800113a:	d29d      	bcs.n	8001078 <__udivmoddi4+0x1e4>
 800113c:	ebbe 0302 	subs.w	r3, lr, r2
 8001140:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001144:	3801      	subs	r0, #1
 8001146:	46e1      	mov	r9, ip
 8001148:	e796      	b.n	8001078 <__udivmoddi4+0x1e4>
 800114a:	eba7 0909 	sub.w	r9, r7, r9
 800114e:	4449      	add	r1, r9
 8001150:	f1a8 0c02 	sub.w	ip, r8, #2
 8001154:	fbb1 f9fe 	udiv	r9, r1, lr
 8001158:	fb09 f804 	mul.w	r8, r9, r4
 800115c:	e7db      	b.n	8001116 <__udivmoddi4+0x282>
 800115e:	4673      	mov	r3, lr
 8001160:	e77f      	b.n	8001062 <__udivmoddi4+0x1ce>
 8001162:	4650      	mov	r0, sl
 8001164:	e766      	b.n	8001034 <__udivmoddi4+0x1a0>
 8001166:	4608      	mov	r0, r1
 8001168:	e6fd      	b.n	8000f66 <__udivmoddi4+0xd2>
 800116a:	443b      	add	r3, r7
 800116c:	3a02      	subs	r2, #2
 800116e:	e733      	b.n	8000fd8 <__udivmoddi4+0x144>
 8001170:	f1ac 0c02 	sub.w	ip, ip, #2
 8001174:	443b      	add	r3, r7
 8001176:	e71c      	b.n	8000fb2 <__udivmoddi4+0x11e>
 8001178:	4649      	mov	r1, r9
 800117a:	e79c      	b.n	80010b6 <__udivmoddi4+0x222>
 800117c:	eba1 0109 	sub.w	r1, r1, r9
 8001180:	46c4      	mov	ip, r8
 8001182:	fbb1 f9fe 	udiv	r9, r1, lr
 8001186:	fb09 f804 	mul.w	r8, r9, r4
 800118a:	e7c4      	b.n	8001116 <__udivmoddi4+0x282>

0800118c <__aeabi_idiv0>:
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop

08001190 <SELECT>:

//-----[ SPI Functions ]-----

/* slave select */
static void SELECT(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001194:	2200      	movs	r2, #0
 8001196:	2110      	movs	r1, #16
 8001198:	4802      	ldr	r0, [pc, #8]	@ (80011a4 <SELECT+0x14>)
 800119a:	f006 fb55 	bl	8007848 <HAL_GPIO_WritePin>
}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40020000 	.word	0x40020000

080011a8 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	2110      	movs	r1, #16
 80011b0:	4802      	ldr	r0, [pc, #8]	@ (80011bc <DESELECT+0x14>)
 80011b2:	f006 fb49 	bl	8007848 <HAL_GPIO_WritePin>
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40020000 	.word	0x40020000

080011c0 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80011ca:	bf00      	nop
 80011cc:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <SPI_TxByte+0x30>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d1f8      	bne.n	80011cc <SPI_TxByte+0xc>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80011da:	1df9      	adds	r1, r7, #7
 80011dc:	2364      	movs	r3, #100	@ 0x64
 80011de:	2201      	movs	r2, #1
 80011e0:	4803      	ldr	r0, [pc, #12]	@ (80011f0 <SPI_TxByte+0x30>)
 80011e2:	f00a fa02 	bl	800b5ea <HAL_SPI_Transmit>
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000634 	.word	0x20000634

080011f4 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001200:	bf00      	nop
 8001202:	4b08      	ldr	r3, [pc, #32]	@ (8001224 <SPI_TxBuffer+0x30>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f003 0302 	and.w	r3, r3, #2
 800120c:	2b02      	cmp	r3, #2
 800120e:	d1f8      	bne.n	8001202 <SPI_TxBuffer+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8001210:	887a      	ldrh	r2, [r7, #2]
 8001212:	2364      	movs	r3, #100	@ 0x64
 8001214:	6879      	ldr	r1, [r7, #4]
 8001216:	4803      	ldr	r0, [pc, #12]	@ (8001224 <SPI_TxBuffer+0x30>)
 8001218:	f00a f9e7 	bl	800b5ea <HAL_SPI_Transmit>
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000634 	.word	0x20000634

08001228 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 800122e:	23ff      	movs	r3, #255	@ 0xff
 8001230:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001232:	bf00      	nop
 8001234:	4b09      	ldr	r3, [pc, #36]	@ (800125c <SPI_RxByte+0x34>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b02      	cmp	r3, #2
 8001240:	d1f8      	bne.n	8001234 <SPI_RxByte+0xc>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001242:	1dba      	adds	r2, r7, #6
 8001244:	1df9      	adds	r1, r7, #7
 8001246:	2364      	movs	r3, #100	@ 0x64
 8001248:	9300      	str	r3, [sp, #0]
 800124a:	2301      	movs	r3, #1
 800124c:	4803      	ldr	r0, [pc, #12]	@ (800125c <SPI_RxByte+0x34>)
 800124e:	f00a fc29 	bl	800baa4 <HAL_SPI_TransmitReceive>
  return data;
 8001252:	79bb      	ldrb	r3, [r7, #6]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000634 	.word	0x20000634

08001260 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8001268:	f7ff ffde 	bl	8001228 <SPI_RxByte>
 800126c:	4603      	mov	r3, r0
 800126e:	461a      	mov	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	701a      	strb	r2, [r3, #0]
}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <SD_ReadyWait>:

//-----[ SD Card Functions ]-----

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
  uint8_t res;
  /* timeout 500ms */
  Timer2 = 500;
 8001282:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <SD_ReadyWait+0x30>)
 8001284:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001288:	801a      	strh	r2, [r3, #0]
  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 800128a:	f7ff ffcd 	bl	8001228 <SPI_RxByte>
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	2bff      	cmp	r3, #255	@ 0xff
 8001296:	d003      	beq.n	80012a0 <SD_ReadyWait+0x24>
 8001298:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <SD_ReadyWait+0x30>)
 800129a:	881b      	ldrh	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d1f4      	bne.n	800128a <SD_ReadyWait+0xe>
  return res;
 80012a0:	79fb      	ldrb	r3, [r7, #7]
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200003be 	.word	0x200003be

080012b0 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 80012b6:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80012ba:	60fb      	str	r3, [r7, #12]
  /* transmit bytes to wake up */
  DESELECT();
 80012bc:	f7ff ff74 	bl	80011a8 <DESELECT>
  for(int i = 0; i < 10; i++)
 80012c0:	2300      	movs	r3, #0
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	e005      	b.n	80012d2 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 80012c6:	20ff      	movs	r0, #255	@ 0xff
 80012c8:	f7ff ff7a 	bl	80011c0 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	3301      	adds	r3, #1
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	2b09      	cmp	r3, #9
 80012d6:	ddf6      	ble.n	80012c6 <SD_PowerOn+0x16>
  }
  /* slave select */
  SELECT();
 80012d8:	f7ff ff5a 	bl	8001190 <SELECT>
  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 80012dc:	2340      	movs	r3, #64	@ 0x40
 80012de:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95;
 80012f0:	2395      	movs	r3, #149	@ 0x95
 80012f2:	717b      	strb	r3, [r7, #5]
  SPI_TxBuffer(args, sizeof(args));
 80012f4:	463b      	mov	r3, r7
 80012f6:	2106      	movs	r1, #6
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff ff7b 	bl	80011f4 <SPI_TxBuffer>
  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 80012fe:	e002      	b.n	8001306 <SD_PowerOn+0x56>
  {
    cnt--;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	3b01      	subs	r3, #1
 8001304:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 8001306:	f7ff ff8f 	bl	8001228 <SPI_RxByte>
 800130a:	4603      	mov	r3, r0
 800130c:	2b01      	cmp	r3, #1
 800130e:	d002      	beq.n	8001316 <SD_PowerOn+0x66>
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f4      	bne.n	8001300 <SD_PowerOn+0x50>
  }
  DESELECT();
 8001316:	f7ff ff47 	bl	80011a8 <DESELECT>
  SPI_TxByte(0XFF);
 800131a:	20ff      	movs	r0, #255	@ 0xff
 800131c:	f7ff ff50 	bl	80011c0 <SPI_TxByte>
  PowerFlag = 1;
 8001320:	4b03      	ldr	r3, [pc, #12]	@ (8001330 <SD_PowerOn+0x80>)
 8001322:	2201      	movs	r2, #1
 8001324:	701a      	strb	r2, [r3, #0]
}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200003c1 	.word	0x200003c1

08001334 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001338:	4b03      	ldr	r3, [pc, #12]	@ (8001348 <SD_PowerOff+0x14>)
 800133a:	2200      	movs	r2, #0
 800133c:	701a      	strb	r2, [r3, #0]
}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	200003c1 	.word	0x200003c1

0800134c <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  return PowerFlag;
 8001350:	4b03      	ldr	r3, [pc, #12]	@ (8001360 <SD_CheckPower+0x14>)
 8001352:	781b      	ldrb	r3, [r3, #0]
}
 8001354:	4618      	mov	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	200003c1 	.word	0x200003c1

08001364 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
  uint8_t token;
  /* timeout 200ms */
  Timer1 = 200;
 800136e:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <SD_RxDataBlock+0x58>)
 8001370:	22c8      	movs	r2, #200	@ 0xc8
 8001372:	801a      	strh	r2, [r3, #0]
  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8001374:	f7ff ff58 	bl	8001228 <SPI_RxByte>
 8001378:	4603      	mov	r3, r0
 800137a:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	2bff      	cmp	r3, #255	@ 0xff
 8001380:	d103      	bne.n	800138a <SD_RxDataBlock+0x26>
 8001382:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <SD_RxDataBlock+0x58>)
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1f4      	bne.n	8001374 <SD_RxDataBlock+0x10>
  /* invalid response */
  if(token != 0xFE) return FALSE;
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	2bfe      	cmp	r3, #254	@ 0xfe
 800138e:	d001      	beq.n	8001394 <SD_RxDataBlock+0x30>
 8001390:	2300      	movs	r3, #0
 8001392:	e00f      	b.n	80013b4 <SD_RxDataBlock+0x50>
  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	1c5a      	adds	r2, r3, #1
 8001398:	607a      	str	r2, [r7, #4]
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff ff60 	bl	8001260 <SPI_RxBytePtr>
  } while(len--);
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	1e5a      	subs	r2, r3, #1
 80013a4:	603a      	str	r2, [r7, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1f4      	bne.n	8001394 <SD_RxDataBlock+0x30>
  /* discard CRC */
  SPI_RxByte();
 80013aa:	f7ff ff3d 	bl	8001228 <SPI_RxByte>
  SPI_RxByte();
 80013ae:	f7ff ff3b 	bl	8001228 <SPI_RxByte>
  return TRUE;
 80013b2:	2301      	movs	r3, #1
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	200003bc 	.word	0x200003bc

080013c0 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	70fb      	strb	r3, [r7, #3]
  uint8_t resp;
  uint8_t i = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	73bb      	strb	r3, [r7, #14]
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 80013d0:	f7ff ff54 	bl	800127c <SD_ReadyWait>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2bff      	cmp	r3, #255	@ 0xff
 80013d8:	d001      	beq.n	80013de <SD_TxDataBlock+0x1e>
 80013da:	2300      	movs	r3, #0
 80013dc:	e02f      	b.n	800143e <SD_TxDataBlock+0x7e>
  /* transmit token */
  SPI_TxByte(token);
 80013de:	78fb      	ldrb	r3, [r7, #3]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff feed 	bl	80011c0 <SPI_TxByte>
  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	2bfd      	cmp	r3, #253	@ 0xfd
 80013ea:	d020      	beq.n	800142e <SD_TxDataBlock+0x6e>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 80013ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff feff 	bl	80011f4 <SPI_TxBuffer>
    /* discard CRC */
    SPI_RxByte();
 80013f6:	f7ff ff17 	bl	8001228 <SPI_RxByte>
    SPI_RxByte();
 80013fa:	f7ff ff15 	bl	8001228 <SPI_RxByte>
    /* receive response */
    while (i <= 64)
 80013fe:	e00b      	b.n	8001418 <SD_TxDataBlock+0x58>
    {
      resp = SPI_RxByte();
 8001400:	f7ff ff12 	bl	8001228 <SPI_RxByte>
 8001404:	4603      	mov	r3, r0
 8001406:	73fb      	strb	r3, [r7, #15]
      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	f003 031f 	and.w	r3, r3, #31
 800140e:	2b05      	cmp	r3, #5
 8001410:	d006      	beq.n	8001420 <SD_TxDataBlock+0x60>
      i++;
 8001412:	7bbb      	ldrb	r3, [r7, #14]
 8001414:	3301      	adds	r3, #1
 8001416:	73bb      	strb	r3, [r7, #14]
    while (i <= 64)
 8001418:	7bbb      	ldrb	r3, [r7, #14]
 800141a:	2b40      	cmp	r3, #64	@ 0x40
 800141c:	d9f0      	bls.n	8001400 <SD_TxDataBlock+0x40>
 800141e:	e000      	b.n	8001422 <SD_TxDataBlock+0x62>
      if ((resp & 0x1F) == 0x05) break;
 8001420:	bf00      	nop
    }
    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 8001422:	bf00      	nop
 8001424:	f7ff ff00 	bl	8001228 <SPI_RxByte>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d0fa      	beq.n	8001424 <SD_TxDataBlock+0x64>
  }
  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	f003 031f 	and.w	r3, r3, #31
 8001434:	2b05      	cmp	r3, #5
 8001436:	d101      	bne.n	800143c <SD_TxDataBlock+0x7c>
 8001438:	2301      	movs	r3, #1
 800143a:	e000      	b.n	800143e <SD_TxDataBlock+0x7e>

  return FALSE;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b084      	sub	sp, #16
 800144a:	af00      	add	r7, sp, #0
 800144c:	4603      	mov	r3, r0
 800144e:	6039      	str	r1, [r7, #0]
 8001450:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 8001452:	f7ff ff13 	bl	800127c <SD_ReadyWait>
 8001456:	4603      	mov	r3, r0
 8001458:	2bff      	cmp	r3, #255	@ 0xff
 800145a:	d001      	beq.n	8001460 <SD_SendCmd+0x1a>
 800145c:	23ff      	movs	r3, #255	@ 0xff
 800145e:	e042      	b.n	80014e6 <SD_SendCmd+0xa0>
  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff feac 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	0e1b      	lsrs	r3, r3, #24
 800146c:	b2db      	uxtb	r3, r3
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff fea6 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	0c1b      	lsrs	r3, r3, #16
 8001478:	b2db      	uxtb	r3, r3
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff fea0 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	0a1b      	lsrs	r3, r3, #8
 8001484:	b2db      	uxtb	r3, r3
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff fe9a 	bl	80011c0 <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	b2db      	uxtb	r3, r3
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fe95 	bl	80011c0 <SPI_TxByte>
  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b40      	cmp	r3, #64	@ 0x40
 800149a:	d102      	bne.n	80014a2 <SD_SendCmd+0x5c>
 800149c:	2395      	movs	r3, #149	@ 0x95
 800149e:	73fb      	strb	r3, [r7, #15]
 80014a0:	e007      	b.n	80014b2 <SD_SendCmd+0x6c>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	2b48      	cmp	r3, #72	@ 0x48
 80014a6:	d102      	bne.n	80014ae <SD_SendCmd+0x68>
 80014a8:	2387      	movs	r3, #135	@ 0x87
 80014aa:	73fb      	strb	r3, [r7, #15]
 80014ac:	e001      	b.n	80014b2 <SD_SendCmd+0x6c>
  else crc = 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	73fb      	strb	r3, [r7, #15]
  /* transmit CRC */
  SPI_TxByte(crc);
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff fe83 	bl	80011c0 <SPI_TxByte>
  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	2b4c      	cmp	r3, #76	@ 0x4c
 80014be:	d101      	bne.n	80014c4 <SD_SendCmd+0x7e>
 80014c0:	f7ff feb2 	bl	8001228 <SPI_RxByte>
  /* receive response */
  uint8_t n = 10;
 80014c4:	230a      	movs	r3, #10
 80014c6:	73bb      	strb	r3, [r7, #14]
  do {
    res = SPI_RxByte();
 80014c8:	f7ff feae 	bl	8001228 <SPI_RxByte>
 80014cc:	4603      	mov	r3, r0
 80014ce:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80014d0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	da05      	bge.n	80014e4 <SD_SendCmd+0x9e>
 80014d8:	7bbb      	ldrb	r3, [r7, #14]
 80014da:	3b01      	subs	r3, #1
 80014dc:	73bb      	strb	r3, [r7, #14]
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d1f1      	bne.n	80014c8 <SD_SendCmd+0x82>

  return res;
 80014e4:	7b7b      	ldrb	r3, [r7, #13]
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <SD_disk_initialize>:

//-----[ user_diskio.c Functions ]-----

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80014f0:	b590      	push	{r4, r7, lr}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <SD_disk_initialize+0x14>
 8001500:	2301      	movs	r3, #1
 8001502:	e0d1      	b.n	80016a8 <SD_disk_initialize+0x1b8>
  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 8001504:	4b6a      	ldr	r3, [pc, #424]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d003      	beq.n	800151a <SD_disk_initialize+0x2a>
 8001512:	4b67      	ldr	r3, [pc, #412]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	e0c6      	b.n	80016a8 <SD_disk_initialize+0x1b8>
  /* power on */
  SD_PowerOn();
 800151a:	f7ff fec9 	bl	80012b0 <SD_PowerOn>
  /* slave select */
  SELECT();
 800151e:	f7ff fe37 	bl	8001190 <SELECT>
  /* check disk type */
  type = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	73bb      	strb	r3, [r7, #14]
  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 8001526:	2100      	movs	r1, #0
 8001528:	2040      	movs	r0, #64	@ 0x40
 800152a:	f7ff ff8c 	bl	8001446 <SD_SendCmd>
 800152e:	4603      	mov	r3, r0
 8001530:	2b01      	cmp	r3, #1
 8001532:	f040 80a1 	bne.w	8001678 <SD_disk_initialize+0x188>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 8001536:	4b5f      	ldr	r3, [pc, #380]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 8001538:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800153c:	801a      	strh	r2, [r3, #0]
    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800153e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001542:	2048      	movs	r0, #72	@ 0x48
 8001544:	f7ff ff7f 	bl	8001446 <SD_SendCmd>
 8001548:	4603      	mov	r3, r0
 800154a:	2b01      	cmp	r3, #1
 800154c:	d155      	bne.n	80015fa <SD_disk_initialize+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 800154e:	2300      	movs	r3, #0
 8001550:	73fb      	strb	r3, [r7, #15]
 8001552:	e00c      	b.n	800156e <SD_disk_initialize+0x7e>
      {
        ocr[n] = SPI_RxByte();
 8001554:	7bfc      	ldrb	r4, [r7, #15]
 8001556:	f7ff fe67 	bl	8001228 <SPI_RxByte>
 800155a:	4603      	mov	r3, r0
 800155c:	461a      	mov	r2, r3
 800155e:	f104 0310 	add.w	r3, r4, #16
 8001562:	443b      	add	r3, r7
 8001564:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	3301      	adds	r3, #1
 800156c:	73fb      	strb	r3, [r7, #15]
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	2b03      	cmp	r3, #3
 8001572:	d9ef      	bls.n	8001554 <SD_disk_initialize+0x64>
      }
      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001574:	7abb      	ldrb	r3, [r7, #10]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d17e      	bne.n	8001678 <SD_disk_initialize+0x188>
 800157a:	7afb      	ldrb	r3, [r7, #11]
 800157c:	2baa      	cmp	r3, #170	@ 0xaa
 800157e:	d17b      	bne.n	8001678 <SD_disk_initialize+0x188>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001580:	2100      	movs	r1, #0
 8001582:	2077      	movs	r0, #119	@ 0x77
 8001584:	f7ff ff5f 	bl	8001446 <SD_SendCmd>
 8001588:	4603      	mov	r3, r0
 800158a:	2b01      	cmp	r3, #1
 800158c:	d807      	bhi.n	800159e <SD_disk_initialize+0xae>
 800158e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001592:	2069      	movs	r0, #105	@ 0x69
 8001594:	f7ff ff57 	bl	8001446 <SD_SendCmd>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d004      	beq.n	80015a8 <SD_disk_initialize+0xb8>
        } while (Timer1);
 800159e:	4b45      	ldr	r3, [pc, #276]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 80015a0:	881b      	ldrh	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1ec      	bne.n	8001580 <SD_disk_initialize+0x90>
 80015a6:	e000      	b.n	80015aa <SD_disk_initialize+0xba>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80015a8:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80015aa:	4b42      	ldr	r3, [pc, #264]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d062      	beq.n	8001678 <SD_disk_initialize+0x188>
 80015b2:	2100      	movs	r1, #0
 80015b4:	207a      	movs	r0, #122	@ 0x7a
 80015b6:	f7ff ff46 	bl	8001446 <SD_SendCmd>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d15b      	bne.n	8001678 <SD_disk_initialize+0x188>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 80015c0:	2300      	movs	r3, #0
 80015c2:	73fb      	strb	r3, [r7, #15]
 80015c4:	e00c      	b.n	80015e0 <SD_disk_initialize+0xf0>
          {
            ocr[n] = SPI_RxByte();
 80015c6:	7bfc      	ldrb	r4, [r7, #15]
 80015c8:	f7ff fe2e 	bl	8001228 <SPI_RxByte>
 80015cc:	4603      	mov	r3, r0
 80015ce:	461a      	mov	r2, r3
 80015d0:	f104 0310 	add.w	r3, r4, #16
 80015d4:	443b      	add	r3, r7
 80015d6:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	3301      	adds	r3, #1
 80015de:	73fb      	strb	r3, [r7, #15]
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	2b03      	cmp	r3, #3
 80015e4:	d9ef      	bls.n	80015c6 <SD_disk_initialize+0xd6>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80015e6:	7a3b      	ldrb	r3, [r7, #8]
 80015e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <SD_disk_initialize+0x104>
 80015f0:	230c      	movs	r3, #12
 80015f2:	e000      	b.n	80015f6 <SD_disk_initialize+0x106>
 80015f4:	2304      	movs	r3, #4
 80015f6:	73bb      	strb	r3, [r7, #14]
 80015f8:	e03e      	b.n	8001678 <SD_disk_initialize+0x188>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80015fa:	2100      	movs	r1, #0
 80015fc:	2077      	movs	r0, #119	@ 0x77
 80015fe:	f7ff ff22 	bl	8001446 <SD_SendCmd>
 8001602:	4603      	mov	r3, r0
 8001604:	2b01      	cmp	r3, #1
 8001606:	d808      	bhi.n	800161a <SD_disk_initialize+0x12a>
 8001608:	2100      	movs	r1, #0
 800160a:	2069      	movs	r0, #105	@ 0x69
 800160c:	f7ff ff1b 	bl	8001446 <SD_SendCmd>
 8001610:	4603      	mov	r3, r0
 8001612:	2b01      	cmp	r3, #1
 8001614:	d801      	bhi.n	800161a <SD_disk_initialize+0x12a>
 8001616:	2302      	movs	r3, #2
 8001618:	e000      	b.n	800161c <SD_disk_initialize+0x12c>
 800161a:	2301      	movs	r3, #1
 800161c:	73bb      	strb	r3, [r7, #14]
      do
      {
        if (type == CT_SD1)
 800161e:	7bbb      	ldrb	r3, [r7, #14]
 8001620:	2b02      	cmp	r3, #2
 8001622:	d10e      	bne.n	8001642 <SD_disk_initialize+0x152>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8001624:	2100      	movs	r1, #0
 8001626:	2077      	movs	r0, #119	@ 0x77
 8001628:	f7ff ff0d 	bl	8001446 <SD_SendCmd>
 800162c:	4603      	mov	r3, r0
 800162e:	2b01      	cmp	r3, #1
 8001630:	d80e      	bhi.n	8001650 <SD_disk_initialize+0x160>
 8001632:	2100      	movs	r1, #0
 8001634:	2069      	movs	r0, #105	@ 0x69
 8001636:	f7ff ff06 	bl	8001446 <SD_SendCmd>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d107      	bne.n	8001650 <SD_disk_initialize+0x160>
 8001640:	e00c      	b.n	800165c <SD_disk_initialize+0x16c>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001642:	2100      	movs	r1, #0
 8001644:	2041      	movs	r0, #65	@ 0x41
 8001646:	f7ff fefe 	bl	8001446 <SD_SendCmd>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d004      	beq.n	800165a <SD_disk_initialize+0x16a>
        }
      } while (Timer1);
 8001650:	4b18      	ldr	r3, [pc, #96]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1e2      	bne.n	800161e <SD_disk_initialize+0x12e>
 8001658:	e000      	b.n	800165c <SD_disk_initialize+0x16c>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800165a:	bf00      	nop
      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 800165c:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <SD_disk_initialize+0x1c4>)
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d007      	beq.n	8001674 <SD_disk_initialize+0x184>
 8001664:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001668:	2050      	movs	r0, #80	@ 0x50
 800166a:	f7ff feec 	bl	8001446 <SD_SendCmd>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <SD_disk_initialize+0x188>
 8001674:	2300      	movs	r3, #0
 8001676:	73bb      	strb	r3, [r7, #14]
    }
  }
  CardType = type;
 8001678:	4a0f      	ldr	r2, [pc, #60]	@ (80016b8 <SD_disk_initialize+0x1c8>)
 800167a:	7bbb      	ldrb	r3, [r7, #14]
 800167c:	7013      	strb	r3, [r2, #0]
  /* Idle */
  DESELECT();
 800167e:	f7ff fd93 	bl	80011a8 <DESELECT>
  SPI_RxByte();
 8001682:	f7ff fdd1 	bl	8001228 <SPI_RxByte>
  /* Clear STA_NOINIT */
  if (type)
 8001686:	7bbb      	ldrb	r3, [r7, #14]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d008      	beq.n	800169e <SD_disk_initialize+0x1ae>
  {
    Stat &= ~STA_NOINIT;
 800168c:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	b2db      	uxtb	r3, r3
 8001692:	f023 0301 	bic.w	r3, r3, #1
 8001696:	b2da      	uxtb	r2, r3
 8001698:	4b05      	ldr	r3, [pc, #20]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 800169a:	701a      	strb	r2, [r3, #0]
 800169c:	e001      	b.n	80016a2 <SD_disk_initialize+0x1b2>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 800169e:	f7ff fe49 	bl	8001334 <SD_PowerOff>
  }
  return Stat;
 80016a2:	4b03      	ldr	r3, [pc, #12]	@ (80016b0 <SD_disk_initialize+0x1c0>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	b2db      	uxtb	r3, r3
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3714      	adds	r7, #20
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd90      	pop	{r4, r7, pc}
 80016b0:	20000000 	.word	0x20000000
 80016b4:	200003bc 	.word	0x200003bc
 80016b8:	200003c0 	.word	0x200003c0

080016bc <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if (drv) return STA_NOINIT;
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <SD_disk_status+0x14>
 80016cc:	2301      	movs	r3, #1
 80016ce:	e002      	b.n	80016d6 <SD_disk_status+0x1a>
  return Stat;
 80016d0:	4b04      	ldr	r3, [pc, #16]	@ (80016e4 <SD_disk_status+0x28>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b2db      	uxtb	r3, r3
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	20000000 	.word	0x20000000

080016e8 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	603b      	str	r3, [r7, #0]
 80016f4:	4603      	mov	r3, r0
 80016f6:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 80016f8:	7bfb      	ldrb	r3, [r7, #15]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d102      	bne.n	8001704 <SD_disk_read+0x1c>
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <SD_disk_read+0x20>
 8001704:	2304      	movs	r3, #4
 8001706:	e051      	b.n	80017ac <SD_disk_read+0xc4>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001708:	4b2a      	ldr	r3, [pc, #168]	@ (80017b4 <SD_disk_read+0xcc>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	b2db      	uxtb	r3, r3
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <SD_disk_read+0x32>
 8001716:	2303      	movs	r3, #3
 8001718:	e048      	b.n	80017ac <SD_disk_read+0xc4>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 800171a:	4b27      	ldr	r3, [pc, #156]	@ (80017b8 <SD_disk_read+0xd0>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	2b00      	cmp	r3, #0
 8001724:	d102      	bne.n	800172c <SD_disk_read+0x44>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	025b      	lsls	r3, r3, #9
 800172a:	607b      	str	r3, [r7, #4]

  SELECT();
 800172c:	f7ff fd30 	bl	8001190 <SELECT>

  if (count == 1)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d111      	bne.n	800175a <SD_disk_read+0x72>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	2051      	movs	r0, #81	@ 0x51
 800173a:	f7ff fe84 	bl	8001446 <SD_SendCmd>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d129      	bne.n	8001798 <SD_disk_read+0xb0>
 8001744:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001748:	68b8      	ldr	r0, [r7, #8]
 800174a:	f7ff fe0b 	bl	8001364 <SD_RxDataBlock>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d021      	beq.n	8001798 <SD_disk_read+0xb0>
 8001754:	2300      	movs	r3, #0
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	e01e      	b.n	8001798 <SD_disk_read+0xb0>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 800175a:	6879      	ldr	r1, [r7, #4]
 800175c:	2052      	movs	r0, #82	@ 0x52
 800175e:	f7ff fe72 	bl	8001446 <SD_SendCmd>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d117      	bne.n	8001798 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 8001768:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800176c:	68b8      	ldr	r0, [r7, #8]
 800176e:	f7ff fdf9 	bl	8001364 <SD_RxDataBlock>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d00a      	beq.n	800178e <SD_disk_read+0xa6>
        buff += 512;
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800177e:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	3b01      	subs	r3, #1
 8001784:	603b      	str	r3, [r7, #0]
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1ed      	bne.n	8001768 <SD_disk_read+0x80>
 800178c:	e000      	b.n	8001790 <SD_disk_read+0xa8>
        if (!SD_RxDataBlock(buff, 512)) break;
 800178e:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 8001790:	2100      	movs	r1, #0
 8001792:	204c      	movs	r0, #76	@ 0x4c
 8001794:	f7ff fe57 	bl	8001446 <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 8001798:	f7ff fd06 	bl	80011a8 <DESELECT>
  SPI_RxByte();
 800179c:	f7ff fd44 	bl	8001228 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	bf14      	ite	ne
 80017a6:	2301      	movne	r3, #1
 80017a8:	2300      	moveq	r3, #0
 80017aa:	b2db      	uxtb	r3, r3
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000000 	.word	0x20000000
 80017b8:	200003c0 	.word	0x200003c0

080017bc <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60b9      	str	r1, [r7, #8]
 80017c4:	607a      	str	r2, [r7, #4]
 80017c6:	603b      	str	r3, [r7, #0]
 80017c8:	4603      	mov	r3, r0
 80017ca:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d102      	bne.n	80017d8 <SD_disk_write+0x1c>
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <SD_disk_write+0x20>
 80017d8:	2304      	movs	r3, #4
 80017da:	e06b      	b.n	80018b4 <SD_disk_write+0xf8>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80017dc:	4b37      	ldr	r3, [pc, #220]	@ (80018bc <SD_disk_write+0x100>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <SD_disk_write+0x32>
 80017ea:	2303      	movs	r3, #3
 80017ec:	e062      	b.n	80018b4 <SD_disk_write+0xf8>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 80017ee:	4b33      	ldr	r3, [pc, #204]	@ (80018bc <SD_disk_write+0x100>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	f003 0304 	and.w	r3, r3, #4
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <SD_disk_write+0x44>
 80017fc:	2302      	movs	r3, #2
 80017fe:	e059      	b.n	80018b4 <SD_disk_write+0xf8>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8001800:	4b2f      	ldr	r3, [pc, #188]	@ (80018c0 <SD_disk_write+0x104>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	f003 0304 	and.w	r3, r3, #4
 8001808:	2b00      	cmp	r3, #0
 800180a:	d102      	bne.n	8001812 <SD_disk_write+0x56>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	025b      	lsls	r3, r3, #9
 8001810:	607b      	str	r3, [r7, #4]

  SELECT();
 8001812:	f7ff fcbd 	bl	8001190 <SELECT>

  if (count == 1)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d110      	bne.n	800183e <SD_disk_write+0x82>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 800181c:	6879      	ldr	r1, [r7, #4]
 800181e:	2058      	movs	r0, #88	@ 0x58
 8001820:	f7ff fe11 	bl	8001446 <SD_SendCmd>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d13a      	bne.n	80018a0 <SD_disk_write+0xe4>
 800182a:	21fe      	movs	r1, #254	@ 0xfe
 800182c:	68b8      	ldr	r0, [r7, #8]
 800182e:	f7ff fdc7 	bl	80013c0 <SD_TxDataBlock>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d033      	beq.n	80018a0 <SD_disk_write+0xe4>
      count = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	603b      	str	r3, [r7, #0]
 800183c:	e030      	b.n	80018a0 <SD_disk_write+0xe4>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 800183e:	4b20      	ldr	r3, [pc, #128]	@ (80018c0 <SD_disk_write+0x104>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d007      	beq.n	800185a <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 800184a:	2100      	movs	r1, #0
 800184c:	2077      	movs	r0, #119	@ 0x77
 800184e:	f7ff fdfa 	bl	8001446 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8001852:	6839      	ldr	r1, [r7, #0]
 8001854:	2057      	movs	r0, #87	@ 0x57
 8001856:	f7ff fdf6 	bl	8001446 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 800185a:	6879      	ldr	r1, [r7, #4]
 800185c:	2059      	movs	r0, #89	@ 0x59
 800185e:	f7ff fdf2 	bl	8001446 <SD_SendCmd>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d11b      	bne.n	80018a0 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001868:	21fc      	movs	r1, #252	@ 0xfc
 800186a:	68b8      	ldr	r0, [r7, #8]
 800186c:	f7ff fda8 	bl	80013c0 <SD_TxDataBlock>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d00a      	beq.n	800188c <SD_disk_write+0xd0>
        buff += 512;
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800187c:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	3b01      	subs	r3, #1
 8001882:	603b      	str	r3, [r7, #0]
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1ee      	bne.n	8001868 <SD_disk_write+0xac>
 800188a:	e000      	b.n	800188e <SD_disk_write+0xd2>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 800188c:	bf00      	nop

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 800188e:	21fd      	movs	r1, #253	@ 0xfd
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff fd95 	bl	80013c0 <SD_TxDataBlock>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <SD_disk_write+0xe4>
      {
        count = 1;
 800189c:	2301      	movs	r3, #1
 800189e:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 80018a0:	f7ff fc82 	bl	80011a8 <DESELECT>
  SPI_RxByte();
 80018a4:	f7ff fcc0 	bl	8001228 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	bf14      	ite	ne
 80018ae:	2301      	movne	r3, #1
 80018b0:	2300      	moveq	r3, #0
 80018b2:	b2db      	uxtb	r3, r3
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3710      	adds	r7, #16
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20000000 	.word	0x20000000
 80018c0:	200003c0 	.word	0x200003c0

080018c4 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 80018c4:	b590      	push	{r4, r7, lr}
 80018c6:	b08b      	sub	sp, #44	@ 0x2c
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	603a      	str	r2, [r7, #0]
 80018ce:	71fb      	strb	r3, [r7, #7]
 80018d0:	460b      	mov	r3, r1
 80018d2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <SD_disk_ioctl+0x1e>
 80018de:	2304      	movs	r3, #4
 80018e0:	e113      	b.n	8001b0a <SD_disk_ioctl+0x246>
  res = RES_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 80018e8:	79bb      	ldrb	r3, [r7, #6]
 80018ea:	2b05      	cmp	r3, #5
 80018ec:	d124      	bne.n	8001938 <SD_disk_ioctl+0x74>
  {
    switch (*ptr)
 80018ee:	6a3b      	ldr	r3, [r7, #32]
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d012      	beq.n	800191c <SD_disk_ioctl+0x58>
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	dc1a      	bgt.n	8001930 <SD_disk_ioctl+0x6c>
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d002      	beq.n	8001904 <SD_disk_ioctl+0x40>
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d006      	beq.n	8001910 <SD_disk_ioctl+0x4c>
 8001902:	e015      	b.n	8001930 <SD_disk_ioctl+0x6c>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 8001904:	f7ff fd16 	bl	8001334 <SD_PowerOff>
      res = RES_OK;
 8001908:	2300      	movs	r3, #0
 800190a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800190e:	e0fa      	b.n	8001b06 <SD_disk_ioctl+0x242>
    case 1:
      SD_PowerOn();   /* Power On */
 8001910:	f7ff fcce 	bl	80012b0 <SD_PowerOn>
      res = RES_OK;
 8001914:	2300      	movs	r3, #0
 8001916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800191a:	e0f4      	b.n	8001b06 <SD_disk_ioctl+0x242>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 800191c:	6a3b      	ldr	r3, [r7, #32]
 800191e:	1c5c      	adds	r4, r3, #1
 8001920:	f7ff fd14 	bl	800134c <SD_CheckPower>
 8001924:	4603      	mov	r3, r0
 8001926:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 8001928:	2300      	movs	r3, #0
 800192a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800192e:	e0ea      	b.n	8001b06 <SD_disk_ioctl+0x242>
    default:
      res = RES_PARERR;
 8001930:	2304      	movs	r3, #4
 8001932:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001936:	e0e6      	b.n	8001b06 <SD_disk_ioctl+0x242>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT){
 8001938:	4b76      	ldr	r3, [pc, #472]	@ (8001b14 <SD_disk_ioctl+0x250>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <SD_disk_ioctl+0x86>
    	return RES_NOTRDY;
 8001946:	2303      	movs	r3, #3
 8001948:	e0df      	b.n	8001b0a <SD_disk_ioctl+0x246>
    }
    SELECT();
 800194a:	f7ff fc21 	bl	8001190 <SELECT>
    switch (ctrl)
 800194e:	79bb      	ldrb	r3, [r7, #6]
 8001950:	2b0d      	cmp	r3, #13
 8001952:	f200 80c9 	bhi.w	8001ae8 <SD_disk_ioctl+0x224>
 8001956:	a201      	add	r2, pc, #4	@ (adr r2, 800195c <SD_disk_ioctl+0x98>)
 8001958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800195c:	08001a53 	.word	0x08001a53
 8001960:	08001995 	.word	0x08001995
 8001964:	08001a43 	.word	0x08001a43
 8001968:	08001ae9 	.word	0x08001ae9
 800196c:	08001ae9 	.word	0x08001ae9
 8001970:	08001ae9 	.word	0x08001ae9
 8001974:	08001ae9 	.word	0x08001ae9
 8001978:	08001ae9 	.word	0x08001ae9
 800197c:	08001ae9 	.word	0x08001ae9
 8001980:	08001ae9 	.word	0x08001ae9
 8001984:	08001ae9 	.word	0x08001ae9
 8001988:	08001a65 	.word	0x08001a65
 800198c:	08001a89 	.word	0x08001a89
 8001990:	08001aad 	.word	0x08001aad
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001994:	2100      	movs	r1, #0
 8001996:	2049      	movs	r0, #73	@ 0x49
 8001998:	f7ff fd55 	bl	8001446 <SD_SendCmd>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f040 80a6 	bne.w	8001af0 <SD_disk_ioctl+0x22c>
 80019a4:	f107 030c 	add.w	r3, r7, #12
 80019a8:	2110      	movs	r1, #16
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff fcda 	bl	8001364 <SD_RxDataBlock>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f000 809c 	beq.w	8001af0 <SD_disk_ioctl+0x22c>
      {
        if ((csd[0] >> 6) == 1)
 80019b8:	7b3b      	ldrb	r3, [r7, #12]
 80019ba:	099b      	lsrs	r3, r3, #6
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d10d      	bne.n	80019de <SD_disk_ioctl+0x11a>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80019c2:	7d7b      	ldrb	r3, [r7, #21]
 80019c4:	461a      	mov	r2, r3
 80019c6:	7d3b      	ldrb	r3, [r7, #20]
 80019c8:	021b      	lsls	r3, r3, #8
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	4413      	add	r3, r2
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	3301      	adds	r3, #1
 80019d2:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 80019d4:	8bfb      	ldrh	r3, [r7, #30]
 80019d6:	029a      	lsls	r2, r3, #10
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	e02d      	b.n	8001a3a <SD_disk_ioctl+0x176>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80019de:	7c7b      	ldrb	r3, [r7, #17]
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	7dbb      	ldrb	r3, [r7, #22]
 80019e8:	09db      	lsrs	r3, r3, #7
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	7d7b      	ldrb	r3, [r7, #21]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f003 0306 	and.w	r3, r3, #6
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	4413      	add	r3, r2
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	3302      	adds	r3, #2
 8001a02:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001a06:	7d3b      	ldrb	r3, [r7, #20]
 8001a08:	099b      	lsrs	r3, r3, #6
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	7cfb      	ldrb	r3, [r7, #19]
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	4413      	add	r3, r2
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	7cbb      	ldrb	r3, [r7, #18]
 8001a1a:	029b      	lsls	r3, r3, #10
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	4413      	add	r3, r2
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	3301      	adds	r3, #1
 8001a2a:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001a2c:	8bfa      	ldrh	r2, [r7, #30]
 8001a2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001a32:	3b09      	subs	r3, #9
 8001a34:	409a      	lsls	r2, r3
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8001a40:	e056      	b.n	8001af0 <SD_disk_ioctl+0x22c>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a48:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001a50:	e055      	b.n	8001afe <SD_disk_ioctl+0x23a>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001a52:	f7ff fc13 	bl	800127c <SD_ReadyWait>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2bff      	cmp	r3, #255	@ 0xff
 8001a5a:	d14b      	bne.n	8001af4 <SD_disk_ioctl+0x230>
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001a62:	e047      	b.n	8001af4 <SD_disk_ioctl+0x230>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001a64:	2100      	movs	r1, #0
 8001a66:	2049      	movs	r0, #73	@ 0x49
 8001a68:	f7ff fced 	bl	8001446 <SD_SendCmd>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d142      	bne.n	8001af8 <SD_disk_ioctl+0x234>
 8001a72:	2110      	movs	r1, #16
 8001a74:	6a38      	ldr	r0, [r7, #32]
 8001a76:	f7ff fc75 	bl	8001364 <SD_RxDataBlock>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d03b      	beq.n	8001af8 <SD_disk_ioctl+0x234>
 8001a80:	2300      	movs	r3, #0
 8001a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001a86:	e037      	b.n	8001af8 <SD_disk_ioctl+0x234>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001a88:	2100      	movs	r1, #0
 8001a8a:	204a      	movs	r0, #74	@ 0x4a
 8001a8c:	f7ff fcdb 	bl	8001446 <SD_SendCmd>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d132      	bne.n	8001afc <SD_disk_ioctl+0x238>
 8001a96:	2110      	movs	r1, #16
 8001a98:	6a38      	ldr	r0, [r7, #32]
 8001a9a:	f7ff fc63 	bl	8001364 <SD_RxDataBlock>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d02b      	beq.n	8001afc <SD_disk_ioctl+0x238>
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001aaa:	e027      	b.n	8001afc <SD_disk_ioctl+0x238>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 8001aac:	2100      	movs	r1, #0
 8001aae:	207a      	movs	r0, #122	@ 0x7a
 8001ab0:	f7ff fcc9 	bl	8001446 <SD_SendCmd>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d116      	bne.n	8001ae8 <SD_disk_ioctl+0x224>
      {
        for (n = 0; n < 4; n++)
 8001aba:	2300      	movs	r3, #0
 8001abc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ac0:	e00b      	b.n	8001ada <SD_disk_ioctl+0x216>
        {
          *ptr++ = SPI_RxByte();
 8001ac2:	6a3c      	ldr	r4, [r7, #32]
 8001ac4:	1c63      	adds	r3, r4, #1
 8001ac6:	623b      	str	r3, [r7, #32]
 8001ac8:	f7ff fbae 	bl	8001228 <SPI_RxByte>
 8001acc:	4603      	mov	r3, r0
 8001ace:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001ad0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ada:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ade:	2b03      	cmp	r3, #3
 8001ae0:	d9ef      	bls.n	8001ac2 <SD_disk_ioctl+0x1fe>
        }
        res = RES_OK;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
    default:
      res = RES_PARERR;
 8001ae8:	2304      	movs	r3, #4
 8001aea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001aee:	e006      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001af0:	bf00      	nop
 8001af2:	e004      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001af4:	bf00      	nop
 8001af6:	e002      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001af8:	bf00      	nop
 8001afa:	e000      	b.n	8001afe <SD_disk_ioctl+0x23a>
      break;
 8001afc:	bf00      	nop
    }
    DESELECT();
 8001afe:	f7ff fb53 	bl	80011a8 <DESELECT>
    SPI_RxByte();
 8001b02:	f7ff fb91 	bl	8001228 <SPI_RxByte>
  }
  return res;
 8001b06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	372c      	adds	r7, #44	@ 0x2c
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd90      	pop	{r4, r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000000 	.word	0x20000000

08001b18 <buzzer_init>:
 *      Author: aravs
 */

#include "Drivers/buzzer.h"

void buzzer_init(buzzer* bzr) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
    pwm_start(&bzr->pwm);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 f89a 	bl	8001c5c <pwm_start>
    buzzer_set_volume(bzr, 0.0f);
 8001b28:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001b3c <buzzer_init+0x24>
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f000 f807 	bl	8001b40 <buzzer_set_volume>
}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	00000000 	.word	0x00000000

08001b40 <buzzer_set_volume>:

void buzzer_set_volume(buzzer* bzr, float volume) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	ed87 0a00 	vstr	s0, [r7]
    if (volume < 0.0f) volume = 0.0f;
 8001b4c:	edd7 7a00 	vldr	s15, [r7]
 8001b50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b58:	d502      	bpl.n	8001b60 <buzzer_set_volume+0x20>
 8001b5a:	f04f 0300 	mov.w	r3, #0
 8001b5e:	603b      	str	r3, [r7, #0]
    if (volume > 1.0f) volume = 1.0f;
 8001b60:	edd7 7a00 	vldr	s15, [r7]
 8001b64:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001b68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b70:	dd02      	ble.n	8001b78 <buzzer_set_volume+0x38>
 8001b72:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001b76:	603b      	str	r3, [r7, #0]

    uint32_t duty = (uint32_t)(volume * bzr->pwm.resolution);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	ee07 3a90 	vmov	s15, r3
 8001b80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b84:	edd7 7a00 	vldr	s15, [r7]
 8001b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b90:	ee17 3a90 	vmov	r3, s15
 8001b94:	60fb      	str	r3, [r7, #12]
    pwm_set_duty(&bzr->pwm, duty);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	68f9      	ldr	r1, [r7, #12]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 f86e 	bl	8001c7c <pwm_set_duty>
}
 8001ba0:	bf00      	nop
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f000 f852 	bl	8001c5c <pwm_start>
    pwm_start(&led->g_pwm);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	330c      	adds	r3, #12
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 f84d 	bl	8001c5c <pwm_start>
    pwm_start(&led->b_pwm);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3318      	adds	r3, #24
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 f848 	bl	8001c5c <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 8001bcc:	2300      	movs	r3, #0
 8001bce:	4619      	mov	r1, r3
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f805 	bl	8001be0 <rgb_led_set_color>
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 8001bea:	78bb      	ldrb	r3, [r7, #2]
 8001bec:	461a      	mov	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	fb02 f303 	mul.w	r3, r2, r3
 8001bf6:	4a18      	ldr	r2, [pc, #96]	@ (8001c58 <rgb_led_set_color+0x78>)
 8001bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bfc:	09db      	lsrs	r3, r3, #7
 8001bfe:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 8001c00:	787b      	ldrb	r3, [r7, #1]
 8001c02:	461a      	mov	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	695b      	ldr	r3, [r3, #20]
 8001c08:	fb02 f303 	mul.w	r3, r2, r3
 8001c0c:	4a12      	ldr	r2, [pc, #72]	@ (8001c58 <rgb_led_set_color+0x78>)
 8001c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c12:	09db      	lsrs	r3, r3, #7
 8001c14:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 8001c16:	783b      	ldrb	r3, [r7, #0]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a1b      	ldr	r3, [r3, #32]
 8001c1e:	fb02 f303 	mul.w	r3, r2, r3
 8001c22:	4a0d      	ldr	r2, [pc, #52]	@ (8001c58 <rgb_led_set_color+0x78>)
 8001c24:	fba2 2303 	umull	r2, r3, r2, r3
 8001c28:	09db      	lsrs	r3, r3, #7
 8001c2a:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6979      	ldr	r1, [r7, #20]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f000 f823 	bl	8001c7c <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	330c      	adds	r3, #12
 8001c3a:	6939      	ldr	r1, [r7, #16]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f000 f81d 	bl	8001c7c <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	3318      	adds	r3, #24
 8001c46:	68f9      	ldr	r1, [r7, #12]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f000 f817 	bl	8001c7c <pwm_set_duty>
}
 8001c4e:	bf00      	nop
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	80808081 	.word	0x80808081

08001c5c <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4610      	mov	r0, r2
 8001c70:	f00a fb1e 	bl	800c2b0 <HAL_TIM_PWM_Start>
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d902      	bls.n	8001c96 <pwm_set_duty+0x1a>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d105      	bne.n	8001caa <pwm_set_duty+0x2e>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001ca8:	e018      	b.n	8001cdc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b04      	cmp	r3, #4
 8001cb0:	d105      	bne.n	8001cbe <pwm_set_duty+0x42>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001cbc:	e00e      	b.n	8001cdc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	2b08      	cmp	r3, #8
 8001cc4:	d105      	bne.n	8001cd2 <pwm_set_duty+0x56>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001cd0:	e004      	b.n	8001cdc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <pyro_init>:
 *      Author: aravs
 */

#include "Drivers/pyro.h"

void pyro_init(pyro* p) {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6818      	ldr	r0, [r3, #0]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	889b      	ldrh	r3, [r3, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f005 fda4 	bl	8007848 <HAL_GPIO_WritePin>
	p->state = PYRO_STANDBY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	739a      	strb	r2, [r3, #14]
	p->fire_time = 0;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	615a      	str	r2, [r3, #20]
}
 8001d0c:	bf00      	nop
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <pyro_update>:
	} else if (p->state == PYRO_STANDBY) {
		p->state = PYRO_BROKEN;
	}
}

void pyro_update(pyro* p) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	899b      	ldrh	r3, [r3, #12]
 8001d24:	4619      	mov	r1, r3
 8001d26:	4610      	mov	r0, r2
 8001d28:	f005 fd76 	bl	8007818 <HAL_GPIO_ReadPin>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	75fb      	strb	r3, [r7, #23]

	if (p->state == PYRO_STANDBY) {
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	7b9b      	ldrb	r3, [r3, #14]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d106      	bne.n	8001d46 <pyro_update+0x32>
		if (cont_state == GPIO_PIN_RESET) p->state = PYRO_BROKEN;
 8001d38:	7dfb      	ldrb	r3, [r7, #23]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d12f      	bne.n	8001d9e <pyro_update+0x8a>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2204      	movs	r2, #4
 8001d42:	739a      	strb	r2, [r3, #14]
		return;
 8001d44:	e02b      	b.n	8001d9e <pyro_update+0x8a>
	}

	if (p->state == PYRO_FIRING) {
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	7b9b      	ldrb	r3, [r3, #14]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d128      	bne.n	8001da0 <pyro_update+0x8c>
		uint32_t now = HAL_GetTick();
 8001d4e:	f004 f8e5 	bl	8005f1c <HAL_GetTick>
 8001d52:	6138      	str	r0, [r7, #16]
		uint32_t elapsed = now - p->fire_time;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	695b      	ldr	r3, [r3, #20]
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	60fb      	str	r3, [r7, #12]

		if (cont_state == GPIO_PIN_RESET) {
 8001d5e:	7dfb      	ldrb	r3, [r7, #23]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d10b      	bne.n	8001d7c <pyro_update+0x68>
			p->state = PYRO_CONFIRMED;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2202      	movs	r2, #2
 8001d68:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6818      	ldr	r0, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	889b      	ldrh	r3, [r3, #4]
 8001d72:	2200      	movs	r2, #0
 8001d74:	4619      	mov	r1, r3
 8001d76:	f005 fd67 	bl	8007848 <HAL_GPIO_WritePin>
 8001d7a:	e011      	b.n	8001da0 <pyro_update+0x8c>
		} else if (elapsed >= p->fire_duration) {
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d30c      	bcc.n	8001da0 <pyro_update+0x8c>
			p->state = PYRO_TIMEOUT;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2203      	movs	r2, #3
 8001d8a:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6818      	ldr	r0, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	889b      	ldrh	r3, [r3, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	4619      	mov	r1, r3
 8001d98:	f005 fd56 	bl	8007848 <HAL_GPIO_WritePin>
 8001d9c:	e000      	b.n	8001da0 <pyro_update+0x8c>
		return;
 8001d9e:	bf00      	nop
		}
	}
}
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <servo_start>:
 *      Author: aravs
 */

#include "Drivers/servo.h"

void servo_start(servo* s) {
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b082      	sub	sp, #8
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
	s->angle = s->config.INIT_ANGLE;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	601a      	str	r2, [r3, #0]

	pwm_start(&s->pwm);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	331c      	adds	r3, #28
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff ff4e 	bl	8001c5c <pwm_start>
	servo_set_angle(s, s->config.INIT_ANGLE);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001dc6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f804 	bl	8001dd8 <servo_set_angle>
}
 8001dd0:	bf00      	nop
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <servo_set_angle>:

void servo_stop(servo* s) {
	pwm_stop(&s->pwm);
}

void servo_set_angle(servo* s, float angle) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	ed87 0a00 	vstr	s0, [r7]
	if (angle > s->config.MAX_ANGLE) angle = s->config.MAX_ANGLE;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001dea:	ed97 7a00 	vldr	s14, [r7]
 8001dee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df6:	dd02      	ble.n	8001dfe <servo_set_angle+0x26>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	603b      	str	r3, [r7, #0]
	if (angle < 0.0f) angle = 0.0f;
 8001dfe:	edd7 7a00 	vldr	s15, [r7]
 8001e02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e0a:	d502      	bpl.n	8001e12 <servo_set_angle+0x3a>
 8001e0c:	f04f 0300 	mov.w	r3, #0
 8001e10:	603b      	str	r3, [r7, #0]

	s->angle = angle;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	601a      	str	r2, [r3, #0]

	const float angle_scaler = angle / s->config.MAX_ANGLE;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e1e:	edd7 6a00 	vldr	s13, [r7]
 8001e22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e26:	edc7 7a04 	vstr	s15, [r7, #16]
	const float delta_pw = s->config.MAX_PW - s->config.MIN_PW;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	ed93 7a04 	vldr	s14, [r3, #16]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e3a:	edc7 7a03 	vstr	s15, [r7, #12]

	float pulse = s->config.MIN_PW + angle_scaler * delta_pw;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e44:	edd7 6a04 	vldr	s13, [r7, #16]
 8001e48:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e54:	edc7 7a05 	vstr	s15, [r7, #20]

	if (s->config.DIRECTION == SERVO_NEGATIVE) {
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8001e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e62:	d10d      	bne.n	8001e80 <servo_set_angle+0xa8>
		pulse = s->config.MAX_PW - (pulse - s->config.MIN_PW);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	ed93 7a04 	vldr	s14, [r3, #16]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e70:	edd7 6a05 	vldr	s13, [r7, #20]
 8001e74:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001e78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e7c:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	uint32_t duty = (pulse / s->config.PERIOD) * s->pwm.resolution;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e86:	edd7 6a05 	vldr	s13, [r7, #20]
 8001e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e92:	ee07 3a90 	vmov	s15, r3
 8001e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ea2:	ee17 3a90 	vmov	r3, s15
 8001ea6:	60bb      	str	r3, [r7, #8]

	pwm_set_duty(&s->pwm, duty);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	331c      	adds	r3, #28
 8001eac:	68b9      	ldr	r1, [r7, #8]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff fee4 	bl	8001c7c <pwm_set_duty>
}
 8001eb4:	bf00      	nop
 8001eb6:	3718      	adds	r7, #24
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <cs_on>:
 * @brief  Enables CS (driving it low) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_on(W25QXX_HandleTypeDef *w25qxx) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
#ifndef W25QXX_QSPI
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_RESET);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6858      	ldr	r0, [r3, #4]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	891b      	ldrh	r3, [r3, #8]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	4619      	mov	r1, r3
 8001ed0:	f005 fcba 	bl	8007848 <HAL_GPIO_WritePin>
#endif
}
 8001ed4:	bf00      	nop
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <cs_off>:
 * @brief  Disables CS (driving it high) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_off(W25QXX_HandleTypeDef *w25qxx) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_SET);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6858      	ldr	r0, [r3, #4]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	891b      	ldrh	r3, [r3, #8]
 8001eec:	2201      	movs	r2, #1
 8001eee:	4619      	mov	r1, r3
 8001ef0:	f005 fcaa 	bl	8007848 <HAL_GPIO_WritePin>
}
 8001ef4:	bf00      	nop
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <w25qxx_transmit>:
 * @param  W25Qxx handle
 * @param  Pointer to buffer with data to transmit
 * @param  Length (in bytes) of data to be transmitted
 * @retval None
 */
W25QXX_result_t w25qxx_transmit(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Transmit(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6818      	ldr	r0, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	f04f 33ff 	mov.w	r3, #4294967295
 8001f18:	68b9      	ldr	r1, [r7, #8]
 8001f1a:	f009 fb66 	bl	800b5ea <HAL_SPI_Transmit>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d101      	bne.n	8001f28 <w25qxx_transmit+0x2c>
        ret = W25QXX_Ok;
 8001f24:	2300      	movs	r3, #0
 8001f26:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8001f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3718      	adds	r7, #24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <w25qxx_receive>:

/*
 * Receive data from w25qxx
 */
W25QXX_result_t w25qxx_receive(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b086      	sub	sp, #24
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	60f8      	str	r0, [r7, #12]
 8001f3a:	60b9      	str	r1, [r7, #8]
 8001f3c:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Receive(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6818      	ldr	r0, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4e:	68b9      	ldr	r1, [r7, #8]
 8001f50:	f009 fc8f 	bl	800b872 <HAL_SPI_Receive>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <w25qxx_receive+0x2c>
        ret = W25QXX_Ok;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8001f5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3718      	adds	r7, #24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <w25qxx_read_id>:

uint32_t w25qxx_read_id(W25QXX_HandleTypeDef *w25qxx) {
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
    uint32_t ret = 0;
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]
    uint8_t buf[3];
    cs_on(w25qxx);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f7ff ffa1 	bl	8001ebc <cs_on>
    buf[0] = W25QXX_GET_ID;
 8001f7a:	239f      	movs	r3, #159	@ 0x9f
 8001f7c:	723b      	strb	r3, [r7, #8]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 8001f7e:	f107 0308 	add.w	r3, r7, #8
 8001f82:	2201      	movs	r2, #1
 8001f84:	4619      	mov	r1, r3
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7ff ffb8 	bl	8001efc <w25qxx_transmit>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d111      	bne.n	8001fb6 <w25qxx_read_id+0x4e>
        if (w25qxx_receive(w25qxx, buf, 3) == W25QXX_Ok) {
 8001f92:	f107 0308 	add.w	r3, r7, #8
 8001f96:	2203      	movs	r2, #3
 8001f98:	4619      	mov	r1, r3
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7ff ffc9 	bl	8001f32 <w25qxx_receive>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d107      	bne.n	8001fb6 <w25qxx_read_id+0x4e>
            ret = (uint32_t) ((buf[0] << 16) | (buf[1] << 8) | (buf[2]));
 8001fa6:	7a3b      	ldrb	r3, [r7, #8]
 8001fa8:	041a      	lsls	r2, r3, #16
 8001faa:	7a7b      	ldrb	r3, [r7, #9]
 8001fac:	021b      	lsls	r3, r3, #8
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	7aba      	ldrb	r2, [r7, #10]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	60fb      	str	r3, [r7, #12]
        }
    }
    cs_off(w25qxx);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7ff ff90 	bl	8001edc <cs_off>
    return ret;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <w25qxx_get_status>:

uint8_t w25qxx_get_status(W25QXX_HandleTypeDef *w25qxx) {
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b084      	sub	sp, #16
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
    uint8_t ret = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	73fb      	strb	r3, [r7, #15]
    uint8_t buf = W25QXX_READ_REGISTER_1;
 8001fd2:	2305      	movs	r3, #5
 8001fd4:	73bb      	strb	r3, [r7, #14]
    cs_on(w25qxx);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f7ff ff70 	bl	8001ebc <cs_on>
    if (w25qxx_transmit(w25qxx, &buf, 1) == W25QXX_Ok) {
 8001fdc:	f107 030e 	add.w	r3, r7, #14
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff ff89 	bl	8001efc <w25qxx_transmit>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d10b      	bne.n	8002008 <w25qxx_get_status+0x42>
        if (w25qxx_receive(w25qxx, &buf, 1) == W25QXX_Ok) {
 8001ff0:	f107 030e 	add.w	r3, r7, #14
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f7ff ff9a 	bl	8001f32 <w25qxx_receive>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d101      	bne.n	8002008 <w25qxx_get_status+0x42>
            ret = buf;
 8002004:	7bbb      	ldrb	r3, [r7, #14]
 8002006:	73fb      	strb	r3, [r7, #15]
        }
    }
    cs_off(w25qxx);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff ff67 	bl	8001edc <cs_off>
    return ret;
 800200e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <w25qxx_write_enable>:

W25QXX_result_t w25qxx_write_enable(W25QXX_HandleTypeDef *w25qxx) {
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
    W25_DBG("w25qxx_write_enable");
    W25QXX_result_t ret = W25QXX_Err;
 8002020:	2301      	movs	r3, #1
 8002022:	73fb      	strb	r3, [r7, #15]
    uint8_t buf[1];
    cs_on(w25qxx);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff ff49 	bl	8001ebc <cs_on>
    buf[0] = W25QXX_WRITE_ENABLE;
 800202a:	2306      	movs	r3, #6
 800202c:	733b      	strb	r3, [r7, #12]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 800202e:	f107 030c 	add.w	r3, r7, #12
 8002032:	2201      	movs	r2, #1
 8002034:	4619      	mov	r1, r3
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f7ff ff60 	bl	8001efc <w25qxx_transmit>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <w25qxx_write_enable+0x2e>
        ret = W25QXX_Ok;
 8002042:	2300      	movs	r3, #0
 8002044:	73fb      	strb	r3, [r7, #15]
    }
    cs_off(w25qxx);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff ff48 	bl	8001edc <cs_off>
    return ret;
 800204c:	7bfb      	ldrb	r3, [r7, #15]
}
 800204e:	4618      	mov	r0, r3
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <w25qxx_wait_for_ready>:

W25QXX_result_t w25qxx_wait_for_ready(W25QXX_HandleTypeDef *w25qxx, uint32_t timeout) {
 8002056:	b580      	push	{r7, lr}
 8002058:	b086      	sub	sp, #24
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
 800205e:	6039      	str	r1, [r7, #0]
    W25QXX_result_t ret = W25QXX_Ok;
 8002060:	2300      	movs	r3, #0
 8002062:	75fb      	strb	r3, [r7, #23]
    uint32_t begin = HAL_GetTick();
 8002064:	f003 ff5a 	bl	8005f1c <HAL_GetTick>
 8002068:	60f8      	str	r0, [r7, #12]
    uint32_t now = HAL_GetTick();
 800206a:	f003 ff57 	bl	8005f1c <HAL_GetTick>
 800206e:	6138      	str	r0, [r7, #16]
    // Wait until the busy flags disappear.
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 8002070:	e002      	b.n	8002078 <w25qxx_wait_for_ready+0x22>
        now = HAL_GetTick();
 8002072:	f003 ff53 	bl	8005f1c <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	429a      	cmp	r2, r3
 8002082:	d307      	bcc.n	8002094 <w25qxx_wait_for_ready+0x3e>
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7ff ff9e 	bl	8001fc6 <w25qxx_get_status>
 800208a:	4603      	mov	r3, r0
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1ee      	bne.n	8002072 <w25qxx_wait_for_ready+0x1c>
    }
    if (now - begin == timeout)
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	429a      	cmp	r2, r3
 800209e:	d101      	bne.n	80020a4 <w25qxx_wait_for_ready+0x4e>
        ret = W25QXX_Timeout;
 80020a0:	2302      	movs	r3, #2
 80020a2:	75fb      	strb	r3, [r7, #23]
    return ret;
 80020a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3718      	adds	r7, #24
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
	...

080020b0 <w25qxx_init>:

#ifdef W25QXX_QSPI
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, QSPI_HandleTypeDef *qhspi) {
#else
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b088      	sub	sp, #32
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
 80020bc:	807b      	strh	r3, [r7, #2]
#endif

    W25QXX_result_t result = W25QXX_Ok;
 80020be:	2300      	movs	r3, #0
 80020c0:	77fb      	strb	r3, [r7, #31]

    W25_DBG("w25qxx_init");

    char *version_buffer = malloc(strlen(W25QXX_VERSION) + 1);
 80020c2:	2014      	movs	r0, #20
 80020c4:	f010 fb6e 	bl	80127a4 <malloc>
 80020c8:	4603      	mov	r3, r0
 80020ca:	61bb      	str	r3, [r7, #24]
    if (version_buffer) {
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d007      	beq.n	80020e2 <w25qxx_init+0x32>
        sprintf(version_buffer, "%s", W25QXX_VERSION);
 80020d2:	4a4a      	ldr	r2, [pc, #296]	@ (80021fc <w25qxx_init+0x14c>)
 80020d4:	494a      	ldr	r1, [pc, #296]	@ (8002200 <w25qxx_init+0x150>)
 80020d6:	69b8      	ldr	r0, [r7, #24]
 80020d8:	f011 f93a 	bl	8013350 <siprintf>
        free(version_buffer);
 80020dc:	69b8      	ldr	r0, [r7, #24]
 80020de:	f010 fb69 	bl	80127b4 <free>
    }

#ifdef W25QXX_QSPI
    w25qxx->qspiHandle = qhspi;
#else
    w25qxx->spiHandle = hspi;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	68ba      	ldr	r2, [r7, #8]
 80020e6:	601a      	str	r2, [r3, #0]
    w25qxx->cs_port = cs_port;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	605a      	str	r2, [r3, #4]
    w25qxx->cs_pin = cs_pin;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	887a      	ldrh	r2, [r7, #2]
 80020f2:	811a      	strh	r2, [r3, #8]

    cs_off(w25qxx);
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f7ff fef1 	bl	8001edc <cs_off>
#endif

    uint32_t id = w25qxx_read_id(w25qxx);
 80020fa:	68f8      	ldr	r0, [r7, #12]
 80020fc:	f7ff ff34 	bl	8001f68 <w25qxx_read_id>
 8002100:	6178      	str	r0, [r7, #20]
    if (id) {
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d069      	beq.n	80021dc <w25qxx_init+0x12c>
        w25qxx->manufacturer_id = (uint8_t) (id >> 16);
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	0c1b      	lsrs	r3, r3, #16
 800210c:	b2da      	uxtb	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	729a      	strb	r2, [r3, #10]
        w25qxx->device_id = (uint16_t) (id & 0xFFFF);
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	b29a      	uxth	r2, r3
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	819a      	strh	r2, [r3, #12]

        switch (w25qxx->manufacturer_id) {
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	7a9b      	ldrb	r3, [r3, #10]
 800211e:	2bc8      	cmp	r3, #200	@ 0xc8
 8002120:	d002      	beq.n	8002128 <w25qxx_init+0x78>
 8002122:	2bef      	cmp	r3, #239	@ 0xef
 8002124:	d021      	beq.n	800216a <w25qxx_init+0xba>
 8002126:	e056      	b.n	80021d6 <w25qxx_init+0x126>
        case W25QXX_MANUFACTURER_GIGADEVICE:

            w25qxx->block_size = 0x10000;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800212e:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002136:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2210      	movs	r2, #16
 800213c:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002144:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2210      	movs	r2, #16
 800214a:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	899b      	ldrh	r3, [r3, #12]
 8002150:	461a      	mov	r2, r3
 8002152:	f246 0317 	movw	r3, #24599	@ 0x6017
 8002156:	429a      	cmp	r2, r3
 8002158:	d104      	bne.n	8002164 <w25qxx_init+0xb4>
            case 0x6017:
                w25qxx->block_count = 0x80;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2280      	movs	r2, #128	@ 0x80
 800215e:	615a      	str	r2, [r3, #20]
                break;
 8002160:	bf00      	nop
            default:
                W25_DBG("Unknown Giga Device device");
                result = W25QXX_Err;
            }

            break;
 8002162:	e03d      	b.n	80021e0 <w25qxx_init+0x130>
                result = W25QXX_Err;
 8002164:	2301      	movs	r3, #1
 8002166:	77fb      	strb	r3, [r7, #31]
            break;
 8002168:	e03a      	b.n	80021e0 <w25qxx_init+0x130>
        case W25QXX_MANUFACTURER_WINBOND:

            w25qxx->block_size = 0x10000;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002170:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002178:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2210      	movs	r2, #16
 800217e:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002186:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2210      	movs	r2, #16
 800218c:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	899b      	ldrh	r3, [r3, #12]
 8002192:	f244 0218 	movw	r2, #16408	@ 0x4018
 8002196:	4293      	cmp	r3, r2
 8002198:	d00c      	beq.n	80021b4 <w25qxx_init+0x104>
 800219a:	f244 0218 	movw	r2, #16408	@ 0x4018
 800219e:	4293      	cmp	r3, r2
 80021a0:	dc15      	bgt.n	80021ce <w25qxx_init+0x11e>
 80021a2:	f244 0216 	movw	r2, #16406	@ 0x4016
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d00d      	beq.n	80021c6 <w25qxx_init+0x116>
 80021aa:	f244 0217 	movw	r2, #16407	@ 0x4017
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d005      	beq.n	80021be <w25qxx_init+0x10e>
 80021b2:	e00c      	b.n	80021ce <w25qxx_init+0x11e>
            case 0x4018:
                w25qxx->block_count = 0x100;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021ba:	615a      	str	r2, [r3, #20]
                break;
 80021bc:	e00a      	b.n	80021d4 <w25qxx_init+0x124>
            case 0x4017:
                w25qxx->block_count = 0x80;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2280      	movs	r2, #128	@ 0x80
 80021c2:	615a      	str	r2, [r3, #20]
                break;
 80021c4:	e006      	b.n	80021d4 <w25qxx_init+0x124>
            case 0x4016:
                w25qxx->block_count = 0x40;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2240      	movs	r2, #64	@ 0x40
 80021ca:	615a      	str	r2, [r3, #20]
                break;
 80021cc:	e002      	b.n	80021d4 <w25qxx_init+0x124>
            default:
                W25_DBG("Unknown Winbond device");
                result = W25QXX_Err;
 80021ce:	2301      	movs	r3, #1
 80021d0:	77fb      	strb	r3, [r7, #31]
            }

            break;
 80021d2:	e005      	b.n	80021e0 <w25qxx_init+0x130>
 80021d4:	e004      	b.n	80021e0 <w25qxx_init+0x130>
        default:
            W25_DBG("Unknown manufacturer");
            result = W25QXX_Err;
 80021d6:	2301      	movs	r3, #1
 80021d8:	77fb      	strb	r3, [r7, #31]
 80021da:	e001      	b.n	80021e0 <w25qxx_init+0x130>
        }
    } else {
        result = W25QXX_Err;
 80021dc:	2301      	movs	r3, #1
 80021de:	77fb      	strb	r3, [r7, #31]
    }

    if (result == W25QXX_Err) {
 80021e0:	7ffb      	ldrb	r3, [r7, #31]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d104      	bne.n	80021f0 <w25qxx_init+0x140>
        // Zero the handle so it is clear initialization failed!
        memset(w25qxx, 0, sizeof(W25QXX_HandleTypeDef));
 80021e6:	2228      	movs	r2, #40	@ 0x28
 80021e8:	2100      	movs	r1, #0
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	f011 f915 	bl	801341a <memset>
    }

    return result;
 80021f0:	7ffb      	ldrb	r3, [r7, #31]

}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3720      	adds	r7, #32
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	08015b98 	.word	0x08015b98
 8002200:	08015bac 	.word	0x08015bac

08002204 <w25qxx_write>:
    cs_off(w25qxx);

    return W25QXX_Ok;
}

W25QXX_result_t w25qxx_write(W25QXX_HandleTypeDef *w25qxx, uint32_t address, uint8_t *buf, uint32_t len) {
 8002204:	b580      	push	{r7, lr}
 8002206:	b08c      	sub	sp, #48	@ 0x30
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
 8002210:	603b      	str	r3, [r7, #0]

    W25_DBG("w25qxx_write - address 0x%08lx len 0x%04lx", address, len);

    // Let's determine the pages
    uint32_t first_page = address / w25qxx->page_size;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	fbb2 f3f3 	udiv	r3, r2, r3
 800221c:	623b      	str	r3, [r7, #32]
    uint32_t last_page = (address + len - 1) / w25qxx->page_size;
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	4413      	add	r3, r2
 8002224:	1e5a      	subs	r2, r3, #1
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6a1b      	ldr	r3, [r3, #32]
 800222a:	fbb2 f3f3 	udiv	r3, r2, r3
 800222e:	61fb      	str	r3, [r7, #28]

    W25_DBG("w25qxx_write %lu pages from %lu to %lu", 1 + last_page - first_page, first_page, last_page);

    uint32_t buffer_offset = 0;
 8002230:	2300      	movs	r3, #0
 8002232:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t start_address = address;
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	62bb      	str	r3, [r7, #40]	@ 0x28

    for (uint32_t page = first_page; page <= last_page; ++page) {
 8002238:	6a3b      	ldr	r3, [r7, #32]
 800223a:	627b      	str	r3, [r7, #36]	@ 0x24
 800223c:	e05a      	b.n	80022f4 <w25qxx_write+0xf0>

        uint32_t write_len = w25qxx->page_size - (start_address & (w25qxx->page_size - 1));
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	6a1a      	ldr	r2, [r3, #32]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	1e59      	subs	r1, r3, #1
 8002248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800224a:	400b      	ands	r3, r1
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	61bb      	str	r3, [r7, #24]
        write_len = len > write_len ? write_len : len;
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	4293      	cmp	r3, r2
 8002256:	bf28      	it	cs
 8002258:	4613      	movcs	r3, r2
 800225a:	61bb      	str	r3, [r7, #24]

        W25_DBG("w25qxx_write: handling page %lu start_address = 0x%08lx buffer_offset = 0x%08lx len = %04lx", page, start_address, buffer_offset, write_len);

        // First wait for device to get ready
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 800225c:	f04f 31ff 	mov.w	r1, #4294967295
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f7ff fef8 	bl	8002056 <w25qxx_wait_for_ready>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <w25qxx_write+0x6c>
            return W25QXX_Err;
 800226c:	2301      	movs	r3, #1
 800226e:	e046      	b.n	80022fe <w25qxx_write+0xfa>
        }

        if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f7ff fed1 	bl	8002018 <w25qxx_write_enable>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d12c      	bne.n	80022d6 <w25qxx_write+0xd2>

            uint8_t tx[4] = {
 800227c:	2302      	movs	r3, #2
 800227e:	753b      	strb	r3, [r7, #20]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002282:	0c1b      	lsrs	r3, r3, #16
 8002284:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002286:	757b      	strb	r3, [r7, #21]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800228a:	0a1b      	lsrs	r3, r3, #8
 800228c:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 800228e:	75bb      	strb	r3, [r7, #22]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002292:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002294:	75fb      	strb	r3, [r7, #23]

            cs_on(w25qxx);
 8002296:	68f8      	ldr	r0, [r7, #12]
 8002298:	f7ff fe10 	bl	8001ebc <cs_on>
            if (w25qxx_transmit(w25qxx, tx, 4) == W25QXX_Ok) { // size will always be fixed
 800229c:	f107 0314 	add.w	r3, r7, #20
 80022a0:	2204      	movs	r2, #4
 80022a2:	4619      	mov	r1, r3
 80022a4:	68f8      	ldr	r0, [r7, #12]
 80022a6:	f7ff fe29 	bl	8001efc <w25qxx_transmit>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d10f      	bne.n	80022d0 <w25qxx_write+0xcc>
                // Now write the buffer
                if (w25qxx_transmit(w25qxx, buf + buffer_offset, write_len) != W25QXX_Ok) {
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022b4:	4413      	add	r3, r2
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	4619      	mov	r1, r3
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	f7ff fe1e 	bl	8001efc <w25qxx_transmit>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d004      	beq.n	80022d0 <w25qxx_write+0xcc>
                    cs_off(w25qxx);
 80022c6:	68f8      	ldr	r0, [r7, #12]
 80022c8:	f7ff fe08 	bl	8001edc <cs_off>
                    return W25QXX_Err;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e016      	b.n	80022fe <w25qxx_write+0xfa>
                }
            }
            cs_off(w25qxx);
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f7ff fe03 	bl	8001edc <cs_off>
        }
        start_address += write_len;
 80022d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	4413      	add	r3, r2
 80022dc:	62bb      	str	r3, [r7, #40]	@ 0x28
        buffer_offset += write_len;
 80022de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	4413      	add	r3, r2
 80022e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        len -= write_len;
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	603b      	str	r3, [r7, #0]
    for (uint32_t page = first_page; page <= last_page; ++page) {
 80022ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f0:	3301      	adds	r3, #1
 80022f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80022f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d9a0      	bls.n	800223e <w25qxx_write+0x3a>
    }

    return W25QXX_Ok;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3730      	adds	r7, #48	@ 0x30
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <w25qxx_chip_erase>:
    }

    return ret;
}

W25QXX_result_t w25qxx_chip_erase(W25QXX_HandleTypeDef *w25qxx) {
 8002306:	b580      	push	{r7, lr}
 8002308:	b084      	sub	sp, #16
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
    if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7ff fe82 	bl	8002018 <w25qxx_write_enable>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d11d      	bne.n	8002356 <w25qxx_chip_erase+0x50>
        uint8_t tx[1] = {
 800231a:	23c7      	movs	r3, #199	@ 0xc7
 800231c:	733b      	strb	r3, [r7, #12]
        W25QXX_CHIP_ERASE };
        cs_on(w25qxx);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7ff fdcc 	bl	8001ebc <cs_on>
        if (w25qxx_transmit(w25qxx, tx, 1) != W25QXX_Ok) {
 8002324:	f107 030c 	add.w	r3, r7, #12
 8002328:	2201      	movs	r2, #1
 800232a:	4619      	mov	r1, r3
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f7ff fde5 	bl	8001efc <w25qxx_transmit>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <w25qxx_chip_erase+0x36>
            return W25QXX_Err;
 8002338:	2301      	movs	r3, #1
 800233a:	e00d      	b.n	8002358 <w25qxx_chip_erase+0x52>
        }
        cs_off(w25qxx);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f7ff fdcd 	bl	8001edc <cs_off>
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 8002342:	f04f 31ff 	mov.w	r1, #4294967295
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f7ff fe85 	bl	8002056 <w25qxx_wait_for_ready>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <w25qxx_chip_erase+0x50>
            return W25QXX_Err;
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <w25qxx_chip_erase+0x52>
        }
    }
    return W25QXX_Ok;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 8002360:	b580      	push	{r7, lr}
 8002362:	b0ae      	sub	sp, #184	@ 0xb8
 8002364:	af00      	add	r7, sp, #0
 8002366:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 800236a:	edc7 0a08 	vstr	s1, [r7, #32]
 800236e:	ed87 1a07 	vstr	s2, [r7, #28]
 8002372:	edc7 1a06 	vstr	s3, [r7, #24]
 8002376:	ed87 2a05 	vstr	s4, [r7, #20]
 800237a:	edc7 2a04 	vstr	s5, [r7, #16]
 800237e:	ed87 3a03 	vstr	s6, [r7, #12]
 8002382:	edc7 3a02 	vstr	s7, [r7, #8]
 8002386:	ed87 4a01 	vstr	s8, [r7, #4]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 800238a:	edd7 7a03 	vldr	s15, [r7, #12]
 800238e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002396:	d11d      	bne.n	80023d4 <MadgwickAHRSupdate+0x74>
 8002398:	edd7 7a02 	vldr	s15, [r7, #8]
 800239c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a4:	d116      	bne.n	80023d4 <MadgwickAHRSupdate+0x74>
 80023a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80023aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b2:	d10f      	bne.n	80023d4 <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 80023b4:	edd7 2a04 	vldr	s5, [r7, #16]
 80023b8:	ed97 2a05 	vldr	s4, [r7, #20]
 80023bc:	edd7 1a06 	vldr	s3, [r7, #24]
 80023c0:	ed97 1a07 	vldr	s2, [r7, #28]
 80023c4:	edd7 0a08 	vldr	s1, [r7, #32]
 80023c8:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80023cc:	f000 fede 	bl	800318c <MadgwickAHRSupdateIMU>
		return;
 80023d0:	f000 becc 	b.w	800316c <MadgwickAHRSupdate+0xe0c>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80023d4:	4be4      	ldr	r3, [pc, #912]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80023d6:	edd3 7a00 	vldr	s15, [r3]
 80023da:	eeb1 7a67 	vneg.f32	s14, s15
 80023de:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80023e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023e6:	4be1      	ldr	r3, [pc, #900]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 80023e8:	edd3 6a00 	vldr	s13, [r3]
 80023ec:	edd7 7a08 	vldr	s15, [r7, #32]
 80023f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023f8:	4bdd      	ldr	r3, [pc, #884]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 80023fa:	edd3 6a00 	vldr	s13, [r3]
 80023fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8002402:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002406:	ee77 7a67 	vsub.f32	s15, s14, s15
 800240a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800240e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002412:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002416:	4bd7      	ldr	r3, [pc, #860]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 8002418:	ed93 7a00 	vldr	s14, [r3]
 800241c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002420:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002424:	4bd1      	ldr	r3, [pc, #836]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 8002426:	edd3 6a00 	vldr	s13, [r3]
 800242a:	edd7 7a07 	vldr	s15, [r7, #28]
 800242e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002432:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002436:	4bce      	ldr	r3, [pc, #824]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 8002438:	edd3 6a00 	vldr	s13, [r3]
 800243c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002440:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002444:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002448:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800244c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002450:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8002454:	4bc7      	ldr	r3, [pc, #796]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 8002456:	ed93 7a00 	vldr	s14, [r3]
 800245a:	edd7 7a08 	vldr	s15, [r7, #32]
 800245e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002462:	4bc1      	ldr	r3, [pc, #772]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 8002464:	edd3 6a00 	vldr	s13, [r3]
 8002468:	edd7 7a07 	vldr	s15, [r7, #28]
 800246c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002470:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002474:	4bbe      	ldr	r3, [pc, #760]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 8002476:	edd3 6a00 	vldr	s13, [r3]
 800247a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800247e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002482:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002486:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800248a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248e:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002492:	4bb8      	ldr	r3, [pc, #736]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 8002494:	ed93 7a00 	vldr	s14, [r3]
 8002498:	edd7 7a07 	vldr	s15, [r7, #28]
 800249c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024a0:	4bb1      	ldr	r3, [pc, #708]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80024a2:	edd3 6a00 	vldr	s13, [r3]
 80024a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80024aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024b2:	4bae      	ldr	r3, [pc, #696]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 80024b4:	edd3 6a00 	vldr	s13, [r3]
 80024b8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80024bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024c4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024cc:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80024d0:	edd7 7a06 	vldr	s15, [r7, #24]
 80024d4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024dc:	d10e      	bne.n	80024fc <MadgwickAHRSupdate+0x19c>
 80024de:	edd7 7a05 	vldr	s15, [r7, #20]
 80024e2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ea:	d107      	bne.n	80024fc <MadgwickAHRSupdate+0x19c>
 80024ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80024f0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024f8:	f000 85ac 	beq.w	8003054 <MadgwickAHRSupdate+0xcf4>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80024fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002500:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002504:	edd7 7a05 	vldr	s15, [r7, #20]
 8002508:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800250c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002510:	edd7 7a04 	vldr	s15, [r7, #16]
 8002514:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800251c:	eeb0 0a67 	vmov.f32	s0, s15
 8002520:	f001 f958 	bl	80037d4 <invSqrt>
 8002524:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		ax *= recipNorm;
 8002528:	ed97 7a06 	vldr	s14, [r7, #24]
 800252c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002530:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002534:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 8002538:	ed97 7a05 	vldr	s14, [r7, #20]
 800253c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002544:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 8002548:	ed97 7a04 	vldr	s14, [r7, #16]
 800254c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002550:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002554:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 8002558:	edd7 7a03 	vldr	s15, [r7, #12]
 800255c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002560:	edd7 7a02 	vldr	s15, [r7, #8]
 8002564:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002568:	ee37 7a27 	vadd.f32	s14, s14, s15
 800256c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002570:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002574:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002578:	eeb0 0a67 	vmov.f32	s0, s15
 800257c:	f001 f92a 	bl	80037d4 <invSqrt>
 8002580:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		mx *= recipNorm;
 8002584:	ed97 7a03 	vldr	s14, [r7, #12]
 8002588:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800258c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002590:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 8002594:	ed97 7a02 	vldr	s14, [r7, #8]
 8002598:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800259c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025a0:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 80025a4:	ed97 7a01 	vldr	s14, [r7, #4]
 80025a8:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80025ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b0:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 80025b4:	4b6f      	ldr	r3, [pc, #444]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 80025b6:	edd3 7a00 	vldr	s15, [r3]
 80025ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80025be:	ed97 7a03 	vldr	s14, [r7, #12]
 80025c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c6:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
		_2q0my = 2.0f * q0 * my;
 80025ca:	4b6a      	ldr	r3, [pc, #424]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 80025cc:	edd3 7a00 	vldr	s15, [r3]
 80025d0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80025d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80025d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025dc:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
		_2q0mz = 2.0f * q0 * mz;
 80025e0:	4b64      	ldr	r3, [pc, #400]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 80025e2:	edd3 7a00 	vldr	s15, [r3]
 80025e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80025ea:	ed97 7a01 	vldr	s14, [r7, #4]
 80025ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f2:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
		_2q1mx = 2.0f * q1 * mx;
 80025f6:	4b5c      	ldr	r3, [pc, #368]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80025f8:	edd3 7a00 	vldr	s15, [r3]
 80025fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002600:	ed97 7a03 	vldr	s14, [r7, #12]
 8002604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002608:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
		_2q0 = 2.0f * q0;
 800260c:	4b59      	ldr	r3, [pc, #356]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 800260e:	edd3 7a00 	vldr	s15, [r3]
 8002612:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002616:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
		_2q1 = 2.0f * q1;
 800261a:	4b53      	ldr	r3, [pc, #332]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 800261c:	edd3 7a00 	vldr	s15, [r3]
 8002620:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002624:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		_2q2 = 2.0f * q2;
 8002628:	4b50      	ldr	r3, [pc, #320]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 800262a:	edd3 7a00 	vldr	s15, [r3]
 800262e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002632:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
		_2q3 = 2.0f * q3;
 8002636:	4b4e      	ldr	r3, [pc, #312]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 8002638:	edd3 7a00 	vldr	s15, [r3]
 800263c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002640:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
		_2q0q2 = 2.0f * q0 * q2;
 8002644:	4b4b      	ldr	r3, [pc, #300]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 8002646:	edd3 7a00 	vldr	s15, [r3]
 800264a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800264e:	4b47      	ldr	r3, [pc, #284]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 8002650:	edd3 7a00 	vldr	s15, [r3]
 8002654:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002658:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		_2q2q3 = 2.0f * q2 * q3;
 800265c:	4b43      	ldr	r3, [pc, #268]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 800265e:	edd3 7a00 	vldr	s15, [r3]
 8002662:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002666:	4b42      	ldr	r3, [pc, #264]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 8002668:	edd3 7a00 	vldr	s15, [r3]
 800266c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002670:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		q0q0 = q0 * q0;
 8002674:	4b3f      	ldr	r3, [pc, #252]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 8002676:	ed93 7a00 	vldr	s14, [r3]
 800267a:	4b3e      	ldr	r3, [pc, #248]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 800267c:	edd3 7a00 	vldr	s15, [r3]
 8002680:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002684:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
		q0q1 = q0 * q1;
 8002688:	4b3a      	ldr	r3, [pc, #232]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 800268a:	ed93 7a00 	vldr	s14, [r3]
 800268e:	4b36      	ldr	r3, [pc, #216]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 8002690:	edd3 7a00 	vldr	s15, [r3]
 8002694:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002698:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
		q0q2 = q0 * q2;
 800269c:	4b35      	ldr	r3, [pc, #212]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 800269e:	ed93 7a00 	vldr	s14, [r3]
 80026a2:	4b32      	ldr	r3, [pc, #200]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 80026a4:	edd3 7a00 	vldr	s15, [r3]
 80026a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ac:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
		q0q3 = q0 * q3;
 80026b0:	4b30      	ldr	r3, [pc, #192]	@ (8002774 <MadgwickAHRSupdate+0x414>)
 80026b2:	ed93 7a00 	vldr	s14, [r3]
 80026b6:	4b2e      	ldr	r3, [pc, #184]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 80026b8:	edd3 7a00 	vldr	s15, [r3]
 80026bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c0:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		q1q1 = q1 * q1;
 80026c4:	4b28      	ldr	r3, [pc, #160]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80026c6:	ed93 7a00 	vldr	s14, [r3]
 80026ca:	4b27      	ldr	r3, [pc, #156]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80026cc:	edd3 7a00 	vldr	s15, [r3]
 80026d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026d4:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		q1q2 = q1 * q2;
 80026d8:	4b23      	ldr	r3, [pc, #140]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80026da:	ed93 7a00 	vldr	s14, [r3]
 80026de:	4b23      	ldr	r3, [pc, #140]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 80026e0:	edd3 7a00 	vldr	s15, [r3]
 80026e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026e8:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		q1q3 = q1 * q3;
 80026ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002768 <MadgwickAHRSupdate+0x408>)
 80026ee:	ed93 7a00 	vldr	s14, [r3]
 80026f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 80026f4:	edd3 7a00 	vldr	s15, [r3]
 80026f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026fc:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		q2q2 = q2 * q2;
 8002700:	4b1a      	ldr	r3, [pc, #104]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 8002702:	ed93 7a00 	vldr	s14, [r3]
 8002706:	4b19      	ldr	r3, [pc, #100]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 8002708:	edd3 7a00 	vldr	s15, [r3]
 800270c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002710:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		q2q3 = q2 * q3;
 8002714:	4b15      	ldr	r3, [pc, #84]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 8002716:	ed93 7a00 	vldr	s14, [r3]
 800271a:	4b15      	ldr	r3, [pc, #84]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 800271c:	edd3 7a00 	vldr	s15, [r3]
 8002720:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002724:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		q3q3 = q3 * q3;
 8002728:	4b11      	ldr	r3, [pc, #68]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 800272a:	ed93 7a00 	vldr	s14, [r3]
 800272e:	4b10      	ldr	r3, [pc, #64]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 8002730:	edd3 7a00 	vldr	s15, [r3]
 8002734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002738:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 800273c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002740:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002744:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002748:	4b09      	ldr	r3, [pc, #36]	@ (8002770 <MadgwickAHRSupdate+0x410>)
 800274a:	edd3 6a00 	vldr	s13, [r3]
 800274e:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002752:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002756:	ee37 7a67 	vsub.f32	s14, s14, s15
 800275a:	4b04      	ldr	r3, [pc, #16]	@ (800276c <MadgwickAHRSupdate+0x40c>)
 800275c:	edd3 6a00 	vldr	s13, [r3]
 8002760:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002764:	e008      	b.n	8002778 <MadgwickAHRSupdate+0x418>
 8002766:	bf00      	nop
 8002768:	200003c4 	.word	0x200003c4
 800276c:	200003c8 	.word	0x200003c8
 8002770:	200003cc 	.word	0x200003cc
 8002774:	20000008 	.word	0x20000008
 8002778:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800277c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002780:	edd7 6a03 	vldr	s13, [r7, #12]
 8002784:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002788:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800278c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002790:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002794:	edd7 7a02 	vldr	s15, [r7, #8]
 8002798:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800279c:	4bf5      	ldr	r3, [pc, #980]	@ (8002b74 <MadgwickAHRSupdate+0x814>)
 800279e:	edd3 7a00 	vldr	s15, [r3]
 80027a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027aa:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 80027ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80027b2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80027b6:	4bf0      	ldr	r3, [pc, #960]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 80027b8:	edd3 7a00 	vldr	s15, [r3]
 80027bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027c4:	edd7 6a03 	vldr	s13, [r7, #12]
 80027c8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80027cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027d4:	edd7 6a03 	vldr	s13, [r7, #12]
 80027d8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80027dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027e4:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 80027e8:	4be3      	ldr	r3, [pc, #908]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 80027ea:	ed93 7a00 	vldr	s14, [r3]
 80027ee:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80027f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027f6:	edd7 6a02 	vldr	s13, [r7, #8]
 80027fa:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80027fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002802:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002806:	4bdd      	ldr	r3, [pc, #884]	@ (8002b7c <MadgwickAHRSupdate+0x81c>)
 8002808:	edd3 6a00 	vldr	s13, [r3]
 800280c:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002810:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002814:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002818:	4bd6      	ldr	r3, [pc, #856]	@ (8002b74 <MadgwickAHRSupdate+0x814>)
 800281a:	edd3 6a00 	vldr	s13, [r3]
 800281e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002822:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002826:	ee37 7a27 	vadd.f32	s14, s14, s15
 800282a:	edd7 6a02 	vldr	s13, [r7, #8]
 800282e:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002832:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002836:	ee37 7a67 	vsub.f32	s14, s14, s15
 800283a:	edd7 6a02 	vldr	s13, [r7, #8]
 800283e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002842:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002846:	ee37 7a27 	vadd.f32	s14, s14, s15
 800284a:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 800284e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002852:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002856:	4bc8      	ldr	r3, [pc, #800]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 8002858:	edd3 7a00 	vldr	s15, [r3]
 800285c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002860:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002864:	edd7 6a02 	vldr	s13, [r7, #8]
 8002868:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800286c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002870:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002874:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 8002878:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800287c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002880:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002884:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002888:	ee77 7a27 	vadd.f32	s15, s14, s15
 800288c:	ee17 0a90 	vmov	r0, s15
 8002890:	f7fd fe5a 	bl	8000548 <__aeabi_f2d>
 8002894:	4602      	mov	r2, r0
 8002896:	460b      	mov	r3, r1
 8002898:	ec43 2b10 	vmov	d0, r2, r3
 800289c:	f012 fdd4 	bl	8015448 <sqrt>
 80028a0:	ec53 2b10 	vmov	r2, r3, d0
 80028a4:	4610      	mov	r0, r2
 80028a6:	4619      	mov	r1, r3
 80028a8:	f7fe f97e 	bl	8000ba8 <__aeabi_d2f>
 80028ac:	4603      	mov	r3, r0
 80028ae:	64bb      	str	r3, [r7, #72]	@ 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 80028b0:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80028b4:	eeb1 7a67 	vneg.f32	s14, s15
 80028b8:	4bae      	ldr	r3, [pc, #696]	@ (8002b74 <MadgwickAHRSupdate+0x814>)
 80028ba:	edd3 7a00 	vldr	s15, [r3]
 80028be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028c2:	4bae      	ldr	r3, [pc, #696]	@ (8002b7c <MadgwickAHRSupdate+0x81c>)
 80028c4:	edd3 6a00 	vldr	s13, [r3]
 80028c8:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80028cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028d4:	edd7 6a01 	vldr	s13, [r7, #4]
 80028d8:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80028dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028e4:	4ba4      	ldr	r3, [pc, #656]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 80028e6:	edd3 6a00 	vldr	s13, [r3]
 80028ea:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80028ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028f6:	edd7 6a01 	vldr	s13, [r7, #4]
 80028fa:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80028fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002902:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002906:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 800290a:	edd7 7a02 	vldr	s15, [r7, #8]
 800290e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002912:	4b99      	ldr	r3, [pc, #612]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 8002914:	edd3 7a00 	vldr	s15, [r3]
 8002918:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800291c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002920:	edd7 6a01 	vldr	s13, [r7, #4]
 8002924:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002928:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800292c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002930:	edd7 6a01 	vldr	s13, [r7, #4]
 8002934:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002938:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800293c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002940:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4bx = 2.0f * _2bx;
 8002944:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002948:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800294c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_4bz = 2.0f * _2bz;
 8002950:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002954:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002958:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800295c:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002960:	eeb1 7a67 	vneg.f32	s14, s15
 8002964:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002968:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800296c:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002970:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002974:	edd7 7a06 	vldr	s15, [r7, #24]
 8002978:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800297c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002980:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002984:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002988:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800298c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002990:	edd7 7a05 	vldr	s15, [r7, #20]
 8002994:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002998:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800299c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029a4:	4b73      	ldr	r3, [pc, #460]	@ (8002b74 <MadgwickAHRSupdate+0x814>)
 80029a6:	edd3 6a00 	vldr	s13, [r3]
 80029aa:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80029ae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80029b2:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80029b6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80029ba:	ee36 6a67 	vsub.f32	s12, s12, s15
 80029be:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80029c2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80029c6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80029ca:	ee26 6a27 	vmul.f32	s12, s12, s15
 80029ce:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 80029d2:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80029d6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80029da:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80029de:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80029e2:	ee36 6a27 	vadd.f32	s12, s12, s15
 80029e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80029ea:	ee76 7a67 	vsub.f32	s15, s12, s15
 80029ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029f6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80029fa:	eef1 6a67 	vneg.f32	s13, s15
 80029fe:	4b5e      	ldr	r3, [pc, #376]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 8002a00:	edd3 7a00 	vldr	s15, [r3]
 8002a04:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a08:	4b5c      	ldr	r3, [pc, #368]	@ (8002b7c <MadgwickAHRSupdate+0x81c>)
 8002a0a:	ed93 6a00 	vldr	s12, [r3]
 8002a0e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002a12:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a16:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002a1a:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002a1e:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002a22:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002a26:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002a2a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a2e:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002a32:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002a36:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002a3a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002a3e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a42:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a46:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a4a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a56:	4b47      	ldr	r3, [pc, #284]	@ (8002b74 <MadgwickAHRSupdate+0x814>)
 8002a58:	edd3 6a00 	vldr	s13, [r3]
 8002a5c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002a60:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a64:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002a68:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002a6c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a70:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002a74:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a78:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002a7c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002a80:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002a84:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002a88:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002a8c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002a90:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a94:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a98:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a9c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002aa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aa8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002aac:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002ab0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002ab4:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002ab8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002abc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ac0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ac4:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002ac8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002acc:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002ad0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002ad4:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002ad8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002adc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ae0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002ae4:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002ae8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002af0:	4b22      	ldr	r3, [pc, #136]	@ (8002b7c <MadgwickAHRSupdate+0x81c>)
 8002af2:	edd3 7a00 	vldr	s15, [r3]
 8002af6:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002afa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002afe:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002b02:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b06:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002b0a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b0e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002b12:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b16:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b1a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b1e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b2a:	4b13      	ldr	r3, [pc, #76]	@ (8002b78 <MadgwickAHRSupdate+0x818>)
 8002b2c:	edd3 6a00 	vldr	s13, [r3]
 8002b30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b34:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b38:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002b3c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002b40:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b44:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002b48:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b4c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b50:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002b54:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002b58:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002b5c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002b60:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b64:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002b68:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002b6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b70:	e006      	b.n	8002b80 <MadgwickAHRSupdate+0x820>
 8002b72:	bf00      	nop
 8002b74:	200003c8 	.word	0x200003c8
 8002b78:	200003cc 	.word	0x200003cc
 8002b7c:	200003c4 	.word	0x200003c4
 8002b80:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b8c:	4bf6      	ldr	r3, [pc, #984]	@ (8002f68 <MadgwickAHRSupdate+0xc08>)
 8002b8e:	edd3 6a00 	vldr	s13, [r3]
 8002b92:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b96:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b9a:	4bf4      	ldr	r3, [pc, #976]	@ (8002f6c <MadgwickAHRSupdate+0xc0c>)
 8002b9c:	ed93 6a00 	vldr	s12, [r3]
 8002ba0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ba4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002ba8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002bac:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002bb0:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002bb4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002bb8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002bbc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bc0:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002bc4:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002bc8:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002bcc:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002bd0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002bd4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002bd8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bdc:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002be0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002be4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002be8:	4be1      	ldr	r3, [pc, #900]	@ (8002f70 <MadgwickAHRSupdate+0xc10>)
 8002bea:	edd3 6a00 	vldr	s13, [r3]
 8002bee:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002bf2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bf6:	4bdf      	ldr	r3, [pc, #892]	@ (8002f74 <MadgwickAHRSupdate+0xc14>)
 8002bf8:	ed93 6a00 	vldr	s12, [r3]
 8002bfc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002c00:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002c04:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c08:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002c0c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002c10:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c14:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002c18:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002c1c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002c20:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002c24:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c28:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002c2c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002c34:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c38:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c40:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c4c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002c50:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002c54:	eeb1 7a67 	vneg.f32	s14, s15
 8002c58:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002c5c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c60:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002c64:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c68:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c6c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002c70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c74:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002c78:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c7c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002c80:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002c84:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c88:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c8c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002c90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c98:	4bb3      	ldr	r3, [pc, #716]	@ (8002f68 <MadgwickAHRSupdate+0xc08>)
 8002c9a:	edd3 7a00 	vldr	s15, [r3]
 8002c9e:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002ca2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ca6:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002caa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002cae:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002cb2:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cb6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002cba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002cbe:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cc2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cc6:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002cca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cd2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002cd6:	eef1 6a67 	vneg.f32	s13, s15
 8002cda:	4ba3      	ldr	r3, [pc, #652]	@ (8002f68 <MadgwickAHRSupdate+0xc08>)
 8002cdc:	edd3 7a00 	vldr	s15, [r3]
 8002ce0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ce4:	4ba1      	ldr	r3, [pc, #644]	@ (8002f6c <MadgwickAHRSupdate+0xc0c>)
 8002ce6:	ed93 6a00 	vldr	s12, [r3]
 8002cea:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002cee:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002cf2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002cf6:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002cfa:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002cfe:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d02:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002d06:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d0a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d0e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d12:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002d16:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002d1a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002d1e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d22:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002d26:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d2a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d2e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d3a:	4b8e      	ldr	r3, [pc, #568]	@ (8002f74 <MadgwickAHRSupdate+0xc14>)
 8002d3c:	edd3 6a00 	vldr	s13, [r3]
 8002d40:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d44:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d48:	4b89      	ldr	r3, [pc, #548]	@ (8002f70 <MadgwickAHRSupdate+0xc10>)
 8002d4a:	ed93 6a00 	vldr	s12, [r3]
 8002d4e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d52:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d56:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d5a:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002d5e:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002d62:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d66:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d6a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d6e:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002d72:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002d76:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002d7a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d7e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002d82:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d86:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d8a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d92:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d96:	4b75      	ldr	r3, [pc, #468]	@ (8002f6c <MadgwickAHRSupdate+0xc0c>)
 8002d98:	edd3 6a00 	vldr	s13, [r3]
 8002d9c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002da0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002da4:	4b70      	ldr	r3, [pc, #448]	@ (8002f68 <MadgwickAHRSupdate+0xc08>)
 8002da6:	ed93 6a00 	vldr	s12, [r3]
 8002daa:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002dae:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002db2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002db6:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002dba:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002dbe:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002dc2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002dc6:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002dca:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002dce:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002dd2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002dd6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002dda:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002dde:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002de2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002de6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002dea:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dee:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002df6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dfa:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002dfe:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002e02:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002e06:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002e0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e0e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002e12:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e16:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002e1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e1e:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002e22:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002e26:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002e2a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002e2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e32:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e36:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002e3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e42:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002e46:	eef1 6a67 	vneg.f32	s13, s15
 8002e4a:	4b49      	ldr	r3, [pc, #292]	@ (8002f70 <MadgwickAHRSupdate+0xc10>)
 8002e4c:	edd3 7a00 	vldr	s15, [r3]
 8002e50:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e54:	4b47      	ldr	r3, [pc, #284]	@ (8002f74 <MadgwickAHRSupdate+0xc14>)
 8002e56:	ed93 6a00 	vldr	s12, [r3]
 8002e5a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e5e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e62:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002e66:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002e6a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002e6e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e72:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002e76:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e7a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002e7e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e82:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002e86:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002e8a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002e8e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e92:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e96:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e9e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ea2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ea6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eaa:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002eae:	eef1 6a67 	vneg.f32	s13, s15
 8002eb2:	4b2e      	ldr	r3, [pc, #184]	@ (8002f6c <MadgwickAHRSupdate+0xc0c>)
 8002eb4:	edd3 7a00 	vldr	s15, [r3]
 8002eb8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ebc:	4b2a      	ldr	r3, [pc, #168]	@ (8002f68 <MadgwickAHRSupdate+0xc08>)
 8002ebe:	ed93 6a00 	vldr	s12, [r3]
 8002ec2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ec6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002eca:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002ece:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002ed2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002ed6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002eda:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002ede:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ee2:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002ee6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002eea:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002eee:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ef2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ef6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002efa:	edd7 7a02 	vldr	s15, [r7, #8]
 8002efe:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002f74 <MadgwickAHRSupdate+0xc14>)
 8002f0c:	edd3 6a00 	vldr	s13, [r3]
 8002f10:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f14:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f18:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002f1c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002f20:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f24:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f28:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f2c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002f30:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002f34:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f38:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002f3c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f40:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f44:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f48:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f50:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f5c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8002f60:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002f64:	e008      	b.n	8002f78 <MadgwickAHRSupdate+0xc18>
 8002f66:	bf00      	nop
 8002f68:	200003c8 	.word	0x200003c8
 8002f6c:	20000008 	.word	0x20000008
 8002f70:	200003cc 	.word	0x200003cc
 8002f74:	200003c4 	.word	0x200003c4
 8002f78:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002f7c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002f80:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f88:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002f8c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f94:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f98:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fa0:	eeb0 0a67 	vmov.f32	s0, s15
 8002fa4:	f000 fc16 	bl	80037d4 <invSqrt>
 8002fa8:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		s0 *= recipNorm;
 8002fac:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002fb0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fb8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 *= recipNorm;
 8002fbc:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002fc0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fc8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 *= recipNorm;
 8002fcc:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002fd0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002fd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fd8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 *= recipNorm;
 8002fdc:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002fe0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fe8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8002fec:	4b61      	ldr	r3, [pc, #388]	@ (8003174 <MadgwickAHRSupdate+0xe14>)
 8002fee:	ed93 7a00 	vldr	s14, [r3]
 8002ff2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ffa:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8002ffe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003002:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
		qDot2 -= beta * s1;
 8003006:	4b5b      	ldr	r3, [pc, #364]	@ (8003174 <MadgwickAHRSupdate+0xe14>)
 8003008:	ed93 7a00 	vldr	s14, [r3]
 800300c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003014:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8003018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800301c:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
		qDot3 -= beta * s2;
 8003020:	4b54      	ldr	r3, [pc, #336]	@ (8003174 <MadgwickAHRSupdate+0xe14>)
 8003022:	ed93 7a00 	vldr	s14, [r3]
 8003026:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800302a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800302e:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8003032:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003036:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
		qDot4 -= beta * s3;
 800303a:	4b4e      	ldr	r3, [pc, #312]	@ (8003174 <MadgwickAHRSupdate+0xe14>)
 800303c:	ed93 7a00 	vldr	s14, [r3]
 8003040:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003048:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 800304c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003050:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8003054:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8003058:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8003178 <MadgwickAHRSupdate+0xe18>
 800305c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003060:	4b46      	ldr	r3, [pc, #280]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 8003062:	edd3 7a00 	vldr	s15, [r3]
 8003066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800306a:	4b44      	ldr	r3, [pc, #272]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 800306c:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8003070:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003074:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8003178 <MadgwickAHRSupdate+0xe18>
 8003078:	ee27 7a87 	vmul.f32	s14, s15, s14
 800307c:	4b40      	ldr	r3, [pc, #256]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 800307e:	edd3 7a00 	vldr	s15, [r3]
 8003082:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003086:	4b3e      	ldr	r3, [pc, #248]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 8003088:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 800308c:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8003090:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8003178 <MadgwickAHRSupdate+0xe18>
 8003094:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003098:	4b3a      	ldr	r3, [pc, #232]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 800309a:	edd3 7a00 	vldr	s15, [r3]
 800309e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030a2:	4b38      	ldr	r3, [pc, #224]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 80030a4:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 80030a8:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80030ac:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003178 <MadgwickAHRSupdate+0xe18>
 80030b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030b4:	4b34      	ldr	r3, [pc, #208]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 80030b6:	edd3 7a00 	vldr	s15, [r3]
 80030ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030be:	4b32      	ldr	r3, [pc, #200]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 80030c0:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80030c4:	4b2d      	ldr	r3, [pc, #180]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 80030c6:	ed93 7a00 	vldr	s14, [r3]
 80030ca:	4b2c      	ldr	r3, [pc, #176]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 80030cc:	edd3 7a00 	vldr	s15, [r3]
 80030d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030d4:	4b2a      	ldr	r3, [pc, #168]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 80030d6:	edd3 6a00 	vldr	s13, [r3]
 80030da:	4b29      	ldr	r3, [pc, #164]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 80030dc:	edd3 7a00 	vldr	s15, [r3]
 80030e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030e8:	4b26      	ldr	r3, [pc, #152]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 80030ea:	edd3 6a00 	vldr	s13, [r3]
 80030ee:	4b25      	ldr	r3, [pc, #148]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 80030f0:	edd3 7a00 	vldr	s15, [r3]
 80030f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030fc:	4b22      	ldr	r3, [pc, #136]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 80030fe:	edd3 6a00 	vldr	s13, [r3]
 8003102:	4b21      	ldr	r3, [pc, #132]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 8003104:	edd3 7a00 	vldr	s15, [r3]
 8003108:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800310c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003110:	eeb0 0a67 	vmov.f32	s0, s15
 8003114:	f000 fb5e 	bl	80037d4 <invSqrt>
 8003118:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
	q0 *= recipNorm;
 800311c:	4b17      	ldr	r3, [pc, #92]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 800311e:	ed93 7a00 	vldr	s14, [r3]
 8003122:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800312a:	4b14      	ldr	r3, [pc, #80]	@ (800317c <MadgwickAHRSupdate+0xe1c>)
 800312c:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8003130:	4b13      	ldr	r3, [pc, #76]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 8003132:	ed93 7a00 	vldr	s14, [r3]
 8003136:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800313a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313e:	4b10      	ldr	r3, [pc, #64]	@ (8003180 <MadgwickAHRSupdate+0xe20>)
 8003140:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8003144:	4b0f      	ldr	r3, [pc, #60]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 8003146:	ed93 7a00 	vldr	s14, [r3]
 800314a:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800314e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003152:	4b0c      	ldr	r3, [pc, #48]	@ (8003184 <MadgwickAHRSupdate+0xe24>)
 8003154:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8003158:	4b0b      	ldr	r3, [pc, #44]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 800315a:	ed93 7a00 	vldr	s14, [r3]
 800315e:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003166:	4b08      	ldr	r3, [pc, #32]	@ (8003188 <MadgwickAHRSupdate+0xe28>)
 8003168:	edc3 7a00 	vstr	s15, [r3]
}
 800316c:	37b8      	adds	r7, #184	@ 0xb8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000004 	.word	0x20000004
 8003178:	3a83126f 	.word	0x3a83126f
 800317c:	20000008 	.word	0x20000008
 8003180:	200003c4 	.word	0x200003c4
 8003184:	200003c8 	.word	0x200003c8
 8003188:	200003cc 	.word	0x200003cc

0800318c <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 800318c:	b580      	push	{r7, lr}
 800318e:	b09c      	sub	sp, #112	@ 0x70
 8003190:	af00      	add	r7, sp, #0
 8003192:	ed87 0a05 	vstr	s0, [r7, #20]
 8003196:	edc7 0a04 	vstr	s1, [r7, #16]
 800319a:	ed87 1a03 	vstr	s2, [r7, #12]
 800319e:	edc7 1a02 	vstr	s3, [r7, #8]
 80031a2:	ed87 2a01 	vstr	s4, [r7, #4]
 80031a6:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80031aa:	4bec      	ldr	r3, [pc, #944]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 80031ac:	edd3 7a00 	vldr	s15, [r3]
 80031b0:	eeb1 7a67 	vneg.f32	s14, s15
 80031b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80031b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031bc:	4be8      	ldr	r3, [pc, #928]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80031be:	edd3 6a00 	vldr	s13, [r3]
 80031c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80031c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80031ce:	4be5      	ldr	r3, [pc, #916]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 80031d0:	edd3 6a00 	vldr	s13, [r3]
 80031d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80031d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031e0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80031e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031e8:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80031ec:	4bde      	ldr	r3, [pc, #888]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 80031ee:	ed93 7a00 	vldr	s14, [r3]
 80031f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80031f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031fa:	4bd9      	ldr	r3, [pc, #868]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80031fc:	edd3 6a00 	vldr	s13, [r3]
 8003200:	edd7 7a03 	vldr	s15, [r7, #12]
 8003204:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003208:	ee37 7a27 	vadd.f32	s14, s14, s15
 800320c:	4bd5      	ldr	r3, [pc, #852]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 800320e:	edd3 6a00 	vldr	s13, [r3]
 8003212:	edd7 7a04 	vldr	s15, [r7, #16]
 8003216:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800321a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800321e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003222:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003226:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800322a:	4bcf      	ldr	r3, [pc, #828]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 800322c:	ed93 7a00 	vldr	s14, [r3]
 8003230:	edd7 7a04 	vldr	s15, [r7, #16]
 8003234:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003238:	4bc8      	ldr	r3, [pc, #800]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 800323a:	edd3 6a00 	vldr	s13, [r3]
 800323e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003242:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003246:	ee37 7a67 	vsub.f32	s14, s14, s15
 800324a:	4bc6      	ldr	r3, [pc, #792]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 800324c:	edd3 6a00 	vldr	s13, [r3]
 8003250:	edd7 7a05 	vldr	s15, [r7, #20]
 8003254:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003258:	ee77 7a27 	vadd.f32	s15, s14, s15
 800325c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003260:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003264:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8003268:	4bbf      	ldr	r3, [pc, #764]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 800326a:	ed93 7a00 	vldr	s14, [r3]
 800326e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003272:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003276:	4bb9      	ldr	r3, [pc, #740]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 8003278:	edd3 6a00 	vldr	s13, [r3]
 800327c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003280:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003284:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003288:	4bb5      	ldr	r3, [pc, #724]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 800328a:	edd3 6a00 	vldr	s13, [r3]
 800328e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003292:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003296:	ee77 7a67 	vsub.f32	s15, s14, s15
 800329a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800329e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032a2:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80032a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80032aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80032ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b2:	d10e      	bne.n	80032d2 <MadgwickAHRSupdateIMU+0x146>
 80032b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80032b8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80032bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c0:	d107      	bne.n	80032d2 <MadgwickAHRSupdateIMU+0x146>
 80032c2:	edd7 7a00 	vldr	s15, [r7]
 80032c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80032ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ce:	f000 81e5 	beq.w	800369c <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80032d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80032d6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80032da:	edd7 7a01 	vldr	s15, [r7, #4]
 80032de:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80032e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032e6:	edd7 7a00 	vldr	s15, [r7]
 80032ea:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80032ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032f2:	eeb0 0a67 	vmov.f32	s0, s15
 80032f6:	f000 fa6d 	bl	80037d4 <invSqrt>
 80032fa:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 80032fe:	ed97 7a02 	vldr	s14, [r7, #8]
 8003302:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003306:	ee67 7a27 	vmul.f32	s15, s14, s15
 800330a:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 800330e:	ed97 7a01 	vldr	s14, [r7, #4]
 8003312:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800331a:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 800331e:	ed97 7a00 	vldr	s14, [r7]
 8003322:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800332a:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 800332e:	4b8e      	ldr	r3, [pc, #568]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 8003330:	edd3 7a00 	vldr	s15, [r3]
 8003334:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003338:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 800333c:	4b87      	ldr	r3, [pc, #540]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 800333e:	edd3 7a00 	vldr	s15, [r3]
 8003342:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003346:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 800334a:	4b85      	ldr	r3, [pc, #532]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 800334c:	edd3 7a00 	vldr	s15, [r3]
 8003350:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003354:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 8003358:	4b82      	ldr	r3, [pc, #520]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 800335a:	edd3 7a00 	vldr	s15, [r3]
 800335e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003362:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 8003366:	4b80      	ldr	r3, [pc, #512]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 8003368:	edd3 7a00 	vldr	s15, [r3]
 800336c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003370:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003374:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 8003378:	4b78      	ldr	r3, [pc, #480]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 800337a:	edd3 7a00 	vldr	s15, [r3]
 800337e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003382:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003386:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 800338a:	4b75      	ldr	r3, [pc, #468]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 800338c:	edd3 7a00 	vldr	s15, [r3]
 8003390:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003394:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003398:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 800339c:	4b6f      	ldr	r3, [pc, #444]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 800339e:	edd3 7a00 	vldr	s15, [r3]
 80033a2:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80033a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033aa:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 80033ae:	4b6c      	ldr	r3, [pc, #432]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80033b0:	edd3 7a00 	vldr	s15, [r3]
 80033b4:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80033b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033bc:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 80033c0:	4b69      	ldr	r3, [pc, #420]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 80033c2:	ed93 7a00 	vldr	s14, [r3]
 80033c6:	4b68      	ldr	r3, [pc, #416]	@ (8003568 <MadgwickAHRSupdateIMU+0x3dc>)
 80033c8:	edd3 7a00 	vldr	s15, [r3]
 80033cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033d0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 80033d4:	4b61      	ldr	r3, [pc, #388]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 80033d6:	ed93 7a00 	vldr	s14, [r3]
 80033da:	4b60      	ldr	r3, [pc, #384]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 80033dc:	edd3 7a00 	vldr	s15, [r3]
 80033e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033e4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 80033e8:	4b5d      	ldr	r3, [pc, #372]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80033ea:	ed93 7a00 	vldr	s14, [r3]
 80033ee:	4b5c      	ldr	r3, [pc, #368]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80033f0:	edd3 7a00 	vldr	s15, [r3]
 80033f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033f8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 80033fc:	4b59      	ldr	r3, [pc, #356]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 80033fe:	ed93 7a00 	vldr	s14, [r3]
 8003402:	4b58      	ldr	r3, [pc, #352]	@ (8003564 <MadgwickAHRSupdateIMU+0x3d8>)
 8003404:	edd3 7a00 	vldr	s15, [r3]
 8003408:	ee67 7a27 	vmul.f32	s15, s14, s15
 800340c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8003410:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003414:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003418:	ee27 7a27 	vmul.f32	s14, s14, s15
 800341c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8003420:	edd7 7a02 	vldr	s15, [r7, #8]
 8003424:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003428:	ee37 7a27 	vadd.f32	s14, s14, s15
 800342c:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8003430:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003434:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003438:	ee37 7a27 	vadd.f32	s14, s14, s15
 800343c:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8003440:	edd7 7a01 	vldr	s15, [r7, #4]
 8003444:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003448:	ee77 7a67 	vsub.f32	s15, s14, s15
 800344c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8003450:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8003454:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003458:	ee27 7a27 	vmul.f32	s14, s14, s15
 800345c:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8003460:	edd7 7a02 	vldr	s15, [r7, #8]
 8003464:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003468:	ee37 7a67 	vsub.f32	s14, s14, s15
 800346c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003470:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003474:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003478:	4b38      	ldr	r3, [pc, #224]	@ (800355c <MadgwickAHRSupdateIMU+0x3d0>)
 800347a:	edd3 7a00 	vldr	s15, [r3]
 800347e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003482:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003486:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 800348a:	edd7 7a01 	vldr	s15, [r7, #4]
 800348e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003492:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003496:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800349a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800349e:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80034a2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80034a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034ae:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80034b2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80034b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034be:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80034c2:	edd7 7a00 	vldr	s15, [r7]
 80034c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034ce:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80034d2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80034d6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80034da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80034de:	4b20      	ldr	r3, [pc, #128]	@ (8003560 <MadgwickAHRSupdateIMU+0x3d4>)
 80034e0:	edd3 7a00 	vldr	s15, [r3]
 80034e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034e8:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 80034ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80034f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034f8:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80034fc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003500:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003504:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003508:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 800350c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003510:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003514:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003518:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800351c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003520:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8003524:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003528:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800352c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003530:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8003534:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003538:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800353c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003540:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8003544:	edd7 7a00 	vldr	s15, [r7]
 8003548:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800354c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003550:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8003554:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003558:	e008      	b.n	800356c <MadgwickAHRSupdateIMU+0x3e0>
 800355a:	bf00      	nop
 800355c:	200003c4 	.word	0x200003c4
 8003560:	200003c8 	.word	0x200003c8
 8003564:	200003cc 	.word	0x200003cc
 8003568:	20000008 	.word	0x20000008
 800356c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003570:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003574:	4b91      	ldr	r3, [pc, #580]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 8003576:	edd3 7a00 	vldr	s15, [r3]
 800357a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800357e:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8003582:	edd7 7a02 	vldr	s15, [r7, #8]
 8003586:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800358a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800358e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003592:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8003596:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800359a:	4b88      	ldr	r3, [pc, #544]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 800359c:	edd3 7a00 	vldr	s15, [r3]
 80035a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035a8:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80035ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80035b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035b8:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80035bc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80035c0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80035c4:	edd7 7a08 	vldr	s15, [r7, #32]
 80035c8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80035cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035d0:	edd7 7a07 	vldr	s15, [r7, #28]
 80035d4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80035d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035dc:	edd7 7a06 	vldr	s15, [r7, #24]
 80035e0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80035e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035e8:	eeb0 0a67 	vmov.f32	s0, s15
 80035ec:	f000 f8f2 	bl	80037d4 <invSqrt>
 80035f0:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 80035f4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80035f8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80035fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003600:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 8003604:	ed97 7a08 	vldr	s14, [r7, #32]
 8003608:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800360c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003610:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 8003614:	ed97 7a07 	vldr	s14, [r7, #28]
 8003618:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800361c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003620:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 8003624:	ed97 7a06 	vldr	s14, [r7, #24]
 8003628:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800362c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003630:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 8003634:	4b62      	ldr	r3, [pc, #392]	@ (80037c0 <MadgwickAHRSupdateIMU+0x634>)
 8003636:	ed93 7a00 	vldr	s14, [r3]
 800363a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800363e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003642:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8003646:	ee77 7a67 	vsub.f32	s15, s14, s15
 800364a:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 800364e:	4b5c      	ldr	r3, [pc, #368]	@ (80037c0 <MadgwickAHRSupdateIMU+0x634>)
 8003650:	ed93 7a00 	vldr	s14, [r3]
 8003654:	edd7 7a08 	vldr	s15, [r7, #32]
 8003658:	ee67 7a27 	vmul.f32	s15, s14, s15
 800365c:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8003660:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003664:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 8003668:	4b55      	ldr	r3, [pc, #340]	@ (80037c0 <MadgwickAHRSupdateIMU+0x634>)
 800366a:	ed93 7a00 	vldr	s14, [r3]
 800366e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003672:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003676:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 800367a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800367e:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 8003682:	4b4f      	ldr	r3, [pc, #316]	@ (80037c0 <MadgwickAHRSupdateIMU+0x634>)
 8003684:	ed93 7a00 	vldr	s14, [r3]
 8003688:	edd7 7a06 	vldr	s15, [r7, #24]
 800368c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003690:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8003694:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003698:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 800369c:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80036a0:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80037c4 <MadgwickAHRSupdateIMU+0x638>
 80036a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036a8:	4b47      	ldr	r3, [pc, #284]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 80036aa:	edd3 7a00 	vldr	s15, [r3]
 80036ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036b2:	4b45      	ldr	r3, [pc, #276]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 80036b4:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 80036b8:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80036bc:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80037c4 <MadgwickAHRSupdateIMU+0x638>
 80036c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036c4:	4b41      	ldr	r3, [pc, #260]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 80036c6:	edd3 7a00 	vldr	s15, [r3]
 80036ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036ce:	4b3f      	ldr	r3, [pc, #252]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 80036d0:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 80036d4:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80036d8:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80037c4 <MadgwickAHRSupdateIMU+0x638>
 80036dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036e0:	4b3b      	ldr	r3, [pc, #236]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 80036e2:	edd3 7a00 	vldr	s15, [r3]
 80036e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036ea:	4b39      	ldr	r3, [pc, #228]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 80036ec:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 80036f0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80036f4:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80037c4 <MadgwickAHRSupdateIMU+0x638>
 80036f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036fc:	4b2f      	ldr	r3, [pc, #188]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 80036fe:	edd3 7a00 	vldr	s15, [r3]
 8003702:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003706:	4b2d      	ldr	r3, [pc, #180]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 8003708:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 800370c:	4b2e      	ldr	r3, [pc, #184]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 800370e:	ed93 7a00 	vldr	s14, [r3]
 8003712:	4b2d      	ldr	r3, [pc, #180]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 8003714:	edd3 7a00 	vldr	s15, [r3]
 8003718:	ee27 7a27 	vmul.f32	s14, s14, s15
 800371c:	4b2b      	ldr	r3, [pc, #172]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 800371e:	edd3 6a00 	vldr	s13, [r3]
 8003722:	4b2a      	ldr	r3, [pc, #168]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 8003724:	edd3 7a00 	vldr	s15, [r3]
 8003728:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800372c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003730:	4b27      	ldr	r3, [pc, #156]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 8003732:	edd3 6a00 	vldr	s13, [r3]
 8003736:	4b26      	ldr	r3, [pc, #152]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 8003738:	edd3 7a00 	vldr	s15, [r3]
 800373c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003740:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003744:	4b1d      	ldr	r3, [pc, #116]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 8003746:	edd3 6a00 	vldr	s13, [r3]
 800374a:	4b1c      	ldr	r3, [pc, #112]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 800374c:	edd3 7a00 	vldr	s15, [r3]
 8003750:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003754:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003758:	eeb0 0a67 	vmov.f32	s0, s15
 800375c:	f000 f83a 	bl	80037d4 <invSqrt>
 8003760:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 8003764:	4b18      	ldr	r3, [pc, #96]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 8003766:	ed93 7a00 	vldr	s14, [r3]
 800376a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800376e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003772:	4b15      	ldr	r3, [pc, #84]	@ (80037c8 <MadgwickAHRSupdateIMU+0x63c>)
 8003774:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 8003778:	4b14      	ldr	r3, [pc, #80]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 800377a:	ed93 7a00 	vldr	s14, [r3]
 800377e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003786:	4b11      	ldr	r3, [pc, #68]	@ (80037cc <MadgwickAHRSupdateIMU+0x640>)
 8003788:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 800378c:	4b10      	ldr	r3, [pc, #64]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 800378e:	ed93 7a00 	vldr	s14, [r3]
 8003792:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800379a:	4b0d      	ldr	r3, [pc, #52]	@ (80037d0 <MadgwickAHRSupdateIMU+0x644>)
 800379c:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80037a0:	4b06      	ldr	r3, [pc, #24]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 80037a2:	ed93 7a00 	vldr	s14, [r3]
 80037a6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80037aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ae:	4b03      	ldr	r3, [pc, #12]	@ (80037bc <MadgwickAHRSupdateIMU+0x630>)
 80037b0:	edc3 7a00 	vstr	s15, [r3]
}
 80037b4:	bf00      	nop
 80037b6:	3770      	adds	r7, #112	@ 0x70
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	200003cc 	.word	0x200003cc
 80037c0:	20000004 	.word	0x20000004
 80037c4:	3a83126f 	.word	0x3a83126f
 80037c8:	20000008 	.word	0x20000008
 80037cc:	200003c4 	.word	0x200003c4
 80037d0:	200003c8 	.word	0x200003c8

080037d4 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 80037d4:	b480      	push	{r7}
 80037d6:	b087      	sub	sp, #28
 80037d8:	af00      	add	r7, sp, #0
 80037da:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 80037de:	edd7 7a01 	vldr	s15, [r7, #4]
 80037e2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80037e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037ea:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 80037f2:	f107 0310 	add.w	r3, r7, #16
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	105a      	asrs	r2, r3, #1
 80037fe:	4b12      	ldr	r3, [pc, #72]	@ (8003848 <invSqrt+0x74>)
 8003800:	1a9b      	subs	r3, r3, r2
 8003802:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8003804:	f107 030c 	add.w	r3, r7, #12
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 800380c:	ed97 7a04 	vldr	s14, [r7, #16]
 8003810:	edd7 7a05 	vldr	s15, [r7, #20]
 8003814:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003818:	edd7 7a04 	vldr	s15, [r7, #16]
 800381c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003820:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8003824:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003828:	edd7 7a04 	vldr	s15, [r7, #16]
 800382c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003830:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	ee07 3a90 	vmov	s15, r3
}
 800383a:	eeb0 0a67 	vmov.f32	s0, s15
 800383e:	371c      	adds	r7, #28
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr
 8003848:	5f3759df 	.word	0x5f3759df

0800384c <battery_adc_start>:
float actual_vref = VREFINT_CAL_VREF;
float adc_in0 = 0.0f;

uint8_t battery_adc_ready = 0;

void battery_adc_start() {
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8003850:	2202      	movs	r2, #2
 8003852:	4903      	ldr	r1, [pc, #12]	@ (8003860 <battery_adc_start+0x14>)
 8003854:	4803      	ldr	r0, [pc, #12]	@ (8003864 <battery_adc_start+0x18>)
 8003856:	f002 fbd5 	bl	8006004 <HAL_ADC_Start_DMA>
}
 800385a:	bf00      	nop
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	200003d0 	.word	0x200003d0
 8003864:	200004dc 	.word	0x200004dc

08003868 <battery_calculate_voltage>:

float battery_calculate_voltage() {
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
	uint16_t raw_in0   = adc_buf[0];
 800386e:	4b1d      	ldr	r3, [pc, #116]	@ (80038e4 <battery_calculate_voltage+0x7c>)
 8003870:	881b      	ldrh	r3, [r3, #0]
 8003872:	80fb      	strh	r3, [r7, #6]
	uint16_t raw_vref  = adc_buf[1];
 8003874:	4b1b      	ldr	r3, [pc, #108]	@ (80038e4 <battery_calculate_voltage+0x7c>)
 8003876:	885b      	ldrh	r3, [r3, #2]
 8003878:	80bb      	strh	r3, [r7, #4]
	uint16_t vref_cal  = *VREFINT_CAL_ADDR;
 800387a:	4b1b      	ldr	r3, [pc, #108]	@ (80038e8 <battery_calculate_voltage+0x80>)
 800387c:	881b      	ldrh	r3, [r3, #0]
 800387e:	807b      	strh	r3, [r7, #2]

	actual_vref = VREFINT_CAL_VREF * 0.001f * ((float)vref_cal / (float)raw_vref);
 8003880:	887b      	ldrh	r3, [r7, #2]
 8003882:	ee07 3a90 	vmov	s15, r3
 8003886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800388a:	88bb      	ldrh	r3, [r7, #4]
 800388c:	ee07 3a90 	vmov	s15, r3
 8003890:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003894:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003898:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80038ec <battery_calculate_voltage+0x84>
 800389c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038a0:	4b13      	ldr	r3, [pc, #76]	@ (80038f0 <battery_calculate_voltage+0x88>)
 80038a2:	edc3 7a00 	vstr	s15, [r3]

	adc_in0 = ((float)raw_in0 / ADC_RESOLUTION) * actual_vref;
 80038a6:	88fb      	ldrh	r3, [r7, #6]
 80038a8:	ee07 3a90 	vmov	s15, r3
 80038ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038b0:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80038f4 <battery_calculate_voltage+0x8c>
 80038b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80038b8:	4b0d      	ldr	r3, [pc, #52]	@ (80038f0 <battery_calculate_voltage+0x88>)
 80038ba:	edd3 7a00 	vldr	s15, [r3]
 80038be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038c2:	4b0d      	ldr	r3, [pc, #52]	@ (80038f8 <battery_calculate_voltage+0x90>)
 80038c4:	edc3 7a00 	vstr	s15, [r3]

	return adc_in0 * BATTERY_DIVIDER_RATIO;
 80038c8:	4b0b      	ldr	r3, [pc, #44]	@ (80038f8 <battery_calculate_voltage+0x90>)
 80038ca:	edd3 7a00 	vldr	s15, [r3]
 80038ce:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80038fc <battery_calculate_voltage+0x94>
 80038d2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80038d6:	eeb0 0a67 	vmov.f32	s0, s15
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	200003d0 	.word	0x200003d0
 80038e8:	1fff7a2a 	.word	0x1fff7a2a
 80038ec:	40533334 	.word	0x40533334
 80038f0:	2000000c 	.word	0x2000000c
 80038f4:	457ff000 	.word	0x457ff000
 80038f8:	200003d4 	.word	0x200003d4
 80038fc:	408aaaab 	.word	0x408aaaab

08003900 <battery_adc_is_ready>:

uint8_t battery_adc_is_ready() {
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
	return battery_adc_ready;
 8003904:	4b03      	ldr	r3, [pc, #12]	@ (8003914 <battery_adc_is_ready+0x14>)
 8003906:	781b      	ldrb	r3, [r3, #0]
}
 8003908:	4618      	mov	r0, r3
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	200003d8 	.word	0x200003d8

08003918 <battery_adc_set_ready>:

void battery_adc_set_ready() {
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
	battery_adc_ready = 1;
 800391c:	4b03      	ldr	r3, [pc, #12]	@ (800392c <battery_adc_set_ready+0x14>)
 800391e:	2201      	movs	r2, #1
 8003920:	701a      	strb	r2, [r3, #0]
}
 8003922:	bf00      	nop
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr
 800392c:	200003d8 	.word	0x200003d8

08003930 <battery_adc_set_not_ready>:

void battery_adc_set_not_ready() {
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
	battery_adc_ready = 0;
 8003934:	4b03      	ldr	r3, [pc, #12]	@ (8003944 <battery_adc_set_not_ready+0x14>)
 8003936:	2200      	movs	r2, #0
 8003938:	701a      	strb	r2, [r3, #0]
}
 800393a:	bf00      	nop
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	200003d8 	.word	0x200003d8

08003948 <initialize_esp32>:

esp32_instruction instruction = {0};

extern void process_esp32_instruction(esp32_instruction* instruction);

void initialize_esp32() {
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
	// fill buffers

	HAL_I2C_EnableListen_IT(&hi2c2);
 800394c:	4802      	ldr	r0, [pc, #8]	@ (8003958 <initialize_esp32+0x10>)
 800394e:	f004 fa1d 	bl	8007d8c <HAL_I2C_EnableListen_IT>
}
 8003952:	bf00      	nop
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	200005e0 	.word	0x200005e0

0800395c <HAL_I2C_ListenCpltCallback>:

extern void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c) {
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a04      	ldr	r2, [pc, #16]	@ (800397c <HAL_I2C_ListenCpltCallback+0x20>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d102      	bne.n	8003974 <HAL_I2C_ListenCpltCallback+0x18>
		HAL_I2C_EnableListen_IT(hi2c);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f004 fa0c 	bl	8007d8c <HAL_I2C_EnableListen_IT>
	}
}
 8003974:	bf00      	nop
 8003976:	3708      	adds	r7, #8
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	40005800 	.word	0x40005800

08003980 <HAL_I2C_AddrCallback>:

extern void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	460b      	mov	r3, r1
 800398a:	70fb      	strb	r3, [r7, #3]
 800398c:	4613      	mov	r3, r2
 800398e:	803b      	strh	r3, [r7, #0]
	if (hi2c->Instance == I2C2) {
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a14      	ldr	r2, [pc, #80]	@ (80039e8 <HAL_I2C_AddrCallback+0x68>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d122      	bne.n	80039e0 <HAL_I2C_AddrCallback+0x60>
		if (TransferDirection == I2C_DIRECTION_TRANSMIT) {
 800399a:	78fb      	ldrb	r3, [r7, #3]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d106      	bne.n	80039ae <HAL_I2C_AddrCallback+0x2e>
			HAL_I2C_Slave_Seq_Receive_IT(hi2c, rx_buffer, ESP32_RX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 80039a0:	2308      	movs	r3, #8
 80039a2:	2222      	movs	r2, #34	@ 0x22
 80039a4:	4911      	ldr	r1, [pc, #68]	@ (80039ec <HAL_I2C_AddrCallback+0x6c>)
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f004 f97d 	bl	8007ca6 <HAL_I2C_Slave_Seq_Receive_IT>
			tx_active = inactive;

			HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffers[tx_active], ESP32_TX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
		}
	}
}
 80039ac:	e018      	b.n	80039e0 <HAL_I2C_AddrCallback+0x60>
			uint8_t inactive = !tx_active;
 80039ae:	4b10      	ldr	r3, [pc, #64]	@ (80039f0 <HAL_I2C_AddrCallback+0x70>)
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	bf0c      	ite	eq
 80039b6:	2301      	moveq	r3, #1
 80039b8:	2300      	movne	r3, #0
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	73fb      	strb	r3, [r7, #15]
			tx_active = inactive;
 80039be:	4a0c      	ldr	r2, [pc, #48]	@ (80039f0 <HAL_I2C_AddrCallback+0x70>)
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
 80039c2:	7013      	strb	r3, [r2, #0]
			HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffers[tx_active], ESP32_TX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 80039c4:	4b0a      	ldr	r3, [pc, #40]	@ (80039f0 <HAL_I2C_AddrCallback+0x70>)
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	461a      	mov	r2, r3
 80039ca:	4613      	mov	r3, r2
 80039cc:	015b      	lsls	r3, r3, #5
 80039ce:	4413      	add	r3, r2
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	4a08      	ldr	r2, [pc, #32]	@ (80039f4 <HAL_I2C_AddrCallback+0x74>)
 80039d4:	1899      	adds	r1, r3, r2
 80039d6:	2308      	movs	r3, #8
 80039d8:	2242      	movs	r2, #66	@ 0x42
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f004 f8f0 	bl	8007bc0 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 80039e0:	bf00      	nop
 80039e2:	3710      	adds	r7, #16
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	40005800 	.word	0x40005800
 80039ec:	20000464 	.word	0x20000464
 80039f0:	20000460 	.word	0x20000460
 80039f4:	200003dc 	.word	0x200003dc

080039f8 <HAL_I2C_SlaveRxCpltCallback>:

extern void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a0d      	ldr	r2, [pc, #52]	@ (8003a3c <HAL_I2C_SlaveRxCpltCallback+0x44>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d114      	bne.n	8003a34 <HAL_I2C_SlaveRxCpltCallback+0x3c>
		instruction.type = rx_buffer[0];
 8003a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a40 <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8003a0c:	781a      	ldrb	r2, [r3, #0]
 8003a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a44 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8003a10:	701a      	strb	r2, [r3, #0]
		instruction.payload_size = rx_buffer[1];
 8003a12:	4b0b      	ldr	r3, [pc, #44]	@ (8003a40 <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8003a14:	785a      	ldrb	r2, [r3, #1]
 8003a16:	4b0b      	ldr	r3, [pc, #44]	@ (8003a44 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8003a18:	705a      	strb	r2, [r3, #1]
		memcpy(instruction.payload, rx_buffer + 2, instruction.payload_size);
 8003a1a:	490b      	ldr	r1, [pc, #44]	@ (8003a48 <HAL_I2C_SlaveRxCpltCallback+0x50>)
 8003a1c:	4b09      	ldr	r3, [pc, #36]	@ (8003a44 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8003a1e:	785b      	ldrb	r3, [r3, #1]
 8003a20:	461a      	mov	r2, r3
 8003a22:	480a      	ldr	r0, [pc, #40]	@ (8003a4c <HAL_I2C_SlaveRxCpltCallback+0x54>)
 8003a24:	f00f fd89 	bl	801353a <memcpy>

		process_esp32_instruction(&instruction);
 8003a28:	4806      	ldr	r0, [pc, #24]	@ (8003a44 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8003a2a:	f000 f8ed 	bl	8003c08 <process_esp32_instruction>

		HAL_I2C_EnableListen_IT(hi2c);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f004 f9ac 	bl	8007d8c <HAL_I2C_EnableListen_IT>
	}
}
 8003a34:	bf00      	nop
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40005800 	.word	0x40005800
 8003a40:	20000464 	.word	0x20000464
 8003a44:	20000488 	.word	0x20000488
 8003a48:	20000466 	.word	0x20000466
 8003a4c:	2000048a 	.word	0x2000048a

08003a50 <HAL_I2C_SlaveTxCpltCallback>:

extern void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a04      	ldr	r2, [pc, #16]	@ (8003a70 <HAL_I2C_SlaveTxCpltCallback+0x20>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d102      	bne.n	8003a68 <HAL_I2C_SlaveTxCpltCallback+0x18>
		HAL_I2C_EnableListen_IT(hi2c);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f004 f992 	bl	8007d8c <HAL_I2C_EnableListen_IT>
	}
}
 8003a68:	bf00      	nop
 8003a6a:	3708      	adds	r7, #8
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	40005800 	.word	0x40005800

08003a74 <HAL_I2C_ErrorCallback>:

extern void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a07      	ldr	r2, [pc, #28]	@ (8003aa0 <HAL_I2C_ErrorCallback+0x2c>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d108      	bne.n	8003a98 <HAL_I2C_ErrorCallback+0x24>
		HAL_I2C_DeInit(hi2c);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f004 f856 	bl	8007b38 <HAL_I2C_DeInit>
		HAL_I2C_Init(hi2c);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f003 ff0f 	bl	80078b0 <HAL_I2C_Init>
		HAL_I2C_EnableListen_IT(hi2c);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f004 f97a 	bl	8007d8c <HAL_I2C_EnableListen_IT>
	}
}
 8003a98:	bf00      	nop
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	40005800 	.word	0x40005800

08003aa4 <logger_flash_init>:
FIL logfile;
FRESULT sd_result;
/* SD CARD */

/* FLASH LOGGER */
W25QXX_result_t logger_flash_init() {
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
	_Static_assert(FLASH_LOG_SIZE < FLASH_PAGE_SIZE, "rocket_data too large");

	HAL_Delay(10);
 8003aa8:	200a      	movs	r0, #10
 8003aaa:	f002 fa43 	bl	8005f34 <HAL_Delay>

	flash_result = w25qxx_init(&flash, FLASH_SPI, FLASH_CS_GPIO_PORT, FLASH_CS_GPIO_PIN);
 8003aae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ab2:	4a08      	ldr	r2, [pc, #32]	@ (8003ad4 <logger_flash_init+0x30>)
 8003ab4:	4908      	ldr	r1, [pc, #32]	@ (8003ad8 <logger_flash_init+0x34>)
 8003ab6:	4809      	ldr	r0, [pc, #36]	@ (8003adc <logger_flash_init+0x38>)
 8003ab8:	f7fe fafa 	bl	80020b0 <w25qxx_init>
 8003abc:	4603      	mov	r3, r0
 8003abe:	461a      	mov	r2, r3
 8003ac0:	4b07      	ldr	r3, [pc, #28]	@ (8003ae0 <logger_flash_init+0x3c>)
 8003ac2:	701a      	strb	r2, [r3, #0]

	w25qxx_chip_erase(&flash);
 8003ac4:	4805      	ldr	r0, [pc, #20]	@ (8003adc <logger_flash_init+0x38>)
 8003ac6:	f7fe fc1e 	bl	8002306 <w25qxx_chip_erase>

	return flash_result;
 8003aca:	4b05      	ldr	r3, [pc, #20]	@ (8003ae0 <logger_flash_init+0x3c>)
 8003acc:	781b      	ldrb	r3, [r3, #0]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40020400 	.word	0x40020400
 8003ad8:	2000068c 	.word	0x2000068c
 8003adc:	200004ac 	.word	0x200004ac
 8003ae0:	200004d4 	.word	0x200004d4

08003ae4 <logger_flash_log_data>:

W25QXX_result_t logger_flash_log_data(rocket_data* data) {
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b094      	sub	sp, #80	@ 0x50
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
	uint8_t log_buffer[FLASH_LOG_SIZE];

	memcpy(log_buffer, data, FLASH_LOG_SIZE);
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	f107 030c 	add.w	r3, r7, #12
 8003af2:	4611      	mov	r1, r2
 8003af4:	2242      	movs	r2, #66	@ 0x42
 8003af6:	4618      	mov	r0, r3
 8003af8:	f00f fd1f 	bl	801353a <memcpy>

	if (flash_page_idx <= FLASH_NUM_PAGES) {
 8003afc:	4b13      	ldr	r3, [pc, #76]	@ (8003b4c <logger_flash_log_data+0x68>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b04:	d80d      	bhi.n	8003b22 <logger_flash_log_data+0x3e>
		flash_result = w25qxx_write(&flash, flash_page_idx * FLASH_PAGE_SIZE, log_buffer, FLASH_LOG_SIZE);
 8003b06:	4b11      	ldr	r3, [pc, #68]	@ (8003b4c <logger_flash_log_data+0x68>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	0219      	lsls	r1, r3, #8
 8003b0c:	f107 020c 	add.w	r2, r7, #12
 8003b10:	2342      	movs	r3, #66	@ 0x42
 8003b12:	480f      	ldr	r0, [pc, #60]	@ (8003b50 <logger_flash_log_data+0x6c>)
 8003b14:	f7fe fb76 	bl	8002204 <w25qxx_write>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	4b0d      	ldr	r3, [pc, #52]	@ (8003b54 <logger_flash_log_data+0x70>)
 8003b1e:	701a      	strb	r2, [r3, #0]
 8003b20:	e002      	b.n	8003b28 <logger_flash_log_data+0x44>
	} else {
		flash_result = W25QXX_Err;
 8003b22:	4b0c      	ldr	r3, [pc, #48]	@ (8003b54 <logger_flash_log_data+0x70>)
 8003b24:	2201      	movs	r2, #1
 8003b26:	701a      	strb	r2, [r3, #0]
	}

	if (flash_result != W25QXX_Ok) {
 8003b28:	4b0a      	ldr	r3, [pc, #40]	@ (8003b54 <logger_flash_log_data+0x70>)
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d002      	beq.n	8003b36 <logger_flash_log_data+0x52>
		return flash_result;
 8003b30:	4b08      	ldr	r3, [pc, #32]	@ (8003b54 <logger_flash_log_data+0x70>)
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	e006      	b.n	8003b44 <logger_flash_log_data+0x60>
	}

	flash_page_idx++;
 8003b36:	4b05      	ldr	r3, [pc, #20]	@ (8003b4c <logger_flash_log_data+0x68>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	4a03      	ldr	r2, [pc, #12]	@ (8003b4c <logger_flash_log_data+0x68>)
 8003b3e:	6013      	str	r3, [r2, #0]

	return flash_result;
 8003b40:	4b04      	ldr	r3, [pc, #16]	@ (8003b54 <logger_flash_log_data+0x70>)
 8003b42:	781b      	ldrb	r3, [r3, #0]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3750      	adds	r7, #80	@ 0x50
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	200004d8 	.word	0x200004d8
 8003b50:	200004ac 	.word	0x200004ac
 8003b54:	200004d4 	.word	0x200004d4

08003b58 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	460b      	mov	r3, r1
 8003b62:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a05      	ldr	r2, [pc, #20]	@ (8003b80 <HAL_UARTEx_RxEventCallback+0x28>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d104      	bne.n	8003b78 <HAL_UARTEx_RxEventCallback+0x20>
	uart_dma_rx_event_callback(Size);
 8003b6e:	887b      	ldrh	r3, [r7, #2]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f001 fd23 	bl	80055bc <uart_dma_rx_event_callback>
 8003b76:	e000      	b.n	8003b7a <HAL_UARTEx_RxEventCallback+0x22>
	if (huart->Instance != USART1) return;
 8003b78:	bf00      	nop
}
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40011000 	.word	0x40011000

08003b84 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a04      	ldr	r2, [pc, #16]	@ (8003ba4 <HAL_UART_ErrorCallback+0x20>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d102      	bne.n	8003b9c <HAL_UART_ErrorCallback+0x18>
	uart_dma_error_callback();
 8003b96:	f001 fe4f 	bl	8005838 <uart_dma_error_callback>
 8003b9a:	e000      	b.n	8003b9e <HAL_UART_ErrorCallback+0x1a>
	if (huart->Instance != USART1) return;
 8003b9c:	bf00      	nop
}
 8003b9e:	3708      	adds	r7, #8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	40011000 	.word	0x40011000

08003ba8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
		run_mag_calibration();
    	calib_mag = mag_cal;
#endif
    }
#ifndef CALIBRATE
	if (htim->Instance == TIM6) {
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a06      	ldr	r2, [pc, #24]	@ (8003bd0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d105      	bne.n	8003bc6 <HAL_TIM_PeriodElapsedCallback+0x1e>
		calculate_orientation(orientation_quat, &roll, &pitch, &yaw);
 8003bba:	4b06      	ldr	r3, [pc, #24]	@ (8003bd4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8003bbc:	4a06      	ldr	r2, [pc, #24]	@ (8003bd8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8003bbe:	4907      	ldr	r1, [pc, #28]	@ (8003bdc <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003bc0:	4807      	ldr	r0, [pc, #28]	@ (8003be0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003bc2:	f000 fe51 	bl	8004868 <calculate_orientation>
	}
#endif
}
 8003bc6:	bf00      	nop
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40001000 	.word	0x40001000
 8003bd4:	200009b0 	.word	0x200009b0
 8003bd8:	200009ac 	.word	0x200009ac
 8003bdc:	200009a8 	.word	0x200009a8
 8003be0:	20000998 	.word	0x20000998

08003be4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a04      	ldr	r2, [pc, #16]	@ (8003c04 <HAL_ADC_ConvCpltCallback+0x20>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d101      	bne.n	8003bfa <HAL_ADC_ConvCpltCallback+0x16>
		battery_adc_set_ready();
 8003bf6:	f7ff fe8f 	bl	8003918 <battery_adc_set_ready>
	}
}
 8003bfa:	bf00      	nop
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40012000 	.word	0x40012000

08003c08 <process_esp32_instruction>:

void process_esp32_instruction(esp32_instruction* instruction) {
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
	if (instruction->type == (uint8_t)ESP32_LAUNCH) {
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d104      	bne.n	8003c22 <process_esp32_instruction+0x1a>
		HAL_GPIO_TogglePin(GENERAL_LED_GPIO_Port, GENERAL_LED_Pin);
 8003c18:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003c1c:	4803      	ldr	r0, [pc, #12]	@ (8003c2c <process_esp32_instruction+0x24>)
 8003c1e:	f003 fe2c 	bl	800787a <HAL_GPIO_TogglePin>
	}
}
 8003c22:	bf00      	nop
 8003c24:	3708      	adds	r7, #8
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	40020800 	.word	0x40020800

08003c30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c30:	b590      	push	{r4, r7, lr}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c36:	f002 f90b 	bl	8005e50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c3a:	f000 f937 	bl	8003eac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c3e:	f000 fd11 	bl	8004664 <MX_GPIO_Init>
  MX_DMA_Init();
 8003c42:	f000 fce7 	bl	8004614 <MX_DMA_Init>
  MX_FATFS_Init();
 8003c46:	f00b fffd 	bl	800fc44 <MX_FATFS_Init>
  MX_TIM2_Init();
 8003c4a:	f000 fbb7 	bl	80043bc <MX_TIM2_Init>
  MX_I2C1_Init();
 8003c4e:	f000 fa0b 	bl	8004068 <MX_I2C1_Init>
  MX_SPI2_Init();
 8003c52:	f000 fa9b 	bl	800418c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8003c56:	f000 fcb3 	bl	80045c0 <MX_USART1_UART_Init>
  MX_CRC_Init();
 8003c5a:	f000 f9f1 	bl	8004040 <MX_CRC_Init>
  MX_TIM1_Init();
 8003c5e:	f000 fb01 	bl	8004264 <MX_TIM1_Init>
  MX_ADC1_Init();
 8003c62:	f000 f98d 	bl	8003f80 <MX_ADC1_Init>
  MX_I2C2_Init();
 8003c66:	f000 fa2d 	bl	80040c4 <MX_I2C2_Init>
  MX_SPI1_Init();
 8003c6a:	f000 fa59 	bl	8004120 <MX_SPI1_Init>
  MX_TIM7_Init();
 8003c6e:	f000 fc71 	bl	8004554 <MX_TIM7_Init>
  MX_USB_DEVICE_Init();
 8003c72:	f00e f87d 	bl	8011d70 <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 8003c76:	f000 fc37 	bl	80044e8 <MX_TIM6_Init>
  MX_SPI3_Init();
 8003c7a:	f000 fabd 	bl	80041f8 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  rgb_led_start(&status_led);
 8003c7e:	487a      	ldr	r0, [pc, #488]	@ (8003e68 <main+0x238>)
 8003c80:	f7fd ff92 	bl	8001ba8 <rgb_led_start>
  buzzer_init(&bzr);
 8003c84:	4879      	ldr	r0, [pc, #484]	@ (8003e6c <main+0x23c>)
 8003c86:	f7fd ff47 	bl	8001b18 <buzzer_init>
  battery_adc_start();
 8003c8a:	f7ff fddf 	bl	800384c <battery_adc_start>

  rgb_led_set_color(&status_led, COLOR_BLUE);
 8003c8e:	2300      	movs	r3, #0
 8003c90:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 8003c94:	4619      	mov	r1, r3
 8003c96:	4874      	ldr	r0, [pc, #464]	@ (8003e68 <main+0x238>)
 8003c98:	f7fd ffa2 	bl	8001be0 <rgb_led_set_color>

#ifndef CALIBRATE
  servo_start(&tvc_x);
 8003c9c:	4874      	ldr	r0, [pc, #464]	@ (8003e70 <main+0x240>)
 8003c9e:	f7fe f882 	bl	8001da6 <servo_start>
  servo_start(&tvc_y);
 8003ca2:	4874      	ldr	r0, [pc, #464]	@ (8003e74 <main+0x244>)
 8003ca4:	f7fe f87f 	bl	8001da6 <servo_start>

  pyro_init(&motor);
 8003ca8:	4873      	ldr	r0, [pc, #460]	@ (8003e78 <main+0x248>)
 8003caa:	f7fe f81d 	bl	8001ce8 <pyro_init>
  pyro_init(&parachute);
 8003cae:	4873      	ldr	r0, [pc, #460]	@ (8003e7c <main+0x24c>)
 8003cb0:	f7fe f81a 	bl	8001ce8 <pyro_init>

  rgb_led_set_color(&status_led, COLOR_PURPLE);
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8003cba:	f362 0307 	bfi	r3, r2, #0, #8
 8003cbe:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8003cc2:	f362 4317 	bfi	r3, r2, #16, #8
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	4867      	ldr	r0, [pc, #412]	@ (8003e68 <main+0x238>)
 8003cca:	f7fd ff89 	bl	8001be0 <rgb_led_set_color>

  logger_flash_init();
 8003cce:	f7ff fee9 	bl	8003aa4 <logger_flash_init>
  rgb_led_set_color(&status_led, COLOR_ORANGE);
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8003cd8:	f362 230f 	bfi	r3, r2, #8, #8
 8003cdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	4861      	ldr	r0, [pc, #388]	@ (8003e68 <main+0x238>)
 8003ce4:	f7fd ff7c 	bl	8001be0 <rgb_led_set_color>
#endif

  initialize_uart_dma();
 8003ce8:	f001 fc50 	bl	800558c <initialize_uart_dma>
  initialize_esp32();
 8003cec:	f7ff fe2c 	bl	8003948 <initialize_esp32>
  rgb_led_set_color(&status_led, COLOR_YELLOW);
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 8003cf6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	485a      	ldr	r0, [pc, #360]	@ (8003e68 <main+0x238>)
 8003cfe:	f7fd ff6f 	bl	8001be0 <rgb_led_set_color>

#ifndef CALIBRATE
  HAL_TIM_Base_Start_IT(&htim6);
 8003d02:	485f      	ldr	r0, [pc, #380]	@ (8003e80 <main+0x250>)
 8003d04:	f008 fa0a 	bl	800c11c <HAL_TIM_Base_Start_IT>
  initialize_orientation();
 8003d08:	f000 fd88 	bl	800481c <initialize_orientation>
  rgb_led_set_color(&status_led, COLOR_GREEN);
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 8003d12:	4619      	mov	r1, r3
 8003d14:	4854      	ldr	r0, [pc, #336]	@ (8003e68 <main+0x238>)
 8003d16:	f7fd ff63 	bl	8001be0 <rgb_led_set_color>
#endif
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (!flight_over)
 8003d1a:	e09b      	b.n	8003e54 <main+0x224>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  flight_time = ((float)(HAL_GetTick() - launch_time)) / 1000.0f;
 8003d1c:	f002 f8fe 	bl	8005f1c <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	4b58      	ldr	r3, [pc, #352]	@ (8003e84 <main+0x254>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	ee07 3a90 	vmov	s15, r3
 8003d2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d30:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8003e88 <main+0x258>
 8003d34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d38:	4b54      	ldr	r3, [pc, #336]	@ (8003e8c <main+0x25c>)
 8003d3a:	edc3 7a00 	vstr	s15, [r3]

	  if (battery_adc_is_ready()) {
 8003d3e:	f7ff fddf 	bl	8003900 <battery_adc_is_ready>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d008      	beq.n	8003d5a <main+0x12a>
		  battery_adc_set_not_ready();
 8003d48:	f7ff fdf2 	bl	8003930 <battery_adc_set_not_ready>
		  vbat = battery_calculate_voltage();
 8003d4c:	f7ff fd8c 	bl	8003868 <battery_calculate_voltage>
 8003d50:	eef0 7a40 	vmov.f32	s15, s0
 8003d54:	4b4e      	ldr	r3, [pc, #312]	@ (8003e90 <main+0x260>)
 8003d56:	edc3 7a00 	vstr	s15, [r3]
	  }

#ifndef CALIBRATE
	  pyro_update(&motor);
 8003d5a:	4847      	ldr	r0, [pc, #284]	@ (8003e78 <main+0x248>)
 8003d5c:	f7fd ffda 	bl	8001d14 <pyro_update>
	  pyro_update(&parachute);
 8003d60:	4846      	ldr	r0, [pc, #280]	@ (8003e7c <main+0x24c>)
 8003d62:	f7fd ffd7 	bl	8001d14 <pyro_update>
#endif

	  if (uart_dma_is_data_ready()) {
 8003d66:	f001 fd83 	bl	8005870 <uart_dma_is_data_ready>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d057      	beq.n	8003e20 <main+0x1f0>
		  uart_dma_reset_data_ready();
 8003d70:	f001 fd8a 	bl	8005888 <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 8003d74:	f001 fd94 	bl	80058a0 <uart_dma_get_latest_packet>
 8003d78:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	3302      	adds	r3, #2
 8003d7e:	4945      	ldr	r1, [pc, #276]	@ (8003e94 <main+0x264>)
 8003d80:	4618      	mov	r0, r3
 8003d82:	f001 fded 	bl	8005960 <process_raw_sensor_data>

#ifndef CALIBRATE
		  // log new data
		  r_data.T_plus = flight_time;
 8003d86:	4b41      	ldr	r3, [pc, #260]	@ (8003e8c <main+0x25c>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a43      	ldr	r2, [pc, #268]	@ (8003e98 <main+0x268>)
 8003d8c:	6013      	str	r3, [r2, #0]

		  r_data.acc.x = data.ax;
 8003d8e:	4b41      	ldr	r3, [pc, #260]	@ (8003e94 <main+0x264>)
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	4a41      	ldr	r2, [pc, #260]	@ (8003e98 <main+0x268>)
 8003d94:	6053      	str	r3, [r2, #4]
		  r_data.acc.y = data.ay;
 8003d96:	4b3f      	ldr	r3, [pc, #252]	@ (8003e94 <main+0x264>)
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	4a3f      	ldr	r2, [pc, #252]	@ (8003e98 <main+0x268>)
 8003d9c:	6093      	str	r3, [r2, #8]
		  r_data.acc.z = data.az;
 8003d9e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e94 <main+0x264>)
 8003da0:	691b      	ldr	r3, [r3, #16]
 8003da2:	4a3d      	ldr	r2, [pc, #244]	@ (8003e98 <main+0x268>)
 8003da4:	60d3      	str	r3, [r2, #12]

		  r_data.gyr.x = data.gx;
 8003da6:	4b3b      	ldr	r3, [pc, #236]	@ (8003e94 <main+0x264>)
 8003da8:	695b      	ldr	r3, [r3, #20]
 8003daa:	4a3b      	ldr	r2, [pc, #236]	@ (8003e98 <main+0x268>)
 8003dac:	6113      	str	r3, [r2, #16]
		  r_data.gyr.y = data.gy;
 8003dae:	4b39      	ldr	r3, [pc, #228]	@ (8003e94 <main+0x264>)
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	4a39      	ldr	r2, [pc, #228]	@ (8003e98 <main+0x268>)
 8003db4:	6153      	str	r3, [r2, #20]
		  r_data.gyr.z = data.gz;
 8003db6:	4b37      	ldr	r3, [pc, #220]	@ (8003e94 <main+0x264>)
 8003db8:	69db      	ldr	r3, [r3, #28]
 8003dba:	4a37      	ldr	r2, [pc, #220]	@ (8003e98 <main+0x268>)
 8003dbc:	6193      	str	r3, [r2, #24]

		  r_data.mag.x = data.mx;
 8003dbe:	4b35      	ldr	r3, [pc, #212]	@ (8003e94 <main+0x264>)
 8003dc0:	6a1b      	ldr	r3, [r3, #32]
 8003dc2:	4a35      	ldr	r2, [pc, #212]	@ (8003e98 <main+0x268>)
 8003dc4:	61d3      	str	r3, [r2, #28]
		  r_data.mag.y = data.my;
 8003dc6:	4b33      	ldr	r3, [pc, #204]	@ (8003e94 <main+0x264>)
 8003dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dca:	4a33      	ldr	r2, [pc, #204]	@ (8003e98 <main+0x268>)
 8003dcc:	6213      	str	r3, [r2, #32]
		  r_data.mag.z = data.mz;
 8003dce:	4b31      	ldr	r3, [pc, #196]	@ (8003e94 <main+0x264>)
 8003dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd2:	4a31      	ldr	r2, [pc, #196]	@ (8003e98 <main+0x268>)
 8003dd4:	6253      	str	r3, [r2, #36]	@ 0x24

		  r_data.quat.w = orientation_quat[0];
 8003dd6:	4b31      	ldr	r3, [pc, #196]	@ (8003e9c <main+0x26c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a2f      	ldr	r2, [pc, #188]	@ (8003e98 <main+0x268>)
 8003ddc:	6293      	str	r3, [r2, #40]	@ 0x28
		  r_data.quat.x = orientation_quat[1];
 8003dde:	4b2f      	ldr	r3, [pc, #188]	@ (8003e9c <main+0x26c>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	4a2d      	ldr	r2, [pc, #180]	@ (8003e98 <main+0x268>)
 8003de4:	62d3      	str	r3, [r2, #44]	@ 0x2c
		  r_data.quat.y = orientation_quat[2];
 8003de6:	4b2d      	ldr	r3, [pc, #180]	@ (8003e9c <main+0x26c>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	4a2b      	ldr	r2, [pc, #172]	@ (8003e98 <main+0x268>)
 8003dec:	6313      	str	r3, [r2, #48]	@ 0x30
		  r_data.quat.z = orientation_quat[3];
 8003dee:	4b2b      	ldr	r3, [pc, #172]	@ (8003e9c <main+0x26c>)
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	4a29      	ldr	r2, [pc, #164]	@ (8003e98 <main+0x268>)
 8003df4:	6353      	str	r3, [r2, #52]	@ 0x34

		  r_data.tvc.x = tvc_x.angle;
 8003df6:	4b1e      	ldr	r3, [pc, #120]	@ (8003e70 <main+0x240>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a27      	ldr	r2, [pc, #156]	@ (8003e98 <main+0x268>)
 8003dfc:	6393      	str	r3, [r2, #56]	@ 0x38
		  r_data.tvc.y = tvc_y.angle;
 8003dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8003e74 <main+0x244>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a25      	ldr	r2, [pc, #148]	@ (8003e98 <main+0x268>)
 8003e04:	63d3      	str	r3, [r2, #60]	@ 0x3c

		  r_data.pyro.motor = motor.state;
 8003e06:	4b1c      	ldr	r3, [pc, #112]	@ (8003e78 <main+0x248>)
 8003e08:	7b9a      	ldrb	r2, [r3, #14]
 8003e0a:	4b23      	ldr	r3, [pc, #140]	@ (8003e98 <main+0x268>)
 8003e0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		  r_data.pyro.parachute = parachute.state;
 8003e10:	4b1a      	ldr	r3, [pc, #104]	@ (8003e7c <main+0x24c>)
 8003e12:	7b9a      	ldrb	r2, [r3, #14]
 8003e14:	4b20      	ldr	r3, [pc, #128]	@ (8003e98 <main+0x268>)
 8003e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

		  logger_flash_log_data(&r_data);
 8003e1a:	481f      	ldr	r0, [pc, #124]	@ (8003e98 <main+0x268>)
 8003e1c:	f7ff fe62 	bl	8003ae4 <logger_flash_log_data>
#endif

		  // control algorithms
	  }
#ifndef CALIBRATE
	  uint32_t now = HAL_GetTick();
 8003e20:	f002 f87c 	bl	8005f1c <HAL_GetTick>
 8003e24:	6038      	str	r0, [r7, #0]
	  if ((now - last_send_time) >= send_interval) {
 8003e26:	4b1e      	ldr	r3, [pc, #120]	@ (8003ea0 <main+0x270>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	683a      	ldr	r2, [r7, #0]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2232      	movs	r2, #50	@ 0x32
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d30f      	bcc.n	8003e54 <main+0x224>
		  memcpy(&quat_buffer,  orientation_quat, 4 * sizeof(float));
 8003e34:	4a1b      	ldr	r2, [pc, #108]	@ (8003ea4 <main+0x274>)
 8003e36:	4b19      	ldr	r3, [pc, #100]	@ (8003e9c <main+0x26c>)
 8003e38:	4614      	mov	r4, r2
 8003e3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 8003e40:	2110      	movs	r1, #16
 8003e42:	4818      	ldr	r0, [pc, #96]	@ (8003ea4 <main+0x274>)
 8003e44:	f00e f852 	bl	8011eec <CDC_Transmit_FS>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d102      	bne.n	8003e54 <main+0x224>
			  last_send_time = now;
 8003e4e:	4a14      	ldr	r2, [pc, #80]	@ (8003ea0 <main+0x270>)
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	6013      	str	r3, [r2, #0]
  while (!flight_over)
 8003e54:	4b14      	ldr	r3, [pc, #80]	@ (8003ea8 <main+0x278>)
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	f43f af5f 	beq.w	8003d1c <main+0xec>
 8003e5e:	2300      	movs	r3, #0
//	  HAL_Delay(500);
//	  rgb_led_set_color(&status_led, COLOR_OFF);
//	  HAL_Delay(500);
//  }
  /* USER CODE END 3 */
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd90      	pop	{r4, r7, pc}
 8003e68:	20000010 	.word	0x20000010
 8003e6c:	200000b4 	.word	0x200000b4
 8003e70:	20000034 	.word	0x20000034
 8003e74:	2000005c 	.word	0x2000005c
 8003e78:	20000084 	.word	0x20000084
 8003e7c:	2000009c 	.word	0x2000009c
 8003e80:	200007cc 	.word	0x200007cc
 8003e84:	20000948 	.word	0x20000948
 8003e88:	447a0000 	.word	0x447a0000
 8003e8c:	2000094c 	.word	0x2000094c
 8003e90:	200009b8 	.word	0x200009b8
 8003e94:	20000964 	.word	0x20000964
 8003e98:	20000904 	.word	0x20000904
 8003e9c:	20000998 	.word	0x20000998
 8003ea0:	20000960 	.word	0x20000960
 8003ea4:	20000950 	.word	0x20000950
 8003ea8:	200009b4 	.word	0x200009b4

08003eac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b094      	sub	sp, #80	@ 0x50
 8003eb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003eb2:	f107 0320 	add.w	r3, r7, #32
 8003eb6:	2230      	movs	r2, #48	@ 0x30
 8003eb8:	2100      	movs	r1, #0
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f00f faad 	bl	801341a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ec0:	f107 030c 	add.w	r3, r7, #12
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]
 8003ec8:	605a      	str	r2, [r3, #4]
 8003eca:	609a      	str	r2, [r3, #8]
 8003ecc:	60da      	str	r2, [r3, #12]
 8003ece:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	60bb      	str	r3, [r7, #8]
 8003ed4:	4b28      	ldr	r3, [pc, #160]	@ (8003f78 <SystemClock_Config+0xcc>)
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed8:	4a27      	ldr	r2, [pc, #156]	@ (8003f78 <SystemClock_Config+0xcc>)
 8003eda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ede:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ee0:	4b25      	ldr	r3, [pc, #148]	@ (8003f78 <SystemClock_Config+0xcc>)
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ee8:	60bb      	str	r3, [r7, #8]
 8003eea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003eec:	2300      	movs	r3, #0
 8003eee:	607b      	str	r3, [r7, #4]
 8003ef0:	4b22      	ldr	r3, [pc, #136]	@ (8003f7c <SystemClock_Config+0xd0>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a21      	ldr	r2, [pc, #132]	@ (8003f7c <SystemClock_Config+0xd0>)
 8003ef6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003efa:	6013      	str	r3, [r2, #0]
 8003efc:	4b1f      	ldr	r3, [pc, #124]	@ (8003f7c <SystemClock_Config+0xd0>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f04:	607b      	str	r3, [r7, #4]
 8003f06:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003f0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f10:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f12:	2302      	movs	r3, #2
 8003f14:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003f16:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8003f1c:	2306      	movs	r3, #6
 8003f1e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003f20:	23a8      	movs	r3, #168	@ 0xa8
 8003f22:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003f24:	2302      	movs	r3, #2
 8003f26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003f28:	2307      	movs	r3, #7
 8003f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f2c:	f107 0320 	add.w	r3, r7, #32
 8003f30:	4618      	mov	r0, r3
 8003f32:	f006 fe79 	bl	800ac28 <HAL_RCC_OscConfig>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003f3c:	f000 fc68 	bl	8004810 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f40:	230f      	movs	r3, #15
 8003f42:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f44:	2302      	movs	r3, #2
 8003f46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003f4c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003f50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003f52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f56:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003f58:	f107 030c 	add.w	r3, r7, #12
 8003f5c:	2105      	movs	r1, #5
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f007 f8da 	bl	800b118 <HAL_RCC_ClockConfig>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003f6a:	f000 fc51 	bl	8004810 <Error_Handler>
  }
}
 8003f6e:	bf00      	nop
 8003f70:	3750      	adds	r7, #80	@ 0x50
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	40023800 	.word	0x40023800
 8003f7c:	40007000 	.word	0x40007000

08003f80 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003f86:	463b      	mov	r3, r7
 8003f88:	2200      	movs	r2, #0
 8003f8a:	601a      	str	r2, [r3, #0]
 8003f8c:	605a      	str	r2, [r3, #4]
 8003f8e:	609a      	str	r2, [r3, #8]
 8003f90:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003f92:	4b28      	ldr	r3, [pc, #160]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003f94:	4a28      	ldr	r2, [pc, #160]	@ (8004038 <MX_ADC1_Init+0xb8>)
 8003f96:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003f98:	4b26      	ldr	r3, [pc, #152]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003f9a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003f9e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003fa0:	4b24      	ldr	r3, [pc, #144]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003fa6:	4b23      	ldr	r3, [pc, #140]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003fa8:	2201      	movs	r2, #1
 8003faa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003fac:	4b21      	ldr	r3, [pc, #132]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003fae:	2201      	movs	r2, #1
 8003fb0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003fb2:	4b20      	ldr	r3, [pc, #128]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003fba:	4b1e      	ldr	r3, [pc, #120]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003fc2:	4a1e      	ldr	r2, [pc, #120]	@ (800403c <MX_ADC1_Init+0xbc>)
 8003fc4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003fc6:	4b1b      	ldr	r3, [pc, #108]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8003fcc:	4b19      	ldr	r3, [pc, #100]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003fce:	2202      	movs	r2, #2
 8003fd0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003fd2:	4b18      	ldr	r3, [pc, #96]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003fda:	4b16      	ldr	r3, [pc, #88]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003fdc:	2201      	movs	r2, #1
 8003fde:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003fe0:	4814      	ldr	r0, [pc, #80]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8003fe2:	f001 ffcb 	bl	8005f7c <HAL_ADC_Init>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d001      	beq.n	8003ff0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003fec:	f000 fc10 	bl	8004810 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003ff8:	2307      	movs	r3, #7
 8003ffa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ffc:	463b      	mov	r3, r7
 8003ffe:	4619      	mov	r1, r3
 8004000:	480c      	ldr	r0, [pc, #48]	@ (8004034 <MX_ADC1_Init+0xb4>)
 8004002:	f002 f923 	bl	800624c <HAL_ADC_ConfigChannel>
 8004006:	4603      	mov	r3, r0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d001      	beq.n	8004010 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800400c:	f000 fc00 	bl	8004810 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8004010:	2311      	movs	r3, #17
 8004012:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004014:	2302      	movs	r3, #2
 8004016:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004018:	463b      	mov	r3, r7
 800401a:	4619      	mov	r1, r3
 800401c:	4805      	ldr	r0, [pc, #20]	@ (8004034 <MX_ADC1_Init+0xb4>)
 800401e:	f002 f915 	bl	800624c <HAL_ADC_ConfigChannel>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d001      	beq.n	800402c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8004028:	f000 fbf2 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800402c:	bf00      	nop
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	200004dc 	.word	0x200004dc
 8004038:	40012000 	.word	0x40012000
 800403c:	0f000001 	.word	0x0f000001

08004040 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004044:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <MX_CRC_Init+0x20>)
 8004046:	4a07      	ldr	r2, [pc, #28]	@ (8004064 <MX_CRC_Init+0x24>)
 8004048:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800404a:	4805      	ldr	r0, [pc, #20]	@ (8004060 <MX_CRC_Init+0x20>)
 800404c:	f002 fce1 	bl	8006a12 <HAL_CRC_Init>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8004056:	f000 fbdb 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800405a:	bf00      	nop
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	20000584 	.word	0x20000584
 8004064:	40023000 	.word	0x40023000

08004068 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800406c:	4b12      	ldr	r3, [pc, #72]	@ (80040b8 <MX_I2C1_Init+0x50>)
 800406e:	4a13      	ldr	r2, [pc, #76]	@ (80040bc <MX_I2C1_Init+0x54>)
 8004070:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004072:	4b11      	ldr	r3, [pc, #68]	@ (80040b8 <MX_I2C1_Init+0x50>)
 8004074:	4a12      	ldr	r2, [pc, #72]	@ (80040c0 <MX_I2C1_Init+0x58>)
 8004076:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004078:	4b0f      	ldr	r3, [pc, #60]	@ (80040b8 <MX_I2C1_Init+0x50>)
 800407a:	2200      	movs	r2, #0
 800407c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 800407e:	4b0e      	ldr	r3, [pc, #56]	@ (80040b8 <MX_I2C1_Init+0x50>)
 8004080:	2240      	movs	r2, #64	@ 0x40
 8004082:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004084:	4b0c      	ldr	r3, [pc, #48]	@ (80040b8 <MX_I2C1_Init+0x50>)
 8004086:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800408a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800408c:	4b0a      	ldr	r3, [pc, #40]	@ (80040b8 <MX_I2C1_Init+0x50>)
 800408e:	2200      	movs	r2, #0
 8004090:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004092:	4b09      	ldr	r3, [pc, #36]	@ (80040b8 <MX_I2C1_Init+0x50>)
 8004094:	2200      	movs	r2, #0
 8004096:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004098:	4b07      	ldr	r3, [pc, #28]	@ (80040b8 <MX_I2C1_Init+0x50>)
 800409a:	2200      	movs	r2, #0
 800409c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800409e:	4b06      	ldr	r3, [pc, #24]	@ (80040b8 <MX_I2C1_Init+0x50>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80040a4:	4804      	ldr	r0, [pc, #16]	@ (80040b8 <MX_I2C1_Init+0x50>)
 80040a6:	f003 fc03 	bl	80078b0 <HAL_I2C_Init>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d001      	beq.n	80040b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80040b0:	f000 fbae 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80040b4:	bf00      	nop
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	2000058c 	.word	0x2000058c
 80040bc:	40005400 	.word	0x40005400
 80040c0:	000186a0 	.word	0x000186a0

080040c4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80040c8:	4b12      	ldr	r3, [pc, #72]	@ (8004114 <MX_I2C2_Init+0x50>)
 80040ca:	4a13      	ldr	r2, [pc, #76]	@ (8004118 <MX_I2C2_Init+0x54>)
 80040cc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80040ce:	4b11      	ldr	r3, [pc, #68]	@ (8004114 <MX_I2C2_Init+0x50>)
 80040d0:	4a12      	ldr	r2, [pc, #72]	@ (800411c <MX_I2C2_Init+0x58>)
 80040d2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80040d4:	4b0f      	ldr	r3, [pc, #60]	@ (8004114 <MX_I2C2_Init+0x50>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 80;
 80040da:	4b0e      	ldr	r3, [pc, #56]	@ (8004114 <MX_I2C2_Init+0x50>)
 80040dc:	2250      	movs	r2, #80	@ 0x50
 80040de:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80040e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004114 <MX_I2C2_Init+0x50>)
 80040e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80040e6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80040e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004114 <MX_I2C2_Init+0x50>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80040ee:	4b09      	ldr	r3, [pc, #36]	@ (8004114 <MX_I2C2_Init+0x50>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80040f4:	4b07      	ldr	r3, [pc, #28]	@ (8004114 <MX_I2C2_Init+0x50>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80040fa:	4b06      	ldr	r3, [pc, #24]	@ (8004114 <MX_I2C2_Init+0x50>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004100:	4804      	ldr	r0, [pc, #16]	@ (8004114 <MX_I2C2_Init+0x50>)
 8004102:	f003 fbd5 	bl	80078b0 <HAL_I2C_Init>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800410c:	f000 fb80 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004110:	bf00      	nop
 8004112:	bd80      	pop	{r7, pc}
 8004114:	200005e0 	.word	0x200005e0
 8004118:	40005800 	.word	0x40005800
 800411c:	000186a0 	.word	0x000186a0

08004120 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004124:	4b17      	ldr	r3, [pc, #92]	@ (8004184 <MX_SPI1_Init+0x64>)
 8004126:	4a18      	ldr	r2, [pc, #96]	@ (8004188 <MX_SPI1_Init+0x68>)
 8004128:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800412a:	4b16      	ldr	r3, [pc, #88]	@ (8004184 <MX_SPI1_Init+0x64>)
 800412c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004130:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004132:	4b14      	ldr	r3, [pc, #80]	@ (8004184 <MX_SPI1_Init+0x64>)
 8004134:	2200      	movs	r2, #0
 8004136:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004138:	4b12      	ldr	r3, [pc, #72]	@ (8004184 <MX_SPI1_Init+0x64>)
 800413a:	2200      	movs	r2, #0
 800413c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800413e:	4b11      	ldr	r3, [pc, #68]	@ (8004184 <MX_SPI1_Init+0x64>)
 8004140:	2200      	movs	r2, #0
 8004142:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004144:	4b0f      	ldr	r3, [pc, #60]	@ (8004184 <MX_SPI1_Init+0x64>)
 8004146:	2200      	movs	r2, #0
 8004148:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800414a:	4b0e      	ldr	r3, [pc, #56]	@ (8004184 <MX_SPI1_Init+0x64>)
 800414c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004150:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004152:	4b0c      	ldr	r3, [pc, #48]	@ (8004184 <MX_SPI1_Init+0x64>)
 8004154:	2200      	movs	r2, #0
 8004156:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004158:	4b0a      	ldr	r3, [pc, #40]	@ (8004184 <MX_SPI1_Init+0x64>)
 800415a:	2200      	movs	r2, #0
 800415c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800415e:	4b09      	ldr	r3, [pc, #36]	@ (8004184 <MX_SPI1_Init+0x64>)
 8004160:	2200      	movs	r2, #0
 8004162:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004164:	4b07      	ldr	r3, [pc, #28]	@ (8004184 <MX_SPI1_Init+0x64>)
 8004166:	2200      	movs	r2, #0
 8004168:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800416a:	4b06      	ldr	r3, [pc, #24]	@ (8004184 <MX_SPI1_Init+0x64>)
 800416c:	220a      	movs	r2, #10
 800416e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004170:	4804      	ldr	r0, [pc, #16]	@ (8004184 <MX_SPI1_Init+0x64>)
 8004172:	f007 f9b1 	bl	800b4d8 <HAL_SPI_Init>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800417c:	f000 fb48 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004180:	bf00      	nop
 8004182:	bd80      	pop	{r7, pc}
 8004184:	20000634 	.word	0x20000634
 8004188:	40013000 	.word	0x40013000

0800418c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004190:	4b17      	ldr	r3, [pc, #92]	@ (80041f0 <MX_SPI2_Init+0x64>)
 8004192:	4a18      	ldr	r2, [pc, #96]	@ (80041f4 <MX_SPI2_Init+0x68>)
 8004194:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004196:	4b16      	ldr	r3, [pc, #88]	@ (80041f0 <MX_SPI2_Init+0x64>)
 8004198:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800419c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800419e:	4b14      	ldr	r3, [pc, #80]	@ (80041f0 <MX_SPI2_Init+0x64>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80041a4:	4b12      	ldr	r3, [pc, #72]	@ (80041f0 <MX_SPI2_Init+0x64>)
 80041a6:	2200      	movs	r2, #0
 80041a8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80041aa:	4b11      	ldr	r3, [pc, #68]	@ (80041f0 <MX_SPI2_Init+0x64>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80041b0:	4b0f      	ldr	r3, [pc, #60]	@ (80041f0 <MX_SPI2_Init+0x64>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80041b6:	4b0e      	ldr	r3, [pc, #56]	@ (80041f0 <MX_SPI2_Init+0x64>)
 80041b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041bc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041be:	4b0c      	ldr	r3, [pc, #48]	@ (80041f0 <MX_SPI2_Init+0x64>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80041c4:	4b0a      	ldr	r3, [pc, #40]	@ (80041f0 <MX_SPI2_Init+0x64>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80041ca:	4b09      	ldr	r3, [pc, #36]	@ (80041f0 <MX_SPI2_Init+0x64>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041d0:	4b07      	ldr	r3, [pc, #28]	@ (80041f0 <MX_SPI2_Init+0x64>)
 80041d2:	2200      	movs	r2, #0
 80041d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80041d6:	4b06      	ldr	r3, [pc, #24]	@ (80041f0 <MX_SPI2_Init+0x64>)
 80041d8:	220a      	movs	r2, #10
 80041da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80041dc:	4804      	ldr	r0, [pc, #16]	@ (80041f0 <MX_SPI2_Init+0x64>)
 80041de:	f007 f97b 	bl	800b4d8 <HAL_SPI_Init>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d001      	beq.n	80041ec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80041e8:	f000 fb12 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80041ec:	bf00      	nop
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	2000068c 	.word	0x2000068c
 80041f4:	40003800 	.word	0x40003800

080041f8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80041fc:	4b17      	ldr	r3, [pc, #92]	@ (800425c <MX_SPI3_Init+0x64>)
 80041fe:	4a18      	ldr	r2, [pc, #96]	@ (8004260 <MX_SPI3_Init+0x68>)
 8004200:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004202:	4b16      	ldr	r3, [pc, #88]	@ (800425c <MX_SPI3_Init+0x64>)
 8004204:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004208:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800420a:	4b14      	ldr	r3, [pc, #80]	@ (800425c <MX_SPI3_Init+0x64>)
 800420c:	2200      	movs	r2, #0
 800420e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004210:	4b12      	ldr	r3, [pc, #72]	@ (800425c <MX_SPI3_Init+0x64>)
 8004212:	2200      	movs	r2, #0
 8004214:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004216:	4b11      	ldr	r3, [pc, #68]	@ (800425c <MX_SPI3_Init+0x64>)
 8004218:	2200      	movs	r2, #0
 800421a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800421c:	4b0f      	ldr	r3, [pc, #60]	@ (800425c <MX_SPI3_Init+0x64>)
 800421e:	2200      	movs	r2, #0
 8004220:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004222:	4b0e      	ldr	r3, [pc, #56]	@ (800425c <MX_SPI3_Init+0x64>)
 8004224:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004228:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800422a:	4b0c      	ldr	r3, [pc, #48]	@ (800425c <MX_SPI3_Init+0x64>)
 800422c:	2200      	movs	r2, #0
 800422e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004230:	4b0a      	ldr	r3, [pc, #40]	@ (800425c <MX_SPI3_Init+0x64>)
 8004232:	2200      	movs	r2, #0
 8004234:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004236:	4b09      	ldr	r3, [pc, #36]	@ (800425c <MX_SPI3_Init+0x64>)
 8004238:	2200      	movs	r2, #0
 800423a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800423c:	4b07      	ldr	r3, [pc, #28]	@ (800425c <MX_SPI3_Init+0x64>)
 800423e:	2200      	movs	r2, #0
 8004240:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004242:	4b06      	ldr	r3, [pc, #24]	@ (800425c <MX_SPI3_Init+0x64>)
 8004244:	220a      	movs	r2, #10
 8004246:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004248:	4804      	ldr	r0, [pc, #16]	@ (800425c <MX_SPI3_Init+0x64>)
 800424a:	f007 f945 	bl	800b4d8 <HAL_SPI_Init>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d001      	beq.n	8004258 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004254:	f000 fadc 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004258:	bf00      	nop
 800425a:	bd80      	pop	{r7, pc}
 800425c:	200006e4 	.word	0x200006e4
 8004260:	40003c00 	.word	0x40003c00

08004264 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b096      	sub	sp, #88	@ 0x58
 8004268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800426a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	605a      	str	r2, [r3, #4]
 8004274:	609a      	str	r2, [r3, #8]
 8004276:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004278:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800427c:	2200      	movs	r2, #0
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004282:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004286:	2200      	movs	r2, #0
 8004288:	601a      	str	r2, [r3, #0]
 800428a:	605a      	str	r2, [r3, #4]
 800428c:	609a      	str	r2, [r3, #8]
 800428e:	60da      	str	r2, [r3, #12]
 8004290:	611a      	str	r2, [r3, #16]
 8004292:	615a      	str	r2, [r3, #20]
 8004294:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004296:	1d3b      	adds	r3, r7, #4
 8004298:	2220      	movs	r2, #32
 800429a:	2100      	movs	r1, #0
 800429c:	4618      	mov	r0, r3
 800429e:	f00f f8bc 	bl	801341a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80042a2:	4b44      	ldr	r3, [pc, #272]	@ (80043b4 <MX_TIM1_Init+0x150>)
 80042a4:	4a44      	ldr	r2, [pc, #272]	@ (80043b8 <MX_TIM1_Init+0x154>)
 80042a6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 80042a8:	4b42      	ldr	r3, [pc, #264]	@ (80043b4 <MX_TIM1_Init+0x150>)
 80042aa:	22a7      	movs	r2, #167	@ 0xa7
 80042ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042ae:	4b41      	ldr	r3, [pc, #260]	@ (80043b4 <MX_TIM1_Init+0x150>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 80042b4:	4b3f      	ldr	r3, [pc, #252]	@ (80043b4 <MX_TIM1_Init+0x150>)
 80042b6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80042ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042bc:	4b3d      	ldr	r3, [pc, #244]	@ (80043b4 <MX_TIM1_Init+0x150>)
 80042be:	2200      	movs	r2, #0
 80042c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80042c2:	4b3c      	ldr	r3, [pc, #240]	@ (80043b4 <MX_TIM1_Init+0x150>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042c8:	4b3a      	ldr	r3, [pc, #232]	@ (80043b4 <MX_TIM1_Init+0x150>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80042ce:	4839      	ldr	r0, [pc, #228]	@ (80043b4 <MX_TIM1_Init+0x150>)
 80042d0:	f007 fed4 	bl	800c07c <HAL_TIM_Base_Init>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d001      	beq.n	80042de <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80042da:	f000 fa99 	bl	8004810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80042e4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80042e8:	4619      	mov	r1, r3
 80042ea:	4832      	ldr	r0, [pc, #200]	@ (80043b4 <MX_TIM1_Init+0x150>)
 80042ec:	f008 fa5a 	bl	800c7a4 <HAL_TIM_ConfigClockSource>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d001      	beq.n	80042fa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80042f6:	f000 fa8b 	bl	8004810 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80042fa:	482e      	ldr	r0, [pc, #184]	@ (80043b4 <MX_TIM1_Init+0x150>)
 80042fc:	f007 ff7e 	bl	800c1fc <HAL_TIM_PWM_Init>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8004306:	f000 fa83 	bl	8004810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800430a:	2300      	movs	r3, #0
 800430c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800430e:	2300      	movs	r3, #0
 8004310:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004312:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004316:	4619      	mov	r1, r3
 8004318:	4826      	ldr	r0, [pc, #152]	@ (80043b4 <MX_TIM1_Init+0x150>)
 800431a:	f008 fe4f 	bl	800cfbc <HAL_TIMEx_MasterConfigSynchronization>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d001      	beq.n	8004328 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8004324:	f000 fa74 	bl	8004810 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004328:	2360      	movs	r3, #96	@ 0x60
 800432a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800432c:	2300      	movs	r3, #0
 800432e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004330:	2300      	movs	r3, #0
 8004332:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004334:	2300      	movs	r3, #0
 8004336:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004338:	2300      	movs	r3, #0
 800433a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800433c:	2300      	movs	r3, #0
 800433e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004340:	2300      	movs	r3, #0
 8004342:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004344:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004348:	2200      	movs	r2, #0
 800434a:	4619      	mov	r1, r3
 800434c:	4819      	ldr	r0, [pc, #100]	@ (80043b4 <MX_TIM1_Init+0x150>)
 800434e:	f008 f967 	bl	800c620 <HAL_TIM_PWM_ConfigChannel>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d001      	beq.n	800435c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8004358:	f000 fa5a 	bl	8004810 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800435c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004360:	2208      	movs	r2, #8
 8004362:	4619      	mov	r1, r3
 8004364:	4813      	ldr	r0, [pc, #76]	@ (80043b4 <MX_TIM1_Init+0x150>)
 8004366:	f008 f95b 	bl	800c620 <HAL_TIM_PWM_ConfigChannel>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8004370:	f000 fa4e 	bl	8004810 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004374:	2300      	movs	r3, #0
 8004376:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004378:	2300      	movs	r3, #0
 800437a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800437c:	2300      	movs	r3, #0
 800437e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004380:	2300      	movs	r3, #0
 8004382:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004384:	2300      	movs	r3, #0
 8004386:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004388:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800438c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800438e:	2300      	movs	r3, #0
 8004390:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004392:	1d3b      	adds	r3, r7, #4
 8004394:	4619      	mov	r1, r3
 8004396:	4807      	ldr	r0, [pc, #28]	@ (80043b4 <MX_TIM1_Init+0x150>)
 8004398:	f008 fe8c 	bl	800d0b4 <HAL_TIMEx_ConfigBreakDeadTime>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d001      	beq.n	80043a6 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80043a2:	f000 fa35 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80043a6:	4803      	ldr	r0, [pc, #12]	@ (80043b4 <MX_TIM1_Init+0x150>)
 80043a8:	f000 fe92 	bl	80050d0 <HAL_TIM_MspPostInit>

}
 80043ac:	bf00      	nop
 80043ae:	3758      	adds	r7, #88	@ 0x58
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	2000073c 	.word	0x2000073c
 80043b8:	40010000 	.word	0x40010000

080043bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b08e      	sub	sp, #56	@ 0x38
 80043c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80043c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80043c6:	2200      	movs	r2, #0
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	605a      	str	r2, [r3, #4]
 80043cc:	609a      	str	r2, [r3, #8]
 80043ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043d0:	f107 0320 	add.w	r3, r7, #32
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]
 80043d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80043da:	1d3b      	adds	r3, r7, #4
 80043dc:	2200      	movs	r2, #0
 80043de:	601a      	str	r2, [r3, #0]
 80043e0:	605a      	str	r2, [r3, #4]
 80043e2:	609a      	str	r2, [r3, #8]
 80043e4:	60da      	str	r2, [r3, #12]
 80043e6:	611a      	str	r2, [r3, #16]
 80043e8:	615a      	str	r2, [r3, #20]
 80043ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80043ec:	4b3d      	ldr	r3, [pc, #244]	@ (80044e4 <MX_TIM2_Init+0x128>)
 80043ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80043f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1344-1;
 80043f4:	4b3b      	ldr	r3, [pc, #236]	@ (80044e4 <MX_TIM2_Init+0x128>)
 80043f6:	f240 523f 	movw	r2, #1343	@ 0x53f
 80043fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043fc:	4b39      	ldr	r3, [pc, #228]	@ (80044e4 <MX_TIM2_Init+0x128>)
 80043fe:	2200      	movs	r2, #0
 8004400:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8004402:	4b38      	ldr	r3, [pc, #224]	@ (80044e4 <MX_TIM2_Init+0x128>)
 8004404:	22ff      	movs	r2, #255	@ 0xff
 8004406:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004408:	4b36      	ldr	r3, [pc, #216]	@ (80044e4 <MX_TIM2_Init+0x128>)
 800440a:	2200      	movs	r2, #0
 800440c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800440e:	4b35      	ldr	r3, [pc, #212]	@ (80044e4 <MX_TIM2_Init+0x128>)
 8004410:	2280      	movs	r2, #128	@ 0x80
 8004412:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004414:	4833      	ldr	r0, [pc, #204]	@ (80044e4 <MX_TIM2_Init+0x128>)
 8004416:	f007 fe31 	bl	800c07c <HAL_TIM_Base_Init>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d001      	beq.n	8004424 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004420:	f000 f9f6 	bl	8004810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004424:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004428:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800442a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800442e:	4619      	mov	r1, r3
 8004430:	482c      	ldr	r0, [pc, #176]	@ (80044e4 <MX_TIM2_Init+0x128>)
 8004432:	f008 f9b7 	bl	800c7a4 <HAL_TIM_ConfigClockSource>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d001      	beq.n	8004440 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800443c:	f000 f9e8 	bl	8004810 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004440:	4828      	ldr	r0, [pc, #160]	@ (80044e4 <MX_TIM2_Init+0x128>)
 8004442:	f007 fedb 	bl	800c1fc <HAL_TIM_PWM_Init>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d001      	beq.n	8004450 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800444c:	f000 f9e0 	bl	8004810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004450:	2300      	movs	r3, #0
 8004452:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004454:	2300      	movs	r3, #0
 8004456:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004458:	f107 0320 	add.w	r3, r7, #32
 800445c:	4619      	mov	r1, r3
 800445e:	4821      	ldr	r0, [pc, #132]	@ (80044e4 <MX_TIM2_Init+0x128>)
 8004460:	f008 fdac 	bl	800cfbc <HAL_TIMEx_MasterConfigSynchronization>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800446a:	f000 f9d1 	bl	8004810 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800446e:	2360      	movs	r3, #96	@ 0x60
 8004470:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004472:	2300      	movs	r3, #0
 8004474:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004476:	2300      	movs	r3, #0
 8004478:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800447a:	2300      	movs	r3, #0
 800447c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800447e:	1d3b      	adds	r3, r7, #4
 8004480:	2200      	movs	r2, #0
 8004482:	4619      	mov	r1, r3
 8004484:	4817      	ldr	r0, [pc, #92]	@ (80044e4 <MX_TIM2_Init+0x128>)
 8004486:	f008 f8cb 	bl	800c620 <HAL_TIM_PWM_ConfigChannel>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d001      	beq.n	8004494 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8004490:	f000 f9be 	bl	8004810 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004494:	1d3b      	adds	r3, r7, #4
 8004496:	2204      	movs	r2, #4
 8004498:	4619      	mov	r1, r3
 800449a:	4812      	ldr	r0, [pc, #72]	@ (80044e4 <MX_TIM2_Init+0x128>)
 800449c:	f008 f8c0 	bl	800c620 <HAL_TIM_PWM_ConfigChannel>
 80044a0:	4603      	mov	r3, r0
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d001      	beq.n	80044aa <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80044a6:	f000 f9b3 	bl	8004810 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80044aa:	1d3b      	adds	r3, r7, #4
 80044ac:	2208      	movs	r2, #8
 80044ae:	4619      	mov	r1, r3
 80044b0:	480c      	ldr	r0, [pc, #48]	@ (80044e4 <MX_TIM2_Init+0x128>)
 80044b2:	f008 f8b5 	bl	800c620 <HAL_TIM_PWM_ConfigChannel>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d001      	beq.n	80044c0 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80044bc:	f000 f9a8 	bl	8004810 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80044c0:	1d3b      	adds	r3, r7, #4
 80044c2:	220c      	movs	r2, #12
 80044c4:	4619      	mov	r1, r3
 80044c6:	4807      	ldr	r0, [pc, #28]	@ (80044e4 <MX_TIM2_Init+0x128>)
 80044c8:	f008 f8aa 	bl	800c620 <HAL_TIM_PWM_ConfigChannel>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d001      	beq.n	80044d6 <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80044d2:	f000 f99d 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80044d6:	4803      	ldr	r0, [pc, #12]	@ (80044e4 <MX_TIM2_Init+0x128>)
 80044d8:	f000 fdfa 	bl	80050d0 <HAL_TIM_MspPostInit>

}
 80044dc:	bf00      	nop
 80044de:	3738      	adds	r7, #56	@ 0x38
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	20000784 	.word	0x20000784

080044e8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044ee:	463b      	mov	r3, r7
 80044f0:	2200      	movs	r2, #0
 80044f2:	601a      	str	r2, [r3, #0]
 80044f4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80044f6:	4b15      	ldr	r3, [pc, #84]	@ (800454c <MX_TIM6_Init+0x64>)
 80044f8:	4a15      	ldr	r2, [pc, #84]	@ (8004550 <MX_TIM6_Init+0x68>)
 80044fa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 80044fc:	4b13      	ldr	r3, [pc, #76]	@ (800454c <MX_TIM6_Init+0x64>)
 80044fe:	2253      	movs	r2, #83	@ 0x53
 8004500:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004502:	4b12      	ldr	r3, [pc, #72]	@ (800454c <MX_TIM6_Init+0x64>)
 8004504:	2200      	movs	r2, #0
 8004506:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8004508:	4b10      	ldr	r3, [pc, #64]	@ (800454c <MX_TIM6_Init+0x64>)
 800450a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800450e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004510:	4b0e      	ldr	r3, [pc, #56]	@ (800454c <MX_TIM6_Init+0x64>)
 8004512:	2200      	movs	r2, #0
 8004514:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004516:	480d      	ldr	r0, [pc, #52]	@ (800454c <MX_TIM6_Init+0x64>)
 8004518:	f007 fdb0 	bl	800c07c <HAL_TIM_Base_Init>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d001      	beq.n	8004526 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004522:	f000 f975 	bl	8004810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004526:	2300      	movs	r3, #0
 8004528:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800452a:	2300      	movs	r3, #0
 800452c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800452e:	463b      	mov	r3, r7
 8004530:	4619      	mov	r1, r3
 8004532:	4806      	ldr	r0, [pc, #24]	@ (800454c <MX_TIM6_Init+0x64>)
 8004534:	f008 fd42 	bl	800cfbc <HAL_TIMEx_MasterConfigSynchronization>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800453e:	f000 f967 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004542:	bf00      	nop
 8004544:	3708      	adds	r7, #8
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	200007cc 	.word	0x200007cc
 8004550:	40001000 	.word	0x40001000

08004554 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b082      	sub	sp, #8
 8004558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800455a:	463b      	mov	r3, r7
 800455c:	2200      	movs	r2, #0
 800455e:	601a      	str	r2, [r3, #0]
 8004560:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004562:	4b15      	ldr	r3, [pc, #84]	@ (80045b8 <MX_TIM7_Init+0x64>)
 8004564:	4a15      	ldr	r2, [pc, #84]	@ (80045bc <MX_TIM7_Init+0x68>)
 8004566:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8004568:	4b13      	ldr	r3, [pc, #76]	@ (80045b8 <MX_TIM7_Init+0x64>)
 800456a:	2253      	movs	r2, #83	@ 0x53
 800456c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800456e:	4b12      	ldr	r3, [pc, #72]	@ (80045b8 <MX_TIM7_Init+0x64>)
 8004570:	2200      	movs	r2, #0
 8004572:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000-1;
 8004574:	4b10      	ldr	r3, [pc, #64]	@ (80045b8 <MX_TIM7_Init+0x64>)
 8004576:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800457a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800457c:	4b0e      	ldr	r3, [pc, #56]	@ (80045b8 <MX_TIM7_Init+0x64>)
 800457e:	2200      	movs	r2, #0
 8004580:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004582:	480d      	ldr	r0, [pc, #52]	@ (80045b8 <MX_TIM7_Init+0x64>)
 8004584:	f007 fd7a 	bl	800c07c <HAL_TIM_Base_Init>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800458e:	f000 f93f 	bl	8004810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004592:	2300      	movs	r3, #0
 8004594:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004596:	2300      	movs	r3, #0
 8004598:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800459a:	463b      	mov	r3, r7
 800459c:	4619      	mov	r1, r3
 800459e:	4806      	ldr	r0, [pc, #24]	@ (80045b8 <MX_TIM7_Init+0x64>)
 80045a0:	f008 fd0c 	bl	800cfbc <HAL_TIMEx_MasterConfigSynchronization>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d001      	beq.n	80045ae <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80045aa:	f000 f931 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80045ae:	bf00      	nop
 80045b0:	3708      	adds	r7, #8
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	20000814 	.word	0x20000814
 80045bc:	40001400 	.word	0x40001400

080045c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80045c4:	4b11      	ldr	r3, [pc, #68]	@ (800460c <MX_USART1_UART_Init+0x4c>)
 80045c6:	4a12      	ldr	r2, [pc, #72]	@ (8004610 <MX_USART1_UART_Init+0x50>)
 80045c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80045ca:	4b10      	ldr	r3, [pc, #64]	@ (800460c <MX_USART1_UART_Init+0x4c>)
 80045cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80045d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80045d2:	4b0e      	ldr	r3, [pc, #56]	@ (800460c <MX_USART1_UART_Init+0x4c>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80045d8:	4b0c      	ldr	r3, [pc, #48]	@ (800460c <MX_USART1_UART_Init+0x4c>)
 80045da:	2200      	movs	r2, #0
 80045dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80045de:	4b0b      	ldr	r3, [pc, #44]	@ (800460c <MX_USART1_UART_Init+0x4c>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80045e4:	4b09      	ldr	r3, [pc, #36]	@ (800460c <MX_USART1_UART_Init+0x4c>)
 80045e6:	220c      	movs	r2, #12
 80045e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045ea:	4b08      	ldr	r3, [pc, #32]	@ (800460c <MX_USART1_UART_Init+0x4c>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80045f0:	4b06      	ldr	r3, [pc, #24]	@ (800460c <MX_USART1_UART_Init+0x4c>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80045f6:	4805      	ldr	r0, [pc, #20]	@ (800460c <MX_USART1_UART_Init+0x4c>)
 80045f8:	f008 fdc2 	bl	800d180 <HAL_UART_Init>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004602:	f000 f905 	bl	8004810 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004606:	bf00      	nop
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	2000085c 	.word	0x2000085c
 8004610:	40011000 	.word	0x40011000

08004614 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800461a:	2300      	movs	r3, #0
 800461c:	607b      	str	r3, [r7, #4]
 800461e:	4b10      	ldr	r3, [pc, #64]	@ (8004660 <MX_DMA_Init+0x4c>)
 8004620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004622:	4a0f      	ldr	r2, [pc, #60]	@ (8004660 <MX_DMA_Init+0x4c>)
 8004624:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004628:	6313      	str	r3, [r2, #48]	@ 0x30
 800462a:	4b0d      	ldr	r3, [pc, #52]	@ (8004660 <MX_DMA_Init+0x4c>)
 800462c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004632:	607b      	str	r3, [r7, #4]
 8004634:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004636:	2200      	movs	r2, #0
 8004638:	2100      	movs	r1, #0
 800463a:	2038      	movs	r0, #56	@ 0x38
 800463c:	f002 f9a5 	bl	800698a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004640:	2038      	movs	r0, #56	@ 0x38
 8004642:	f002 f9be 	bl	80069c2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004646:	2200      	movs	r2, #0
 8004648:	2100      	movs	r1, #0
 800464a:	203a      	movs	r0, #58	@ 0x3a
 800464c:	f002 f99d 	bl	800698a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004650:	203a      	movs	r0, #58	@ 0x3a
 8004652:	f002 f9b6 	bl	80069c2 <HAL_NVIC_EnableIRQ>

}
 8004656:	bf00      	nop
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40023800 	.word	0x40023800

08004664 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b08a      	sub	sp, #40	@ 0x28
 8004668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800466a:	f107 0314 	add.w	r3, r7, #20
 800466e:	2200      	movs	r2, #0
 8004670:	601a      	str	r2, [r3, #0]
 8004672:	605a      	str	r2, [r3, #4]
 8004674:	609a      	str	r2, [r3, #8]
 8004676:	60da      	str	r2, [r3, #12]
 8004678:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800467a:	2300      	movs	r3, #0
 800467c:	613b      	str	r3, [r7, #16]
 800467e:	4b5f      	ldr	r3, [pc, #380]	@ (80047fc <MX_GPIO_Init+0x198>)
 8004680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004682:	4a5e      	ldr	r2, [pc, #376]	@ (80047fc <MX_GPIO_Init+0x198>)
 8004684:	f043 0304 	orr.w	r3, r3, #4
 8004688:	6313      	str	r3, [r2, #48]	@ 0x30
 800468a:	4b5c      	ldr	r3, [pc, #368]	@ (80047fc <MX_GPIO_Init+0x198>)
 800468c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468e:	f003 0304 	and.w	r3, r3, #4
 8004692:	613b      	str	r3, [r7, #16]
 8004694:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004696:	2300      	movs	r3, #0
 8004698:	60fb      	str	r3, [r7, #12]
 800469a:	4b58      	ldr	r3, [pc, #352]	@ (80047fc <MX_GPIO_Init+0x198>)
 800469c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800469e:	4a57      	ldr	r2, [pc, #348]	@ (80047fc <MX_GPIO_Init+0x198>)
 80046a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80046a6:	4b55      	ldr	r3, [pc, #340]	@ (80047fc <MX_GPIO_Init+0x198>)
 80046a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ae:	60fb      	str	r3, [r7, #12]
 80046b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80046b2:	2300      	movs	r3, #0
 80046b4:	60bb      	str	r3, [r7, #8]
 80046b6:	4b51      	ldr	r3, [pc, #324]	@ (80047fc <MX_GPIO_Init+0x198>)
 80046b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ba:	4a50      	ldr	r2, [pc, #320]	@ (80047fc <MX_GPIO_Init+0x198>)
 80046bc:	f043 0301 	orr.w	r3, r3, #1
 80046c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80046c2:	4b4e      	ldr	r3, [pc, #312]	@ (80047fc <MX_GPIO_Init+0x198>)
 80046c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c6:	f003 0301 	and.w	r3, r3, #1
 80046ca:	60bb      	str	r3, [r7, #8]
 80046cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046ce:	2300      	movs	r3, #0
 80046d0:	607b      	str	r3, [r7, #4]
 80046d2:	4b4a      	ldr	r3, [pc, #296]	@ (80047fc <MX_GPIO_Init+0x198>)
 80046d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d6:	4a49      	ldr	r2, [pc, #292]	@ (80047fc <MX_GPIO_Init+0x198>)
 80046d8:	f043 0302 	orr.w	r3, r3, #2
 80046dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80046de:	4b47      	ldr	r3, [pc, #284]	@ (80047fc <MX_GPIO_Init+0x198>)
 80046e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e2:	f003 0302 	and.w	r3, r3, #2
 80046e6:	607b      	str	r3, [r7, #4]
 80046e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80046ea:	2300      	movs	r3, #0
 80046ec:	603b      	str	r3, [r7, #0]
 80046ee:	4b43      	ldr	r3, [pc, #268]	@ (80047fc <MX_GPIO_Init+0x198>)
 80046f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046f2:	4a42      	ldr	r2, [pc, #264]	@ (80047fc <MX_GPIO_Init+0x198>)
 80046f4:	f043 0308 	orr.w	r3, r3, #8
 80046f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80046fa:	4b40      	ldr	r3, [pc, #256]	@ (80047fc <MX_GPIO_Init+0x198>)
 80046fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	603b      	str	r3, [r7, #0]
 8004704:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 8004706:	2200      	movs	r2, #0
 8004708:	f243 4125 	movw	r1, #13349	@ 0x3425
 800470c:	483c      	ldr	r0, [pc, #240]	@ (8004800 <MX_GPIO_Init+0x19c>)
 800470e:	f003 f89b 	bl	8007848 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin|RADIO_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 8004712:	2200      	movs	r2, #0
 8004714:	2110      	movs	r1, #16
 8004716:	483b      	ldr	r0, [pc, #236]	@ (8004804 <MX_GPIO_Init+0x1a0>)
 8004718:	f003 f896 	bl	8007848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PYRO_4_Pin|SPI2_CSB_Pin, GPIO_PIN_RESET);
 800471c:	2200      	movs	r2, #0
 800471e:	f241 0102 	movw	r1, #4098	@ 0x1002
 8004722:	4839      	ldr	r0, [pc, #228]	@ (8004808 <MX_GPIO_Init+0x1a4>)
 8004724:	f003 f890 	bl	8007848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CSB_GPIO_Port, SPI3_CSB_Pin, GPIO_PIN_RESET);
 8004728:	2200      	movs	r2, #0
 800472a:	2104      	movs	r1, #4
 800472c:	4837      	ldr	r0, [pc, #220]	@ (800480c <MX_GPIO_Init+0x1a8>)
 800472e:	f003 f88b 	bl	8007848 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin PYRO_1_Pin PYRO_2_Pin PYRO_3_Pin
                           ERROR_LED_Pin RADIO_RESET_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 8004732:	f243 4325 	movw	r3, #13349	@ 0x3425
 8004736:	617b      	str	r3, [r7, #20]
                          |ERROR_LED_Pin|RADIO_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004738:	2301      	movs	r3, #1
 800473a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800473c:	2300      	movs	r3, #0
 800473e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004740:	2300      	movs	r3, #0
 8004742:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004744:	f107 0314 	add.w	r3, r7, #20
 8004748:	4619      	mov	r1, r3
 800474a:	482d      	ldr	r0, [pc, #180]	@ (8004800 <MX_GPIO_Init+0x19c>)
 800474c:	f002 fdcc 	bl	80072e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_1_SENSE_Pin PYRO_2_SENSE_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = PYRO_1_SENSE_Pin|PYRO_2_SENSE_Pin|SD_DETECT_Pin;
 8004750:	231a      	movs	r3, #26
 8004752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004754:	2300      	movs	r3, #0
 8004756:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004758:	2300      	movs	r3, #0
 800475a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800475c:	f107 0314 	add.w	r3, r7, #20
 8004760:	4619      	mov	r1, r3
 8004762:	4827      	ldr	r0, [pc, #156]	@ (8004800 <MX_GPIO_Init+0x19c>)
 8004764:	f002 fdc0 	bl	80072e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 8004768:	2310      	movs	r3, #16
 800476a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800476c:	2311      	movs	r3, #17
 800476e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004770:	2300      	movs	r3, #0
 8004772:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004774:	2300      	movs	r3, #0
 8004776:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 8004778:	f107 0314 	add.w	r3, r7, #20
 800477c:	4619      	mov	r1, r3
 800477e:	4821      	ldr	r0, [pc, #132]	@ (8004804 <MX_GPIO_Init+0x1a0>)
 8004780:	f002 fdb2 	bl	80072e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_3_SENSE_Pin PYRO_4_SENSE_Pin */
  GPIO_InitStruct.Pin = PYRO_3_SENSE_Pin|PYRO_4_SENSE_Pin;
 8004784:	2305      	movs	r3, #5
 8004786:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004788:	2300      	movs	r3, #0
 800478a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800478c:	2300      	movs	r3, #0
 800478e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004790:	f107 0314 	add.w	r3, r7, #20
 8004794:	4619      	mov	r1, r3
 8004796:	481c      	ldr	r0, [pc, #112]	@ (8004808 <MX_GPIO_Init+0x1a4>)
 8004798:	f002 fda6 	bl	80072e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_4_Pin SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = PYRO_4_Pin|SPI2_CSB_Pin;
 800479c:	f241 0302 	movw	r3, #4098	@ 0x1002
 80047a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80047a2:	2301      	movs	r3, #1
 80047a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a6:	2300      	movs	r3, #0
 80047a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047aa:	2300      	movs	r3, #0
 80047ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047ae:	f107 0314 	add.w	r3, r7, #20
 80047b2:	4619      	mov	r1, r3
 80047b4:	4814      	ldr	r0, [pc, #80]	@ (8004808 <MX_GPIO_Init+0x1a4>)
 80047b6:	f002 fd97 	bl	80072e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_INT_Pin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 80047ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80047be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80047c0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80047c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c6:	2300      	movs	r3, #0
 80047c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 80047ca:	f107 0314 	add.w	r3, r7, #20
 80047ce:	4619      	mov	r1, r3
 80047d0:	480b      	ldr	r0, [pc, #44]	@ (8004800 <MX_GPIO_Init+0x19c>)
 80047d2:	f002 fd89 	bl	80072e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CSB_Pin */
  GPIO_InitStruct.Pin = SPI3_CSB_Pin;
 80047d6:	2304      	movs	r3, #4
 80047d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80047da:	2301      	movs	r3, #1
 80047dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047de:	2300      	movs	r3, #0
 80047e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047e2:	2300      	movs	r3, #0
 80047e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CSB_GPIO_Port, &GPIO_InitStruct);
 80047e6:	f107 0314 	add.w	r3, r7, #20
 80047ea:	4619      	mov	r1, r3
 80047ec:	4807      	ldr	r0, [pc, #28]	@ (800480c <MX_GPIO_Init+0x1a8>)
 80047ee:	f002 fd7b 	bl	80072e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80047f2:	bf00      	nop
 80047f4:	3728      	adds	r7, #40	@ 0x28
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	40023800 	.word	0x40023800
 8004800:	40020800 	.word	0x40020800
 8004804:	40020000 	.word	0x40020000
 8004808:	40020400 	.word	0x40020400
 800480c:	40020c00 	.word	0x40020c00

08004810 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004814:	b672      	cpsid	i
}
 8004816:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004818:	bf00      	nop
 800481a:	e7fd      	b.n	8004818 <Error_Handler+0x8>

0800481c <initialize_orientation>:
float current_time;
float dt;

float orientation_freq;

void initialize_orientation() {
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
	q0 = 0.0f;
 8004820:	4b0b      	ldr	r3, [pc, #44]	@ (8004850 <initialize_orientation+0x34>)
 8004822:	f04f 0200 	mov.w	r2, #0
 8004826:	601a      	str	r2, [r3, #0]
	q1 = -0.5f * sqrt(2.0f);
 8004828:	4b0a      	ldr	r3, [pc, #40]	@ (8004854 <initialize_orientation+0x38>)
 800482a:	4a0b      	ldr	r2, [pc, #44]	@ (8004858 <initialize_orientation+0x3c>)
 800482c:	601a      	str	r2, [r3, #0]
	q2 = -q1;
 800482e:	4b09      	ldr	r3, [pc, #36]	@ (8004854 <initialize_orientation+0x38>)
 8004830:	edd3 7a00 	vldr	s15, [r3]
 8004834:	eef1 7a67 	vneg.f32	s15, s15
 8004838:	4b08      	ldr	r3, [pc, #32]	@ (800485c <initialize_orientation+0x40>)
 800483a:	edc3 7a00 	vstr	s15, [r3]
	q3 = 0.0f;
 800483e:	4b08      	ldr	r3, [pc, #32]	@ (8004860 <initialize_orientation+0x44>)
 8004840:	f04f 0200 	mov.w	r2, #0
 8004844:	601a      	str	r2, [r3, #0]
}
 8004846:	bf00      	nop
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	20000008 	.word	0x20000008
 8004854:	200003c4 	.word	0x200003c4
 8004858:	bf3504f3 	.word	0xbf3504f3
 800485c:	200003c8 	.word	0x200003c8
 8004860:	200003cc 	.word	0x200003cc
 8004864:	00000000 	.word	0x00000000

08004868 <calculate_orientation>:

void calculate_orientation(float* quaternion, float* roll, float* pitch, float* yaw) {
 8004868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800486a:	b087      	sub	sp, #28
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
 8004874:	603b      	str	r3, [r7, #0]
	last_time = current_time;
 8004876:	4bac      	ldr	r3, [pc, #688]	@ (8004b28 <calculate_orientation+0x2c0>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4aac      	ldr	r2, [pc, #688]	@ (8004b2c <calculate_orientation+0x2c4>)
 800487c:	6013      	str	r3, [r2, #0]
	current_time = HAL_GetTick();
 800487e:	f001 fb4d 	bl	8005f1c <HAL_GetTick>
 8004882:	ee07 0a90 	vmov	s15, r0
 8004886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800488a:	4ba7      	ldr	r3, [pc, #668]	@ (8004b28 <calculate_orientation+0x2c0>)
 800488c:	edc3 7a00 	vstr	s15, [r3]
	dt = current_time - last_time;
 8004890:	4ba5      	ldr	r3, [pc, #660]	@ (8004b28 <calculate_orientation+0x2c0>)
 8004892:	ed93 7a00 	vldr	s14, [r3]
 8004896:	4ba5      	ldr	r3, [pc, #660]	@ (8004b2c <calculate_orientation+0x2c4>)
 8004898:	edd3 7a00 	vldr	s15, [r3]
 800489c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048a0:	4ba3      	ldr	r3, [pc, #652]	@ (8004b30 <calculate_orientation+0x2c8>)
 80048a2:	edc3 7a00 	vstr	s15, [r3]
	orientation_freq = 1.0f / dt;
 80048a6:	4ba2      	ldr	r3, [pc, #648]	@ (8004b30 <calculate_orientation+0x2c8>)
 80048a8:	ed93 7a00 	vldr	s14, [r3]
 80048ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048b4:	4b9f      	ldr	r3, [pc, #636]	@ (8004b34 <calculate_orientation+0x2cc>)
 80048b6:	edc3 7a00 	vstr	s15, [r3]

	MadgwickAHRSupdate(data.gx, data.gy, data.gz, data.ax, data.ay, data.az, data.mx, data.my, data.mz);
 80048ba:	4b9f      	ldr	r3, [pc, #636]	@ (8004b38 <calculate_orientation+0x2d0>)
 80048bc:	695a      	ldr	r2, [r3, #20]
 80048be:	4613      	mov	r3, r2
 80048c0:	461a      	mov	r2, r3
 80048c2:	4b9d      	ldr	r3, [pc, #628]	@ (8004b38 <calculate_orientation+0x2d0>)
 80048c4:	6999      	ldr	r1, [r3, #24]
 80048c6:	460b      	mov	r3, r1
 80048c8:	4619      	mov	r1, r3
 80048ca:	4b9b      	ldr	r3, [pc, #620]	@ (8004b38 <calculate_orientation+0x2d0>)
 80048cc:	69d8      	ldr	r0, [r3, #28]
 80048ce:	4603      	mov	r3, r0
 80048d0:	4618      	mov	r0, r3
 80048d2:	4b99      	ldr	r3, [pc, #612]	@ (8004b38 <calculate_orientation+0x2d0>)
 80048d4:	689c      	ldr	r4, [r3, #8]
 80048d6:	4623      	mov	r3, r4
 80048d8:	461c      	mov	r4, r3
 80048da:	4b97      	ldr	r3, [pc, #604]	@ (8004b38 <calculate_orientation+0x2d0>)
 80048dc:	68dd      	ldr	r5, [r3, #12]
 80048de:	462b      	mov	r3, r5
 80048e0:	461d      	mov	r5, r3
 80048e2:	4b95      	ldr	r3, [pc, #596]	@ (8004b38 <calculate_orientation+0x2d0>)
 80048e4:	691e      	ldr	r6, [r3, #16]
 80048e6:	4633      	mov	r3, r6
 80048e8:	461e      	mov	r6, r3
 80048ea:	4b93      	ldr	r3, [pc, #588]	@ (8004b38 <calculate_orientation+0x2d0>)
 80048ec:	f8d3 c020 	ldr.w	ip, [r3, #32]
 80048f0:	4663      	mov	r3, ip
 80048f2:	469c      	mov	ip, r3
 80048f4:	4b90      	ldr	r3, [pc, #576]	@ (8004b38 <calculate_orientation+0x2d0>)
 80048f6:	f8d3 e024 	ldr.w	lr, [r3, #36]	@ 0x24
 80048fa:	4673      	mov	r3, lr
 80048fc:	469e      	mov	lr, r3
 80048fe:	4b8e      	ldr	r3, [pc, #568]	@ (8004b38 <calculate_orientation+0x2d0>)
 8004900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004902:	ee04 3a10 	vmov	s8, r3
 8004906:	ee03 ea90 	vmov	s7, lr
 800490a:	ee03 ca10 	vmov	s6, ip
 800490e:	ee02 6a90 	vmov	s5, r6
 8004912:	ee02 5a10 	vmov	s4, r5
 8004916:	ee01 4a90 	vmov	s3, r4
 800491a:	ee01 0a10 	vmov	s2, r0
 800491e:	ee00 1a90 	vmov	s1, r1
 8004922:	ee00 2a10 	vmov	s0, r2
 8004926:	f7fd fd1b 	bl	8002360 <MadgwickAHRSupdate>

	quaternion[0] = q0;
 800492a:	4b84      	ldr	r3, [pc, #528]	@ (8004b3c <calculate_orientation+0x2d4>)
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	601a      	str	r2, [r3, #0]
	quaternion[1] = q1;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	3304      	adds	r3, #4
 8004936:	4a82      	ldr	r2, [pc, #520]	@ (8004b40 <calculate_orientation+0x2d8>)
 8004938:	6812      	ldr	r2, [r2, #0]
 800493a:	601a      	str	r2, [r3, #0]
	quaternion[2] = q2;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	3308      	adds	r3, #8
 8004940:	4a80      	ldr	r2, [pc, #512]	@ (8004b44 <calculate_orientation+0x2dc>)
 8004942:	6812      	ldr	r2, [r2, #0]
 8004944:	601a      	str	r2, [r3, #0]
	quaternion[3] = q3;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	330c      	adds	r3, #12
 800494a:	4a7f      	ldr	r2, [pc, #508]	@ (8004b48 <calculate_orientation+0x2e0>)
 800494c:	6812      	ldr	r2, [r2, #0]
 800494e:	601a      	str	r2, [r3, #0]

	*roll = RAD_TO_DEG * -atan2f(2.0f * (q0*q3 + q1*q2), 1.0f - 2.0f * (q2*q2 + q3*q3));
 8004950:	4b7a      	ldr	r3, [pc, #488]	@ (8004b3c <calculate_orientation+0x2d4>)
 8004952:	ed93 7a00 	vldr	s14, [r3]
 8004956:	4b7c      	ldr	r3, [pc, #496]	@ (8004b48 <calculate_orientation+0x2e0>)
 8004958:	edd3 7a00 	vldr	s15, [r3]
 800495c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004960:	4b77      	ldr	r3, [pc, #476]	@ (8004b40 <calculate_orientation+0x2d8>)
 8004962:	edd3 6a00 	vldr	s13, [r3]
 8004966:	4b77      	ldr	r3, [pc, #476]	@ (8004b44 <calculate_orientation+0x2dc>)
 8004968:	edd3 7a00 	vldr	s15, [r3]
 800496c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004970:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004974:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8004978:	4b72      	ldr	r3, [pc, #456]	@ (8004b44 <calculate_orientation+0x2dc>)
 800497a:	ed93 7a00 	vldr	s14, [r3]
 800497e:	4b71      	ldr	r3, [pc, #452]	@ (8004b44 <calculate_orientation+0x2dc>)
 8004980:	edd3 7a00 	vldr	s15, [r3]
 8004984:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004988:	4b6f      	ldr	r3, [pc, #444]	@ (8004b48 <calculate_orientation+0x2e0>)
 800498a:	edd3 6a00 	vldr	s13, [r3]
 800498e:	4b6e      	ldr	r3, [pc, #440]	@ (8004b48 <calculate_orientation+0x2e0>)
 8004990:	edd3 7a00 	vldr	s15, [r3]
 8004994:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004998:	ee77 7a27 	vadd.f32	s15, s14, s15
 800499c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80049a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049a8:	eef0 0a67 	vmov.f32	s1, s15
 80049ac:	eeb0 0a46 	vmov.f32	s0, s12
 80049b0:	f010 fda2 	bl	80154f8 <atan2f>
 80049b4:	eef0 7a40 	vmov.f32	s15, s0
 80049b8:	eef1 7a67 	vneg.f32	s15, s15
 80049bc:	ee17 3a90 	vmov	r3, s15
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7fb fdc1 	bl	8000548 <__aeabi_f2d>
 80049c6:	a356      	add	r3, pc, #344	@ (adr r3, 8004b20 <calculate_orientation+0x2b8>)
 80049c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049cc:	f7fb fe14 	bl	80005f8 <__aeabi_dmul>
 80049d0:	4602      	mov	r2, r0
 80049d2:	460b      	mov	r3, r1
 80049d4:	4610      	mov	r0, r2
 80049d6:	4619      	mov	r1, r3
 80049d8:	f7fc f8e6 	bl	8000ba8 <__aeabi_d2f>
 80049dc:	4602      	mov	r2, r0
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	601a      	str	r2, [r3, #0]
	*yaw = RAD_TO_DEG * -asinf(2.0f * (q0*q2 - q3*q1));
 80049e2:	4b56      	ldr	r3, [pc, #344]	@ (8004b3c <calculate_orientation+0x2d4>)
 80049e4:	ed93 7a00 	vldr	s14, [r3]
 80049e8:	4b56      	ldr	r3, [pc, #344]	@ (8004b44 <calculate_orientation+0x2dc>)
 80049ea:	edd3 7a00 	vldr	s15, [r3]
 80049ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049f2:	4b55      	ldr	r3, [pc, #340]	@ (8004b48 <calculate_orientation+0x2e0>)
 80049f4:	edd3 6a00 	vldr	s13, [r3]
 80049f8:	4b51      	ldr	r3, [pc, #324]	@ (8004b40 <calculate_orientation+0x2d8>)
 80049fa:	edd3 7a00 	vldr	s15, [r3]
 80049fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a06:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004a0a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a0e:	f010 fd47 	bl	80154a0 <asinf>
 8004a12:	eef0 7a40 	vmov.f32	s15, s0
 8004a16:	eef1 7a67 	vneg.f32	s15, s15
 8004a1a:	ee17 3a90 	vmov	r3, s15
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f7fb fd92 	bl	8000548 <__aeabi_f2d>
 8004a24:	a33e      	add	r3, pc, #248	@ (adr r3, 8004b20 <calculate_orientation+0x2b8>)
 8004a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2a:	f7fb fde5 	bl	80005f8 <__aeabi_dmul>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	460b      	mov	r3, r1
 8004a32:	4610      	mov	r0, r2
 8004a34:	4619      	mov	r1, r3
 8004a36:	f7fc f8b7 	bl	8000ba8 <__aeabi_d2f>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	601a      	str	r2, [r3, #0]

	float c_pitch = RAD_TO_DEG * atan2f(2.0f * (q0*q1 + q2*q3), 1.0f - 2.0f * (q1*q1 + q2*q2));
 8004a40:	4b3e      	ldr	r3, [pc, #248]	@ (8004b3c <calculate_orientation+0x2d4>)
 8004a42:	ed93 7a00 	vldr	s14, [r3]
 8004a46:	4b3e      	ldr	r3, [pc, #248]	@ (8004b40 <calculate_orientation+0x2d8>)
 8004a48:	edd3 7a00 	vldr	s15, [r3]
 8004a4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a50:	4b3c      	ldr	r3, [pc, #240]	@ (8004b44 <calculate_orientation+0x2dc>)
 8004a52:	edd3 6a00 	vldr	s13, [r3]
 8004a56:	4b3c      	ldr	r3, [pc, #240]	@ (8004b48 <calculate_orientation+0x2e0>)
 8004a58:	edd3 7a00 	vldr	s15, [r3]
 8004a5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a64:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8004a68:	4b35      	ldr	r3, [pc, #212]	@ (8004b40 <calculate_orientation+0x2d8>)
 8004a6a:	ed93 7a00 	vldr	s14, [r3]
 8004a6e:	4b34      	ldr	r3, [pc, #208]	@ (8004b40 <calculate_orientation+0x2d8>)
 8004a70:	edd3 7a00 	vldr	s15, [r3]
 8004a74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a78:	4b32      	ldr	r3, [pc, #200]	@ (8004b44 <calculate_orientation+0x2dc>)
 8004a7a:	edd3 6a00 	vldr	s13, [r3]
 8004a7e:	4b31      	ldr	r3, [pc, #196]	@ (8004b44 <calculate_orientation+0x2dc>)
 8004a80:	edd3 7a00 	vldr	s15, [r3]
 8004a84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a8c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004a90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a98:	eef0 0a67 	vmov.f32	s1, s15
 8004a9c:	eeb0 0a46 	vmov.f32	s0, s12
 8004aa0:	f010 fd2a 	bl	80154f8 <atan2f>
 8004aa4:	ee10 3a10 	vmov	r3, s0
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f7fb fd4d 	bl	8000548 <__aeabi_f2d>
 8004aae:	a31c      	add	r3, pc, #112	@ (adr r3, 8004b20 <calculate_orientation+0x2b8>)
 8004ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab4:	f7fb fda0 	bl	80005f8 <__aeabi_dmul>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	460b      	mov	r3, r1
 8004abc:	4610      	mov	r0, r2
 8004abe:	4619      	mov	r1, r3
 8004ac0:	f7fc f872 	bl	8000ba8 <__aeabi_d2f>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	617b      	str	r3, [r7, #20]

	if (c_pitch > 0.0f) {
 8004ac8:	edd7 7a05 	vldr	s15, [r7, #20]
 8004acc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ad4:	dd09      	ble.n	8004aea <calculate_orientation+0x282>
		*pitch = 180.0f - c_pitch;
 8004ad6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004b4c <calculate_orientation+0x2e4>
 8004ada:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ade:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	edc3 7a00 	vstr	s15, [r3]
	} else if (c_pitch < 0.0f) {
		*pitch = -180.0f - c_pitch;
	} else {
		*pitch = 0.0f;
	}
}
 8004ae8:	e014      	b.n	8004b14 <calculate_orientation+0x2ac>
	} else if (c_pitch < 0.0f) {
 8004aea:	edd7 7a05 	vldr	s15, [r7, #20]
 8004aee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004af6:	d509      	bpl.n	8004b0c <calculate_orientation+0x2a4>
		*pitch = -180.0f - c_pitch;
 8004af8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8004b50 <calculate_orientation+0x2e8>
 8004afc:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	edc3 7a00 	vstr	s15, [r3]
}
 8004b0a:	e003      	b.n	8004b14 <calculate_orientation+0x2ac>
		*pitch = 0.0f;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f04f 0200 	mov.w	r2, #0
 8004b12:	601a      	str	r2, [r3, #0]
}
 8004b14:	bf00      	nop
 8004b16:	371c      	adds	r7, #28
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b1c:	f3af 8000 	nop.w
 8004b20:	1a63c1f8 	.word	0x1a63c1f8
 8004b24:	404ca5dc 	.word	0x404ca5dc
 8004b28:	200009c0 	.word	0x200009c0
 8004b2c:	200009bc 	.word	0x200009bc
 8004b30:	200009c4 	.word	0x200009c4
 8004b34:	200009c8 	.word	0x200009c8
 8004b38:	20000964 	.word	0x20000964
 8004b3c:	20000008 	.word	0x20000008
 8004b40:	200003c4 	.word	0x200003c4
 8004b44:	200003c8 	.word	0x200003c8
 8004b48:	200003cc 	.word	0x200003cc
 8004b4c:	43340000 	.word	0x43340000
 8004b50:	c3340000 	.word	0xc3340000

08004b54 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	607b      	str	r3, [r7, #4]
 8004b5e:	4b10      	ldr	r3, [pc, #64]	@ (8004ba0 <HAL_MspInit+0x4c>)
 8004b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b62:	4a0f      	ldr	r2, [pc, #60]	@ (8004ba0 <HAL_MspInit+0x4c>)
 8004b64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b68:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ba0 <HAL_MspInit+0x4c>)
 8004b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b72:	607b      	str	r3, [r7, #4]
 8004b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b76:	2300      	movs	r3, #0
 8004b78:	603b      	str	r3, [r7, #0]
 8004b7a:	4b09      	ldr	r3, [pc, #36]	@ (8004ba0 <HAL_MspInit+0x4c>)
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7e:	4a08      	ldr	r2, [pc, #32]	@ (8004ba0 <HAL_MspInit+0x4c>)
 8004b80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b86:	4b06      	ldr	r3, [pc, #24]	@ (8004ba0 <HAL_MspInit+0x4c>)
 8004b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b8e:	603b      	str	r3, [r7, #0]
 8004b90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	40023800 	.word	0x40023800

08004ba4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b08a      	sub	sp, #40	@ 0x28
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bac:	f107 0314 	add.w	r3, r7, #20
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	601a      	str	r2, [r3, #0]
 8004bb4:	605a      	str	r2, [r3, #4]
 8004bb6:	609a      	str	r2, [r3, #8]
 8004bb8:	60da      	str	r2, [r3, #12]
 8004bba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a2f      	ldr	r2, [pc, #188]	@ (8004c80 <HAL_ADC_MspInit+0xdc>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d157      	bne.n	8004c76 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	613b      	str	r3, [r7, #16]
 8004bca:	4b2e      	ldr	r3, [pc, #184]	@ (8004c84 <HAL_ADC_MspInit+0xe0>)
 8004bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bce:	4a2d      	ldr	r2, [pc, #180]	@ (8004c84 <HAL_ADC_MspInit+0xe0>)
 8004bd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004bd6:	4b2b      	ldr	r3, [pc, #172]	@ (8004c84 <HAL_ADC_MspInit+0xe0>)
 8004bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bde:	613b      	str	r3, [r7, #16]
 8004be0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004be2:	2300      	movs	r3, #0
 8004be4:	60fb      	str	r3, [r7, #12]
 8004be6:	4b27      	ldr	r3, [pc, #156]	@ (8004c84 <HAL_ADC_MspInit+0xe0>)
 8004be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bea:	4a26      	ldr	r2, [pc, #152]	@ (8004c84 <HAL_ADC_MspInit+0xe0>)
 8004bec:	f043 0301 	orr.w	r3, r3, #1
 8004bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bf2:	4b24      	ldr	r3, [pc, #144]	@ (8004c84 <HAL_ADC_MspInit+0xe0>)
 8004bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	60fb      	str	r3, [r7, #12]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = VBAT_SENSING_Pin;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004c02:	2303      	movs	r3, #3
 8004c04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c06:	2300      	movs	r3, #0
 8004c08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSING_GPIO_Port, &GPIO_InitStruct);
 8004c0a:	f107 0314 	add.w	r3, r7, #20
 8004c0e:	4619      	mov	r1, r3
 8004c10:	481d      	ldr	r0, [pc, #116]	@ (8004c88 <HAL_ADC_MspInit+0xe4>)
 8004c12:	f002 fb69 	bl	80072e8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004c16:	4b1d      	ldr	r3, [pc, #116]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c18:	4a1d      	ldr	r2, [pc, #116]	@ (8004c90 <HAL_ADC_MspInit+0xec>)
 8004c1a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c22:	4b1a      	ldr	r3, [pc, #104]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c28:	4b18      	ldr	r3, [pc, #96]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004c2e:	4b17      	ldr	r3, [pc, #92]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c34:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004c36:	4b15      	ldr	r3, [pc, #84]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c38:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c3c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004c3e:	4b13      	ldr	r3, [pc, #76]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004c44:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004c46:	4b11      	ldr	r3, [pc, #68]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c4c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004c4e:	4b0f      	ldr	r3, [pc, #60]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c54:	4b0d      	ldr	r3, [pc, #52]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004c5a:	480c      	ldr	r0, [pc, #48]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c5c:	f001 ff28 	bl	8006ab0 <HAL_DMA_Init>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004c66:	f7ff fdd3 	bl	8004810 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a07      	ldr	r2, [pc, #28]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c6e:	639a      	str	r2, [r3, #56]	@ 0x38
 8004c70:	4a06      	ldr	r2, [pc, #24]	@ (8004c8c <HAL_ADC_MspInit+0xe8>)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004c76:	bf00      	nop
 8004c78:	3728      	adds	r7, #40	@ 0x28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	40012000 	.word	0x40012000
 8004c84:	40023800 	.word	0x40023800
 8004c88:	40020000 	.word	0x40020000
 8004c8c:	20000524 	.word	0x20000524
 8004c90:	40026410 	.word	0x40026410

08004c94 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b085      	sub	sp, #20
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a0b      	ldr	r2, [pc, #44]	@ (8004cd0 <HAL_CRC_MspInit+0x3c>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d10d      	bne.n	8004cc2 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	60fb      	str	r3, [r7, #12]
 8004caa:	4b0a      	ldr	r3, [pc, #40]	@ (8004cd4 <HAL_CRC_MspInit+0x40>)
 8004cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cae:	4a09      	ldr	r2, [pc, #36]	@ (8004cd4 <HAL_CRC_MspInit+0x40>)
 8004cb0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cb6:	4b07      	ldr	r3, [pc, #28]	@ (8004cd4 <HAL_CRC_MspInit+0x40>)
 8004cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8004cc2:	bf00      	nop
 8004cc4:	3714      	adds	r7, #20
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	40023000 	.word	0x40023000
 8004cd4:	40023800 	.word	0x40023800

08004cd8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b08c      	sub	sp, #48	@ 0x30
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ce0:	f107 031c 	add.w	r3, r7, #28
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	601a      	str	r2, [r3, #0]
 8004ce8:	605a      	str	r2, [r3, #4]
 8004cea:	609a      	str	r2, [r3, #8]
 8004cec:	60da      	str	r2, [r3, #12]
 8004cee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a3f      	ldr	r2, [pc, #252]	@ (8004df4 <HAL_I2C_MspInit+0x11c>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d135      	bne.n	8004d66 <HAL_I2C_MspInit+0x8e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	61bb      	str	r3, [r7, #24]
 8004cfe:	4b3e      	ldr	r3, [pc, #248]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d02:	4a3d      	ldr	r2, [pc, #244]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004d04:	f043 0302 	orr.w	r3, r3, #2
 8004d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	61bb      	str	r3, [r7, #24]
 8004d14:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004d16:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004d1c:	2312      	movs	r3, #18
 8004d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d20:	2300      	movs	r3, #0
 8004d22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d24:	2303      	movs	r3, #3
 8004d26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004d28:	2304      	movs	r3, #4
 8004d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d2c:	f107 031c 	add.w	r3, r7, #28
 8004d30:	4619      	mov	r1, r3
 8004d32:	4832      	ldr	r0, [pc, #200]	@ (8004dfc <HAL_I2C_MspInit+0x124>)
 8004d34:	f002 fad8 	bl	80072e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004d38:	2300      	movs	r3, #0
 8004d3a:	617b      	str	r3, [r7, #20]
 8004d3c:	4b2e      	ldr	r3, [pc, #184]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d40:	4a2d      	ldr	r2, [pc, #180]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004d42:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004d46:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d48:	4b2b      	ldr	r3, [pc, #172]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d50:	617b      	str	r3, [r7, #20]
 8004d52:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004d54:	2200      	movs	r2, #0
 8004d56:	2100      	movs	r1, #0
 8004d58:	201f      	movs	r0, #31
 8004d5a:	f001 fe16 	bl	800698a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004d5e:	201f      	movs	r0, #31
 8004d60:	f001 fe2f 	bl	80069c2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004d64:	e041      	b.n	8004dea <HAL_I2C_MspInit+0x112>
  else if(hi2c->Instance==I2C2)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a25      	ldr	r2, [pc, #148]	@ (8004e00 <HAL_I2C_MspInit+0x128>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d13c      	bne.n	8004dea <HAL_I2C_MspInit+0x112>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d70:	2300      	movs	r3, #0
 8004d72:	613b      	str	r3, [r7, #16]
 8004d74:	4b20      	ldr	r3, [pc, #128]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d78:	4a1f      	ldr	r2, [pc, #124]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004d7a:	f043 0302 	orr.w	r3, r3, #2
 8004d7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d80:	4b1d      	ldr	r3, [pc, #116]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d84:	f003 0302 	and.w	r3, r3, #2
 8004d88:	613b      	str	r3, [r7, #16]
 8004d8a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004d8c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004d92:	2312      	movs	r3, #18
 8004d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d96:	2300      	movs	r3, #0
 8004d98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004d9e:	2304      	movs	r3, #4
 8004da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004da2:	f107 031c 	add.w	r3, r7, #28
 8004da6:	4619      	mov	r1, r3
 8004da8:	4814      	ldr	r0, [pc, #80]	@ (8004dfc <HAL_I2C_MspInit+0x124>)
 8004daa:	f002 fa9d 	bl	80072e8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004dae:	2300      	movs	r3, #0
 8004db0:	60fb      	str	r3, [r7, #12]
 8004db2:	4b11      	ldr	r3, [pc, #68]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db6:	4a10      	ldr	r2, [pc, #64]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004db8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8004df8 <HAL_I2C_MspInit+0x120>)
 8004dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8004dca:	2200      	movs	r2, #0
 8004dcc:	2100      	movs	r1, #0
 8004dce:	2021      	movs	r0, #33	@ 0x21
 8004dd0:	f001 fddb 	bl	800698a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8004dd4:	2021      	movs	r0, #33	@ 0x21
 8004dd6:	f001 fdf4 	bl	80069c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8004dda:	2200      	movs	r2, #0
 8004ddc:	2100      	movs	r1, #0
 8004dde:	2022      	movs	r0, #34	@ 0x22
 8004de0:	f001 fdd3 	bl	800698a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8004de4:	2022      	movs	r0, #34	@ 0x22
 8004de6:	f001 fdec 	bl	80069c2 <HAL_NVIC_EnableIRQ>
}
 8004dea:	bf00      	nop
 8004dec:	3730      	adds	r7, #48	@ 0x30
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	40005400 	.word	0x40005400
 8004df8:	40023800 	.word	0x40023800
 8004dfc:	40020400 	.word	0x40020400
 8004e00:	40005800 	.word	0x40005800

08004e04 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a1a      	ldr	r2, [pc, #104]	@ (8004e7c <HAL_I2C_MspDeInit+0x78>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d113      	bne.n	8004e3e <HAL_I2C_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8004e16:	4b1a      	ldr	r3, [pc, #104]	@ (8004e80 <HAL_I2C_MspDeInit+0x7c>)
 8004e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1a:	4a19      	ldr	r2, [pc, #100]	@ (8004e80 <HAL_I2C_MspDeInit+0x7c>)
 8004e1c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004e20:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8004e22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004e26:	4817      	ldr	r0, [pc, #92]	@ (8004e84 <HAL_I2C_MspDeInit+0x80>)
 8004e28:	f002 fbfa 	bl	8007620 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8004e2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004e30:	4814      	ldr	r0, [pc, #80]	@ (8004e84 <HAL_I2C_MspDeInit+0x80>)
 8004e32:	f002 fbf5 	bl	8007620 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8004e36:	201f      	movs	r0, #31
 8004e38:	f001 fdd1 	bl	80069de <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8004e3c:	e01a      	b.n	8004e74 <HAL_I2C_MspDeInit+0x70>
  else if(hi2c->Instance==I2C2)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a11      	ldr	r2, [pc, #68]	@ (8004e88 <HAL_I2C_MspDeInit+0x84>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d115      	bne.n	8004e74 <HAL_I2C_MspDeInit+0x70>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8004e48:	4b0d      	ldr	r3, [pc, #52]	@ (8004e80 <HAL_I2C_MspDeInit+0x7c>)
 8004e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8004e80 <HAL_I2C_MspDeInit+0x7c>)
 8004e4e:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004e52:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8004e54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004e58:	480a      	ldr	r0, [pc, #40]	@ (8004e84 <HAL_I2C_MspDeInit+0x80>)
 8004e5a:	f002 fbe1 	bl	8007620 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8004e5e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004e62:	4808      	ldr	r0, [pc, #32]	@ (8004e84 <HAL_I2C_MspDeInit+0x80>)
 8004e64:	f002 fbdc 	bl	8007620 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8004e68:	2021      	movs	r0, #33	@ 0x21
 8004e6a:	f001 fdb8 	bl	80069de <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8004e6e:	2022      	movs	r0, #34	@ 0x22
 8004e70:	f001 fdb5 	bl	80069de <HAL_NVIC_DisableIRQ>
}
 8004e74:	bf00      	nop
 8004e76:	3708      	adds	r7, #8
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	40005400 	.word	0x40005400
 8004e80:	40023800 	.word	0x40023800
 8004e84:	40020400 	.word	0x40020400
 8004e88:	40005800 	.word	0x40005800

08004e8c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b08e      	sub	sp, #56	@ 0x38
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e98:	2200      	movs	r2, #0
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	605a      	str	r2, [r3, #4]
 8004e9e:	609a      	str	r2, [r3, #8]
 8004ea0:	60da      	str	r2, [r3, #12]
 8004ea2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a4b      	ldr	r2, [pc, #300]	@ (8004fd8 <HAL_SPI_MspInit+0x14c>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d12c      	bne.n	8004f08 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004eae:	2300      	movs	r3, #0
 8004eb0:	623b      	str	r3, [r7, #32]
 8004eb2:	4b4a      	ldr	r3, [pc, #296]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eb6:	4a49      	ldr	r2, [pc, #292]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004eb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004ebc:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ebe:	4b47      	ldr	r3, [pc, #284]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ec2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ec6:	623b      	str	r3, [r7, #32]
 8004ec8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004eca:	2300      	movs	r3, #0
 8004ecc:	61fb      	str	r3, [r7, #28]
 8004ece:	4b43      	ldr	r3, [pc, #268]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed2:	4a42      	ldr	r2, [pc, #264]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004ed4:	f043 0301 	orr.w	r3, r3, #1
 8004ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004eda:	4b40      	ldr	r3, [pc, #256]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	61fb      	str	r3, [r7, #28]
 8004ee4:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004ee6:	23e0      	movs	r3, #224	@ 0xe0
 8004ee8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eea:	2302      	movs	r3, #2
 8004eec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ef2:	2303      	movs	r3, #3
 8004ef4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004ef6:	2305      	movs	r3, #5
 8004ef8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004efa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004efe:	4619      	mov	r1, r3
 8004f00:	4837      	ldr	r0, [pc, #220]	@ (8004fe0 <HAL_SPI_MspInit+0x154>)
 8004f02:	f002 f9f1 	bl	80072e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004f06:	e063      	b.n	8004fd0 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a35      	ldr	r2, [pc, #212]	@ (8004fe4 <HAL_SPI_MspInit+0x158>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d12d      	bne.n	8004f6e <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004f12:	2300      	movs	r3, #0
 8004f14:	61bb      	str	r3, [r7, #24]
 8004f16:	4b31      	ldr	r3, [pc, #196]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1a:	4a30      	ldr	r2, [pc, #192]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004f1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f20:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f22:	4b2e      	ldr	r3, [pc, #184]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f2a:	61bb      	str	r3, [r7, #24]
 8004f2c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f2e:	2300      	movs	r3, #0
 8004f30:	617b      	str	r3, [r7, #20]
 8004f32:	4b2a      	ldr	r3, [pc, #168]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f36:	4a29      	ldr	r2, [pc, #164]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004f38:	f043 0302 	orr.w	r3, r3, #2
 8004f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004f3e:	4b27      	ldr	r3, [pc, #156]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	617b      	str	r3, [r7, #20]
 8004f48:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004f4a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8004f4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f50:	2302      	movs	r3, #2
 8004f52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f54:	2300      	movs	r3, #0
 8004f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004f5c:	2305      	movs	r3, #5
 8004f5e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f64:	4619      	mov	r1, r3
 8004f66:	4820      	ldr	r0, [pc, #128]	@ (8004fe8 <HAL_SPI_MspInit+0x15c>)
 8004f68:	f002 f9be 	bl	80072e8 <HAL_GPIO_Init>
}
 8004f6c:	e030      	b.n	8004fd0 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI3)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a1e      	ldr	r2, [pc, #120]	@ (8004fec <HAL_SPI_MspInit+0x160>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d12b      	bne.n	8004fd0 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004f78:	2300      	movs	r3, #0
 8004f7a:	613b      	str	r3, [r7, #16]
 8004f7c:	4b17      	ldr	r3, [pc, #92]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f80:	4a16      	ldr	r2, [pc, #88]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004f82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f86:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f88:	4b14      	ldr	r3, [pc, #80]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f90:	613b      	str	r3, [r7, #16]
 8004f92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f94:	2300      	movs	r3, #0
 8004f96:	60fb      	str	r3, [r7, #12]
 8004f98:	4b10      	ldr	r3, [pc, #64]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f9c:	4a0f      	ldr	r2, [pc, #60]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004f9e:	f043 0302 	orr.w	r3, r3, #2
 8004fa2:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fa4:	4b0d      	ldr	r3, [pc, #52]	@ (8004fdc <HAL_SPI_MspInit+0x150>)
 8004fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa8:	f003 0302 	and.w	r3, r3, #2
 8004fac:	60fb      	str	r3, [r7, #12]
 8004fae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004fb0:	2338      	movs	r3, #56	@ 0x38
 8004fb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fb4:	2302      	movs	r3, #2
 8004fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004fc0:	2306      	movs	r3, #6
 8004fc2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004fc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004fc8:	4619      	mov	r1, r3
 8004fca:	4807      	ldr	r0, [pc, #28]	@ (8004fe8 <HAL_SPI_MspInit+0x15c>)
 8004fcc:	f002 f98c 	bl	80072e8 <HAL_GPIO_Init>
}
 8004fd0:	bf00      	nop
 8004fd2:	3738      	adds	r7, #56	@ 0x38
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	40013000 	.word	0x40013000
 8004fdc:	40023800 	.word	0x40023800
 8004fe0:	40020000 	.word	0x40020000
 8004fe4:	40003800 	.word	0x40003800
 8004fe8:	40020400 	.word	0x40020400
 8004fec:	40003c00 	.word	0x40003c00

08004ff0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a30      	ldr	r2, [pc, #192]	@ (80050c0 <HAL_TIM_Base_MspInit+0xd0>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d10e      	bne.n	8005020 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005002:	2300      	movs	r3, #0
 8005004:	617b      	str	r3, [r7, #20]
 8005006:	4b2f      	ldr	r3, [pc, #188]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 8005008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800500a:	4a2e      	ldr	r2, [pc, #184]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 800500c:	f043 0301 	orr.w	r3, r3, #1
 8005010:	6453      	str	r3, [r2, #68]	@ 0x44
 8005012:	4b2c      	ldr	r3, [pc, #176]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 8005014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	617b      	str	r3, [r7, #20]
 800501c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 800501e:	e04a      	b.n	80050b6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005028:	d10e      	bne.n	8005048 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800502a:	2300      	movs	r3, #0
 800502c:	613b      	str	r3, [r7, #16]
 800502e:	4b25      	ldr	r3, [pc, #148]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 8005030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005032:	4a24      	ldr	r2, [pc, #144]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 8005034:	f043 0301 	orr.w	r3, r3, #1
 8005038:	6413      	str	r3, [r2, #64]	@ 0x40
 800503a:	4b22      	ldr	r3, [pc, #136]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 800503c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503e:	f003 0301 	and.w	r3, r3, #1
 8005042:	613b      	str	r3, [r7, #16]
 8005044:	693b      	ldr	r3, [r7, #16]
}
 8005046:	e036      	b.n	80050b6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a1e      	ldr	r2, [pc, #120]	@ (80050c8 <HAL_TIM_Base_MspInit+0xd8>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d116      	bne.n	8005080 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005052:	2300      	movs	r3, #0
 8005054:	60fb      	str	r3, [r7, #12]
 8005056:	4b1b      	ldr	r3, [pc, #108]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 8005058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505a:	4a1a      	ldr	r2, [pc, #104]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 800505c:	f043 0310 	orr.w	r3, r3, #16
 8005060:	6413      	str	r3, [r2, #64]	@ 0x40
 8005062:	4b18      	ldr	r3, [pc, #96]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 8005064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005066:	f003 0310 	and.w	r3, r3, #16
 800506a:	60fb      	str	r3, [r7, #12]
 800506c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800506e:	2200      	movs	r2, #0
 8005070:	2100      	movs	r1, #0
 8005072:	2036      	movs	r0, #54	@ 0x36
 8005074:	f001 fc89 	bl	800698a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005078:	2036      	movs	r0, #54	@ 0x36
 800507a:	f001 fca2 	bl	80069c2 <HAL_NVIC_EnableIRQ>
}
 800507e:	e01a      	b.n	80050b6 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a11      	ldr	r2, [pc, #68]	@ (80050cc <HAL_TIM_Base_MspInit+0xdc>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d115      	bne.n	80050b6 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800508a:	2300      	movs	r3, #0
 800508c:	60bb      	str	r3, [r7, #8]
 800508e:	4b0d      	ldr	r3, [pc, #52]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 8005090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005092:	4a0c      	ldr	r2, [pc, #48]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 8005094:	f043 0320 	orr.w	r3, r3, #32
 8005098:	6413      	str	r3, [r2, #64]	@ 0x40
 800509a:	4b0a      	ldr	r3, [pc, #40]	@ (80050c4 <HAL_TIM_Base_MspInit+0xd4>)
 800509c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509e:	f003 0320 	and.w	r3, r3, #32
 80050a2:	60bb      	str	r3, [r7, #8]
 80050a4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80050a6:	2200      	movs	r2, #0
 80050a8:	2100      	movs	r1, #0
 80050aa:	2037      	movs	r0, #55	@ 0x37
 80050ac:	f001 fc6d 	bl	800698a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80050b0:	2037      	movs	r0, #55	@ 0x37
 80050b2:	f001 fc86 	bl	80069c2 <HAL_NVIC_EnableIRQ>
}
 80050b6:	bf00      	nop
 80050b8:	3718      	adds	r7, #24
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	40010000 	.word	0x40010000
 80050c4:	40023800 	.word	0x40023800
 80050c8:	40001000 	.word	0x40001000
 80050cc:	40001400 	.word	0x40001400

080050d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b08a      	sub	sp, #40	@ 0x28
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050d8:	f107 0314 	add.w	r3, r7, #20
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]
 80050e0:	605a      	str	r2, [r3, #4]
 80050e2:	609a      	str	r2, [r3, #8]
 80050e4:	60da      	str	r2, [r3, #12]
 80050e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a25      	ldr	r2, [pc, #148]	@ (8005184 <HAL_TIM_MspPostInit+0xb4>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d11f      	bne.n	8005132 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050f2:	2300      	movs	r3, #0
 80050f4:	613b      	str	r3, [r7, #16]
 80050f6:	4b24      	ldr	r3, [pc, #144]	@ (8005188 <HAL_TIM_MspPostInit+0xb8>)
 80050f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050fa:	4a23      	ldr	r2, [pc, #140]	@ (8005188 <HAL_TIM_MspPostInit+0xb8>)
 80050fc:	f043 0301 	orr.w	r3, r3, #1
 8005100:	6313      	str	r3, [r2, #48]	@ 0x30
 8005102:	4b21      	ldr	r3, [pc, #132]	@ (8005188 <HAL_TIM_MspPostInit+0xb8>)
 8005104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005106:	f003 0301 	and.w	r3, r3, #1
 800510a:	613b      	str	r3, [r7, #16]
 800510c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TVC_SERVO_X_Pin|TVC_SERVO_Y_Pin;
 800510e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8005112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005114:	2302      	movs	r3, #2
 8005116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005118:	2300      	movs	r3, #0
 800511a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800511c:	2300      	movs	r3, #0
 800511e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005120:	2301      	movs	r3, #1
 8005122:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005124:	f107 0314 	add.w	r3, r7, #20
 8005128:	4619      	mov	r1, r3
 800512a:	4818      	ldr	r0, [pc, #96]	@ (800518c <HAL_TIM_MspPostInit+0xbc>)
 800512c:	f002 f8dc 	bl	80072e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8005130:	e023      	b.n	800517a <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM2)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800513a:	d11e      	bne.n	800517a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800513c:	2300      	movs	r3, #0
 800513e:	60fb      	str	r3, [r7, #12]
 8005140:	4b11      	ldr	r3, [pc, #68]	@ (8005188 <HAL_TIM_MspPostInit+0xb8>)
 8005142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005144:	4a10      	ldr	r2, [pc, #64]	@ (8005188 <HAL_TIM_MspPostInit+0xb8>)
 8005146:	f043 0301 	orr.w	r3, r3, #1
 800514a:	6313      	str	r3, [r2, #48]	@ 0x30
 800514c:	4b0e      	ldr	r3, [pc, #56]	@ (8005188 <HAL_TIM_MspPostInit+0xb8>)
 800514e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005150:	f003 0301 	and.w	r3, r3, #1
 8005154:	60fb      	str	r3, [r7, #12]
 8005156:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin|BUZZER_Pin;
 8005158:	f248 030e 	movw	r3, #32782	@ 0x800e
 800515c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800515e:	2302      	movs	r3, #2
 8005160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005162:	2300      	movs	r3, #0
 8005164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005166:	2300      	movs	r3, #0
 8005168:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800516a:	2301      	movs	r3, #1
 800516c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800516e:	f107 0314 	add.w	r3, r7, #20
 8005172:	4619      	mov	r1, r3
 8005174:	4805      	ldr	r0, [pc, #20]	@ (800518c <HAL_TIM_MspPostInit+0xbc>)
 8005176:	f002 f8b7 	bl	80072e8 <HAL_GPIO_Init>
}
 800517a:	bf00      	nop
 800517c:	3728      	adds	r7, #40	@ 0x28
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	40010000 	.word	0x40010000
 8005188:	40023800 	.word	0x40023800
 800518c:	40020000 	.word	0x40020000

08005190 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b08a      	sub	sp, #40	@ 0x28
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005198:	f107 0314 	add.w	r3, r7, #20
 800519c:	2200      	movs	r2, #0
 800519e:	601a      	str	r2, [r3, #0]
 80051a0:	605a      	str	r2, [r3, #4]
 80051a2:	609a      	str	r2, [r3, #8]
 80051a4:	60da      	str	r2, [r3, #12]
 80051a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a35      	ldr	r2, [pc, #212]	@ (8005284 <HAL_UART_MspInit+0xf4>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d163      	bne.n	800527a <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80051b2:	2300      	movs	r3, #0
 80051b4:	613b      	str	r3, [r7, #16]
 80051b6:	4b34      	ldr	r3, [pc, #208]	@ (8005288 <HAL_UART_MspInit+0xf8>)
 80051b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ba:	4a33      	ldr	r2, [pc, #204]	@ (8005288 <HAL_UART_MspInit+0xf8>)
 80051bc:	f043 0310 	orr.w	r3, r3, #16
 80051c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80051c2:	4b31      	ldr	r3, [pc, #196]	@ (8005288 <HAL_UART_MspInit+0xf8>)
 80051c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051c6:	f003 0310 	and.w	r3, r3, #16
 80051ca:	613b      	str	r3, [r7, #16]
 80051cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051ce:	2300      	movs	r3, #0
 80051d0:	60fb      	str	r3, [r7, #12]
 80051d2:	4b2d      	ldr	r3, [pc, #180]	@ (8005288 <HAL_UART_MspInit+0xf8>)
 80051d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d6:	4a2c      	ldr	r2, [pc, #176]	@ (8005288 <HAL_UART_MspInit+0xf8>)
 80051d8:	f043 0302 	orr.w	r3, r3, #2
 80051dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80051de:	4b2a      	ldr	r3, [pc, #168]	@ (8005288 <HAL_UART_MspInit+0xf8>)
 80051e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	60fb      	str	r3, [r7, #12]
 80051e8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80051ea:	23c0      	movs	r3, #192	@ 0xc0
 80051ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051ee:	2302      	movs	r3, #2
 80051f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051f2:	2300      	movs	r3, #0
 80051f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051f6:	2303      	movs	r3, #3
 80051f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80051fa:	2307      	movs	r3, #7
 80051fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051fe:	f107 0314 	add.w	r3, r7, #20
 8005202:	4619      	mov	r1, r3
 8005204:	4821      	ldr	r0, [pc, #132]	@ (800528c <HAL_UART_MspInit+0xfc>)
 8005206:	f002 f86f 	bl	80072e8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800520a:	4b21      	ldr	r3, [pc, #132]	@ (8005290 <HAL_UART_MspInit+0x100>)
 800520c:	4a21      	ldr	r2, [pc, #132]	@ (8005294 <HAL_UART_MspInit+0x104>)
 800520e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8005210:	4b1f      	ldr	r3, [pc, #124]	@ (8005290 <HAL_UART_MspInit+0x100>)
 8005212:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005216:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005218:	4b1d      	ldr	r3, [pc, #116]	@ (8005290 <HAL_UART_MspInit+0x100>)
 800521a:	2200      	movs	r2, #0
 800521c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800521e:	4b1c      	ldr	r3, [pc, #112]	@ (8005290 <HAL_UART_MspInit+0x100>)
 8005220:	2200      	movs	r2, #0
 8005222:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005224:	4b1a      	ldr	r3, [pc, #104]	@ (8005290 <HAL_UART_MspInit+0x100>)
 8005226:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800522a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800522c:	4b18      	ldr	r3, [pc, #96]	@ (8005290 <HAL_UART_MspInit+0x100>)
 800522e:	2200      	movs	r2, #0
 8005230:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005232:	4b17      	ldr	r3, [pc, #92]	@ (8005290 <HAL_UART_MspInit+0x100>)
 8005234:	2200      	movs	r2, #0
 8005236:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8005238:	4b15      	ldr	r3, [pc, #84]	@ (8005290 <HAL_UART_MspInit+0x100>)
 800523a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800523e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005240:	4b13      	ldr	r3, [pc, #76]	@ (8005290 <HAL_UART_MspInit+0x100>)
 8005242:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005246:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005248:	4b11      	ldr	r3, [pc, #68]	@ (8005290 <HAL_UART_MspInit+0x100>)
 800524a:	2200      	movs	r2, #0
 800524c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800524e:	4810      	ldr	r0, [pc, #64]	@ (8005290 <HAL_UART_MspInit+0x100>)
 8005250:	f001 fc2e 	bl	8006ab0 <HAL_DMA_Init>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d001      	beq.n	800525e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800525a:	f7ff fad9 	bl	8004810 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a0b      	ldr	r2, [pc, #44]	@ (8005290 <HAL_UART_MspInit+0x100>)
 8005262:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005264:	4a0a      	ldr	r2, [pc, #40]	@ (8005290 <HAL_UART_MspInit+0x100>)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800526a:	2200      	movs	r2, #0
 800526c:	2100      	movs	r1, #0
 800526e:	2025      	movs	r0, #37	@ 0x25
 8005270:	f001 fb8b 	bl	800698a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005274:	2025      	movs	r0, #37	@ 0x25
 8005276:	f001 fba4 	bl	80069c2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800527a:	bf00      	nop
 800527c:	3728      	adds	r7, #40	@ 0x28
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	40011000 	.word	0x40011000
 8005288:	40023800 	.word	0x40023800
 800528c:	40020400 	.word	0x40020400
 8005290:	200008a4 	.word	0x200008a4
 8005294:	40026440 	.word	0x40026440

08005298 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005298:	b480      	push	{r7}
 800529a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800529c:	bf00      	nop
 800529e:	e7fd      	b.n	800529c <NMI_Handler+0x4>

080052a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80052a0:	b480      	push	{r7}
 80052a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80052a4:	bf00      	nop
 80052a6:	e7fd      	b.n	80052a4 <HardFault_Handler+0x4>

080052a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80052a8:	b480      	push	{r7}
 80052aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80052ac:	bf00      	nop
 80052ae:	e7fd      	b.n	80052ac <MemManage_Handler+0x4>

080052b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80052b0:	b480      	push	{r7}
 80052b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80052b4:	bf00      	nop
 80052b6:	e7fd      	b.n	80052b4 <BusFault_Handler+0x4>

080052b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80052b8:	b480      	push	{r7}
 80052ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80052bc:	bf00      	nop
 80052be:	e7fd      	b.n	80052bc <UsageFault_Handler+0x4>

080052c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80052c0:	b480      	push	{r7}
 80052c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80052c4:	bf00      	nop
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr

080052ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80052ce:	b480      	push	{r7}
 80052d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80052d2:	bf00      	nop
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80052dc:	b480      	push	{r7}
 80052de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80052e0:	bf00      	nop
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr
	...

080052ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if (Timer1 > 0)
 80052f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005320 <SysTick_Handler+0x34>)
 80052f2:	881b      	ldrh	r3, [r3, #0]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d005      	beq.n	8005304 <SysTick_Handler+0x18>
	  Timer1--;
 80052f8:	4b09      	ldr	r3, [pc, #36]	@ (8005320 <SysTick_Handler+0x34>)
 80052fa:	881b      	ldrh	r3, [r3, #0]
 80052fc:	3b01      	subs	r3, #1
 80052fe:	b29a      	uxth	r2, r3
 8005300:	4b07      	ldr	r3, [pc, #28]	@ (8005320 <SysTick_Handler+0x34>)
 8005302:	801a      	strh	r2, [r3, #0]
  if (Timer2 > 0)
 8005304:	4b07      	ldr	r3, [pc, #28]	@ (8005324 <SysTick_Handler+0x38>)
 8005306:	881b      	ldrh	r3, [r3, #0]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d005      	beq.n	8005318 <SysTick_Handler+0x2c>
	  Timer2--;
 800530c:	4b05      	ldr	r3, [pc, #20]	@ (8005324 <SysTick_Handler+0x38>)
 800530e:	881b      	ldrh	r3, [r3, #0]
 8005310:	3b01      	subs	r3, #1
 8005312:	b29a      	uxth	r2, r3
 8005314:	4b03      	ldr	r3, [pc, #12]	@ (8005324 <SysTick_Handler+0x38>)
 8005316:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005318:	f000 fdec 	bl	8005ef4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800531c:	bf00      	nop
 800531e:	bd80      	pop	{r7, pc}
 8005320:	200003bc 	.word	0x200003bc
 8005324:	200003be 	.word	0x200003be

08005328 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800532c:	4802      	ldr	r0, [pc, #8]	@ (8005338 <I2C1_EV_IRQHandler+0x10>)
 800532e:	f002 fd63 	bl	8007df8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005332:	bf00      	nop
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	2000058c 	.word	0x2000058c

0800533c <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8005340:	4802      	ldr	r0, [pc, #8]	@ (800534c <I2C2_EV_IRQHandler+0x10>)
 8005342:	f002 fd59 	bl	8007df8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8005346:	bf00      	nop
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	200005e0 	.word	0x200005e0

08005350 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8005354:	4802      	ldr	r0, [pc, #8]	@ (8005360 <I2C2_ER_IRQHandler+0x10>)
 8005356:	f002 fec0 	bl	80080da <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 800535a:	bf00      	nop
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	200005e0 	.word	0x200005e0

08005364 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005368:	4802      	ldr	r0, [pc, #8]	@ (8005374 <USART1_IRQHandler+0x10>)
 800536a:	f008 f8a1 	bl	800d4b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800536e:	bf00      	nop
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	2000085c 	.word	0x2000085c

08005378 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800537c:	4802      	ldr	r0, [pc, #8]	@ (8005388 <TIM6_DAC_IRQHandler+0x10>)
 800537e:	f007 f85f 	bl	800c440 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005382:	bf00      	nop
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	200007cc 	.word	0x200007cc

0800538c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005390:	4802      	ldr	r0, [pc, #8]	@ (800539c <TIM7_IRQHandler+0x10>)
 8005392:	f007 f855 	bl	800c440 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005396:	bf00      	nop
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	20000814 	.word	0x20000814

080053a0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80053a4:	4802      	ldr	r0, [pc, #8]	@ (80053b0 <DMA2_Stream0_IRQHandler+0x10>)
 80053a6:	f001 fd1b 	bl	8006de0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80053aa:	bf00      	nop
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	20000524 	.word	0x20000524

080053b4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80053b8:	4802      	ldr	r0, [pc, #8]	@ (80053c4 <DMA2_Stream2_IRQHandler+0x10>)
 80053ba:	f001 fd11 	bl	8006de0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80053be:	bf00      	nop
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	200008a4 	.word	0x200008a4

080053c8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80053cc:	4802      	ldr	r0, [pc, #8]	@ (80053d8 <OTG_FS_IRQHandler+0x10>)
 80053ce:	f004 fb1c 	bl	8009a0a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80053d2:	bf00      	nop
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	20005590 	.word	0x20005590

080053dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80053dc:	b480      	push	{r7}
 80053de:	af00      	add	r7, sp, #0
  return 1;
 80053e0:	2301      	movs	r3, #1
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <_kill>:

int _kill(int pid, int sig)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b082      	sub	sp, #8
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80053f6:	f00e f873 	bl	80134e0 <__errno>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2216      	movs	r2, #22
 80053fe:	601a      	str	r2, [r3, #0]
  return -1;
 8005400:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005404:	4618      	mov	r0, r3
 8005406:	3708      	adds	r7, #8
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <_exit>:

void _exit (int status)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b082      	sub	sp, #8
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005414:	f04f 31ff 	mov.w	r1, #4294967295
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f7ff ffe7 	bl	80053ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800541e:	bf00      	nop
 8005420:	e7fd      	b.n	800541e <_exit+0x12>

08005422 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005422:	b580      	push	{r7, lr}
 8005424:	b086      	sub	sp, #24
 8005426:	af00      	add	r7, sp, #0
 8005428:	60f8      	str	r0, [r7, #12]
 800542a:	60b9      	str	r1, [r7, #8]
 800542c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800542e:	2300      	movs	r3, #0
 8005430:	617b      	str	r3, [r7, #20]
 8005432:	e00a      	b.n	800544a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005434:	f3af 8000 	nop.w
 8005438:	4601      	mov	r1, r0
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	1c5a      	adds	r2, r3, #1
 800543e:	60ba      	str	r2, [r7, #8]
 8005440:	b2ca      	uxtb	r2, r1
 8005442:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	3301      	adds	r3, #1
 8005448:	617b      	str	r3, [r7, #20]
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	429a      	cmp	r2, r3
 8005450:	dbf0      	blt.n	8005434 <_read+0x12>
  }

  return len;
 8005452:	687b      	ldr	r3, [r7, #4]
}
 8005454:	4618      	mov	r0, r3
 8005456:	3718      	adds	r7, #24
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b086      	sub	sp, #24
 8005460:	af00      	add	r7, sp, #0
 8005462:	60f8      	str	r0, [r7, #12]
 8005464:	60b9      	str	r1, [r7, #8]
 8005466:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005468:	2300      	movs	r3, #0
 800546a:	617b      	str	r3, [r7, #20]
 800546c:	e009      	b.n	8005482 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	1c5a      	adds	r2, r3, #1
 8005472:	60ba      	str	r2, [r7, #8]
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	4618      	mov	r0, r3
 8005478:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	3301      	adds	r3, #1
 8005480:	617b      	str	r3, [r7, #20]
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	429a      	cmp	r2, r3
 8005488:	dbf1      	blt.n	800546e <_write+0x12>
  }
  return len;
 800548a:	687b      	ldr	r3, [r7, #4]
}
 800548c:	4618      	mov	r0, r3
 800548e:	3718      	adds	r7, #24
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <_close>:

int _close(int file)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800549c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80054bc:	605a      	str	r2, [r3, #4]
  return 0;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <_isatty>:

int _isatty(int file)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80054d4:	2301      	movs	r3, #1
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	370c      	adds	r7, #12
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80054e2:	b480      	push	{r7}
 80054e4:	b085      	sub	sp, #20
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	60f8      	str	r0, [r7, #12]
 80054ea:	60b9      	str	r1, [r7, #8]
 80054ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80054ee:	2300      	movs	r3, #0
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3714      	adds	r7, #20
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr

080054fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b086      	sub	sp, #24
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005504:	4a14      	ldr	r2, [pc, #80]	@ (8005558 <_sbrk+0x5c>)
 8005506:	4b15      	ldr	r3, [pc, #84]	@ (800555c <_sbrk+0x60>)
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005510:	4b13      	ldr	r3, [pc, #76]	@ (8005560 <_sbrk+0x64>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d102      	bne.n	800551e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005518:	4b11      	ldr	r3, [pc, #68]	@ (8005560 <_sbrk+0x64>)
 800551a:	4a12      	ldr	r2, [pc, #72]	@ (8005564 <_sbrk+0x68>)
 800551c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800551e:	4b10      	ldr	r3, [pc, #64]	@ (8005560 <_sbrk+0x64>)
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4413      	add	r3, r2
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	429a      	cmp	r2, r3
 800552a:	d207      	bcs.n	800553c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800552c:	f00d ffd8 	bl	80134e0 <__errno>
 8005530:	4603      	mov	r3, r0
 8005532:	220c      	movs	r2, #12
 8005534:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005536:	f04f 33ff 	mov.w	r3, #4294967295
 800553a:	e009      	b.n	8005550 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800553c:	4b08      	ldr	r3, [pc, #32]	@ (8005560 <_sbrk+0x64>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005542:	4b07      	ldr	r3, [pc, #28]	@ (8005560 <_sbrk+0x64>)
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4413      	add	r3, r2
 800554a:	4a05      	ldr	r2, [pc, #20]	@ (8005560 <_sbrk+0x64>)
 800554c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800554e:	68fb      	ldr	r3, [r7, #12]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3718      	adds	r7, #24
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	20020000 	.word	0x20020000
 800555c:	00000400 	.word	0x00000400
 8005560:	200009cc 	.word	0x200009cc
 8005564:	20005de0 	.word	0x20005de0

08005568 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800556c:	4b06      	ldr	r3, [pc, #24]	@ (8005588 <SystemInit+0x20>)
 800556e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005572:	4a05      	ldr	r2, [pc, #20]	@ (8005588 <SystemInit+0x20>)
 8005574:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005578:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800557c:	bf00      	nop
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	e000ed00 	.word	0xe000ed00

0800558c <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 800558c:	b580      	push	{r7, lr}
 800558e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8005590:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8005594:	4906      	ldr	r1, [pc, #24]	@ (80055b0 <initialize_uart_dma+0x24>)
 8005596:	4807      	ldr	r0, [pc, #28]	@ (80055b4 <initialize_uart_dma+0x28>)
 8005598:	f007 fe42 	bl	800d220 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800559c:	4b06      	ldr	r3, [pc, #24]	@ (80055b8 <initialize_uart_dma+0x2c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	4b05      	ldr	r3, [pc, #20]	@ (80055b8 <initialize_uart_dma+0x2c>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f022 0208 	bic.w	r2, r2, #8
 80055aa:	601a      	str	r2, [r3, #0]
}
 80055ac:	bf00      	nop
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	20000a78 	.word	0x20000a78
 80055b4:	2000085c 	.word	0x2000085c
 80055b8:	200008a4 	.word	0x200008a4

080055bc <uart_dma_rx_event_callback>:

void uart_dma_rx_event_callback(uint16_t Size) {
 80055bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055be:	b085      	sub	sp, #20
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	4603      	mov	r3, r0
 80055c4:	80fb      	strh	r3, [r7, #6]
	rx_callback_counter++;
 80055c6:	4b8c      	ldr	r3, [pc, #560]	@ (80057f8 <uart_dma_rx_event_callback+0x23c>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	3301      	adds	r3, #1
 80055cc:	4a8a      	ldr	r2, [pc, #552]	@ (80057f8 <uart_dma_rx_event_callback+0x23c>)
 80055ce:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 80055d0:	4b8a      	ldr	r3, [pc, #552]	@ (80057fc <uart_dma_rx_event_callback+0x240>)
 80055d2:	881a      	ldrh	r2, [r3, #0]
 80055d4:	4b8a      	ldr	r3, [pc, #552]	@ (8005800 <uart_dma_rx_event_callback+0x244>)
 80055d6:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 80055d8:	88fb      	ldrh	r3, [r7, #6]
 80055da:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 80055de:	d103      	bne.n	80055e8 <uart_dma_rx_event_callback+0x2c>
		rx_head = 0;
 80055e0:	4b86      	ldr	r3, [pc, #536]	@ (80057fc <uart_dma_rx_event_callback+0x240>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	801a      	strh	r2, [r3, #0]
 80055e6:	e002      	b.n	80055ee <uart_dma_rx_event_callback+0x32>
	} else {
		rx_head = Size;
 80055e8:	4a84      	ldr	r2, [pc, #528]	@ (80057fc <uart_dma_rx_event_callback+0x240>)
 80055ea:	88fb      	ldrh	r3, [r7, #6]
 80055ec:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 80055ee:	4b85      	ldr	r3, [pc, #532]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 80055f0:	881b      	ldrh	r3, [r3, #0]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d033      	beq.n	800565e <uart_dma_rx_event_callback+0xa2>
		rx_bytes = Size + wrap_size;
 80055f6:	4b83      	ldr	r3, [pc, #524]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 80055f8:	881a      	ldrh	r2, [r3, #0]
 80055fa:	88fb      	ldrh	r3, [r7, #6]
 80055fc:	4413      	add	r3, r2
 80055fe:	b29a      	uxth	r2, r3
 8005600:	4b81      	ldr	r3, [pc, #516]	@ (8005808 <uart_dma_rx_event_callback+0x24c>)
 8005602:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 8005604:	4b80      	ldr	r3, [pc, #512]	@ (8005808 <uart_dma_rx_event_callback+0x24c>)
 8005606:	881b      	ldrh	r3, [r3, #0]
 8005608:	2b36      	cmp	r3, #54	@ 0x36
 800560a:	d00e      	beq.n	800562a <uart_dma_rx_event_callback+0x6e>
			invalid_packets++;
 800560c:	4b7f      	ldr	r3, [pc, #508]	@ (800580c <uart_dma_rx_event_callback+0x250>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	3301      	adds	r3, #1
 8005612:	4a7e      	ldr	r2, [pc, #504]	@ (800580c <uart_dma_rx_event_callback+0x250>)
 8005614:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 8005616:	4b7b      	ldr	r3, [pc, #492]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 8005618:	2200      	movs	r2, #0
 800561a:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 800561c:	2201      	movs	r2, #1
 800561e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005622:	487b      	ldr	r0, [pc, #492]	@ (8005810 <uart_dma_rx_event_callback+0x254>)
 8005624:	f002 f910 	bl	8007848 <HAL_GPIO_WritePin>
			return;
 8005628:	e0e3      	b.n	80057f2 <uart_dma_rx_event_callback+0x236>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 800562a:	4b76      	ldr	r3, [pc, #472]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 800562c:	881b      	ldrh	r3, [r3, #0]
 800562e:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8005632:	4a78      	ldr	r2, [pc, #480]	@ (8005814 <uart_dma_rx_event_callback+0x258>)
 8005634:	4413      	add	r3, r2
 8005636:	4a73      	ldr	r2, [pc, #460]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 8005638:	8812      	ldrh	r2, [r2, #0]
 800563a:	4619      	mov	r1, r3
 800563c:	4876      	ldr	r0, [pc, #472]	@ (8005818 <uart_dma_rx_event_callback+0x25c>)
 800563e:	f00d ff7c 	bl	801353a <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 8005642:	4b70      	ldr	r3, [pc, #448]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 8005644:	881b      	ldrh	r3, [r3, #0]
 8005646:	461a      	mov	r2, r3
 8005648:	4b73      	ldr	r3, [pc, #460]	@ (8005818 <uart_dma_rx_event_callback+0x25c>)
 800564a:	4413      	add	r3, r2
 800564c:	88fa      	ldrh	r2, [r7, #6]
 800564e:	4971      	ldr	r1, [pc, #452]	@ (8005814 <uart_dma_rx_event_callback+0x258>)
 8005650:	4618      	mov	r0, r3
 8005652:	f00d ff72 	bl	801353a <memcpy>

		wrap_size = 0;
 8005656:	4b6b      	ldr	r3, [pc, #428]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 8005658:	2200      	movs	r2, #0
 800565a:	801a      	strh	r2, [r3, #0]
 800565c:	e083      	b.n	8005766 <uart_dma_rx_event_callback+0x1aa>
	} else {
		if (rx_tail > rx_head) {
 800565e:	4b68      	ldr	r3, [pc, #416]	@ (8005800 <uart_dma_rx_event_callback+0x244>)
 8005660:	881a      	ldrh	r2, [r3, #0]
 8005662:	4b66      	ldr	r3, [pc, #408]	@ (80057fc <uart_dma_rx_event_callback+0x240>)
 8005664:	881b      	ldrh	r3, [r3, #0]
 8005666:	429a      	cmp	r2, r3
 8005668:	d942      	bls.n	80056f0 <uart_dma_rx_event_callback+0x134>
			if (rx_head == 0) {
 800566a:	4b64      	ldr	r3, [pc, #400]	@ (80057fc <uart_dma_rx_event_callback+0x240>)
 800566c:	881b      	ldrh	r3, [r3, #0]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d12f      	bne.n	80056d2 <uart_dma_rx_event_callback+0x116>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 8005672:	4b63      	ldr	r3, [pc, #396]	@ (8005800 <uart_dma_rx_event_callback+0x244>)
 8005674:	881b      	ldrh	r3, [r3, #0]
 8005676:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 800567a:	b29a      	uxth	r2, r3
 800567c:	4b61      	ldr	r3, [pc, #388]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 800567e:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 8005680:	4b60      	ldr	r3, [pc, #384]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 8005682:	881b      	ldrh	r3, [r3, #0]
 8005684:	2b36      	cmp	r3, #54	@ 0x36
 8005686:	d11e      	bne.n	80056c6 <uart_dma_rx_event_callback+0x10a>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8005688:	4b5d      	ldr	r3, [pc, #372]	@ (8005800 <uart_dma_rx_event_callback+0x244>)
 800568a:	881b      	ldrh	r3, [r3, #0]
 800568c:	461a      	mov	r2, r3
 800568e:	4b61      	ldr	r3, [pc, #388]	@ (8005814 <uart_dma_rx_event_callback+0x258>)
 8005690:	4413      	add	r3, r2
 8005692:	4a61      	ldr	r2, [pc, #388]	@ (8005818 <uart_dma_rx_event_callback+0x25c>)
 8005694:	461c      	mov	r4, r3
 8005696:	4616      	mov	r6, r2
 8005698:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800569c:	4635      	mov	r5, r6
 800569e:	4623      	mov	r3, r4
 80056a0:	6818      	ldr	r0, [r3, #0]
 80056a2:	6859      	ldr	r1, [r3, #4]
 80056a4:	689a      	ldr	r2, [r3, #8]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80056aa:	3410      	adds	r4, #16
 80056ac:	3610      	adds	r6, #16
 80056ae:	4564      	cmp	r4, ip
 80056b0:	d1f4      	bne.n	800569c <uart_dma_rx_event_callback+0xe0>
 80056b2:	4633      	mov	r3, r6
 80056b4:	4622      	mov	r2, r4
 80056b6:	6810      	ldr	r0, [r2, #0]
 80056b8:	6018      	str	r0, [r3, #0]
 80056ba:	8892      	ldrh	r2, [r2, #4]
 80056bc:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 80056be:	4b51      	ldr	r3, [pc, #324]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	801a      	strh	r2, [r3, #0]
 80056c4:	e04f      	b.n	8005766 <uart_dma_rx_event_callback+0x1aa>
				} else {
					rx_wrap_counter++;
 80056c6:	4b55      	ldr	r3, [pc, #340]	@ (800581c <uart_dma_rx_event_callback+0x260>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	3301      	adds	r3, #1
 80056cc:	4a53      	ldr	r2, [pc, #332]	@ (800581c <uart_dma_rx_event_callback+0x260>)
 80056ce:	6013      	str	r3, [r2, #0]
					return;
 80056d0:	e08f      	b.n	80057f2 <uart_dma_rx_event_callback+0x236>
				}
			} else {
				invalid_packets++;
 80056d2:	4b4e      	ldr	r3, [pc, #312]	@ (800580c <uart_dma_rx_event_callback+0x250>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	3301      	adds	r3, #1
 80056d8:	4a4c      	ldr	r2, [pc, #304]	@ (800580c <uart_dma_rx_event_callback+0x250>)
 80056da:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 80056dc:	4b49      	ldr	r3, [pc, #292]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 80056de:	2200      	movs	r2, #0
 80056e0:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80056e2:	2201      	movs	r2, #1
 80056e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80056e8:	4849      	ldr	r0, [pc, #292]	@ (8005810 <uart_dma_rx_event_callback+0x254>)
 80056ea:	f002 f8ad 	bl	8007848 <HAL_GPIO_WritePin>
				return;
 80056ee:	e080      	b.n	80057f2 <uart_dma_rx_event_callback+0x236>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 80056f0:	4b42      	ldr	r3, [pc, #264]	@ (80057fc <uart_dma_rx_event_callback+0x240>)
 80056f2:	881a      	ldrh	r2, [r3, #0]
 80056f4:	4b42      	ldr	r3, [pc, #264]	@ (8005800 <uart_dma_rx_event_callback+0x244>)
 80056f6:	881b      	ldrh	r3, [r3, #0]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	b29a      	uxth	r2, r3
 80056fc:	4b42      	ldr	r3, [pc, #264]	@ (8005808 <uart_dma_rx_event_callback+0x24c>)
 80056fe:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 8005700:	4b41      	ldr	r3, [pc, #260]	@ (8005808 <uart_dma_rx_event_callback+0x24c>)
 8005702:	881b      	ldrh	r3, [r3, #0]
 8005704:	2b36      	cmp	r3, #54	@ 0x36
 8005706:	d11b      	bne.n	8005740 <uart_dma_rx_event_callback+0x184>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8005708:	4b3d      	ldr	r3, [pc, #244]	@ (8005800 <uart_dma_rx_event_callback+0x244>)
 800570a:	881b      	ldrh	r3, [r3, #0]
 800570c:	461a      	mov	r2, r3
 800570e:	4b41      	ldr	r3, [pc, #260]	@ (8005814 <uart_dma_rx_event_callback+0x258>)
 8005710:	4413      	add	r3, r2
 8005712:	4a41      	ldr	r2, [pc, #260]	@ (8005818 <uart_dma_rx_event_callback+0x25c>)
 8005714:	461c      	mov	r4, r3
 8005716:	4616      	mov	r6, r2
 8005718:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800571c:	4635      	mov	r5, r6
 800571e:	4623      	mov	r3, r4
 8005720:	6818      	ldr	r0, [r3, #0]
 8005722:	6859      	ldr	r1, [r3, #4]
 8005724:	689a      	ldr	r2, [r3, #8]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800572a:	3410      	adds	r4, #16
 800572c:	3610      	adds	r6, #16
 800572e:	4564      	cmp	r4, ip
 8005730:	d1f4      	bne.n	800571c <uart_dma_rx_event_callback+0x160>
 8005732:	4633      	mov	r3, r6
 8005734:	4622      	mov	r2, r4
 8005736:	6810      	ldr	r0, [r2, #0]
 8005738:	6018      	str	r0, [r3, #0]
 800573a:	8892      	ldrh	r2, [r2, #4]
 800573c:	809a      	strh	r2, [r3, #4]
 800573e:	e012      	b.n	8005766 <uart_dma_rx_event_callback+0x1aa>
			} else if (rx_bytes == 0) {
 8005740:	4b31      	ldr	r3, [pc, #196]	@ (8005808 <uart_dma_rx_event_callback+0x24c>)
 8005742:	881b      	ldrh	r3, [r3, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d053      	beq.n	80057f0 <uart_dma_rx_event_callback+0x234>
				return;
			} else {
				invalid_packets++;
 8005748:	4b30      	ldr	r3, [pc, #192]	@ (800580c <uart_dma_rx_event_callback+0x250>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	3301      	adds	r3, #1
 800574e:	4a2f      	ldr	r2, [pc, #188]	@ (800580c <uart_dma_rx_event_callback+0x250>)
 8005750:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8005752:	4b2c      	ldr	r3, [pc, #176]	@ (8005804 <uart_dma_rx_event_callback+0x248>)
 8005754:	2200      	movs	r2, #0
 8005756:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8005758:	2201      	movs	r2, #1
 800575a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800575e:	482c      	ldr	r0, [pc, #176]	@ (8005810 <uart_dma_rx_event_callback+0x254>)
 8005760:	f002 f872 	bl	8007848 <HAL_GPIO_WritePin>
				return;
 8005764:	e045      	b.n	80057f2 <uart_dma_rx_event_callback+0x236>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8005766:	4b2e      	ldr	r3, [pc, #184]	@ (8005820 <uart_dma_rx_event_callback+0x264>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4619      	mov	r1, r3
 800576c:	482a      	ldr	r0, [pc, #168]	@ (8005818 <uart_dma_rx_event_callback+0x25c>)
 800576e:	f000 fb37 	bl	8005de0 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 8005772:	4b2b      	ldr	r3, [pc, #172]	@ (8005820 <uart_dma_rx_event_callback+0x264>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4618      	mov	r0, r3
 8005778:	f000 f8ce 	bl	8005918 <validate_packet>
 800577c:	4603      	mov	r3, r0
 800577e:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 8005780:	7bfb      	ldrb	r3, [r7, #15]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d018      	beq.n	80057b8 <uart_dma_rx_event_callback+0x1fc>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8005786:	4b26      	ldr	r3, [pc, #152]	@ (8005820 <uart_dma_rx_event_callback+0x264>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 800578c:	4b25      	ldr	r3, [pc, #148]	@ (8005824 <uart_dma_rx_event_callback+0x268>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a23      	ldr	r2, [pc, #140]	@ (8005820 <uart_dma_rx_event_callback+0x264>)
 8005792:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8005794:	4a23      	ldr	r2, [pc, #140]	@ (8005824 <uart_dma_rx_event_callback+0x268>)
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 800579a:	4b23      	ldr	r3, [pc, #140]	@ (8005828 <uart_dma_rx_event_callback+0x26c>)
 800579c:	2201      	movs	r2, #1
 800579e:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 80057a0:	4b22      	ldr	r3, [pc, #136]	@ (800582c <uart_dma_rx_event_callback+0x270>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	3301      	adds	r3, #1
 80057a6:	4a21      	ldr	r2, [pc, #132]	@ (800582c <uart_dma_rx_event_callback+0x270>)
 80057a8:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 80057aa:	2200      	movs	r2, #0
 80057ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80057b0:	4817      	ldr	r0, [pc, #92]	@ (8005810 <uart_dma_rx_event_callback+0x254>)
 80057b2:	f002 f849 	bl	8007848 <HAL_GPIO_WritePin>
 80057b6:	e00a      	b.n	80057ce <uart_dma_rx_event_callback+0x212>
	} else {
		corrupted_packets++;
 80057b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005830 <uart_dma_rx_event_callback+0x274>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	3301      	adds	r3, #1
 80057be:	4a1c      	ldr	r2, [pc, #112]	@ (8005830 <uart_dma_rx_event_callback+0x274>)
 80057c0:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80057c2:	2201      	movs	r2, #1
 80057c4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80057c8:	4811      	ldr	r0, [pc, #68]	@ (8005810 <uart_dma_rx_event_callback+0x254>)
 80057ca:	f002 f83d 	bl	8007848 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 80057ce:	4b0a      	ldr	r3, [pc, #40]	@ (80057f8 <uart_dma_rx_event_callback+0x23c>)
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	4b12      	ldr	r3, [pc, #72]	@ (800581c <uart_dma_rx_event_callback+0x260>)
 80057d4:	6819      	ldr	r1, [r3, #0]
 80057d6:	4b15      	ldr	r3, [pc, #84]	@ (800582c <uart_dma_rx_event_callback+0x270>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4419      	add	r1, r3
 80057dc:	4b0b      	ldr	r3, [pc, #44]	@ (800580c <uart_dma_rx_event_callback+0x250>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4419      	add	r1, r3
 80057e2:	4b13      	ldr	r3, [pc, #76]	@ (8005830 <uart_dma_rx_event_callback+0x274>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	440b      	add	r3, r1
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	4a12      	ldr	r2, [pc, #72]	@ (8005834 <uart_dma_rx_event_callback+0x278>)
 80057ec:	6013      	str	r3, [r2, #0]
 80057ee:	e000      	b.n	80057f2 <uart_dma_rx_event_callback+0x236>
				return;
 80057f0:	bf00      	nop
}
 80057f2:	3714      	adds	r7, #20
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057f8:	20004080 	.word	0x20004080
 80057fc:	2000407a 	.word	0x2000407a
 8005800:	20004078 	.word	0x20004078
 8005804:	2000407e 	.word	0x2000407e
 8005808:	2000407c 	.word	0x2000407c
 800580c:	2000408c 	.word	0x2000408c
 8005810:	40020800 	.word	0x40020800
 8005814:	20000a78 	.word	0x20000a78
 8005818:	20000a40 	.word	0x20000a40
 800581c:	20004084 	.word	0x20004084
 8005820:	200000c4 	.word	0x200000c4
 8005824:	200000c8 	.word	0x200000c8
 8005828:	20000a3e 	.word	0x20000a3e
 800582c:	20004088 	.word	0x20004088
 8005830:	20004090 	.word	0x20004090
 8005834:	20004094 	.word	0x20004094

08005838 <uart_dma_error_callback>:

void uart_dma_error_callback() {
 8005838:	b580      	push	{r7, lr}
 800583a:	af00      	add	r7, sp, #0
	HAL_UART_Abort(&huart1);
 800583c:	4809      	ldr	r0, [pc, #36]	@ (8005864 <uart_dma_error_callback+0x2c>)
 800583e:	f007 fd4c 	bl	800d2da <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8005842:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8005846:	4908      	ldr	r1, [pc, #32]	@ (8005868 <uart_dma_error_callback+0x30>)
 8005848:	4806      	ldr	r0, [pc, #24]	@ (8005864 <uart_dma_error_callback+0x2c>)
 800584a:	f007 fce9 	bl	800d220 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800584e:	4b07      	ldr	r3, [pc, #28]	@ (800586c <uart_dma_error_callback+0x34>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	4b05      	ldr	r3, [pc, #20]	@ (800586c <uart_dma_error_callback+0x34>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f022 0208 	bic.w	r2, r2, #8
 800585c:	601a      	str	r2, [r3, #0]
}
 800585e:	bf00      	nop
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	2000085c 	.word	0x2000085c
 8005868:	20000a78 	.word	0x20000a78
 800586c:	200008a4 	.word	0x200008a4

08005870 <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 8005870:	b480      	push	{r7}
 8005872:	af00      	add	r7, sp, #0
	return data_ready;
 8005874:	4b03      	ldr	r3, [pc, #12]	@ (8005884 <uart_dma_is_data_ready+0x14>)
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	b2db      	uxtb	r3, r3
}
 800587a:	4618      	mov	r0, r3
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr
 8005884:	20000a3e 	.word	0x20000a3e

08005888 <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8005888:	b480      	push	{r7}
 800588a:	af00      	add	r7, sp, #0
	data_ready = 0;
 800588c:	4b03      	ldr	r3, [pc, #12]	@ (800589c <uart_dma_reset_data_ready+0x14>)
 800588e:	2200      	movs	r2, #0
 8005890:	701a      	strb	r2, [r3, #0]
}
 8005892:	bf00      	nop
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr
 800589c:	20000a3e 	.word	0x20000a3e

080058a0 <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 80058a0:	b480      	push	{r7}
 80058a2:	af00      	add	r7, sp, #0
	return read_packet;
 80058a4:	4b03      	ldr	r3, [pc, #12]	@ (80058b4 <uart_dma_get_latest_packet+0x14>)
 80058a6:	681b      	ldr	r3, [r3, #0]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	200000c8 	.word	0x200000c8

080058b8 <calculate_crc32>:
	{-0.00553700002f, -0.0103890002f, 1.19613802f}
};

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b0a0      	sub	sp, #128	@ 0x80
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	3303      	adds	r3, #3
 80058c6:	f023 0303 	bic.w	r3, r3, #3
 80058ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 80058cc:	236c      	movs	r3, #108	@ 0x6c
 80058ce:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 80058d0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80058d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d901      	bls.n	80058dc <calculate_crc32+0x24>
 80058d8:	2300      	movs	r3, #0
 80058da:	e016      	b.n	800590a <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 80058dc:	f107 030c 	add.w	r3, r7, #12
 80058e0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80058e2:	2100      	movs	r1, #0
 80058e4:	4618      	mov	r0, r3
 80058e6:	f00d fd98 	bl	801341a <memset>
    memcpy(buffer, data, len);
 80058ea:	f107 030c 	add.w	r3, r7, #12
 80058ee:	683a      	ldr	r2, [r7, #0]
 80058f0:	6879      	ldr	r1, [r7, #4]
 80058f2:	4618      	mov	r0, r3
 80058f4:	f00d fe21 	bl	801353a <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 80058f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80058fa:	089a      	lsrs	r2, r3, #2
 80058fc:	f107 030c 	add.w	r3, r7, #12
 8005900:	4619      	mov	r1, r3
 8005902:	4804      	ldr	r0, [pc, #16]	@ (8005914 <calculate_crc32+0x5c>)
 8005904:	f001 f8a1 	bl	8006a4a <HAL_CRC_Calculate>
 8005908:	4603      	mov	r3, r0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3780      	adds	r7, #128	@ 0x80
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	20000584 	.word	0x20000584

08005918 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	881b      	ldrh	r3, [r3, #0]
 8005924:	b29b      	uxth	r3, r3
 8005926:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 800592a:	4293      	cmp	r3, r2
 800592c:	d001      	beq.n	8005932 <validate_packet+0x1a>
 800592e:	2300      	movs	r3, #0
 8005930:	e00f      	b.n	8005952 <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	3302      	adds	r3, #2
 8005936:	2130      	movs	r1, #48	@ 0x30
 8005938:	4618      	mov	r0, r3
 800593a:	f7ff ffbd 	bl	80058b8 <calculate_crc32>
 800593e:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	429a      	cmp	r2, r3
 800594a:	bf0c      	ite	eq
 800594c:	2301      	moveq	r3, #1
 800594e:	2300      	movne	r3, #0
 8005950:	b2db      	uxtb	r3, r3
}
 8005952:	4618      	mov	r0, r3
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	0000      	movs	r0, r0
 800595c:	0000      	movs	r0, r0
	...

08005960 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8005960:	b5b0      	push	{r4, r5, r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 800596a:	6879      	ldr	r1, [r7, #4]
 800596c:	680a      	ldr	r2, [r1, #0]
 800596e:	684b      	ldr	r3, [r1, #4]
 8005970:	6839      	ldr	r1, [r7, #0]
 8005972:	600a      	str	r2, [r1, #0]
 8005974:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8005976:	6879      	ldr	r1, [r7, #4]
 8005978:	f8d1 201a 	ldr.w	r2, [r1, #26]
 800597c:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8005980:	4610      	mov	r0, r2
 8005982:	4619      	mov	r1, r3
 8005984:	f7fb fa28 	bl	8000dd8 <__aeabi_ul2f>
 8005988:	ee07 0a10 	vmov	s14, r0
 800598c:	eddf 7ada 	vldr	s15, [pc, #872]	@ 8005cf8 <process_raw_sensor_data+0x398>
 8005990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	ee17 2a90 	vmov	r2, s15
 800599a:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 800599c:	6879      	ldr	r1, [r7, #4]
 800599e:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 80059a2:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 80059a6:	4610      	mov	r0, r2
 80059a8:	4619      	mov	r1, r3
 80059aa:	f7fb fa1d 	bl	8000de8 <__aeabi_l2f>
 80059ae:	ee07 0a10 	vmov	s14, r0
 80059b2:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8005cf8 <process_raw_sensor_data+0x398>
 80059b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	ee17 2a90 	vmov	r2, s15
 80059c0:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	895b      	ldrh	r3, [r3, #10]
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	b21b      	sxth	r3, r3
 80059ca:	ee07 3a90 	vmov	s15, r3
 80059ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059d2:	ed9f 7ac9 	vldr	s14, [pc, #804]	@ 8005cf8 <process_raw_sensor_data+0x398>
 80059d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	ee17 2a90 	vmov	r2, s15
 80059e0:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	8a1b      	ldrh	r3, [r3, #16]
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	b21b      	sxth	r3, r3
 80059ea:	ee07 3a90 	vmov	s15, r3
 80059ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059f2:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8005cfc <process_raw_sensor_data+0x39c>
 80059f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	ee17 2a90 	vmov	r2, s15
 8005a00:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	8adb      	ldrh	r3, [r3, #22]
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	b21b      	sxth	r3, r3
 8005a0a:	ee07 3a90 	vmov	s15, r3
 8005a0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a12:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 8005d00 <process_raw_sensor_data+0x3a0>
 8005a16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	ee17 2a90 	vmov	r2, s15
 8005a20:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	891b      	ldrh	r3, [r3, #8]
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	b21b      	sxth	r3, r3
 8005a2a:	ee07 3a90 	vmov	s15, r3
 8005a2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a32:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8005cf8 <process_raw_sensor_data+0x398>
 8005a36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	ee17 2a90 	vmov	r2, s15
 8005a40:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	89db      	ldrh	r3, [r3, #14]
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	b21b      	sxth	r3, r3
 8005a4a:	ee07 3a90 	vmov	s15, r3
 8005a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a52:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 8005cfc <process_raw_sensor_data+0x39c>
 8005a56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	ee17 2a90 	vmov	r2, s15
 8005a60:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	8a9b      	ldrh	r3, [r3, #20]
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	b21b      	sxth	r3, r3
 8005a6a:	ee07 3a90 	vmov	s15, r3
 8005a6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a72:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8005d00 <process_raw_sensor_data+0x3a0>
 8005a76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	ee17 2a90 	vmov	r2, s15
 8005a80:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	899b      	ldrh	r3, [r3, #12]
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	b21b      	sxth	r3, r3
 8005a8a:	ee07 3a90 	vmov	s15, r3
 8005a8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a92:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8005d04 <process_raw_sensor_data+0x3a4>
 8005a96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	ee17 2a90 	vmov	r2, s15
 8005aa0:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	8a5b      	ldrh	r3, [r3, #18]
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	b21b      	sxth	r3, r3
 8005aaa:	ee07 3a90 	vmov	s15, r3
 8005aae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ab2:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8005d08 <process_raw_sensor_data+0x3a8>
 8005ab6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	ee17 2a90 	vmov	r2, s15
 8005ac0:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	8b1b      	ldrh	r3, [r3, #24]
 8005ac6:	b29b      	uxth	r3, r3
 8005ac8:	b21b      	sxth	r3, r3
 8005aca:	ee07 3a90 	vmov	s15, r3
 8005ace:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ad2:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8005d0c <process_raw_sensor_data+0x3ac>
 8005ad6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	ee17 2a90 	vmov	r2, s15
 8005ae0:	629a      	str	r2, [r3, #40]	@ 0x28

	// remove biases
#ifndef CALIBRATE_ACC
	data->ax = (data->ax / CONSTANT_g - ACC_BIAS[0]) * ACC_SCALE_FACTOR[0][0] * CONSTANT_g;
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8005d10 <process_raw_sensor_data+0x3b0>
 8005aea:	ee07 3a90 	vmov	s15, r3
 8005aee:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8005af2:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8005d14 <process_raw_sensor_data+0x3b4>
 8005af6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005afa:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8005d18 <process_raw_sensor_data+0x3b8>
 8005afe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b02:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8005d10 <process_raw_sensor_data+0x3b0>
 8005b06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	ee17 2a90 	vmov	r2, s15
 8005b10:	609a      	str	r2, [r3, #8]
	data->ay = (data->ay / CONSTANT_g - ACC_BIAS[1]) * ACC_SCALE_FACTOR[1][1] * CONSTANT_g;
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8005d10 <process_raw_sensor_data+0x3b0>
 8005b1a:	ee07 3a90 	vmov	s15, r3
 8005b1e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8005b22:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8005d1c <process_raw_sensor_data+0x3bc>
 8005b26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005b2a:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8005d20 <process_raw_sensor_data+0x3c0>
 8005b2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b32:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8005d10 <process_raw_sensor_data+0x3b0>
 8005b36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	ee17 2a90 	vmov	r2, s15
 8005b40:	60da      	str	r2, [r3, #12]
	data->az = (data->az / CONSTANT_g - ACC_BIAS[2]) * ACC_SCALE_FACTOR[2][2] * CONSTANT_g;
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	691b      	ldr	r3, [r3, #16]
 8005b46:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8005d10 <process_raw_sensor_data+0x3b0>
 8005b4a:	ee07 3a90 	vmov	s15, r3
 8005b4e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8005b52:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8005d24 <process_raw_sensor_data+0x3c4>
 8005b56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005b5a:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8005d28 <process_raw_sensor_data+0x3c8>
 8005b5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b62:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8005d10 <process_raw_sensor_data+0x3b0>
 8005b66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	ee17 2a90 	vmov	r2, s15
 8005b70:	611a      	str	r2, [r3, #16]
#endif

#ifndef CALIBRATE_GYR
	data->gx = (data->gx - GYR_BIAS[0] / RAD_TO_DEG);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	695b      	ldr	r3, [r3, #20]
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7fa fce6 	bl	8000548 <__aeabi_f2d>
 8005b7c:	4604      	mov	r4, r0
 8005b7e:	460d      	mov	r5, r1
 8005b80:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8005d2c <process_raw_sensor_data+0x3cc>
 8005b84:	eddf 7a6a 	vldr	s15, [pc, #424]	@ 8005d30 <process_raw_sensor_data+0x3d0>
 8005b88:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005b8c:	ee16 0a90 	vmov	r0, s13
 8005b90:	f7fa fcda 	bl	8000548 <__aeabi_f2d>
 8005b94:	a356      	add	r3, pc, #344	@ (adr r3, 8005cf0 <process_raw_sensor_data+0x390>)
 8005b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9a:	f7fa fe57 	bl	800084c <__aeabi_ddiv>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	4620      	mov	r0, r4
 8005ba4:	4629      	mov	r1, r5
 8005ba6:	f7fa fb6f 	bl	8000288 <__aeabi_dsub>
 8005baa:	4602      	mov	r2, r0
 8005bac:	460b      	mov	r3, r1
 8005bae:	4610      	mov	r0, r2
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	f7fa fff9 	bl	8000ba8 <__aeabi_d2f>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	615a      	str	r2, [r3, #20]
	data->gy = (data->gy - GYR_BIAS[1] / RAD_TO_DEG);
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	699b      	ldr	r3, [r3, #24]
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f7fa fcc1 	bl	8000548 <__aeabi_f2d>
 8005bc6:	4604      	mov	r4, r0
 8005bc8:	460d      	mov	r5, r1
 8005bca:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8005d34 <process_raw_sensor_data+0x3d4>
 8005bce:	eddf 7a58 	vldr	s15, [pc, #352]	@ 8005d30 <process_raw_sensor_data+0x3d0>
 8005bd2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005bd6:	ee16 0a90 	vmov	r0, s13
 8005bda:	f7fa fcb5 	bl	8000548 <__aeabi_f2d>
 8005bde:	a344      	add	r3, pc, #272	@ (adr r3, 8005cf0 <process_raw_sensor_data+0x390>)
 8005be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be4:	f7fa fe32 	bl	800084c <__aeabi_ddiv>
 8005be8:	4602      	mov	r2, r0
 8005bea:	460b      	mov	r3, r1
 8005bec:	4620      	mov	r0, r4
 8005bee:	4629      	mov	r1, r5
 8005bf0:	f7fa fb4a 	bl	8000288 <__aeabi_dsub>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	4610      	mov	r0, r2
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	f7fa ffd4 	bl	8000ba8 <__aeabi_d2f>
 8005c00:	4602      	mov	r2, r0
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	619a      	str	r2, [r3, #24]
	data->gz = (data->gz - GYR_BIAS[2] / RAD_TO_DEG);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	69db      	ldr	r3, [r3, #28]
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f7fa fc9c 	bl	8000548 <__aeabi_f2d>
 8005c10:	4604      	mov	r4, r0
 8005c12:	460d      	mov	r5, r1
 8005c14:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8005d38 <process_raw_sensor_data+0x3d8>
 8005c18:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8005d30 <process_raw_sensor_data+0x3d0>
 8005c1c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005c20:	ee16 0a90 	vmov	r0, s13
 8005c24:	f7fa fc90 	bl	8000548 <__aeabi_f2d>
 8005c28:	a331      	add	r3, pc, #196	@ (adr r3, 8005cf0 <process_raw_sensor_data+0x390>)
 8005c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2e:	f7fa fe0d 	bl	800084c <__aeabi_ddiv>
 8005c32:	4602      	mov	r2, r0
 8005c34:	460b      	mov	r3, r1
 8005c36:	4620      	mov	r0, r4
 8005c38:	4629      	mov	r1, r5
 8005c3a:	f7fa fb25 	bl	8000288 <__aeabi_dsub>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	460b      	mov	r3, r1
 8005c42:	4610      	mov	r0, r2
 8005c44:	4619      	mov	r1, r3
 8005c46:	f7fa ffaf 	bl	8000ba8 <__aeabi_d2f>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	61da      	str	r2, [r3, #28]
#endif

#ifndef CALIBRATE_MAG
	data->mx = (data->mx - MAG_BIAS[0]);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	6a1b      	ldr	r3, [r3, #32]
 8005c54:	eddf 7a39 	vldr	s15, [pc, #228]	@ 8005d3c <process_raw_sensor_data+0x3dc>
 8005c58:	ee07 3a10 	vmov	s14, r3
 8005c5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	ee17 2a90 	vmov	r2, s15
 8005c66:	621a      	str	r2, [r3, #32]
	data->my = (data->my - MAG_BIAS[1]);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6c:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8005d40 <process_raw_sensor_data+0x3e0>
 8005c70:	ee07 3a10 	vmov	s14, r3
 8005c74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	ee17 2a90 	vmov	r2, s15
 8005c7e:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = (data->mz - MAG_BIAS[2]);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c84:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8005d44 <process_raw_sensor_data+0x3e4>
 8005c88:	ee07 3a10 	vmov	s14, r3
 8005c8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	ee17 2a90 	vmov	r2, s15
 8005c96:	629a      	str	r2, [r3, #40]	@ 0x28

	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	6a1b      	ldr	r3, [r3, #32]
 8005c9c:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8005d48 <process_raw_sensor_data+0x3e8>
 8005ca0:	ee07 3a10 	vmov	s14, r3
 8005ca4:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[0][1] +
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cac:	eddf 7a27 	vldr	s15, [pc, #156]	@ 8005d4c <process_raw_sensor_data+0x3ec>
 8005cb0:	ee06 3a90 	vmov	s13, r3
 8005cb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8005cb8:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[0][2];
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc0:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8005d54 <process_raw_sensor_data+0x3f4>
 8005cc4:	ee06 3a90 	vmov	s13, r3
 8005cc8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8005ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cd0:	edc7 7a05 	vstr	s15, [r7, #20]

	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8005d4c <process_raw_sensor_data+0x3ec>
 8005cdc:	ee07 3a10 	vmov	s14, r3
 8005ce0:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[1][1] +
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce8:	e03a      	b.n	8005d60 <process_raw_sensor_data+0x400>
 8005cea:	bf00      	nop
 8005cec:	f3af 8000 	nop.w
 8005cf0:	54442d18 	.word	0x54442d18
 8005cf4:	400921fb 	.word	0x400921fb
 8005cf8:	3c23d70a 	.word	0x3c23d70a
 8005cfc:	3a91a2b4 	.word	0x3a91a2b4
 8005d00:	3d800000 	.word	0x3d800000
 8005d04:	bc23d70a 	.word	0xbc23d70a
 8005d08:	ba91a2b4 	.word	0xba91a2b4
 8005d0c:	bd800000 	.word	0xbd800000
 8005d10:	411ce83e 	.word	0x411ce83e
 8005d14:	bdae147b 	.word	0xbdae147b
 8005d18:	3f7e17c8 	.word	0x3f7e17c8
 8005d1c:	bd03126f 	.word	0xbd03126f
 8005d20:	3f7edefc 	.word	0x3f7edefc
 8005d24:	3cf5c290 	.word	0x3cf5c290
 8005d28:	3f7e46bc 	.word	0x3f7e46bc
 8005d2c:	be089388 	.word	0xbe089388
 8005d30:	43340000 	.word	0x43340000
 8005d34:	bd3b114d 	.word	0xbd3b114d
 8005d38:	be151fea 	.word	0xbe151fea
 8005d3c:	c1dc0000 	.word	0xc1dc0000
 8005d40:	c1926666 	.word	0xc1926666
 8005d44:	41d66666 	.word	0x41d66666
 8005d48:	3f97ea92 	.word	0x3f97ea92
 8005d4c:	bd6cf638 	.word	0xbd6cf638
 8005d50:	3f92b242 	.word	0x3f92b242
 8005d54:	bbb56fb9 	.word	0xbbb56fb9
 8005d58:	bc2a36a0 	.word	0xbc2a36a0
 8005d5c:	3f991b0d 	.word	0x3f991b0d
 8005d60:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8005d50 <process_raw_sensor_data+0x3f0>
 8005d64:	ee06 3a90 	vmov	s13, r3
 8005d68:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8005d6c:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[1][2];
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d74:	ed5f 7a08 	vldr	s15, [pc, #-32]	@ 8005d58 <process_raw_sensor_data+0x3f8>
 8005d78:	ee06 3a90 	vmov	s13, r3
 8005d7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8005d80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d84:	edc7 7a04 	vstr	s15, [r7, #16]

	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	6a1b      	ldr	r3, [r3, #32]
 8005d8c:	ed5f 7a0f 	vldr	s15, [pc, #-60]	@ 8005d54 <process_raw_sensor_data+0x3f4>
 8005d90:	ee07 3a10 	vmov	s14, r3
 8005d94:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[2][1] +
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d9c:	ed5f 7a12 	vldr	s15, [pc, #-72]	@ 8005d58 <process_raw_sensor_data+0x3f8>
 8005da0:	ee06 3a90 	vmov	s13, r3
 8005da4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8005da8:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[2][2];
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db0:	ed5f 7a16 	vldr	s15, [pc, #-88]	@ 8005d5c <process_raw_sensor_data+0x3fc>
 8005db4:	ee06 3a90 	vmov	s13, r3
 8005db8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8005dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dc0:	edc7 7a03 	vstr	s15, [r7, #12]

	data->mx = cal_mx;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	621a      	str	r2, [r3, #32]
	data->my = cal_my;
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = cal_mz;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
}
 8005dd6:	bf00      	nop
 8005dd8:	3718      	adds	r7, #24
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bdb0      	pop	{r4, r5, r7, pc}
 8005dde:	bf00      	nop

08005de0 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b082      	sub	sp, #8
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 8005dea:	2236      	movs	r2, #54	@ 0x36
 8005dec:	6879      	ldr	r1, [r7, #4]
 8005dee:	6838      	ldr	r0, [r7, #0]
 8005df0:	f00d fba3 	bl	801353a <memcpy>
}
 8005df4:	bf00      	nop
 8005df6:	3708      	adds	r7, #8
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005dfc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005e34 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005e00:	f7ff fbb2 	bl	8005568 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005e04:	480c      	ldr	r0, [pc, #48]	@ (8005e38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005e06:	490d      	ldr	r1, [pc, #52]	@ (8005e3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005e08:	4a0d      	ldr	r2, [pc, #52]	@ (8005e40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005e0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e0c:	e002      	b.n	8005e14 <LoopCopyDataInit>

08005e0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e12:	3304      	adds	r3, #4

08005e14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e18:	d3f9      	bcc.n	8005e0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8005e44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005e1c:	4c0a      	ldr	r4, [pc, #40]	@ (8005e48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005e1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e20:	e001      	b.n	8005e26 <LoopFillZerobss>

08005e22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e24:	3204      	adds	r2, #4

08005e26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e28:	d3fb      	bcc.n	8005e22 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8005e2a:	f00d fb5f 	bl	80134ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005e2e:	f7fd feff 	bl	8003c30 <main>
  bx  lr    
 8005e32:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005e34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005e38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005e3c:	200003a0 	.word	0x200003a0
  ldr r2, =_sidata
 8005e40:	08015fe8 	.word	0x08015fe8
  ldr r2, =_sbss
 8005e44:	200003a0 	.word	0x200003a0
  ldr r4, =_ebss
 8005e48:	20005de0 	.word	0x20005de0

08005e4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005e4c:	e7fe      	b.n	8005e4c <ADC_IRQHandler>
	...

08005e50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005e54:	4b0e      	ldr	r3, [pc, #56]	@ (8005e90 <HAL_Init+0x40>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a0d      	ldr	r2, [pc, #52]	@ (8005e90 <HAL_Init+0x40>)
 8005e5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005e5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005e60:	4b0b      	ldr	r3, [pc, #44]	@ (8005e90 <HAL_Init+0x40>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a0a      	ldr	r2, [pc, #40]	@ (8005e90 <HAL_Init+0x40>)
 8005e66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005e6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005e6c:	4b08      	ldr	r3, [pc, #32]	@ (8005e90 <HAL_Init+0x40>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a07      	ldr	r2, [pc, #28]	@ (8005e90 <HAL_Init+0x40>)
 8005e72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e78:	2003      	movs	r0, #3
 8005e7a:	f000 fd7b 	bl	8006974 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005e7e:	200f      	movs	r0, #15
 8005e80:	f000 f808 	bl	8005e94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005e84:	f7fe fe66 	bl	8004b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	40023c00 	.word	0x40023c00

08005e94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005e9c:	4b12      	ldr	r3, [pc, #72]	@ (8005ee8 <HAL_InitTick+0x54>)
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	4b12      	ldr	r3, [pc, #72]	@ (8005eec <HAL_InitTick+0x58>)
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005eaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8005eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f000 fda1 	bl	80069fa <HAL_SYSTICK_Config>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d001      	beq.n	8005ec2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e00e      	b.n	8005ee0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2b0f      	cmp	r3, #15
 8005ec6:	d80a      	bhi.n	8005ede <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ec8:	2200      	movs	r2, #0
 8005eca:	6879      	ldr	r1, [r7, #4]
 8005ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8005ed0:	f000 fd5b 	bl	800698a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005ed4:	4a06      	ldr	r2, [pc, #24]	@ (8005ef0 <HAL_InitTick+0x5c>)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
 8005edc:	e000      	b.n	8005ee0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3708      	adds	r7, #8
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}
 8005ee8:	200000c0 	.word	0x200000c0
 8005eec:	200000d0 	.word	0x200000d0
 8005ef0:	200000cc 	.word	0x200000cc

08005ef4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ef8:	4b06      	ldr	r3, [pc, #24]	@ (8005f14 <HAL_IncTick+0x20>)
 8005efa:	781b      	ldrb	r3, [r3, #0]
 8005efc:	461a      	mov	r2, r3
 8005efe:	4b06      	ldr	r3, [pc, #24]	@ (8005f18 <HAL_IncTick+0x24>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4413      	add	r3, r2
 8005f04:	4a04      	ldr	r2, [pc, #16]	@ (8005f18 <HAL_IncTick+0x24>)
 8005f06:	6013      	str	r3, [r2, #0]
}
 8005f08:	bf00      	nop
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	200000d0 	.word	0x200000d0
 8005f18:	20004098 	.word	0x20004098

08005f1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0
  return uwTick;
 8005f20:	4b03      	ldr	r3, [pc, #12]	@ (8005f30 <HAL_GetTick+0x14>)
 8005f22:	681b      	ldr	r3, [r3, #0]
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
 8005f2e:	bf00      	nop
 8005f30:	20004098 	.word	0x20004098

08005f34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f3c:	f7ff ffee 	bl	8005f1c <HAL_GetTick>
 8005f40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f4c:	d005      	beq.n	8005f5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8005f78 <HAL_Delay+0x44>)
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	461a      	mov	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	4413      	add	r3, r2
 8005f58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005f5a:	bf00      	nop
 8005f5c:	f7ff ffde 	bl	8005f1c <HAL_GetTick>
 8005f60:	4602      	mov	r2, r0
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	1ad3      	subs	r3, r2, r3
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d8f7      	bhi.n	8005f5c <HAL_Delay+0x28>
  {
  }
}
 8005f6c:	bf00      	nop
 8005f6e:	bf00      	nop
 8005f70:	3710      	adds	r7, #16
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	200000d0 	.word	0x200000d0

08005f7c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f84:	2300      	movs	r3, #0
 8005f86:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d101      	bne.n	8005f92 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e033      	b.n	8005ffa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d109      	bne.n	8005fae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f7fe fe02 	bl	8004ba4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb2:	f003 0310 	and.w	r3, r3, #16
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d118      	bne.n	8005fec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fbe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005fc2:	f023 0302 	bic.w	r3, r3, #2
 8005fc6:	f043 0202 	orr.w	r2, r3, #2
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 fa5e 	bl	8006490 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fde:	f023 0303 	bic.w	r3, r3, #3
 8005fe2:	f043 0201 	orr.w	r2, r3, #1
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	641a      	str	r2, [r3, #64]	@ 0x40
 8005fea:	e001      	b.n	8005ff0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
	...

08006004 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b086      	sub	sp, #24
 8006008:	af00      	add	r7, sp, #0
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006010:	2300      	movs	r3, #0
 8006012:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800601a:	2b01      	cmp	r3, #1
 800601c:	d101      	bne.n	8006022 <HAL_ADC_Start_DMA+0x1e>
 800601e:	2302      	movs	r3, #2
 8006020:	e0e9      	b.n	80061f6 <HAL_ADC_Start_DMA+0x1f2>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	2b01      	cmp	r3, #1
 8006036:	d018      	beq.n	800606a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	689a      	ldr	r2, [r3, #8]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f042 0201 	orr.w	r2, r2, #1
 8006046:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006048:	4b6d      	ldr	r3, [pc, #436]	@ (8006200 <HAL_ADC_Start_DMA+0x1fc>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a6d      	ldr	r2, [pc, #436]	@ (8006204 <HAL_ADC_Start_DMA+0x200>)
 800604e:	fba2 2303 	umull	r2, r3, r2, r3
 8006052:	0c9a      	lsrs	r2, r3, #18
 8006054:	4613      	mov	r3, r2
 8006056:	005b      	lsls	r3, r3, #1
 8006058:	4413      	add	r3, r2
 800605a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800605c:	e002      	b.n	8006064 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	3b01      	subs	r3, #1
 8006062:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d1f9      	bne.n	800605e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006074:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006078:	d107      	bne.n	800608a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006088:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f003 0301 	and.w	r3, r3, #1
 8006094:	2b01      	cmp	r3, #1
 8006096:	f040 80a1 	bne.w	80061dc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800609e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80060a2:	f023 0301 	bic.w	r3, r3, #1
 80060a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d007      	beq.n	80060cc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80060c4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80060d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060d8:	d106      	bne.n	80060e8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060de:	f023 0206 	bic.w	r2, r3, #6
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	645a      	str	r2, [r3, #68]	@ 0x44
 80060e6:	e002      	b.n	80060ee <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80060f6:	4b44      	ldr	r3, [pc, #272]	@ (8006208 <HAL_ADC_Start_DMA+0x204>)
 80060f8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060fe:	4a43      	ldr	r2, [pc, #268]	@ (800620c <HAL_ADC_Start_DMA+0x208>)
 8006100:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006106:	4a42      	ldr	r2, [pc, #264]	@ (8006210 <HAL_ADC_Start_DMA+0x20c>)
 8006108:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610e:	4a41      	ldr	r2, [pc, #260]	@ (8006214 <HAL_ADC_Start_DMA+0x210>)
 8006110:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800611a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800612a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689a      	ldr	r2, [r3, #8]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800613a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	334c      	adds	r3, #76	@ 0x4c
 8006146:	4619      	mov	r1, r3
 8006148:	68ba      	ldr	r2, [r7, #8]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f000 fd5e 	bl	8006c0c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	f003 031f 	and.w	r3, r3, #31
 8006158:	2b00      	cmp	r3, #0
 800615a:	d12a      	bne.n	80061b2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a2d      	ldr	r2, [pc, #180]	@ (8006218 <HAL_ADC_Start_DMA+0x214>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d015      	beq.n	8006192 <HAL_ADC_Start_DMA+0x18e>
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a2c      	ldr	r2, [pc, #176]	@ (800621c <HAL_ADC_Start_DMA+0x218>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d105      	bne.n	800617c <HAL_ADC_Start_DMA+0x178>
 8006170:	4b25      	ldr	r3, [pc, #148]	@ (8006208 <HAL_ADC_Start_DMA+0x204>)
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	f003 031f 	and.w	r3, r3, #31
 8006178:	2b00      	cmp	r3, #0
 800617a:	d00a      	beq.n	8006192 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a27      	ldr	r2, [pc, #156]	@ (8006220 <HAL_ADC_Start_DMA+0x21c>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d136      	bne.n	80061f4 <HAL_ADC_Start_DMA+0x1f0>
 8006186:	4b20      	ldr	r3, [pc, #128]	@ (8006208 <HAL_ADC_Start_DMA+0x204>)
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	f003 0310 	and.w	r3, r3, #16
 800618e:	2b00      	cmp	r3, #0
 8006190:	d130      	bne.n	80061f4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800619c:	2b00      	cmp	r3, #0
 800619e:	d129      	bne.n	80061f4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	689a      	ldr	r2, [r3, #8]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80061ae:	609a      	str	r2, [r3, #8]
 80061b0:	e020      	b.n	80061f4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a18      	ldr	r2, [pc, #96]	@ (8006218 <HAL_ADC_Start_DMA+0x214>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d11b      	bne.n	80061f4 <HAL_ADC_Start_DMA+0x1f0>
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d114      	bne.n	80061f4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	689a      	ldr	r2, [r3, #8]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80061d8:	609a      	str	r2, [r3, #8]
 80061da:	e00b      	b.n	80061f4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e0:	f043 0210 	orr.w	r2, r3, #16
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ec:	f043 0201 	orr.w	r2, r3, #1
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3718      	adds	r7, #24
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	200000c0 	.word	0x200000c0
 8006204:	431bde83 	.word	0x431bde83
 8006208:	40012300 	.word	0x40012300
 800620c:	08006689 	.word	0x08006689
 8006210:	08006743 	.word	0x08006743
 8006214:	0800675f 	.word	0x0800675f
 8006218:	40012000 	.word	0x40012000
 800621c:	40012100 	.word	0x40012100
 8006220:	40012200 	.word	0x40012200

08006224 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800622c:	bf00      	nop
 800622e:	370c      	adds	r7, #12
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006240:	bf00      	nop
 8006242:	370c      	adds	r7, #12
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006256:	2300      	movs	r3, #0
 8006258:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006260:	2b01      	cmp	r3, #1
 8006262:	d101      	bne.n	8006268 <HAL_ADC_ConfigChannel+0x1c>
 8006264:	2302      	movs	r3, #2
 8006266:	e105      	b.n	8006474 <HAL_ADC_ConfigChannel+0x228>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2b09      	cmp	r3, #9
 8006276:	d925      	bls.n	80062c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68d9      	ldr	r1, [r3, #12]
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	b29b      	uxth	r3, r3
 8006284:	461a      	mov	r2, r3
 8006286:	4613      	mov	r3, r2
 8006288:	005b      	lsls	r3, r3, #1
 800628a:	4413      	add	r3, r2
 800628c:	3b1e      	subs	r3, #30
 800628e:	2207      	movs	r2, #7
 8006290:	fa02 f303 	lsl.w	r3, r2, r3
 8006294:	43da      	mvns	r2, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	400a      	ands	r2, r1
 800629c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68d9      	ldr	r1, [r3, #12]
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	689a      	ldr	r2, [r3, #8]
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	4618      	mov	r0, r3
 80062b0:	4603      	mov	r3, r0
 80062b2:	005b      	lsls	r3, r3, #1
 80062b4:	4403      	add	r3, r0
 80062b6:	3b1e      	subs	r3, #30
 80062b8:	409a      	lsls	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	430a      	orrs	r2, r1
 80062c0:	60da      	str	r2, [r3, #12]
 80062c2:	e022      	b.n	800630a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	6919      	ldr	r1, [r3, #16]
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	b29b      	uxth	r3, r3
 80062d0:	461a      	mov	r2, r3
 80062d2:	4613      	mov	r3, r2
 80062d4:	005b      	lsls	r3, r3, #1
 80062d6:	4413      	add	r3, r2
 80062d8:	2207      	movs	r2, #7
 80062da:	fa02 f303 	lsl.w	r3, r2, r3
 80062de:	43da      	mvns	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	400a      	ands	r2, r1
 80062e6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	6919      	ldr	r1, [r3, #16]
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	689a      	ldr	r2, [r3, #8]
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	4618      	mov	r0, r3
 80062fa:	4603      	mov	r3, r0
 80062fc:	005b      	lsls	r3, r3, #1
 80062fe:	4403      	add	r3, r0
 8006300:	409a      	lsls	r2, r3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	430a      	orrs	r2, r1
 8006308:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2b06      	cmp	r3, #6
 8006310:	d824      	bhi.n	800635c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	4613      	mov	r3, r2
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	4413      	add	r3, r2
 8006322:	3b05      	subs	r3, #5
 8006324:	221f      	movs	r2, #31
 8006326:	fa02 f303 	lsl.w	r3, r2, r3
 800632a:	43da      	mvns	r2, r3
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	400a      	ands	r2, r1
 8006332:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	b29b      	uxth	r3, r3
 8006340:	4618      	mov	r0, r3
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	685a      	ldr	r2, [r3, #4]
 8006346:	4613      	mov	r3, r2
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	4413      	add	r3, r2
 800634c:	3b05      	subs	r3, #5
 800634e:	fa00 f203 	lsl.w	r2, r0, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	430a      	orrs	r2, r1
 8006358:	635a      	str	r2, [r3, #52]	@ 0x34
 800635a:	e04c      	b.n	80063f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	2b0c      	cmp	r3, #12
 8006362:	d824      	bhi.n	80063ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	685a      	ldr	r2, [r3, #4]
 800636e:	4613      	mov	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4413      	add	r3, r2
 8006374:	3b23      	subs	r3, #35	@ 0x23
 8006376:	221f      	movs	r2, #31
 8006378:	fa02 f303 	lsl.w	r3, r2, r3
 800637c:	43da      	mvns	r2, r3
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	400a      	ands	r2, r1
 8006384:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	b29b      	uxth	r3, r3
 8006392:	4618      	mov	r0, r3
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	685a      	ldr	r2, [r3, #4]
 8006398:	4613      	mov	r3, r2
 800639a:	009b      	lsls	r3, r3, #2
 800639c:	4413      	add	r3, r2
 800639e:	3b23      	subs	r3, #35	@ 0x23
 80063a0:	fa00 f203 	lsl.w	r2, r0, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	430a      	orrs	r2, r1
 80063aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80063ac:	e023      	b.n	80063f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	685a      	ldr	r2, [r3, #4]
 80063b8:	4613      	mov	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	4413      	add	r3, r2
 80063be:	3b41      	subs	r3, #65	@ 0x41
 80063c0:	221f      	movs	r2, #31
 80063c2:	fa02 f303 	lsl.w	r3, r2, r3
 80063c6:	43da      	mvns	r2, r3
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	400a      	ands	r2, r1
 80063ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	b29b      	uxth	r3, r3
 80063dc:	4618      	mov	r0, r3
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	685a      	ldr	r2, [r3, #4]
 80063e2:	4613      	mov	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4413      	add	r3, r2
 80063e8:	3b41      	subs	r3, #65	@ 0x41
 80063ea:	fa00 f203 	lsl.w	r2, r0, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	430a      	orrs	r2, r1
 80063f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80063f6:	4b22      	ldr	r3, [pc, #136]	@ (8006480 <HAL_ADC_ConfigChannel+0x234>)
 80063f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a21      	ldr	r2, [pc, #132]	@ (8006484 <HAL_ADC_ConfigChannel+0x238>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d109      	bne.n	8006418 <HAL_ADC_ConfigChannel+0x1cc>
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2b12      	cmp	r3, #18
 800640a:	d105      	bne.n	8006418 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a19      	ldr	r2, [pc, #100]	@ (8006484 <HAL_ADC_ConfigChannel+0x238>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d123      	bne.n	800646a <HAL_ADC_ConfigChannel+0x21e>
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	2b10      	cmp	r3, #16
 8006428:	d003      	beq.n	8006432 <HAL_ADC_ConfigChannel+0x1e6>
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b11      	cmp	r3, #17
 8006430:	d11b      	bne.n	800646a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2b10      	cmp	r3, #16
 8006444:	d111      	bne.n	800646a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006446:	4b10      	ldr	r3, [pc, #64]	@ (8006488 <HAL_ADC_ConfigChannel+0x23c>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a10      	ldr	r2, [pc, #64]	@ (800648c <HAL_ADC_ConfigChannel+0x240>)
 800644c:	fba2 2303 	umull	r2, r3, r2, r3
 8006450:	0c9a      	lsrs	r2, r3, #18
 8006452:	4613      	mov	r3, r2
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	4413      	add	r3, r2
 8006458:	005b      	lsls	r3, r3, #1
 800645a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800645c:	e002      	b.n	8006464 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	3b01      	subs	r3, #1
 8006462:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d1f9      	bne.n	800645e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	3714      	adds	r7, #20
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr
 8006480:	40012300 	.word	0x40012300
 8006484:	40012000 	.word	0x40012000
 8006488:	200000c0 	.word	0x200000c0
 800648c:	431bde83 	.word	0x431bde83

08006490 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006490:	b480      	push	{r7}
 8006492:	b085      	sub	sp, #20
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006498:	4b79      	ldr	r3, [pc, #484]	@ (8006680 <ADC_Init+0x1f0>)
 800649a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	685a      	ldr	r2, [r3, #4]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	431a      	orrs	r2, r3
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	685a      	ldr	r2, [r3, #4]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80064c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	6859      	ldr	r1, [r3, #4]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	021a      	lsls	r2, r3, #8
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	430a      	orrs	r2, r1
 80064d8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	685a      	ldr	r2, [r3, #4]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80064e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	6859      	ldr	r1, [r3, #4]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	689a      	ldr	r2, [r3, #8]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	430a      	orrs	r2, r1
 80064fa:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	689a      	ldr	r2, [r3, #8]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800650a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6899      	ldr	r1, [r3, #8]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	68da      	ldr	r2, [r3, #12]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	430a      	orrs	r2, r1
 800651c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006522:	4a58      	ldr	r2, [pc, #352]	@ (8006684 <ADC_Init+0x1f4>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d022      	beq.n	800656e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	689a      	ldr	r2, [r3, #8]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006536:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	6899      	ldr	r1, [r3, #8]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	430a      	orrs	r2, r1
 8006548:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	689a      	ldr	r2, [r3, #8]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006558:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	6899      	ldr	r1, [r3, #8]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	609a      	str	r2, [r3, #8]
 800656c:	e00f      	b.n	800658e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	689a      	ldr	r2, [r3, #8]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800657c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	689a      	ldr	r2, [r3, #8]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800658c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	689a      	ldr	r2, [r3, #8]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f022 0202 	bic.w	r2, r2, #2
 800659c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	6899      	ldr	r1, [r3, #8]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	7e1b      	ldrb	r3, [r3, #24]
 80065a8:	005a      	lsls	r2, r3, #1
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	430a      	orrs	r2, r1
 80065b0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d01b      	beq.n	80065f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	685a      	ldr	r2, [r3, #4]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065ca:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	685a      	ldr	r2, [r3, #4]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80065da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	6859      	ldr	r1, [r3, #4]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e6:	3b01      	subs	r3, #1
 80065e8:	035a      	lsls	r2, r3, #13
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	430a      	orrs	r2, r1
 80065f0:	605a      	str	r2, [r3, #4]
 80065f2:	e007      	b.n	8006604 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685a      	ldr	r2, [r3, #4]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006602:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006612:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	69db      	ldr	r3, [r3, #28]
 800661e:	3b01      	subs	r3, #1
 8006620:	051a      	lsls	r2, r3, #20
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	689a      	ldr	r2, [r3, #8]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006638:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	6899      	ldr	r1, [r3, #8]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006646:	025a      	lsls	r2, r3, #9
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	430a      	orrs	r2, r1
 800664e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689a      	ldr	r2, [r3, #8]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800665e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	6899      	ldr	r1, [r3, #8]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	029a      	lsls	r2, r3, #10
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	430a      	orrs	r2, r1
 8006672:	609a      	str	r2, [r3, #8]
}
 8006674:	bf00      	nop
 8006676:	3714      	adds	r7, #20
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr
 8006680:	40012300 	.word	0x40012300
 8006684:	0f000001 	.word	0x0f000001

08006688 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006694:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d13c      	bne.n	800671c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d12b      	bne.n	8006714 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d127      	bne.n	8006714 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ca:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d006      	beq.n	80066e0 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d119      	bne.n	8006714 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	685a      	ldr	r2, [r3, #4]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f022 0220 	bic.w	r2, r2, #32
 80066ee:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006700:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d105      	bne.n	8006714 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800670c:	f043 0201 	orr.w	r2, r3, #1
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006714:	68f8      	ldr	r0, [r7, #12]
 8006716:	f7fd fa65 	bl	8003be4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800671a:	e00e      	b.n	800673a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006720:	f003 0310 	and.w	r3, r3, #16
 8006724:	2b00      	cmp	r3, #0
 8006726:	d003      	beq.n	8006730 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006728:	68f8      	ldr	r0, [r7, #12]
 800672a:	f7ff fd85 	bl	8006238 <HAL_ADC_ErrorCallback>
}
 800672e:	e004      	b.n	800673a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	4798      	blx	r3
}
 800673a:	bf00      	nop
 800673c:	3710      	adds	r7, #16
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}

08006742 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006742:	b580      	push	{r7, lr}
 8006744:	b084      	sub	sp, #16
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800674e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006750:	68f8      	ldr	r0, [r7, #12]
 8006752:	f7ff fd67 	bl	8006224 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006756:	bf00      	nop
 8006758:	3710      	adds	r7, #16
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}

0800675e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b084      	sub	sp, #16
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800676a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2240      	movs	r2, #64	@ 0x40
 8006770:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006776:	f043 0204 	orr.w	r2, r3, #4
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f7ff fd5a 	bl	8006238 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006784:	bf00      	nop
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800678c:	b480      	push	{r7}
 800678e:	b085      	sub	sp, #20
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f003 0307 	and.w	r3, r3, #7
 800679a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800679c:	4b0c      	ldr	r3, [pc, #48]	@ (80067d0 <__NVIC_SetPriorityGrouping+0x44>)
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80067a2:	68ba      	ldr	r2, [r7, #8]
 80067a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80067a8:	4013      	ands	r3, r2
 80067aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80067b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80067b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80067be:	4a04      	ldr	r2, [pc, #16]	@ (80067d0 <__NVIC_SetPriorityGrouping+0x44>)
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	60d3      	str	r3, [r2, #12]
}
 80067c4:	bf00      	nop
 80067c6:	3714      	adds	r7, #20
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr
 80067d0:	e000ed00 	.word	0xe000ed00

080067d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80067d4:	b480      	push	{r7}
 80067d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80067d8:	4b04      	ldr	r3, [pc, #16]	@ (80067ec <__NVIC_GetPriorityGrouping+0x18>)
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	0a1b      	lsrs	r3, r3, #8
 80067de:	f003 0307 	and.w	r3, r3, #7
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr
 80067ec:	e000ed00 	.word	0xe000ed00

080067f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	4603      	mov	r3, r0
 80067f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	db0b      	blt.n	800681a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006802:	79fb      	ldrb	r3, [r7, #7]
 8006804:	f003 021f 	and.w	r2, r3, #31
 8006808:	4907      	ldr	r1, [pc, #28]	@ (8006828 <__NVIC_EnableIRQ+0x38>)
 800680a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800680e:	095b      	lsrs	r3, r3, #5
 8006810:	2001      	movs	r0, #1
 8006812:	fa00 f202 	lsl.w	r2, r0, r2
 8006816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800681a:	bf00      	nop
 800681c:	370c      	adds	r7, #12
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	e000e100 	.word	0xe000e100

0800682c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	4603      	mov	r3, r0
 8006834:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800683a:	2b00      	cmp	r3, #0
 800683c:	db12      	blt.n	8006864 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800683e:	79fb      	ldrb	r3, [r7, #7]
 8006840:	f003 021f 	and.w	r2, r3, #31
 8006844:	490a      	ldr	r1, [pc, #40]	@ (8006870 <__NVIC_DisableIRQ+0x44>)
 8006846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800684a:	095b      	lsrs	r3, r3, #5
 800684c:	2001      	movs	r0, #1
 800684e:	fa00 f202 	lsl.w	r2, r0, r2
 8006852:	3320      	adds	r3, #32
 8006854:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006858:	f3bf 8f4f 	dsb	sy
}
 800685c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800685e:	f3bf 8f6f 	isb	sy
}
 8006862:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006864:	bf00      	nop
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr
 8006870:	e000e100 	.word	0xe000e100

08006874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	4603      	mov	r3, r0
 800687c:	6039      	str	r1, [r7, #0]
 800687e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006884:	2b00      	cmp	r3, #0
 8006886:	db0a      	blt.n	800689e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	b2da      	uxtb	r2, r3
 800688c:	490c      	ldr	r1, [pc, #48]	@ (80068c0 <__NVIC_SetPriority+0x4c>)
 800688e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006892:	0112      	lsls	r2, r2, #4
 8006894:	b2d2      	uxtb	r2, r2
 8006896:	440b      	add	r3, r1
 8006898:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800689c:	e00a      	b.n	80068b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	b2da      	uxtb	r2, r3
 80068a2:	4908      	ldr	r1, [pc, #32]	@ (80068c4 <__NVIC_SetPriority+0x50>)
 80068a4:	79fb      	ldrb	r3, [r7, #7]
 80068a6:	f003 030f 	and.w	r3, r3, #15
 80068aa:	3b04      	subs	r3, #4
 80068ac:	0112      	lsls	r2, r2, #4
 80068ae:	b2d2      	uxtb	r2, r2
 80068b0:	440b      	add	r3, r1
 80068b2:	761a      	strb	r2, [r3, #24]
}
 80068b4:	bf00      	nop
 80068b6:	370c      	adds	r7, #12
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr
 80068c0:	e000e100 	.word	0xe000e100
 80068c4:	e000ed00 	.word	0xe000ed00

080068c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b089      	sub	sp, #36	@ 0x24
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f003 0307 	and.w	r3, r3, #7
 80068da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068dc:	69fb      	ldr	r3, [r7, #28]
 80068de:	f1c3 0307 	rsb	r3, r3, #7
 80068e2:	2b04      	cmp	r3, #4
 80068e4:	bf28      	it	cs
 80068e6:	2304      	movcs	r3, #4
 80068e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	3304      	adds	r3, #4
 80068ee:	2b06      	cmp	r3, #6
 80068f0:	d902      	bls.n	80068f8 <NVIC_EncodePriority+0x30>
 80068f2:	69fb      	ldr	r3, [r7, #28]
 80068f4:	3b03      	subs	r3, #3
 80068f6:	e000      	b.n	80068fa <NVIC_EncodePriority+0x32>
 80068f8:	2300      	movs	r3, #0
 80068fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006900:	69bb      	ldr	r3, [r7, #24]
 8006902:	fa02 f303 	lsl.w	r3, r2, r3
 8006906:	43da      	mvns	r2, r3
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	401a      	ands	r2, r3
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006910:	f04f 31ff 	mov.w	r1, #4294967295
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	fa01 f303 	lsl.w	r3, r1, r3
 800691a:	43d9      	mvns	r1, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006920:	4313      	orrs	r3, r2
         );
}
 8006922:	4618      	mov	r0, r3
 8006924:	3724      	adds	r7, #36	@ 0x24
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr
	...

08006930 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b082      	sub	sp, #8
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	3b01      	subs	r3, #1
 800693c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006940:	d301      	bcc.n	8006946 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006942:	2301      	movs	r3, #1
 8006944:	e00f      	b.n	8006966 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006946:	4a0a      	ldr	r2, [pc, #40]	@ (8006970 <SysTick_Config+0x40>)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	3b01      	subs	r3, #1
 800694c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800694e:	210f      	movs	r1, #15
 8006950:	f04f 30ff 	mov.w	r0, #4294967295
 8006954:	f7ff ff8e 	bl	8006874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006958:	4b05      	ldr	r3, [pc, #20]	@ (8006970 <SysTick_Config+0x40>)
 800695a:	2200      	movs	r2, #0
 800695c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800695e:	4b04      	ldr	r3, [pc, #16]	@ (8006970 <SysTick_Config+0x40>)
 8006960:	2207      	movs	r2, #7
 8006962:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3708      	adds	r7, #8
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}
 800696e:	bf00      	nop
 8006970:	e000e010 	.word	0xe000e010

08006974 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f7ff ff05 	bl	800678c <__NVIC_SetPriorityGrouping>
}
 8006982:	bf00      	nop
 8006984:	3708      	adds	r7, #8
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800698a:	b580      	push	{r7, lr}
 800698c:	b086      	sub	sp, #24
 800698e:	af00      	add	r7, sp, #0
 8006990:	4603      	mov	r3, r0
 8006992:	60b9      	str	r1, [r7, #8]
 8006994:	607a      	str	r2, [r7, #4]
 8006996:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006998:	2300      	movs	r3, #0
 800699a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800699c:	f7ff ff1a 	bl	80067d4 <__NVIC_GetPriorityGrouping>
 80069a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	68b9      	ldr	r1, [r7, #8]
 80069a6:	6978      	ldr	r0, [r7, #20]
 80069a8:	f7ff ff8e 	bl	80068c8 <NVIC_EncodePriority>
 80069ac:	4602      	mov	r2, r0
 80069ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069b2:	4611      	mov	r1, r2
 80069b4:	4618      	mov	r0, r3
 80069b6:	f7ff ff5d 	bl	8006874 <__NVIC_SetPriority>
}
 80069ba:	bf00      	nop
 80069bc:	3718      	adds	r7, #24
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}

080069c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069c2:	b580      	push	{r7, lr}
 80069c4:	b082      	sub	sp, #8
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	4603      	mov	r3, r0
 80069ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80069cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7ff ff0d 	bl	80067f0 <__NVIC_EnableIRQ>
}
 80069d6:	bf00      	nop
 80069d8:	3708      	adds	r7, #8
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80069de:	b580      	push	{r7, lr}
 80069e0:	b082      	sub	sp, #8
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	4603      	mov	r3, r0
 80069e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80069e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069ec:	4618      	mov	r0, r3
 80069ee:	f7ff ff1d 	bl	800682c <__NVIC_DisableIRQ>
}
 80069f2:	bf00      	nop
 80069f4:	3708      	adds	r7, #8
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}

080069fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80069fa:	b580      	push	{r7, lr}
 80069fc:	b082      	sub	sp, #8
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f7ff ff94 	bl	8006930 <SysTick_Config>
 8006a08:	4603      	mov	r3, r0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3708      	adds	r7, #8
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b082      	sub	sp, #8
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d101      	bne.n	8006a24 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	e00e      	b.n	8006a42 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	795b      	ldrb	r3, [r3, #5]
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d105      	bne.n	8006a3a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f7fe f92d 	bl	8004c94 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2201      	movs	r2, #1
 8006a3e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3708      	adds	r7, #8
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b087      	sub	sp, #28
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	60f8      	str	r0, [r7, #12]
 8006a52:	60b9      	str	r1, [r7, #8]
 8006a54:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8006a56:	2300      	movs	r3, #0
 8006a58:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2202      	movs	r2, #2
 8006a5e:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	689a      	ldr	r2, [r3, #8]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f042 0201 	orr.w	r2, r2, #1
 8006a6e:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8006a70:	2300      	movs	r3, #0
 8006a72:	617b      	str	r3, [r7, #20]
 8006a74:	e00a      	b.n	8006a8c <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	68ba      	ldr	r2, [r7, #8]
 8006a7c:	441a      	add	r2, r3
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	6812      	ldr	r2, [r2, #0]
 8006a84:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	3301      	adds	r3, #1
 8006a8a:	617b      	str	r3, [r7, #20]
 8006a8c:	697a      	ldr	r2, [r7, #20]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d3f0      	bcc.n	8006a76 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8006aa2:	693b      	ldr	r3, [r7, #16]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	371c      	adds	r7, #28
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006abc:	f7ff fa2e 	bl	8005f1c <HAL_GetTick>
 8006ac0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d101      	bne.n	8006acc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e099      	b.n	8006c00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2202      	movs	r2, #2
 8006ad0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f022 0201 	bic.w	r2, r2, #1
 8006aea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006aec:	e00f      	b.n	8006b0e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006aee:	f7ff fa15 	bl	8005f1c <HAL_GetTick>
 8006af2:	4602      	mov	r2, r0
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	1ad3      	subs	r3, r2, r3
 8006af8:	2b05      	cmp	r3, #5
 8006afa:	d908      	bls.n	8006b0e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2220      	movs	r2, #32
 8006b00:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2203      	movs	r2, #3
 8006b06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006b0a:	2303      	movs	r3, #3
 8006b0c:	e078      	b.n	8006c00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 0301 	and.w	r3, r3, #1
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d1e8      	bne.n	8006aee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006b24:	697a      	ldr	r2, [r7, #20]
 8006b26:	4b38      	ldr	r3, [pc, #224]	@ (8006c08 <HAL_DMA_Init+0x158>)
 8006b28:	4013      	ands	r3, r2
 8006b2a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	685a      	ldr	r2, [r3, #4]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006b3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	691b      	ldr	r3, [r3, #16]
 8006b40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a1b      	ldr	r3, [r3, #32]
 8006b58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b64:	2b04      	cmp	r3, #4
 8006b66:	d107      	bne.n	8006b78 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b70:	4313      	orrs	r3, r2
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	697a      	ldr	r2, [r7, #20]
 8006b7e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	695b      	ldr	r3, [r3, #20]
 8006b86:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	f023 0307 	bic.w	r3, r3, #7
 8006b8e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b9e:	2b04      	cmp	r3, #4
 8006ba0:	d117      	bne.n	8006bd2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d00e      	beq.n	8006bd2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f000 fb1b 	bl	80071f0 <DMA_CheckFifoParam>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d008      	beq.n	8006bd2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2240      	movs	r2, #64	@ 0x40
 8006bc4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2201      	movs	r2, #1
 8006bca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e016      	b.n	8006c00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	697a      	ldr	r2, [r7, #20]
 8006bd8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f000 fad2 	bl	8007184 <DMA_CalcBaseAndBitshift>
 8006be0:	4603      	mov	r3, r0
 8006be2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006be8:	223f      	movs	r2, #63	@ 0x3f
 8006bea:	409a      	lsls	r2, r3
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006bfe:	2300      	movs	r3, #0
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3718      	adds	r7, #24
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}
 8006c08:	f010803f 	.word	0xf010803f

08006c0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b086      	sub	sp, #24
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	607a      	str	r2, [r7, #4]
 8006c18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c22:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d101      	bne.n	8006c32 <HAL_DMA_Start_IT+0x26>
 8006c2e:	2302      	movs	r3, #2
 8006c30:	e040      	b.n	8006cb4 <HAL_DMA_Start_IT+0xa8>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d12f      	bne.n	8006ca6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2202      	movs	r2, #2
 8006c4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2200      	movs	r2, #0
 8006c52:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	68b9      	ldr	r1, [r7, #8]
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	f000 fa64 	bl	8007128 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c64:	223f      	movs	r2, #63	@ 0x3f
 8006c66:	409a      	lsls	r2, r3
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f042 0216 	orr.w	r2, r2, #22
 8006c7a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d007      	beq.n	8006c94 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f042 0208 	orr.w	r2, r2, #8
 8006c92:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f042 0201 	orr.w	r2, r2, #1
 8006ca2:	601a      	str	r2, [r3, #0]
 8006ca4:	e005      	b.n	8006cb2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006cae:	2302      	movs	r3, #2
 8006cb0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006cb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3718      	adds	r7, #24
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}

08006cbc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cc8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006cca:	f7ff f927 	bl	8005f1c <HAL_GetTick>
 8006cce:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	2b02      	cmp	r3, #2
 8006cda:	d008      	beq.n	8006cee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2280      	movs	r2, #128	@ 0x80
 8006ce0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e052      	b.n	8006d94 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f022 0216 	bic.w	r2, r2, #22
 8006cfc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	695a      	ldr	r2, [r3, #20]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d0c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d103      	bne.n	8006d1e <HAL_DMA_Abort+0x62>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d007      	beq.n	8006d2e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0208 	bic.w	r2, r2, #8
 8006d2c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f022 0201 	bic.w	r2, r2, #1
 8006d3c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d3e:	e013      	b.n	8006d68 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006d40:	f7ff f8ec 	bl	8005f1c <HAL_GetTick>
 8006d44:	4602      	mov	r2, r0
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	1ad3      	subs	r3, r2, r3
 8006d4a:	2b05      	cmp	r3, #5
 8006d4c:	d90c      	bls.n	8006d68 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2220      	movs	r2, #32
 8006d52:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2203      	movs	r2, #3
 8006d58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e015      	b.n	8006d94 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0301 	and.w	r3, r3, #1
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1e4      	bne.n	8006d40 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d7a:	223f      	movs	r2, #63	@ 0x3f
 8006d7c:	409a      	lsls	r2, r3
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2201      	movs	r2, #1
 8006d86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006d92:	2300      	movs	r3, #0
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3710      	adds	r7, #16
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}

08006d9c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	d004      	beq.n	8006dba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2280      	movs	r2, #128	@ 0x80
 8006db4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e00c      	b.n	8006dd4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2205      	movs	r2, #5
 8006dbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f022 0201 	bic.w	r2, r2, #1
 8006dd0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006dd2:	2300      	movs	r3, #0
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b086      	sub	sp, #24
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006de8:	2300      	movs	r3, #0
 8006dea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006dec:	4b8e      	ldr	r3, [pc, #568]	@ (8007028 <HAL_DMA_IRQHandler+0x248>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a8e      	ldr	r2, [pc, #568]	@ (800702c <HAL_DMA_IRQHandler+0x24c>)
 8006df2:	fba2 2303 	umull	r2, r3, r2, r3
 8006df6:	0a9b      	lsrs	r3, r3, #10
 8006df8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dfe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e0a:	2208      	movs	r2, #8
 8006e0c:	409a      	lsls	r2, r3
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	4013      	ands	r3, r2
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d01a      	beq.n	8006e4c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f003 0304 	and.w	r3, r3, #4
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d013      	beq.n	8006e4c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f022 0204 	bic.w	r2, r2, #4
 8006e32:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e38:	2208      	movs	r2, #8
 8006e3a:	409a      	lsls	r2, r3
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e44:	f043 0201 	orr.w	r2, r3, #1
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e50:	2201      	movs	r2, #1
 8006e52:	409a      	lsls	r2, r3
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	4013      	ands	r3, r2
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d012      	beq.n	8006e82 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d00b      	beq.n	8006e82 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e6e:	2201      	movs	r2, #1
 8006e70:	409a      	lsls	r2, r3
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e7a:	f043 0202 	orr.w	r2, r3, #2
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e86:	2204      	movs	r2, #4
 8006e88:	409a      	lsls	r2, r3
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	4013      	ands	r3, r2
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d012      	beq.n	8006eb8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 0302 	and.w	r3, r3, #2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d00b      	beq.n	8006eb8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ea4:	2204      	movs	r2, #4
 8006ea6:	409a      	lsls	r2, r3
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eb0:	f043 0204 	orr.w	r2, r3, #4
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ebc:	2210      	movs	r2, #16
 8006ebe:	409a      	lsls	r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	4013      	ands	r3, r2
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d043      	beq.n	8006f50 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0308 	and.w	r3, r3, #8
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d03c      	beq.n	8006f50 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006eda:	2210      	movs	r2, #16
 8006edc:	409a      	lsls	r2, r3
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d018      	beq.n	8006f22 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d108      	bne.n	8006f10 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d024      	beq.n	8006f50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	4798      	blx	r3
 8006f0e:	e01f      	b.n	8006f50 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d01b      	beq.n	8006f50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	4798      	blx	r3
 8006f20:	e016      	b.n	8006f50 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d107      	bne.n	8006f40 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f022 0208 	bic.w	r2, r2, #8
 8006f3e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d003      	beq.n	8006f50 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f54:	2220      	movs	r2, #32
 8006f56:	409a      	lsls	r2, r3
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f000 808f 	beq.w	8007080 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 0310 	and.w	r3, r3, #16
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f000 8087 	beq.w	8007080 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f76:	2220      	movs	r2, #32
 8006f78:	409a      	lsls	r2, r3
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	2b05      	cmp	r3, #5
 8006f88:	d136      	bne.n	8006ff8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f022 0216 	bic.w	r2, r2, #22
 8006f98:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	695a      	ldr	r2, [r3, #20]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006fa8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d103      	bne.n	8006fba <HAL_DMA_IRQHandler+0x1da>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d007      	beq.n	8006fca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f022 0208 	bic.w	r2, r2, #8
 8006fc8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fce:	223f      	movs	r2, #63	@ 0x3f
 8006fd0:	409a      	lsls	r2, r3
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d07e      	beq.n	80070ec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	4798      	blx	r3
        }
        return;
 8006ff6:	e079      	b.n	80070ec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007002:	2b00      	cmp	r3, #0
 8007004:	d01d      	beq.n	8007042 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10d      	bne.n	8007030 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007018:	2b00      	cmp	r3, #0
 800701a:	d031      	beq.n	8007080 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	4798      	blx	r3
 8007024:	e02c      	b.n	8007080 <HAL_DMA_IRQHandler+0x2a0>
 8007026:	bf00      	nop
 8007028:	200000c0 	.word	0x200000c0
 800702c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007034:	2b00      	cmp	r3, #0
 8007036:	d023      	beq.n	8007080 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	4798      	blx	r3
 8007040:	e01e      	b.n	8007080 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800704c:	2b00      	cmp	r3, #0
 800704e:	d10f      	bne.n	8007070 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f022 0210 	bic.w	r2, r2, #16
 800705e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007074:	2b00      	cmp	r3, #0
 8007076:	d003      	beq.n	8007080 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007084:	2b00      	cmp	r3, #0
 8007086:	d032      	beq.n	80070ee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800708c:	f003 0301 	and.w	r3, r3, #1
 8007090:	2b00      	cmp	r3, #0
 8007092:	d022      	beq.n	80070da <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2205      	movs	r2, #5
 8007098:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f022 0201 	bic.w	r2, r2, #1
 80070aa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	3301      	adds	r3, #1
 80070b0:	60bb      	str	r3, [r7, #8]
 80070b2:	697a      	ldr	r2, [r7, #20]
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d307      	bcc.n	80070c8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d1f2      	bne.n	80070ac <HAL_DMA_IRQHandler+0x2cc>
 80070c6:	e000      	b.n	80070ca <HAL_DMA_IRQHandler+0x2ea>
          break;
 80070c8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2201      	movs	r2, #1
 80070ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d005      	beq.n	80070ee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	4798      	blx	r3
 80070ea:	e000      	b.n	80070ee <HAL_DMA_IRQHandler+0x30e>
        return;
 80070ec:	bf00      	nop
    }
  }
}
 80070ee:	3718      	adds	r7, #24
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007102:	b2db      	uxtb	r3, r3
}
 8007104:	4618      	mov	r0, r3
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr

08007110 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007110:	b480      	push	{r7}
 8007112:	b083      	sub	sp, #12
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800711c:	4618      	mov	r0, r3
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr

08007128 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007128:	b480      	push	{r7}
 800712a:	b085      	sub	sp, #20
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]
 8007134:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007144:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	683a      	ldr	r2, [r7, #0]
 800714c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	2b40      	cmp	r3, #64	@ 0x40
 8007154:	d108      	bne.n	8007168 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68ba      	ldr	r2, [r7, #8]
 8007164:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007166:	e007      	b.n	8007178 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	68ba      	ldr	r2, [r7, #8]
 800716e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	60da      	str	r2, [r3, #12]
}
 8007178:	bf00      	nop
 800717a:	3714      	adds	r7, #20
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr

08007184 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	b2db      	uxtb	r3, r3
 8007192:	3b10      	subs	r3, #16
 8007194:	4a14      	ldr	r2, [pc, #80]	@ (80071e8 <DMA_CalcBaseAndBitshift+0x64>)
 8007196:	fba2 2303 	umull	r2, r3, r2, r3
 800719a:	091b      	lsrs	r3, r3, #4
 800719c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800719e:	4a13      	ldr	r2, [pc, #76]	@ (80071ec <DMA_CalcBaseAndBitshift+0x68>)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	4413      	add	r3, r2
 80071a4:	781b      	ldrb	r3, [r3, #0]
 80071a6:	461a      	mov	r2, r3
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2b03      	cmp	r3, #3
 80071b0:	d909      	bls.n	80071c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80071ba:	f023 0303 	bic.w	r3, r3, #3
 80071be:	1d1a      	adds	r2, r3, #4
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80071c4:	e007      	b.n	80071d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80071ce:	f023 0303 	bic.w	r3, r3, #3
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3714      	adds	r7, #20
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop
 80071e8:	aaaaaaab 	.word	0xaaaaaaab
 80071ec:	08015c10 	.word	0x08015c10

080071f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b085      	sub	sp, #20
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071f8:	2300      	movs	r3, #0
 80071fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007200:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d11f      	bne.n	800724a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	2b03      	cmp	r3, #3
 800720e:	d856      	bhi.n	80072be <DMA_CheckFifoParam+0xce>
 8007210:	a201      	add	r2, pc, #4	@ (adr r2, 8007218 <DMA_CheckFifoParam+0x28>)
 8007212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007216:	bf00      	nop
 8007218:	08007229 	.word	0x08007229
 800721c:	0800723b 	.word	0x0800723b
 8007220:	08007229 	.word	0x08007229
 8007224:	080072bf 	.word	0x080072bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800722c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d046      	beq.n	80072c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007238:	e043      	b.n	80072c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800723e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007242:	d140      	bne.n	80072c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007244:	2301      	movs	r3, #1
 8007246:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007248:	e03d      	b.n	80072c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	699b      	ldr	r3, [r3, #24]
 800724e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007252:	d121      	bne.n	8007298 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	2b03      	cmp	r3, #3
 8007258:	d837      	bhi.n	80072ca <DMA_CheckFifoParam+0xda>
 800725a:	a201      	add	r2, pc, #4	@ (adr r2, 8007260 <DMA_CheckFifoParam+0x70>)
 800725c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007260:	08007271 	.word	0x08007271
 8007264:	08007277 	.word	0x08007277
 8007268:	08007271 	.word	0x08007271
 800726c:	08007289 	.word	0x08007289
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007270:	2301      	movs	r3, #1
 8007272:	73fb      	strb	r3, [r7, #15]
      break;
 8007274:	e030      	b.n	80072d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800727a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800727e:	2b00      	cmp	r3, #0
 8007280:	d025      	beq.n	80072ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007282:	2301      	movs	r3, #1
 8007284:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007286:	e022      	b.n	80072ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800728c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007290:	d11f      	bne.n	80072d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007296:	e01c      	b.n	80072d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	2b02      	cmp	r3, #2
 800729c:	d903      	bls.n	80072a6 <DMA_CheckFifoParam+0xb6>
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	2b03      	cmp	r3, #3
 80072a2:	d003      	beq.n	80072ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80072a4:	e018      	b.n	80072d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80072a6:	2301      	movs	r3, #1
 80072a8:	73fb      	strb	r3, [r7, #15]
      break;
 80072aa:	e015      	b.n	80072d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00e      	beq.n	80072d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	73fb      	strb	r3, [r7, #15]
      break;
 80072bc:	e00b      	b.n	80072d6 <DMA_CheckFifoParam+0xe6>
      break;
 80072be:	bf00      	nop
 80072c0:	e00a      	b.n	80072d8 <DMA_CheckFifoParam+0xe8>
      break;
 80072c2:	bf00      	nop
 80072c4:	e008      	b.n	80072d8 <DMA_CheckFifoParam+0xe8>
      break;
 80072c6:	bf00      	nop
 80072c8:	e006      	b.n	80072d8 <DMA_CheckFifoParam+0xe8>
      break;
 80072ca:	bf00      	nop
 80072cc:	e004      	b.n	80072d8 <DMA_CheckFifoParam+0xe8>
      break;
 80072ce:	bf00      	nop
 80072d0:	e002      	b.n	80072d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80072d2:	bf00      	nop
 80072d4:	e000      	b.n	80072d8 <DMA_CheckFifoParam+0xe8>
      break;
 80072d6:	bf00      	nop
    }
  } 
  
  return status; 
 80072d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3714      	adds	r7, #20
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop

080072e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b089      	sub	sp, #36	@ 0x24
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80072f2:	2300      	movs	r3, #0
 80072f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80072f6:	2300      	movs	r3, #0
 80072f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80072fa:	2300      	movs	r3, #0
 80072fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80072fe:	2300      	movs	r3, #0
 8007300:	61fb      	str	r3, [r7, #28]
 8007302:	e16b      	b.n	80075dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007304:	2201      	movs	r2, #1
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	fa02 f303 	lsl.w	r3, r2, r3
 800730c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	4013      	ands	r3, r2
 8007316:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007318:	693a      	ldr	r2, [r7, #16]
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	429a      	cmp	r2, r3
 800731e:	f040 815a 	bne.w	80075d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	f003 0303 	and.w	r3, r3, #3
 800732a:	2b01      	cmp	r3, #1
 800732c:	d005      	beq.n	800733a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007336:	2b02      	cmp	r3, #2
 8007338:	d130      	bne.n	800739c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	005b      	lsls	r3, r3, #1
 8007344:	2203      	movs	r2, #3
 8007346:	fa02 f303 	lsl.w	r3, r2, r3
 800734a:	43db      	mvns	r3, r3
 800734c:	69ba      	ldr	r2, [r7, #24]
 800734e:	4013      	ands	r3, r2
 8007350:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	68da      	ldr	r2, [r3, #12]
 8007356:	69fb      	ldr	r3, [r7, #28]
 8007358:	005b      	lsls	r3, r3, #1
 800735a:	fa02 f303 	lsl.w	r3, r2, r3
 800735e:	69ba      	ldr	r2, [r7, #24]
 8007360:	4313      	orrs	r3, r2
 8007362:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	69ba      	ldr	r2, [r7, #24]
 8007368:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007370:	2201      	movs	r2, #1
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	fa02 f303 	lsl.w	r3, r2, r3
 8007378:	43db      	mvns	r3, r3
 800737a:	69ba      	ldr	r2, [r7, #24]
 800737c:	4013      	ands	r3, r2
 800737e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	091b      	lsrs	r3, r3, #4
 8007386:	f003 0201 	and.w	r2, r3, #1
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	fa02 f303 	lsl.w	r3, r2, r3
 8007390:	69ba      	ldr	r2, [r7, #24]
 8007392:	4313      	orrs	r3, r2
 8007394:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	69ba      	ldr	r2, [r7, #24]
 800739a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	f003 0303 	and.w	r3, r3, #3
 80073a4:	2b03      	cmp	r3, #3
 80073a6:	d017      	beq.n	80073d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	005b      	lsls	r3, r3, #1
 80073b2:	2203      	movs	r2, #3
 80073b4:	fa02 f303 	lsl.w	r3, r2, r3
 80073b8:	43db      	mvns	r3, r3
 80073ba:	69ba      	ldr	r2, [r7, #24]
 80073bc:	4013      	ands	r3, r2
 80073be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	005b      	lsls	r3, r3, #1
 80073c8:	fa02 f303 	lsl.w	r3, r2, r3
 80073cc:	69ba      	ldr	r2, [r7, #24]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	69ba      	ldr	r2, [r7, #24]
 80073d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	f003 0303 	and.w	r3, r3, #3
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d123      	bne.n	800742c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80073e4:	69fb      	ldr	r3, [r7, #28]
 80073e6:	08da      	lsrs	r2, r3, #3
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	3208      	adds	r2, #8
 80073ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	f003 0307 	and.w	r3, r3, #7
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	220f      	movs	r2, #15
 80073fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007400:	43db      	mvns	r3, r3
 8007402:	69ba      	ldr	r2, [r7, #24]
 8007404:	4013      	ands	r3, r2
 8007406:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	691a      	ldr	r2, [r3, #16]
 800740c:	69fb      	ldr	r3, [r7, #28]
 800740e:	f003 0307 	and.w	r3, r3, #7
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	fa02 f303 	lsl.w	r3, r2, r3
 8007418:	69ba      	ldr	r2, [r7, #24]
 800741a:	4313      	orrs	r3, r2
 800741c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800741e:	69fb      	ldr	r3, [r7, #28]
 8007420:	08da      	lsrs	r2, r3, #3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	3208      	adds	r2, #8
 8007426:	69b9      	ldr	r1, [r7, #24]
 8007428:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007432:	69fb      	ldr	r3, [r7, #28]
 8007434:	005b      	lsls	r3, r3, #1
 8007436:	2203      	movs	r2, #3
 8007438:	fa02 f303 	lsl.w	r3, r2, r3
 800743c:	43db      	mvns	r3, r3
 800743e:	69ba      	ldr	r2, [r7, #24]
 8007440:	4013      	ands	r3, r2
 8007442:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	f003 0203 	and.w	r2, r3, #3
 800744c:	69fb      	ldr	r3, [r7, #28]
 800744e:	005b      	lsls	r3, r3, #1
 8007450:	fa02 f303 	lsl.w	r3, r2, r3
 8007454:	69ba      	ldr	r2, [r7, #24]
 8007456:	4313      	orrs	r3, r2
 8007458:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	69ba      	ldr	r2, [r7, #24]
 800745e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007468:	2b00      	cmp	r3, #0
 800746a:	f000 80b4 	beq.w	80075d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800746e:	2300      	movs	r3, #0
 8007470:	60fb      	str	r3, [r7, #12]
 8007472:	4b60      	ldr	r3, [pc, #384]	@ (80075f4 <HAL_GPIO_Init+0x30c>)
 8007474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007476:	4a5f      	ldr	r2, [pc, #380]	@ (80075f4 <HAL_GPIO_Init+0x30c>)
 8007478:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800747c:	6453      	str	r3, [r2, #68]	@ 0x44
 800747e:	4b5d      	ldr	r3, [pc, #372]	@ (80075f4 <HAL_GPIO_Init+0x30c>)
 8007480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007482:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007486:	60fb      	str	r3, [r7, #12]
 8007488:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800748a:	4a5b      	ldr	r2, [pc, #364]	@ (80075f8 <HAL_GPIO_Init+0x310>)
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	089b      	lsrs	r3, r3, #2
 8007490:	3302      	adds	r3, #2
 8007492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007496:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	f003 0303 	and.w	r3, r3, #3
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	220f      	movs	r2, #15
 80074a2:	fa02 f303 	lsl.w	r3, r2, r3
 80074a6:	43db      	mvns	r3, r3
 80074a8:	69ba      	ldr	r2, [r7, #24]
 80074aa:	4013      	ands	r3, r2
 80074ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a52      	ldr	r2, [pc, #328]	@ (80075fc <HAL_GPIO_Init+0x314>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d02b      	beq.n	800750e <HAL_GPIO_Init+0x226>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a51      	ldr	r2, [pc, #324]	@ (8007600 <HAL_GPIO_Init+0x318>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d025      	beq.n	800750a <HAL_GPIO_Init+0x222>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a50      	ldr	r2, [pc, #320]	@ (8007604 <HAL_GPIO_Init+0x31c>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d01f      	beq.n	8007506 <HAL_GPIO_Init+0x21e>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a4f      	ldr	r2, [pc, #316]	@ (8007608 <HAL_GPIO_Init+0x320>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d019      	beq.n	8007502 <HAL_GPIO_Init+0x21a>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a4e      	ldr	r2, [pc, #312]	@ (800760c <HAL_GPIO_Init+0x324>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d013      	beq.n	80074fe <HAL_GPIO_Init+0x216>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a4d      	ldr	r2, [pc, #308]	@ (8007610 <HAL_GPIO_Init+0x328>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d00d      	beq.n	80074fa <HAL_GPIO_Init+0x212>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a4c      	ldr	r2, [pc, #304]	@ (8007614 <HAL_GPIO_Init+0x32c>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d007      	beq.n	80074f6 <HAL_GPIO_Init+0x20e>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a4b      	ldr	r2, [pc, #300]	@ (8007618 <HAL_GPIO_Init+0x330>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d101      	bne.n	80074f2 <HAL_GPIO_Init+0x20a>
 80074ee:	2307      	movs	r3, #7
 80074f0:	e00e      	b.n	8007510 <HAL_GPIO_Init+0x228>
 80074f2:	2308      	movs	r3, #8
 80074f4:	e00c      	b.n	8007510 <HAL_GPIO_Init+0x228>
 80074f6:	2306      	movs	r3, #6
 80074f8:	e00a      	b.n	8007510 <HAL_GPIO_Init+0x228>
 80074fa:	2305      	movs	r3, #5
 80074fc:	e008      	b.n	8007510 <HAL_GPIO_Init+0x228>
 80074fe:	2304      	movs	r3, #4
 8007500:	e006      	b.n	8007510 <HAL_GPIO_Init+0x228>
 8007502:	2303      	movs	r3, #3
 8007504:	e004      	b.n	8007510 <HAL_GPIO_Init+0x228>
 8007506:	2302      	movs	r3, #2
 8007508:	e002      	b.n	8007510 <HAL_GPIO_Init+0x228>
 800750a:	2301      	movs	r3, #1
 800750c:	e000      	b.n	8007510 <HAL_GPIO_Init+0x228>
 800750e:	2300      	movs	r3, #0
 8007510:	69fa      	ldr	r2, [r7, #28]
 8007512:	f002 0203 	and.w	r2, r2, #3
 8007516:	0092      	lsls	r2, r2, #2
 8007518:	4093      	lsls	r3, r2
 800751a:	69ba      	ldr	r2, [r7, #24]
 800751c:	4313      	orrs	r3, r2
 800751e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007520:	4935      	ldr	r1, [pc, #212]	@ (80075f8 <HAL_GPIO_Init+0x310>)
 8007522:	69fb      	ldr	r3, [r7, #28]
 8007524:	089b      	lsrs	r3, r3, #2
 8007526:	3302      	adds	r3, #2
 8007528:	69ba      	ldr	r2, [r7, #24]
 800752a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800752e:	4b3b      	ldr	r3, [pc, #236]	@ (800761c <HAL_GPIO_Init+0x334>)
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	43db      	mvns	r3, r3
 8007538:	69ba      	ldr	r2, [r7, #24]
 800753a:	4013      	ands	r3, r2
 800753c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007546:	2b00      	cmp	r3, #0
 8007548:	d003      	beq.n	8007552 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800754a:	69ba      	ldr	r2, [r7, #24]
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	4313      	orrs	r3, r2
 8007550:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007552:	4a32      	ldr	r2, [pc, #200]	@ (800761c <HAL_GPIO_Init+0x334>)
 8007554:	69bb      	ldr	r3, [r7, #24]
 8007556:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007558:	4b30      	ldr	r3, [pc, #192]	@ (800761c <HAL_GPIO_Init+0x334>)
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	43db      	mvns	r3, r3
 8007562:	69ba      	ldr	r2, [r7, #24]
 8007564:	4013      	ands	r3, r2
 8007566:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007570:	2b00      	cmp	r3, #0
 8007572:	d003      	beq.n	800757c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007574:	69ba      	ldr	r2, [r7, #24]
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	4313      	orrs	r3, r2
 800757a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800757c:	4a27      	ldr	r2, [pc, #156]	@ (800761c <HAL_GPIO_Init+0x334>)
 800757e:	69bb      	ldr	r3, [r7, #24]
 8007580:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007582:	4b26      	ldr	r3, [pc, #152]	@ (800761c <HAL_GPIO_Init+0x334>)
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	43db      	mvns	r3, r3
 800758c:	69ba      	ldr	r2, [r7, #24]
 800758e:	4013      	ands	r3, r2
 8007590:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d003      	beq.n	80075a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800759e:	69ba      	ldr	r2, [r7, #24]
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80075a6:	4a1d      	ldr	r2, [pc, #116]	@ (800761c <HAL_GPIO_Init+0x334>)
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80075ac:	4b1b      	ldr	r3, [pc, #108]	@ (800761c <HAL_GPIO_Init+0x334>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	43db      	mvns	r3, r3
 80075b6:	69ba      	ldr	r2, [r7, #24]
 80075b8:	4013      	ands	r3, r2
 80075ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d003      	beq.n	80075d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80075c8:	69ba      	ldr	r2, [r7, #24]
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	4313      	orrs	r3, r2
 80075ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80075d0:	4a12      	ldr	r2, [pc, #72]	@ (800761c <HAL_GPIO_Init+0x334>)
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	3301      	adds	r3, #1
 80075da:	61fb      	str	r3, [r7, #28]
 80075dc:	69fb      	ldr	r3, [r7, #28]
 80075de:	2b0f      	cmp	r3, #15
 80075e0:	f67f ae90 	bls.w	8007304 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80075e4:	bf00      	nop
 80075e6:	bf00      	nop
 80075e8:	3724      	adds	r7, #36	@ 0x24
 80075ea:	46bd      	mov	sp, r7
 80075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f0:	4770      	bx	lr
 80075f2:	bf00      	nop
 80075f4:	40023800 	.word	0x40023800
 80075f8:	40013800 	.word	0x40013800
 80075fc:	40020000 	.word	0x40020000
 8007600:	40020400 	.word	0x40020400
 8007604:	40020800 	.word	0x40020800
 8007608:	40020c00 	.word	0x40020c00
 800760c:	40021000 	.word	0x40021000
 8007610:	40021400 	.word	0x40021400
 8007614:	40021800 	.word	0x40021800
 8007618:	40021c00 	.word	0x40021c00
 800761c:	40013c00 	.word	0x40013c00

08007620 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007620:	b480      	push	{r7}
 8007622:	b087      	sub	sp, #28
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800762a:	2300      	movs	r3, #0
 800762c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800762e:	2300      	movs	r3, #0
 8007630:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8007632:	2300      	movs	r3, #0
 8007634:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007636:	2300      	movs	r3, #0
 8007638:	617b      	str	r3, [r7, #20]
 800763a:	e0cd      	b.n	80077d8 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800763c:	2201      	movs	r2, #1
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	fa02 f303 	lsl.w	r3, r2, r3
 8007644:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007646:	683a      	ldr	r2, [r7, #0]
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	4013      	ands	r3, r2
 800764c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800764e:	68fa      	ldr	r2, [r7, #12]
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	429a      	cmp	r2, r3
 8007654:	f040 80bd 	bne.w	80077d2 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007658:	4a65      	ldr	r2, [pc, #404]	@ (80077f0 <HAL_GPIO_DeInit+0x1d0>)
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	089b      	lsrs	r3, r3, #2
 800765e:	3302      	adds	r3, #2
 8007660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007664:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	f003 0303 	and.w	r3, r3, #3
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	220f      	movs	r2, #15
 8007670:	fa02 f303 	lsl.w	r3, r2, r3
 8007674:	68ba      	ldr	r2, [r7, #8]
 8007676:	4013      	ands	r3, r2
 8007678:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	4a5d      	ldr	r2, [pc, #372]	@ (80077f4 <HAL_GPIO_DeInit+0x1d4>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d02b      	beq.n	80076da <HAL_GPIO_DeInit+0xba>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	4a5c      	ldr	r2, [pc, #368]	@ (80077f8 <HAL_GPIO_DeInit+0x1d8>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d025      	beq.n	80076d6 <HAL_GPIO_DeInit+0xb6>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	4a5b      	ldr	r2, [pc, #364]	@ (80077fc <HAL_GPIO_DeInit+0x1dc>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d01f      	beq.n	80076d2 <HAL_GPIO_DeInit+0xb2>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4a5a      	ldr	r2, [pc, #360]	@ (8007800 <HAL_GPIO_DeInit+0x1e0>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d019      	beq.n	80076ce <HAL_GPIO_DeInit+0xae>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4a59      	ldr	r2, [pc, #356]	@ (8007804 <HAL_GPIO_DeInit+0x1e4>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d013      	beq.n	80076ca <HAL_GPIO_DeInit+0xaa>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	4a58      	ldr	r2, [pc, #352]	@ (8007808 <HAL_GPIO_DeInit+0x1e8>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d00d      	beq.n	80076c6 <HAL_GPIO_DeInit+0xa6>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a57      	ldr	r2, [pc, #348]	@ (800780c <HAL_GPIO_DeInit+0x1ec>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d007      	beq.n	80076c2 <HAL_GPIO_DeInit+0xa2>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	4a56      	ldr	r2, [pc, #344]	@ (8007810 <HAL_GPIO_DeInit+0x1f0>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d101      	bne.n	80076be <HAL_GPIO_DeInit+0x9e>
 80076ba:	2307      	movs	r3, #7
 80076bc:	e00e      	b.n	80076dc <HAL_GPIO_DeInit+0xbc>
 80076be:	2308      	movs	r3, #8
 80076c0:	e00c      	b.n	80076dc <HAL_GPIO_DeInit+0xbc>
 80076c2:	2306      	movs	r3, #6
 80076c4:	e00a      	b.n	80076dc <HAL_GPIO_DeInit+0xbc>
 80076c6:	2305      	movs	r3, #5
 80076c8:	e008      	b.n	80076dc <HAL_GPIO_DeInit+0xbc>
 80076ca:	2304      	movs	r3, #4
 80076cc:	e006      	b.n	80076dc <HAL_GPIO_DeInit+0xbc>
 80076ce:	2303      	movs	r3, #3
 80076d0:	e004      	b.n	80076dc <HAL_GPIO_DeInit+0xbc>
 80076d2:	2302      	movs	r3, #2
 80076d4:	e002      	b.n	80076dc <HAL_GPIO_DeInit+0xbc>
 80076d6:	2301      	movs	r3, #1
 80076d8:	e000      	b.n	80076dc <HAL_GPIO_DeInit+0xbc>
 80076da:	2300      	movs	r3, #0
 80076dc:	697a      	ldr	r2, [r7, #20]
 80076de:	f002 0203 	and.w	r2, r2, #3
 80076e2:	0092      	lsls	r2, r2, #2
 80076e4:	4093      	lsls	r3, r2
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d132      	bne.n	8007752 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80076ec:	4b49      	ldr	r3, [pc, #292]	@ (8007814 <HAL_GPIO_DeInit+0x1f4>)
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	43db      	mvns	r3, r3
 80076f4:	4947      	ldr	r1, [pc, #284]	@ (8007814 <HAL_GPIO_DeInit+0x1f4>)
 80076f6:	4013      	ands	r3, r2
 80076f8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80076fa:	4b46      	ldr	r3, [pc, #280]	@ (8007814 <HAL_GPIO_DeInit+0x1f4>)
 80076fc:	685a      	ldr	r2, [r3, #4]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	43db      	mvns	r3, r3
 8007702:	4944      	ldr	r1, [pc, #272]	@ (8007814 <HAL_GPIO_DeInit+0x1f4>)
 8007704:	4013      	ands	r3, r2
 8007706:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007708:	4b42      	ldr	r3, [pc, #264]	@ (8007814 <HAL_GPIO_DeInit+0x1f4>)
 800770a:	68da      	ldr	r2, [r3, #12]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	43db      	mvns	r3, r3
 8007710:	4940      	ldr	r1, [pc, #256]	@ (8007814 <HAL_GPIO_DeInit+0x1f4>)
 8007712:	4013      	ands	r3, r2
 8007714:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007716:	4b3f      	ldr	r3, [pc, #252]	@ (8007814 <HAL_GPIO_DeInit+0x1f4>)
 8007718:	689a      	ldr	r2, [r3, #8]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	43db      	mvns	r3, r3
 800771e:	493d      	ldr	r1, [pc, #244]	@ (8007814 <HAL_GPIO_DeInit+0x1f4>)
 8007720:	4013      	ands	r3, r2
 8007722:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f003 0303 	and.w	r3, r3, #3
 800772a:	009b      	lsls	r3, r3, #2
 800772c:	220f      	movs	r2, #15
 800772e:	fa02 f303 	lsl.w	r3, r2, r3
 8007732:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007734:	4a2e      	ldr	r2, [pc, #184]	@ (80077f0 <HAL_GPIO_DeInit+0x1d0>)
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	089b      	lsrs	r3, r3, #2
 800773a:	3302      	adds	r3, #2
 800773c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	43da      	mvns	r2, r3
 8007744:	482a      	ldr	r0, [pc, #168]	@ (80077f0 <HAL_GPIO_DeInit+0x1d0>)
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	089b      	lsrs	r3, r3, #2
 800774a:	400a      	ands	r2, r1
 800774c:	3302      	adds	r3, #2
 800774e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	005b      	lsls	r3, r3, #1
 800775a:	2103      	movs	r1, #3
 800775c:	fa01 f303 	lsl.w	r3, r1, r3
 8007760:	43db      	mvns	r3, r3
 8007762:	401a      	ands	r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	08da      	lsrs	r2, r3, #3
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	3208      	adds	r2, #8
 8007770:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	f003 0307 	and.w	r3, r3, #7
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	220f      	movs	r2, #15
 800777e:	fa02 f303 	lsl.w	r3, r2, r3
 8007782:	43db      	mvns	r3, r3
 8007784:	697a      	ldr	r2, [r7, #20]
 8007786:	08d2      	lsrs	r2, r2, #3
 8007788:	4019      	ands	r1, r3
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	3208      	adds	r2, #8
 800778e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	68da      	ldr	r2, [r3, #12]
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	005b      	lsls	r3, r3, #1
 800779a:	2103      	movs	r1, #3
 800779c:	fa01 f303 	lsl.w	r3, r1, r3
 80077a0:	43db      	mvns	r3, r3
 80077a2:	401a      	ands	r2, r3
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	685a      	ldr	r2, [r3, #4]
 80077ac:	2101      	movs	r1, #1
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	fa01 f303 	lsl.w	r3, r1, r3
 80077b4:	43db      	mvns	r3, r3
 80077b6:	401a      	ands	r2, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	689a      	ldr	r2, [r3, #8]
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	005b      	lsls	r3, r3, #1
 80077c4:	2103      	movs	r1, #3
 80077c6:	fa01 f303 	lsl.w	r3, r1, r3
 80077ca:	43db      	mvns	r3, r3
 80077cc:	401a      	ands	r2, r3
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	3301      	adds	r3, #1
 80077d6:	617b      	str	r3, [r7, #20]
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	2b0f      	cmp	r3, #15
 80077dc:	f67f af2e 	bls.w	800763c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80077e0:	bf00      	nop
 80077e2:	bf00      	nop
 80077e4:	371c      	adds	r7, #28
 80077e6:	46bd      	mov	sp, r7
 80077e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ec:	4770      	bx	lr
 80077ee:	bf00      	nop
 80077f0:	40013800 	.word	0x40013800
 80077f4:	40020000 	.word	0x40020000
 80077f8:	40020400 	.word	0x40020400
 80077fc:	40020800 	.word	0x40020800
 8007800:	40020c00 	.word	0x40020c00
 8007804:	40021000 	.word	0x40021000
 8007808:	40021400 	.word	0x40021400
 800780c:	40021800 	.word	0x40021800
 8007810:	40021c00 	.word	0x40021c00
 8007814:	40013c00 	.word	0x40013c00

08007818 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
 8007820:	460b      	mov	r3, r1
 8007822:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	691a      	ldr	r2, [r3, #16]
 8007828:	887b      	ldrh	r3, [r7, #2]
 800782a:	4013      	ands	r3, r2
 800782c:	2b00      	cmp	r3, #0
 800782e:	d002      	beq.n	8007836 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007830:	2301      	movs	r3, #1
 8007832:	73fb      	strb	r3, [r7, #15]
 8007834:	e001      	b.n	800783a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007836:	2300      	movs	r3, #0
 8007838:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800783a:	7bfb      	ldrb	r3, [r7, #15]
}
 800783c:	4618      	mov	r0, r3
 800783e:	3714      	adds	r7, #20
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	460b      	mov	r3, r1
 8007852:	807b      	strh	r3, [r7, #2]
 8007854:	4613      	mov	r3, r2
 8007856:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007858:	787b      	ldrb	r3, [r7, #1]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d003      	beq.n	8007866 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800785e:	887a      	ldrh	r2, [r7, #2]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007864:	e003      	b.n	800786e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007866:	887b      	ldrh	r3, [r7, #2]
 8007868:	041a      	lsls	r2, r3, #16
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	619a      	str	r2, [r3, #24]
}
 800786e:	bf00      	nop
 8007870:	370c      	adds	r7, #12
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr

0800787a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800787a:	b480      	push	{r7}
 800787c:	b085      	sub	sp, #20
 800787e:	af00      	add	r7, sp, #0
 8007880:	6078      	str	r0, [r7, #4]
 8007882:	460b      	mov	r3, r1
 8007884:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	695b      	ldr	r3, [r3, #20]
 800788a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800788c:	887a      	ldrh	r2, [r7, #2]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	4013      	ands	r3, r2
 8007892:	041a      	lsls	r2, r3, #16
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	43d9      	mvns	r1, r3
 8007898:	887b      	ldrh	r3, [r7, #2]
 800789a:	400b      	ands	r3, r1
 800789c:	431a      	orrs	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	619a      	str	r2, [r3, #24]
}
 80078a2:	bf00      	nop
 80078a4:	3714      	adds	r7, #20
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr
	...

080078b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b084      	sub	sp, #16
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d101      	bne.n	80078c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	e12b      	b.n	8007b1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078c8:	b2db      	uxtb	r3, r3
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d106      	bne.n	80078dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2200      	movs	r2, #0
 80078d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f7fd f9fe 	bl	8004cd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2224      	movs	r2, #36	@ 0x24
 80078e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f022 0201 	bic.w	r2, r2, #1
 80078f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007902:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007912:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007914:	f003 fdb8 	bl	800b488 <HAL_RCC_GetPCLK1Freq>
 8007918:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	4a81      	ldr	r2, [pc, #516]	@ (8007b24 <HAL_I2C_Init+0x274>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d807      	bhi.n	8007934 <HAL_I2C_Init+0x84>
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	4a80      	ldr	r2, [pc, #512]	@ (8007b28 <HAL_I2C_Init+0x278>)
 8007928:	4293      	cmp	r3, r2
 800792a:	bf94      	ite	ls
 800792c:	2301      	movls	r3, #1
 800792e:	2300      	movhi	r3, #0
 8007930:	b2db      	uxtb	r3, r3
 8007932:	e006      	b.n	8007942 <HAL_I2C_Init+0x92>
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	4a7d      	ldr	r2, [pc, #500]	@ (8007b2c <HAL_I2C_Init+0x27c>)
 8007938:	4293      	cmp	r3, r2
 800793a:	bf94      	ite	ls
 800793c:	2301      	movls	r3, #1
 800793e:	2300      	movhi	r3, #0
 8007940:	b2db      	uxtb	r3, r3
 8007942:	2b00      	cmp	r3, #0
 8007944:	d001      	beq.n	800794a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007946:	2301      	movs	r3, #1
 8007948:	e0e7      	b.n	8007b1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	4a78      	ldr	r2, [pc, #480]	@ (8007b30 <HAL_I2C_Init+0x280>)
 800794e:	fba2 2303 	umull	r2, r3, r2, r3
 8007952:	0c9b      	lsrs	r3, r3, #18
 8007954:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	68ba      	ldr	r2, [r7, #8]
 8007966:	430a      	orrs	r2, r1
 8007968:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	6a1b      	ldr	r3, [r3, #32]
 8007970:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	4a6a      	ldr	r2, [pc, #424]	@ (8007b24 <HAL_I2C_Init+0x274>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d802      	bhi.n	8007984 <HAL_I2C_Init+0xd4>
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	3301      	adds	r3, #1
 8007982:	e009      	b.n	8007998 <HAL_I2C_Init+0xe8>
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800798a:	fb02 f303 	mul.w	r3, r2, r3
 800798e:	4a69      	ldr	r2, [pc, #420]	@ (8007b34 <HAL_I2C_Init+0x284>)
 8007990:	fba2 2303 	umull	r2, r3, r2, r3
 8007994:	099b      	lsrs	r3, r3, #6
 8007996:	3301      	adds	r3, #1
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	6812      	ldr	r2, [r2, #0]
 800799c:	430b      	orrs	r3, r1
 800799e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	69db      	ldr	r3, [r3, #28]
 80079a6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80079aa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	495c      	ldr	r1, [pc, #368]	@ (8007b24 <HAL_I2C_Init+0x274>)
 80079b4:	428b      	cmp	r3, r1
 80079b6:	d819      	bhi.n	80079ec <HAL_I2C_Init+0x13c>
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	1e59      	subs	r1, r3, #1
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	005b      	lsls	r3, r3, #1
 80079c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80079c6:	1c59      	adds	r1, r3, #1
 80079c8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80079cc:	400b      	ands	r3, r1
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d00a      	beq.n	80079e8 <HAL_I2C_Init+0x138>
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	1e59      	subs	r1, r3, #1
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	005b      	lsls	r3, r3, #1
 80079dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80079e0:	3301      	adds	r3, #1
 80079e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079e6:	e051      	b.n	8007a8c <HAL_I2C_Init+0x1dc>
 80079e8:	2304      	movs	r3, #4
 80079ea:	e04f      	b.n	8007a8c <HAL_I2C_Init+0x1dc>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d111      	bne.n	8007a18 <HAL_I2C_Init+0x168>
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	1e58      	subs	r0, r3, #1
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6859      	ldr	r1, [r3, #4]
 80079fc:	460b      	mov	r3, r1
 80079fe:	005b      	lsls	r3, r3, #1
 8007a00:	440b      	add	r3, r1
 8007a02:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a06:	3301      	adds	r3, #1
 8007a08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	bf0c      	ite	eq
 8007a10:	2301      	moveq	r3, #1
 8007a12:	2300      	movne	r3, #0
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	e012      	b.n	8007a3e <HAL_I2C_Init+0x18e>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	1e58      	subs	r0, r3, #1
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6859      	ldr	r1, [r3, #4]
 8007a20:	460b      	mov	r3, r1
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	440b      	add	r3, r1
 8007a26:	0099      	lsls	r1, r3, #2
 8007a28:	440b      	add	r3, r1
 8007a2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a2e:	3301      	adds	r3, #1
 8007a30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	bf0c      	ite	eq
 8007a38:	2301      	moveq	r3, #1
 8007a3a:	2300      	movne	r3, #0
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d001      	beq.n	8007a46 <HAL_I2C_Init+0x196>
 8007a42:	2301      	movs	r3, #1
 8007a44:	e022      	b.n	8007a8c <HAL_I2C_Init+0x1dc>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d10e      	bne.n	8007a6c <HAL_I2C_Init+0x1bc>
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	1e58      	subs	r0, r3, #1
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6859      	ldr	r1, [r3, #4]
 8007a56:	460b      	mov	r3, r1
 8007a58:	005b      	lsls	r3, r3, #1
 8007a5a:	440b      	add	r3, r1
 8007a5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a60:	3301      	adds	r3, #1
 8007a62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a6a:	e00f      	b.n	8007a8c <HAL_I2C_Init+0x1dc>
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	1e58      	subs	r0, r3, #1
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6859      	ldr	r1, [r3, #4]
 8007a74:	460b      	mov	r3, r1
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	440b      	add	r3, r1
 8007a7a:	0099      	lsls	r1, r3, #2
 8007a7c:	440b      	add	r3, r1
 8007a7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a82:	3301      	adds	r3, #1
 8007a84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007a8c:	6879      	ldr	r1, [r7, #4]
 8007a8e:	6809      	ldr	r1, [r1, #0]
 8007a90:	4313      	orrs	r3, r2
 8007a92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	69da      	ldr	r2, [r3, #28]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6a1b      	ldr	r3, [r3, #32]
 8007aa6:	431a      	orrs	r2, r3
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	430a      	orrs	r2, r1
 8007aae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007aba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	6911      	ldr	r1, [r2, #16]
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	68d2      	ldr	r2, [r2, #12]
 8007ac6:	4311      	orrs	r1, r2
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	6812      	ldr	r2, [r2, #0]
 8007acc:	430b      	orrs	r3, r1
 8007ace:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	68db      	ldr	r3, [r3, #12]
 8007ad6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	695a      	ldr	r2, [r3, #20]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	699b      	ldr	r3, [r3, #24]
 8007ae2:	431a      	orrs	r2, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	430a      	orrs	r2, r1
 8007aea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f042 0201 	orr.w	r2, r2, #1
 8007afa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2220      	movs	r2, #32
 8007b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007b18:	2300      	movs	r3, #0
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3710      	adds	r7, #16
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}
 8007b22:	bf00      	nop
 8007b24:	000186a0 	.word	0x000186a0
 8007b28:	001e847f 	.word	0x001e847f
 8007b2c:	003d08ff 	.word	0x003d08ff
 8007b30:	431bde83 	.word	0x431bde83
 8007b34:	10624dd3 	.word	0x10624dd3

08007b38 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b082      	sub	sp, #8
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d101      	bne.n	8007b4a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e021      	b.n	8007b8e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2224      	movs	r2, #36	@ 0x24
 8007b4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	681a      	ldr	r2, [r3, #0]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f022 0201 	bic.w	r2, r2, #1
 8007b60:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f7fd f94e 	bl	8004e04 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3708      	adds	r7, #8
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8007b96:	b480      	push	{r7}
 8007b98:	b083      	sub	sp, #12
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	695b      	ldr	r3, [r3, #20]
 8007ba4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ba8:	2b80      	cmp	r3, #128	@ 0x80
 8007baa:	d103      	bne.n	8007bb4 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	611a      	str	r2, [r3, #16]
  }
}
 8007bb4:	bf00      	nop
 8007bb6:	370c      	adds	r7, #12
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr

08007bc0 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b087      	sub	sp, #28
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60f8      	str	r0, [r7, #12]
 8007bc8:	60b9      	str	r1, [r7, #8]
 8007bca:	603b      	str	r3, [r7, #0]
 8007bcc:	4613      	mov	r3, r2
 8007bce:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007bdc:	2b28      	cmp	r3, #40	@ 0x28
 8007bde:	d15b      	bne.n	8007c98 <HAL_I2C_Slave_Seq_Transmit_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d002      	beq.n	8007bec <HAL_I2C_Slave_Seq_Transmit_IT+0x2c>
 8007be6:	88fb      	ldrh	r3, [r7, #6]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d101      	bne.n	8007bf0 <HAL_I2C_Slave_Seq_Transmit_IT+0x30>
    {
      return  HAL_ERROR;
 8007bec:	2301      	movs	r3, #1
 8007bee:	e054      	b.n	8007c9a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007bf6:	2b01      	cmp	r3, #1
 8007bf8:	d101      	bne.n	8007bfe <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
 8007bfa:	2302      	movs	r3, #2
 8007bfc:	e04d      	b.n	8007c9a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2201      	movs	r2, #1
 8007c02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 0301 	and.w	r3, r3, #1
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d007      	beq.n	8007c24 <HAL_I2C_Slave_Seq_Transmit_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f042 0201 	orr.w	r2, r2, #1
 8007c22:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c32:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2229      	movs	r2, #41	@ 0x29
 8007c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2220      	movs	r2, #32
 8007c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2200      	movs	r2, #0
 8007c48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	88fa      	ldrh	r2, [r7, #6]
 8007c54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c5a:	b29a      	uxth	r2, r3
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	683a      	ldr	r2, [r7, #0]
 8007c64:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c66:	2300      	movs	r3, #0
 8007c68:	617b      	str	r3, [r7, #20]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	695b      	ldr	r3, [r3, #20]
 8007c70:	617b      	str	r3, [r7, #20]
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	699b      	ldr	r3, [r3, #24]
 8007c78:	617b      	str	r3, [r7, #20]
 8007c7a:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	685a      	ldr	r2, [r3, #4]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8007c92:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8007c94:	2300      	movs	r3, #0
 8007c96:	e000      	b.n	8007c9a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 8007c98:	2302      	movs	r3, #2
  }
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	371c      	adds	r7, #28
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca4:	4770      	bx	lr

08007ca6 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8007ca6:	b480      	push	{r7}
 8007ca8:	b087      	sub	sp, #28
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	60f8      	str	r0, [r7, #12]
 8007cae:	60b9      	str	r1, [r7, #8]
 8007cb0:	603b      	str	r3, [r7, #0]
 8007cb2:	4613      	mov	r3, r2
 8007cb4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007cc2:	2b28      	cmp	r3, #40	@ 0x28
 8007cc4:	d15b      	bne.n	8007d7e <HAL_I2C_Slave_Seq_Receive_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d002      	beq.n	8007cd2 <HAL_I2C_Slave_Seq_Receive_IT+0x2c>
 8007ccc:	88fb      	ldrh	r3, [r7, #6]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d101      	bne.n	8007cd6 <HAL_I2C_Slave_Seq_Receive_IT+0x30>
    {
      return  HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e054      	b.n	8007d80 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d101      	bne.n	8007ce4 <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
 8007ce0:	2302      	movs	r3, #2
 8007ce2:	e04d      	b.n	8007d80 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f003 0301 	and.w	r3, r3, #1
 8007cf6:	2b01      	cmp	r3, #1
 8007cf8:	d007      	beq.n	8007d0a <HAL_I2C_Slave_Seq_Receive_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681a      	ldr	r2, [r3, #0]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f042 0201 	orr.w	r2, r2, #1
 8007d08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d18:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	222a      	movs	r2, #42	@ 0x2a
 8007d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2220      	movs	r2, #32
 8007d26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	68ba      	ldr	r2, [r7, #8]
 8007d34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	88fa      	ldrh	r2, [r7, #6]
 8007d3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	683a      	ldr	r2, [r7, #0]
 8007d4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	617b      	str	r3, [r7, #20]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	695b      	ldr	r3, [r3, #20]
 8007d56:	617b      	str	r3, [r7, #20]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	699b      	ldr	r3, [r3, #24]
 8007d5e:	617b      	str	r3, [r7, #20]
 8007d60:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	685a      	ldr	r2, [r3, #4]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8007d78:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	e000      	b.n	8007d80 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 8007d7e:	2302      	movs	r3, #2
  }
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	371c      	adds	r7, #28
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr

08007d8c <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	2b20      	cmp	r3, #32
 8007d9e:	d124      	bne.n	8007dea <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2228      	movs	r2, #40	@ 0x28
 8007da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0301 	and.w	r3, r3, #1
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d007      	beq.n	8007dc6 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f042 0201 	orr.w	r2, r2, #1
 8007dc4:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681a      	ldr	r2, [r3, #0]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007dd4:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	685a      	ldr	r2, [r3, #4]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007de4:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8007de6:	2300      	movs	r3, #0
 8007de8:	e000      	b.n	8007dec <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8007dea:	2302      	movs	r3, #2
  }
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	370c      	adds	r7, #12
 8007df0:	46bd      	mov	sp, r7
 8007df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df6:	4770      	bx	lr

08007df8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b088      	sub	sp, #32
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8007e00:	2300      	movs	r3, #0
 8007e02:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e10:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007e18:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e20:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8007e22:	7bfb      	ldrb	r3, [r7, #15]
 8007e24:	2b10      	cmp	r3, #16
 8007e26:	d003      	beq.n	8007e30 <HAL_I2C_EV_IRQHandler+0x38>
 8007e28:	7bfb      	ldrb	r3, [r7, #15]
 8007e2a:	2b40      	cmp	r3, #64	@ 0x40
 8007e2c:	f040 80c1 	bne.w	8007fb2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	699b      	ldr	r3, [r3, #24]
 8007e36:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	695b      	ldr	r3, [r3, #20]
 8007e3e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	f003 0301 	and.w	r3, r3, #1
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10d      	bne.n	8007e66 <HAL_I2C_EV_IRQHandler+0x6e>
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007e50:	d003      	beq.n	8007e5a <HAL_I2C_EV_IRQHandler+0x62>
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007e58:	d101      	bne.n	8007e5e <HAL_I2C_EV_IRQHandler+0x66>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e000      	b.n	8007e60 <HAL_I2C_EV_IRQHandler+0x68>
 8007e5e:	2300      	movs	r3, #0
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	f000 8132 	beq.w	80080ca <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007e66:	69fb      	ldr	r3, [r7, #28]
 8007e68:	f003 0301 	and.w	r3, r3, #1
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d00c      	beq.n	8007e8a <HAL_I2C_EV_IRQHandler+0x92>
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	0a5b      	lsrs	r3, r3, #9
 8007e74:	f003 0301 	and.w	r3, r3, #1
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d006      	beq.n	8007e8a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f001 fc65 	bl	800974c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 fd69 	bl	800895a <I2C_Master_SB>
 8007e88:	e092      	b.n	8007fb0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007e8a:	69fb      	ldr	r3, [r7, #28]
 8007e8c:	08db      	lsrs	r3, r3, #3
 8007e8e:	f003 0301 	and.w	r3, r3, #1
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d009      	beq.n	8007eaa <HAL_I2C_EV_IRQHandler+0xb2>
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	0a5b      	lsrs	r3, r3, #9
 8007e9a:	f003 0301 	and.w	r3, r3, #1
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d003      	beq.n	8007eaa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 fddf 	bl	8008a66 <I2C_Master_ADD10>
 8007ea8:	e082      	b.n	8007fb0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007eaa:	69fb      	ldr	r3, [r7, #28]
 8007eac:	085b      	lsrs	r3, r3, #1
 8007eae:	f003 0301 	and.w	r3, r3, #1
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d009      	beq.n	8007eca <HAL_I2C_EV_IRQHandler+0xd2>
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	0a5b      	lsrs	r3, r3, #9
 8007eba:	f003 0301 	and.w	r3, r3, #1
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d003      	beq.n	8007eca <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 fdf9 	bl	8008aba <I2C_Master_ADDR>
 8007ec8:	e072      	b.n	8007fb0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8007eca:	69bb      	ldr	r3, [r7, #24]
 8007ecc:	089b      	lsrs	r3, r3, #2
 8007ece:	f003 0301 	and.w	r3, r3, #1
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d03b      	beq.n	8007f4e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ee0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ee4:	f000 80f3 	beq.w	80080ce <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	09db      	lsrs	r3, r3, #7
 8007eec:	f003 0301 	and.w	r3, r3, #1
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d00f      	beq.n	8007f14 <HAL_I2C_EV_IRQHandler+0x11c>
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	0a9b      	lsrs	r3, r3, #10
 8007ef8:	f003 0301 	and.w	r3, r3, #1
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d009      	beq.n	8007f14 <HAL_I2C_EV_IRQHandler+0x11c>
 8007f00:	69fb      	ldr	r3, [r7, #28]
 8007f02:	089b      	lsrs	r3, r3, #2
 8007f04:	f003 0301 	and.w	r3, r3, #1
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d103      	bne.n	8007f14 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 f9bd 	bl	800828c <I2C_MasterTransmit_TXE>
 8007f12:	e04d      	b.n	8007fb0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f14:	69fb      	ldr	r3, [r7, #28]
 8007f16:	089b      	lsrs	r3, r3, #2
 8007f18:	f003 0301 	and.w	r3, r3, #1
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	f000 80d6 	beq.w	80080ce <HAL_I2C_EV_IRQHandler+0x2d6>
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	0a5b      	lsrs	r3, r3, #9
 8007f26:	f003 0301 	and.w	r3, r3, #1
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	f000 80cf 	beq.w	80080ce <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007f30:	7bbb      	ldrb	r3, [r7, #14]
 8007f32:	2b21      	cmp	r3, #33	@ 0x21
 8007f34:	d103      	bne.n	8007f3e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f000 fa44 	bl	80083c4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f3c:	e0c7      	b.n	80080ce <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8007f3e:	7bfb      	ldrb	r3, [r7, #15]
 8007f40:	2b40      	cmp	r3, #64	@ 0x40
 8007f42:	f040 80c4 	bne.w	80080ce <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 fab2 	bl	80084b0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f4c:	e0bf      	b.n	80080ce <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f5c:	f000 80b7 	beq.w	80080ce <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007f60:	69fb      	ldr	r3, [r7, #28]
 8007f62:	099b      	lsrs	r3, r3, #6
 8007f64:	f003 0301 	and.w	r3, r3, #1
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d00f      	beq.n	8007f8c <HAL_I2C_EV_IRQHandler+0x194>
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	0a9b      	lsrs	r3, r3, #10
 8007f70:	f003 0301 	and.w	r3, r3, #1
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d009      	beq.n	8007f8c <HAL_I2C_EV_IRQHandler+0x194>
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	089b      	lsrs	r3, r3, #2
 8007f7c:	f003 0301 	and.w	r3, r3, #1
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d103      	bne.n	8007f8c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f000 fb2b 	bl	80085e0 <I2C_MasterReceive_RXNE>
 8007f8a:	e011      	b.n	8007fb0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f8c:	69fb      	ldr	r3, [r7, #28]
 8007f8e:	089b      	lsrs	r3, r3, #2
 8007f90:	f003 0301 	and.w	r3, r3, #1
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	f000 809a 	beq.w	80080ce <HAL_I2C_EV_IRQHandler+0x2d6>
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	0a5b      	lsrs	r3, r3, #9
 8007f9e:	f003 0301 	and.w	r3, r3, #1
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f000 8093 	beq.w	80080ce <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 fbe1 	bl	8008770 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007fae:	e08e      	b.n	80080ce <HAL_I2C_EV_IRQHandler+0x2d6>
 8007fb0:	e08d      	b.n	80080ce <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d004      	beq.n	8007fc4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	695b      	ldr	r3, [r3, #20]
 8007fc0:	61fb      	str	r3, [r7, #28]
 8007fc2:	e007      	b.n	8007fd4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	699b      	ldr	r3, [r3, #24]
 8007fca:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	695b      	ldr	r3, [r3, #20]
 8007fd2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007fd4:	69fb      	ldr	r3, [r7, #28]
 8007fd6:	085b      	lsrs	r3, r3, #1
 8007fd8:	f003 0301 	and.w	r3, r3, #1
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d012      	beq.n	8008006 <HAL_I2C_EV_IRQHandler+0x20e>
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	0a5b      	lsrs	r3, r3, #9
 8007fe4:	f003 0301 	and.w	r3, r3, #1
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00c      	beq.n	8008006 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d003      	beq.n	8007ffc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	699b      	ldr	r3, [r3, #24]
 8007ffa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8007ffc:	69b9      	ldr	r1, [r7, #24]
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f000 ffaa 	bl	8008f58 <I2C_Slave_ADDR>
 8008004:	e066      	b.n	80080d4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008006:	69fb      	ldr	r3, [r7, #28]
 8008008:	091b      	lsrs	r3, r3, #4
 800800a:	f003 0301 	and.w	r3, r3, #1
 800800e:	2b00      	cmp	r3, #0
 8008010:	d009      	beq.n	8008026 <HAL_I2C_EV_IRQHandler+0x22e>
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	0a5b      	lsrs	r3, r3, #9
 8008016:	f003 0301 	and.w	r3, r3, #1
 800801a:	2b00      	cmp	r3, #0
 800801c:	d003      	beq.n	8008026 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f000 ffe4 	bl	8008fec <I2C_Slave_STOPF>
 8008024:	e056      	b.n	80080d4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008026:	7bbb      	ldrb	r3, [r7, #14]
 8008028:	2b21      	cmp	r3, #33	@ 0x21
 800802a:	d002      	beq.n	8008032 <HAL_I2C_EV_IRQHandler+0x23a>
 800802c:	7bbb      	ldrb	r3, [r7, #14]
 800802e:	2b29      	cmp	r3, #41	@ 0x29
 8008030:	d125      	bne.n	800807e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008032:	69fb      	ldr	r3, [r7, #28]
 8008034:	09db      	lsrs	r3, r3, #7
 8008036:	f003 0301 	and.w	r3, r3, #1
 800803a:	2b00      	cmp	r3, #0
 800803c:	d00f      	beq.n	800805e <HAL_I2C_EV_IRQHandler+0x266>
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	0a9b      	lsrs	r3, r3, #10
 8008042:	f003 0301 	and.w	r3, r3, #1
 8008046:	2b00      	cmp	r3, #0
 8008048:	d009      	beq.n	800805e <HAL_I2C_EV_IRQHandler+0x266>
 800804a:	69fb      	ldr	r3, [r7, #28]
 800804c:	089b      	lsrs	r3, r3, #2
 800804e:	f003 0301 	and.w	r3, r3, #1
 8008052:	2b00      	cmp	r3, #0
 8008054:	d103      	bne.n	800805e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 fec0 	bl	8008ddc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800805c:	e039      	b.n	80080d2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800805e:	69fb      	ldr	r3, [r7, #28]
 8008060:	089b      	lsrs	r3, r3, #2
 8008062:	f003 0301 	and.w	r3, r3, #1
 8008066:	2b00      	cmp	r3, #0
 8008068:	d033      	beq.n	80080d2 <HAL_I2C_EV_IRQHandler+0x2da>
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	0a5b      	lsrs	r3, r3, #9
 800806e:	f003 0301 	and.w	r3, r3, #1
 8008072:	2b00      	cmp	r3, #0
 8008074:	d02d      	beq.n	80080d2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	f000 feed 	bl	8008e56 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800807c:	e029      	b.n	80080d2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	099b      	lsrs	r3, r3, #6
 8008082:	f003 0301 	and.w	r3, r3, #1
 8008086:	2b00      	cmp	r3, #0
 8008088:	d00f      	beq.n	80080aa <HAL_I2C_EV_IRQHandler+0x2b2>
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	0a9b      	lsrs	r3, r3, #10
 800808e:	f003 0301 	and.w	r3, r3, #1
 8008092:	2b00      	cmp	r3, #0
 8008094:	d009      	beq.n	80080aa <HAL_I2C_EV_IRQHandler+0x2b2>
 8008096:	69fb      	ldr	r3, [r7, #28]
 8008098:	089b      	lsrs	r3, r3, #2
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d103      	bne.n	80080aa <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f000 fef8 	bl	8008e98 <I2C_SlaveReceive_RXNE>
 80080a8:	e014      	b.n	80080d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	089b      	lsrs	r3, r3, #2
 80080ae:	f003 0301 	and.w	r3, r3, #1
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00e      	beq.n	80080d4 <HAL_I2C_EV_IRQHandler+0x2dc>
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	0a5b      	lsrs	r3, r3, #9
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d008      	beq.n	80080d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 ff26 	bl	8008f14 <I2C_SlaveReceive_BTF>
 80080c8:	e004      	b.n	80080d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80080ca:	bf00      	nop
 80080cc:	e002      	b.n	80080d4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80080ce:	bf00      	nop
 80080d0:	e000      	b.n	80080d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80080d2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80080d4:	3720      	adds	r7, #32
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80080da:	b580      	push	{r7, lr}
 80080dc:	b08a      	sub	sp, #40	@ 0x28
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	695b      	ldr	r3, [r3, #20]
 80080e8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80080f2:	2300      	movs	r3, #0
 80080f4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80080fc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80080fe:	6a3b      	ldr	r3, [r7, #32]
 8008100:	0a1b      	lsrs	r3, r3, #8
 8008102:	f003 0301 	and.w	r3, r3, #1
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00e      	beq.n	8008128 <HAL_I2C_ER_IRQHandler+0x4e>
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	0a1b      	lsrs	r3, r3, #8
 800810e:	f003 0301 	and.w	r3, r3, #1
 8008112:	2b00      	cmp	r3, #0
 8008114:	d008      	beq.n	8008128 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8008116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008118:	f043 0301 	orr.w	r3, r3, #1
 800811c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008126:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008128:	6a3b      	ldr	r3, [r7, #32]
 800812a:	0a5b      	lsrs	r3, r3, #9
 800812c:	f003 0301 	and.w	r3, r3, #1
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00e      	beq.n	8008152 <HAL_I2C_ER_IRQHandler+0x78>
 8008134:	69fb      	ldr	r3, [r7, #28]
 8008136:	0a1b      	lsrs	r3, r3, #8
 8008138:	f003 0301 	and.w	r3, r3, #1
 800813c:	2b00      	cmp	r3, #0
 800813e:	d008      	beq.n	8008152 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8008140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008142:	f043 0302 	orr.w	r3, r3, #2
 8008146:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8008150:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008152:	6a3b      	ldr	r3, [r7, #32]
 8008154:	0a9b      	lsrs	r3, r3, #10
 8008156:	f003 0301 	and.w	r3, r3, #1
 800815a:	2b00      	cmp	r3, #0
 800815c:	d03f      	beq.n	80081de <HAL_I2C_ER_IRQHandler+0x104>
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	0a1b      	lsrs	r3, r3, #8
 8008162:	f003 0301 	and.w	r3, r3, #1
 8008166:	2b00      	cmp	r3, #0
 8008168:	d039      	beq.n	80081de <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800816a:	7efb      	ldrb	r3, [r7, #27]
 800816c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008172:	b29b      	uxth	r3, r3
 8008174:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800817c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008182:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8008184:	7ebb      	ldrb	r3, [r7, #26]
 8008186:	2b20      	cmp	r3, #32
 8008188:	d112      	bne.n	80081b0 <HAL_I2C_ER_IRQHandler+0xd6>
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d10f      	bne.n	80081b0 <HAL_I2C_ER_IRQHandler+0xd6>
 8008190:	7cfb      	ldrb	r3, [r7, #19]
 8008192:	2b21      	cmp	r3, #33	@ 0x21
 8008194:	d008      	beq.n	80081a8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8008196:	7cfb      	ldrb	r3, [r7, #19]
 8008198:	2b29      	cmp	r3, #41	@ 0x29
 800819a:	d005      	beq.n	80081a8 <HAL_I2C_ER_IRQHandler+0xce>
 800819c:	7cfb      	ldrb	r3, [r7, #19]
 800819e:	2b28      	cmp	r3, #40	@ 0x28
 80081a0:	d106      	bne.n	80081b0 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2b21      	cmp	r3, #33	@ 0x21
 80081a6:	d103      	bne.n	80081b0 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f001 f84f 	bl	800924c <I2C_Slave_AF>
 80081ae:	e016      	b.n	80081de <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80081b8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80081ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081bc:	f043 0304 	orr.w	r3, r3, #4
 80081c0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80081c2:	7efb      	ldrb	r3, [r7, #27]
 80081c4:	2b10      	cmp	r3, #16
 80081c6:	d002      	beq.n	80081ce <HAL_I2C_ER_IRQHandler+0xf4>
 80081c8:	7efb      	ldrb	r3, [r7, #27]
 80081ca:	2b40      	cmp	r3, #64	@ 0x40
 80081cc:	d107      	bne.n	80081de <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081dc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80081de:	6a3b      	ldr	r3, [r7, #32]
 80081e0:	0adb      	lsrs	r3, r3, #11
 80081e2:	f003 0301 	and.w	r3, r3, #1
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d00e      	beq.n	8008208 <HAL_I2C_ER_IRQHandler+0x12e>
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	0a1b      	lsrs	r3, r3, #8
 80081ee:	f003 0301 	and.w	r3, r3, #1
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d008      	beq.n	8008208 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80081f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f8:	f043 0308 	orr.w	r3, r3, #8
 80081fc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8008206:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8008208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820a:	2b00      	cmp	r3, #0
 800820c:	d008      	beq.n	8008220 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008214:	431a      	orrs	r2, r3
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f001 f88a 	bl	8009334 <I2C_ITError>
  }
}
 8008220:	bf00      	nop
 8008222:	3728      	adds	r7, #40	@ 0x28
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8008230:	bf00      	nop
 8008232:	370c      	adds	r7, #12
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr

0800823c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800823c:	b480      	push	{r7}
 800823e:	b083      	sub	sp, #12
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8008244:	bf00      	nop
 8008246:	370c      	adds	r7, #12
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr

08008250 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8008258:	bf00      	nop
 800825a:	370c      	adds	r7, #12
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr

08008264 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008264:	b480      	push	{r7}
 8008266:	b083      	sub	sp, #12
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800826c:	bf00      	nop
 800826e:	370c      	adds	r7, #12
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b084      	sub	sp, #16
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800829a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80082a2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d150      	bne.n	8008354 <I2C_MasterTransmit_TXE+0xc8>
 80082b2:	7bfb      	ldrb	r3, [r7, #15]
 80082b4:	2b21      	cmp	r3, #33	@ 0x21
 80082b6:	d14d      	bne.n	8008354 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	2b08      	cmp	r3, #8
 80082bc:	d01d      	beq.n	80082fa <I2C_MasterTransmit_TXE+0x6e>
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	2b20      	cmp	r3, #32
 80082c2:	d01a      	beq.n	80082fa <I2C_MasterTransmit_TXE+0x6e>
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80082ca:	d016      	beq.n	80082fa <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	685a      	ldr	r2, [r3, #4]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80082da:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2211      	movs	r2, #17
 80082e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2200      	movs	r2, #0
 80082e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2220      	movs	r2, #32
 80082ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f7ff ff98 	bl	8008228 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80082f8:	e060      	b.n	80083bc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	685a      	ldr	r2, [r3, #4]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008308:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008318:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2220      	movs	r2, #32
 8008324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800832e:	b2db      	uxtb	r3, r3
 8008330:	2b40      	cmp	r3, #64	@ 0x40
 8008332:	d107      	bne.n	8008344 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f7ff ff87 	bl	8008250 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008342:	e03b      	b.n	80083bc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f7ff ff6b 	bl	8008228 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008352:	e033      	b.n	80083bc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8008354:	7bfb      	ldrb	r3, [r7, #15]
 8008356:	2b21      	cmp	r3, #33	@ 0x21
 8008358:	d005      	beq.n	8008366 <I2C_MasterTransmit_TXE+0xda>
 800835a:	7bbb      	ldrb	r3, [r7, #14]
 800835c:	2b40      	cmp	r3, #64	@ 0x40
 800835e:	d12d      	bne.n	80083bc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8008360:	7bfb      	ldrb	r3, [r7, #15]
 8008362:	2b22      	cmp	r3, #34	@ 0x22
 8008364:	d12a      	bne.n	80083bc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800836a:	b29b      	uxth	r3, r3
 800836c:	2b00      	cmp	r3, #0
 800836e:	d108      	bne.n	8008382 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	685a      	ldr	r2, [r3, #4]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800837e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8008380:	e01c      	b.n	80083bc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008388:	b2db      	uxtb	r3, r3
 800838a:	2b40      	cmp	r3, #64	@ 0x40
 800838c:	d103      	bne.n	8008396 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f000 f88e 	bl	80084b0 <I2C_MemoryTransmit_TXE_BTF>
}
 8008394:	e012      	b.n	80083bc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800839a:	781a      	ldrb	r2, [r3, #0]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083a6:	1c5a      	adds	r2, r3, #1
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	3b01      	subs	r3, #1
 80083b4:	b29a      	uxth	r2, r3
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80083ba:	e7ff      	b.n	80083bc <I2C_MasterTransmit_TXE+0x130>
 80083bc:	bf00      	nop
 80083be:	3710      	adds	r7, #16
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}

080083c4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b084      	sub	sp, #16
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083d0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	2b21      	cmp	r3, #33	@ 0x21
 80083dc:	d164      	bne.n	80084a8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d012      	beq.n	800840e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ec:	781a      	ldrb	r2, [r3, #0]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083f8:	1c5a      	adds	r2, r3, #1
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008402:	b29b      	uxth	r3, r3
 8008404:	3b01      	subs	r3, #1
 8008406:	b29a      	uxth	r2, r3
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800840c:	e04c      	b.n	80084a8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2b08      	cmp	r3, #8
 8008412:	d01d      	beq.n	8008450 <I2C_MasterTransmit_BTF+0x8c>
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2b20      	cmp	r3, #32
 8008418:	d01a      	beq.n	8008450 <I2C_MasterTransmit_BTF+0x8c>
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008420:	d016      	beq.n	8008450 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	685a      	ldr	r2, [r3, #4]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008430:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2211      	movs	r2, #17
 8008436:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2220      	movs	r2, #32
 8008444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f7ff feed 	bl	8008228 <HAL_I2C_MasterTxCpltCallback>
}
 800844e:	e02b      	b.n	80084a8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	685a      	ldr	r2, [r3, #4]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800845e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	681a      	ldr	r2, [r3, #0]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800846e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2200      	movs	r2, #0
 8008474:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2220      	movs	r2, #32
 800847a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008484:	b2db      	uxtb	r3, r3
 8008486:	2b40      	cmp	r3, #64	@ 0x40
 8008488:	d107      	bne.n	800849a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f7ff fedc 	bl	8008250 <HAL_I2C_MemTxCpltCallback>
}
 8008498:	e006      	b.n	80084a8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2200      	movs	r2, #0
 800849e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f7ff fec0 	bl	8008228 <HAL_I2C_MasterTxCpltCallback>
}
 80084a8:	bf00      	nop
 80084aa:	3710      	adds	r7, #16
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084be:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d11d      	bne.n	8008504 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d10b      	bne.n	80084e8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084d4:	b2da      	uxtb	r2, r3
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084e0:	1c9a      	adds	r2, r3, #2
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80084e6:	e077      	b.n	80085d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	121b      	asrs	r3, r3, #8
 80084f0:	b2da      	uxtb	r2, r3
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084fc:	1c5a      	adds	r2, r3, #1
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008502:	e069      	b.n	80085d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008508:	2b01      	cmp	r3, #1
 800850a:	d10b      	bne.n	8008524 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008510:	b2da      	uxtb	r2, r3
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800851c:	1c5a      	adds	r2, r3, #1
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008522:	e059      	b.n	80085d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008528:	2b02      	cmp	r3, #2
 800852a:	d152      	bne.n	80085d2 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800852c:	7bfb      	ldrb	r3, [r7, #15]
 800852e:	2b22      	cmp	r3, #34	@ 0x22
 8008530:	d10d      	bne.n	800854e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008540:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008546:	1c5a      	adds	r2, r3, #1
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800854c:	e044      	b.n	80085d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008552:	b29b      	uxth	r3, r3
 8008554:	2b00      	cmp	r3, #0
 8008556:	d015      	beq.n	8008584 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8008558:	7bfb      	ldrb	r3, [r7, #15]
 800855a:	2b21      	cmp	r3, #33	@ 0x21
 800855c:	d112      	bne.n	8008584 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008562:	781a      	ldrb	r2, [r3, #0]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800856e:	1c5a      	adds	r2, r3, #1
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008578:	b29b      	uxth	r3, r3
 800857a:	3b01      	subs	r3, #1
 800857c:	b29a      	uxth	r2, r3
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008582:	e029      	b.n	80085d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008588:	b29b      	uxth	r3, r3
 800858a:	2b00      	cmp	r3, #0
 800858c:	d124      	bne.n	80085d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800858e:	7bfb      	ldrb	r3, [r7, #15]
 8008590:	2b21      	cmp	r3, #33	@ 0x21
 8008592:	d121      	bne.n	80085d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	685a      	ldr	r2, [r3, #4]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80085a2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	681a      	ldr	r2, [r3, #0]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80085b2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2200      	movs	r2, #0
 80085b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2220      	movs	r2, #32
 80085be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2200      	movs	r2, #0
 80085c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f7ff fe40 	bl	8008250 <HAL_I2C_MemTxCpltCallback>
}
 80085d0:	e002      	b.n	80085d8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f7ff fadf 	bl	8007b96 <I2C_Flush_DR>
}
 80085d8:	bf00      	nop
 80085da:	3710      	adds	r7, #16
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	2b22      	cmp	r3, #34	@ 0x22
 80085f2:	f040 80b9 	bne.w	8008768 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085fa:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008600:	b29b      	uxth	r3, r3
 8008602:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	2b03      	cmp	r3, #3
 8008608:	d921      	bls.n	800864e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	691a      	ldr	r2, [r3, #16]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008614:	b2d2      	uxtb	r2, r2
 8008616:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800861c:	1c5a      	adds	r2, r3, #1
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008626:	b29b      	uxth	r3, r3
 8008628:	3b01      	subs	r3, #1
 800862a:	b29a      	uxth	r2, r3
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008634:	b29b      	uxth	r3, r3
 8008636:	2b03      	cmp	r3, #3
 8008638:	f040 8096 	bne.w	8008768 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	685a      	ldr	r2, [r3, #4]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800864a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800864c:	e08c      	b.n	8008768 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008652:	2b02      	cmp	r3, #2
 8008654:	d07f      	beq.n	8008756 <I2C_MasterReceive_RXNE+0x176>
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	2b01      	cmp	r3, #1
 800865a:	d002      	beq.n	8008662 <I2C_MasterReceive_RXNE+0x82>
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d179      	bne.n	8008756 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f001 f840 	bl	80096e8 <I2C_WaitOnSTOPRequestThroughIT>
 8008668:	4603      	mov	r3, r0
 800866a:	2b00      	cmp	r3, #0
 800866c:	d14c      	bne.n	8008708 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800867c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	685a      	ldr	r2, [r3, #4]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800868c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	691a      	ldr	r2, [r3, #16]
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008698:	b2d2      	uxtb	r2, r2
 800869a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086a0:	1c5a      	adds	r2, r3, #1
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	3b01      	subs	r3, #1
 80086ae:	b29a      	uxth	r2, r3
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2220      	movs	r2, #32
 80086b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	2b40      	cmp	r3, #64	@ 0x40
 80086c6:	d10a      	bne.n	80086de <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2200      	movs	r2, #0
 80086cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f7ff fdc4 	bl	8008264 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80086dc:	e044      	b.n	8008768 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	2b08      	cmp	r3, #8
 80086ea:	d002      	beq.n	80086f2 <I2C_MasterReceive_RXNE+0x112>
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2b20      	cmp	r3, #32
 80086f0:	d103      	bne.n	80086fa <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80086f8:	e002      	b.n	8008700 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2212      	movs	r2, #18
 80086fe:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f7ff fd9b 	bl	800823c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008706:	e02f      	b.n	8008768 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	685a      	ldr	r2, [r3, #4]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008716:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	691a      	ldr	r2, [r3, #16]
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008722:	b2d2      	uxtb	r2, r2
 8008724:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800872a:	1c5a      	adds	r2, r3, #1
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008734:	b29b      	uxth	r3, r3
 8008736:	3b01      	subs	r3, #1
 8008738:	b29a      	uxth	r2, r3
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2220      	movs	r2, #32
 8008742:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2200      	movs	r2, #0
 800874a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f7fb f990 	bl	8003a74 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008754:	e008      	b.n	8008768 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	685a      	ldr	r2, [r3, #4]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008764:	605a      	str	r2, [r3, #4]
}
 8008766:	e7ff      	b.n	8008768 <I2C_MasterReceive_RXNE+0x188>
 8008768:	bf00      	nop
 800876a:	3710      	adds	r7, #16
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}

08008770 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b084      	sub	sp, #16
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800877c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008782:	b29b      	uxth	r3, r3
 8008784:	2b04      	cmp	r3, #4
 8008786:	d11b      	bne.n	80087c0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	685a      	ldr	r2, [r3, #4]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008796:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	691a      	ldr	r2, [r3, #16]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087a2:	b2d2      	uxtb	r2, r2
 80087a4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087aa:	1c5a      	adds	r2, r3, #1
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	3b01      	subs	r3, #1
 80087b8:	b29a      	uxth	r2, r3
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80087be:	e0c8      	b.n	8008952 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	2b03      	cmp	r3, #3
 80087c8:	d129      	bne.n	800881e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	685a      	ldr	r2, [r3, #4]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80087d8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2b04      	cmp	r3, #4
 80087de:	d00a      	beq.n	80087f6 <I2C_MasterReceive_BTF+0x86>
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2b02      	cmp	r3, #2
 80087e4:	d007      	beq.n	80087f6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80087f4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	691a      	ldr	r2, [r3, #16]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008800:	b2d2      	uxtb	r2, r2
 8008802:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008808:	1c5a      	adds	r2, r3, #1
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008812:	b29b      	uxth	r3, r3
 8008814:	3b01      	subs	r3, #1
 8008816:	b29a      	uxth	r2, r3
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800881c:	e099      	b.n	8008952 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008822:	b29b      	uxth	r3, r3
 8008824:	2b02      	cmp	r3, #2
 8008826:	f040 8081 	bne.w	800892c <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2b01      	cmp	r3, #1
 800882e:	d002      	beq.n	8008836 <I2C_MasterReceive_BTF+0xc6>
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2b10      	cmp	r3, #16
 8008834:	d108      	bne.n	8008848 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008844:	601a      	str	r2, [r3, #0]
 8008846:	e019      	b.n	800887c <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2b04      	cmp	r3, #4
 800884c:	d002      	beq.n	8008854 <I2C_MasterReceive_BTF+0xe4>
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2b02      	cmp	r3, #2
 8008852:	d108      	bne.n	8008866 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681a      	ldr	r2, [r3, #0]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008862:	601a      	str	r2, [r3, #0]
 8008864:	e00a      	b.n	800887c <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	2b10      	cmp	r3, #16
 800886a:	d007      	beq.n	800887c <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	681a      	ldr	r2, [r3, #0]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800887a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	691a      	ldr	r2, [r3, #16]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008886:	b2d2      	uxtb	r2, r2
 8008888:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800888e:	1c5a      	adds	r2, r3, #1
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008898:	b29b      	uxth	r3, r3
 800889a:	3b01      	subs	r3, #1
 800889c:	b29a      	uxth	r2, r3
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	691a      	ldr	r2, [r3, #16]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ac:	b2d2      	uxtb	r2, r2
 80088ae:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088b4:	1c5a      	adds	r2, r3, #1
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088be:	b29b      	uxth	r3, r3
 80088c0:	3b01      	subs	r3, #1
 80088c2:	b29a      	uxth	r2, r3
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	685a      	ldr	r2, [r3, #4]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80088d6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2220      	movs	r2, #32
 80088dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	2b40      	cmp	r3, #64	@ 0x40
 80088ea:	d10a      	bne.n	8008902 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2200      	movs	r2, #0
 80088f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f7ff fcb2 	bl	8008264 <HAL_I2C_MemRxCpltCallback>
}
 8008900:	e027      	b.n	8008952 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2200      	movs	r2, #0
 8008906:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2b08      	cmp	r3, #8
 800890e:	d002      	beq.n	8008916 <I2C_MasterReceive_BTF+0x1a6>
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2b20      	cmp	r3, #32
 8008914:	d103      	bne.n	800891e <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2200      	movs	r2, #0
 800891a:	631a      	str	r2, [r3, #48]	@ 0x30
 800891c:	e002      	b.n	8008924 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2212      	movs	r2, #18
 8008922:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f7ff fc89 	bl	800823c <HAL_I2C_MasterRxCpltCallback>
}
 800892a:	e012      	b.n	8008952 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	691a      	ldr	r2, [r3, #16]
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008936:	b2d2      	uxtb	r2, r2
 8008938:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800893e:	1c5a      	adds	r2, r3, #1
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008948:	b29b      	uxth	r3, r3
 800894a:	3b01      	subs	r3, #1
 800894c:	b29a      	uxth	r2, r3
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008952:	bf00      	nop
 8008954:	3710      	adds	r7, #16
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800895a:	b480      	push	{r7}
 800895c:	b083      	sub	sp, #12
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008968:	b2db      	uxtb	r3, r3
 800896a:	2b40      	cmp	r3, #64	@ 0x40
 800896c:	d117      	bne.n	800899e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008972:	2b00      	cmp	r3, #0
 8008974:	d109      	bne.n	800898a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800897a:	b2db      	uxtb	r3, r3
 800897c:	461a      	mov	r2, r3
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008986:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8008988:	e067      	b.n	8008a5a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800898e:	b2db      	uxtb	r3, r3
 8008990:	f043 0301 	orr.w	r3, r3, #1
 8008994:	b2da      	uxtb	r2, r3
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	611a      	str	r2, [r3, #16]
}
 800899c:	e05d      	b.n	8008a5a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	691b      	ldr	r3, [r3, #16]
 80089a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80089a6:	d133      	bne.n	8008a10 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	2b21      	cmp	r3, #33	@ 0x21
 80089b2:	d109      	bne.n	80089c8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	461a      	mov	r2, r3
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80089c4:	611a      	str	r2, [r3, #16]
 80089c6:	e008      	b.n	80089da <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	f043 0301 	orr.w	r3, r3, #1
 80089d2:	b2da      	uxtb	r2, r3
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d004      	beq.n	80089ec <I2C_Master_SB+0x92>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d108      	bne.n	80089fe <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d032      	beq.n	8008a5a <I2C_Master_SB+0x100>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d02d      	beq.n	8008a5a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	685a      	ldr	r2, [r3, #4]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a0c:	605a      	str	r2, [r3, #4]
}
 8008a0e:	e024      	b.n	8008a5a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d10e      	bne.n	8008a36 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	11db      	asrs	r3, r3, #7
 8008a20:	b2db      	uxtb	r3, r3
 8008a22:	f003 0306 	and.w	r3, r3, #6
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	f063 030f 	orn	r3, r3, #15
 8008a2c:	b2da      	uxtb	r2, r3
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	611a      	str	r2, [r3, #16]
}
 8008a34:	e011      	b.n	8008a5a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a3a:	2b01      	cmp	r3, #1
 8008a3c:	d10d      	bne.n	8008a5a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	11db      	asrs	r3, r3, #7
 8008a46:	b2db      	uxtb	r3, r3
 8008a48:	f003 0306 	and.w	r3, r3, #6
 8008a4c:	b2db      	uxtb	r3, r3
 8008a4e:	f063 030e 	orn	r3, r3, #14
 8008a52:	b2da      	uxtb	r2, r3
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	611a      	str	r2, [r3, #16]
}
 8008a5a:	bf00      	nop
 8008a5c:	370c      	adds	r7, #12
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a64:	4770      	bx	lr

08008a66 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8008a66:	b480      	push	{r7}
 8008a68:	b083      	sub	sp, #12
 8008a6a:	af00      	add	r7, sp, #0
 8008a6c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a72:	b2da      	uxtb	r2, r3
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d004      	beq.n	8008a8c <I2C_Master_ADD10+0x26>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d108      	bne.n	8008a9e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d00c      	beq.n	8008aae <I2C_Master_ADD10+0x48>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d007      	beq.n	8008aae <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	685a      	ldr	r2, [r3, #4]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008aac:	605a      	str	r2, [r3, #4]
  }
}
 8008aae:	bf00      	nop
 8008ab0:	370c      	adds	r7, #12
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr

08008aba <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8008aba:	b480      	push	{r7}
 8008abc:	b091      	sub	sp, #68	@ 0x44
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008ac8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ad6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	2b22      	cmp	r3, #34	@ 0x22
 8008ae2:	f040 8169 	bne.w	8008db8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d10f      	bne.n	8008b0e <I2C_Master_ADDR+0x54>
 8008aee:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008af2:	2b40      	cmp	r3, #64	@ 0x40
 8008af4:	d10b      	bne.n	8008b0e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008af6:	2300      	movs	r3, #0
 8008af8:	633b      	str	r3, [r7, #48]	@ 0x30
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	695b      	ldr	r3, [r3, #20]
 8008b00:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	699b      	ldr	r3, [r3, #24]
 8008b08:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0c:	e160      	b.n	8008dd0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d11d      	bne.n	8008b52 <I2C_Master_ADDR+0x98>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	691b      	ldr	r3, [r3, #16]
 8008b1a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008b1e:	d118      	bne.n	8008b52 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b20:	2300      	movs	r3, #0
 8008b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	695b      	ldr	r3, [r3, #20]
 8008b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	699b      	ldr	r3, [r3, #24]
 8008b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008b44:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b4a:	1c5a      	adds	r2, r3, #1
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	651a      	str	r2, [r3, #80]	@ 0x50
 8008b50:	e13e      	b.n	8008dd0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d113      	bne.n	8008b84 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	695b      	ldr	r3, [r3, #20]
 8008b66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	699b      	ldr	r3, [r3, #24]
 8008b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	681a      	ldr	r2, [r3, #0]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b80:	601a      	str	r2, [r3, #0]
 8008b82:	e115      	b.n	8008db0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b88:	b29b      	uxth	r3, r3
 8008b8a:	2b01      	cmp	r3, #1
 8008b8c:	f040 808a 	bne.w	8008ca4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8008b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b92:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008b96:	d137      	bne.n	8008c08 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	681a      	ldr	r2, [r3, #0]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ba6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008bb2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008bb6:	d113      	bne.n	8008be0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	681a      	ldr	r2, [r3, #0]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bc6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008bc8:	2300      	movs	r3, #0
 8008bca:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	695b      	ldr	r3, [r3, #20]
 8008bd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	699b      	ldr	r3, [r3, #24]
 8008bda:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bde:	e0e7      	b.n	8008db0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008be0:	2300      	movs	r3, #0
 8008be2:	623b      	str	r3, [r7, #32]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	623b      	str	r3, [r7, #32]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	699b      	ldr	r3, [r3, #24]
 8008bf2:	623b      	str	r3, [r7, #32]
 8008bf4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	681a      	ldr	r2, [r3, #0]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c04:	601a      	str	r2, [r3, #0]
 8008c06:	e0d3      	b.n	8008db0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8008c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0a:	2b08      	cmp	r3, #8
 8008c0c:	d02e      	beq.n	8008c6c <I2C_Master_ADDR+0x1b2>
 8008c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c10:	2b20      	cmp	r3, #32
 8008c12:	d02b      	beq.n	8008c6c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8008c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c16:	2b12      	cmp	r3, #18
 8008c18:	d102      	bne.n	8008c20 <I2C_Master_ADDR+0x166>
 8008c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d125      	bne.n	8008c6c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c22:	2b04      	cmp	r3, #4
 8008c24:	d00e      	beq.n	8008c44 <I2C_Master_ADDR+0x18a>
 8008c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c28:	2b02      	cmp	r3, #2
 8008c2a:	d00b      	beq.n	8008c44 <I2C_Master_ADDR+0x18a>
 8008c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c2e:	2b10      	cmp	r3, #16
 8008c30:	d008      	beq.n	8008c44 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	681a      	ldr	r2, [r3, #0]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c40:	601a      	str	r2, [r3, #0]
 8008c42:	e007      	b.n	8008c54 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008c52:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c54:	2300      	movs	r3, #0
 8008c56:	61fb      	str	r3, [r7, #28]
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	695b      	ldr	r3, [r3, #20]
 8008c5e:	61fb      	str	r3, [r7, #28]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	699b      	ldr	r3, [r3, #24]
 8008c66:	61fb      	str	r3, [r7, #28]
 8008c68:	69fb      	ldr	r3, [r7, #28]
 8008c6a:	e0a1      	b.n	8008db0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c7a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	61bb      	str	r3, [r7, #24]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	695b      	ldr	r3, [r3, #20]
 8008c86:	61bb      	str	r3, [r7, #24]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	699b      	ldr	r3, [r3, #24]
 8008c8e:	61bb      	str	r3, [r7, #24]
 8008c90:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ca0:	601a      	str	r2, [r3, #0]
 8008ca2:	e085      	b.n	8008db0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	2b02      	cmp	r3, #2
 8008cac:	d14d      	bne.n	8008d4a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb0:	2b04      	cmp	r3, #4
 8008cb2:	d016      	beq.n	8008ce2 <I2C_Master_ADDR+0x228>
 8008cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb6:	2b02      	cmp	r3, #2
 8008cb8:	d013      	beq.n	8008ce2 <I2C_Master_ADDR+0x228>
 8008cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cbc:	2b10      	cmp	r3, #16
 8008cbe:	d010      	beq.n	8008ce2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008cce:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008cde:	601a      	str	r2, [r3, #0]
 8008ce0:	e007      	b.n	8008cf2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	681a      	ldr	r2, [r3, #0]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008cf0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008cfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d00:	d117      	bne.n	8008d32 <I2C_Master_ADDR+0x278>
 8008d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d04:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008d08:	d00b      	beq.n	8008d22 <I2C_Master_ADDR+0x268>
 8008d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d008      	beq.n	8008d22 <I2C_Master_ADDR+0x268>
 8008d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d12:	2b08      	cmp	r3, #8
 8008d14:	d005      	beq.n	8008d22 <I2C_Master_ADDR+0x268>
 8008d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d18:	2b10      	cmp	r3, #16
 8008d1a:	d002      	beq.n	8008d22 <I2C_Master_ADDR+0x268>
 8008d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1e:	2b20      	cmp	r3, #32
 8008d20:	d107      	bne.n	8008d32 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	685a      	ldr	r2, [r3, #4]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008d30:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d32:	2300      	movs	r3, #0
 8008d34:	617b      	str	r3, [r7, #20]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	695b      	ldr	r3, [r3, #20]
 8008d3c:	617b      	str	r3, [r7, #20]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	699b      	ldr	r3, [r3, #24]
 8008d44:	617b      	str	r3, [r7, #20]
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	e032      	b.n	8008db0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	681a      	ldr	r2, [r3, #0]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008d58:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	685b      	ldr	r3, [r3, #4]
 8008d60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d68:	d117      	bne.n	8008d9a <I2C_Master_ADDR+0x2e0>
 8008d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d6c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008d70:	d00b      	beq.n	8008d8a <I2C_Master_ADDR+0x2d0>
 8008d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d008      	beq.n	8008d8a <I2C_Master_ADDR+0x2d0>
 8008d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7a:	2b08      	cmp	r3, #8
 8008d7c:	d005      	beq.n	8008d8a <I2C_Master_ADDR+0x2d0>
 8008d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d80:	2b10      	cmp	r3, #16
 8008d82:	d002      	beq.n	8008d8a <I2C_Master_ADDR+0x2d0>
 8008d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d86:	2b20      	cmp	r3, #32
 8008d88:	d107      	bne.n	8008d9a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	685a      	ldr	r2, [r3, #4]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008d98:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	613b      	str	r3, [r7, #16]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	695b      	ldr	r3, [r3, #20]
 8008da4:	613b      	str	r3, [r7, #16]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	699b      	ldr	r3, [r3, #24]
 8008dac:	613b      	str	r3, [r7, #16]
 8008dae:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2200      	movs	r2, #0
 8008db4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8008db6:	e00b      	b.n	8008dd0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008db8:	2300      	movs	r3, #0
 8008dba:	60fb      	str	r3, [r7, #12]
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	695b      	ldr	r3, [r3, #20]
 8008dc2:	60fb      	str	r3, [r7, #12]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	699b      	ldr	r3, [r3, #24]
 8008dca:	60fb      	str	r3, [r7, #12]
 8008dcc:	68fb      	ldr	r3, [r7, #12]
}
 8008dce:	e7ff      	b.n	8008dd0 <I2C_Master_ADDR+0x316>
 8008dd0:	bf00      	nop
 8008dd2:	3744      	adds	r7, #68	@ 0x44
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr

08008ddc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b084      	sub	sp, #16
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008dea:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008df0:	b29b      	uxth	r3, r3
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d02b      	beq.n	8008e4e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dfa:	781a      	ldrb	r2, [r3, #0]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e06:	1c5a      	adds	r2, r3, #1
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	3b01      	subs	r3, #1
 8008e14:	b29a      	uxth	r2, r3
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d114      	bne.n	8008e4e <I2C_SlaveTransmit_TXE+0x72>
 8008e24:	7bfb      	ldrb	r3, [r7, #15]
 8008e26:	2b29      	cmp	r3, #41	@ 0x29
 8008e28:	d111      	bne.n	8008e4e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	685a      	ldr	r2, [r3, #4]
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e38:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2221      	movs	r2, #33	@ 0x21
 8008e3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2228      	movs	r2, #40	@ 0x28
 8008e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f7fa fe01 	bl	8003a50 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008e4e:	bf00      	nop
 8008e50:	3710      	adds	r7, #16
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}

08008e56 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008e56:	b480      	push	{r7}
 8008e58:	b083      	sub	sp, #12
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e62:	b29b      	uxth	r3, r3
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d011      	beq.n	8008e8c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e6c:	781a      	ldrb	r2, [r3, #0]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e78:	1c5a      	adds	r2, r3, #1
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e82:	b29b      	uxth	r3, r3
 8008e84:	3b01      	subs	r3, #1
 8008e86:	b29a      	uxth	r2, r3
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8008e8c:	bf00      	nop
 8008e8e:	370c      	adds	r7, #12
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ea6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d02c      	beq.n	8008f0c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	691a      	ldr	r2, [r3, #16]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ebc:	b2d2      	uxtb	r2, r2
 8008ebe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ec4:	1c5a      	adds	r2, r3, #1
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	3b01      	subs	r3, #1
 8008ed2:	b29a      	uxth	r2, r3
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d114      	bne.n	8008f0c <I2C_SlaveReceive_RXNE+0x74>
 8008ee2:	7bfb      	ldrb	r3, [r7, #15]
 8008ee4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ee6:	d111      	bne.n	8008f0c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	685a      	ldr	r2, [r3, #4]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ef6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2222      	movs	r2, #34	@ 0x22
 8008efc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2228      	movs	r2, #40	@ 0x28
 8008f02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f7fa fd76 	bl	80039f8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008f0c:	bf00      	nop
 8008f0e:	3710      	adds	r7, #16
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b083      	sub	sp, #12
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d012      	beq.n	8008f4c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	691a      	ldr	r2, [r3, #16]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f30:	b2d2      	uxtb	r2, r2
 8008f32:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f38:	1c5a      	adds	r2, r3, #1
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	3b01      	subs	r3, #1
 8008f46:	b29a      	uxth	r2, r3
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8008f4c:	bf00      	nop
 8008f4e:	370c      	adds	r7, #12
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr

08008f58 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b084      	sub	sp, #16
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
 8008f60:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8008f62:	2300      	movs	r3, #0
 8008f64:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008f72:	2b28      	cmp	r3, #40	@ 0x28
 8008f74:	d127      	bne.n	8008fc6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	685a      	ldr	r2, [r3, #4]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f84:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	089b      	lsrs	r3, r3, #2
 8008f8a:	f003 0301 	and.w	r3, r3, #1
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d101      	bne.n	8008f96 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008f92:	2301      	movs	r3, #1
 8008f94:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	09db      	lsrs	r3, r3, #7
 8008f9a:	f003 0301 	and.w	r3, r3, #1
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d103      	bne.n	8008faa <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	68db      	ldr	r3, [r3, #12]
 8008fa6:	81bb      	strh	r3, [r7, #12]
 8008fa8:	e002      	b.n	8008fb0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	699b      	ldr	r3, [r3, #24]
 8008fae:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8008fb8:	89ba      	ldrh	r2, [r7, #12]
 8008fba:	7bfb      	ldrb	r3, [r7, #15]
 8008fbc:	4619      	mov	r1, r3
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f7fa fcde 	bl	8003980 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008fc4:	e00e      	b.n	8008fe4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	60bb      	str	r3, [r7, #8]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	695b      	ldr	r3, [r3, #20]
 8008fd0:	60bb      	str	r3, [r7, #8]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	699b      	ldr	r3, [r3, #24]
 8008fd8:	60bb      	str	r3, [r7, #8]
 8008fda:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8008fe4:	bf00      	nop
 8008fe6:	3710      	adds	r7, #16
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}

08008fec <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b084      	sub	sp, #16
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ffa:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	685a      	ldr	r2, [r3, #4]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800900a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800900c:	2300      	movs	r3, #0
 800900e:	60bb      	str	r3, [r7, #8]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	695b      	ldr	r3, [r3, #20]
 8009016:	60bb      	str	r3, [r7, #8]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	681a      	ldr	r2, [r3, #0]
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f042 0201 	orr.w	r2, r2, #1
 8009026:	601a      	str	r2, [r3, #0]
 8009028:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009038:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009044:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009048:	d172      	bne.n	8009130 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800904a:	7bfb      	ldrb	r3, [r7, #15]
 800904c:	2b22      	cmp	r3, #34	@ 0x22
 800904e:	d002      	beq.n	8009056 <I2C_Slave_STOPF+0x6a>
 8009050:	7bfb      	ldrb	r3, [r7, #15]
 8009052:	2b2a      	cmp	r3, #42	@ 0x2a
 8009054:	d135      	bne.n	80090c2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	b29a      	uxth	r2, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009068:	b29b      	uxth	r3, r3
 800906a:	2b00      	cmp	r3, #0
 800906c:	d005      	beq.n	800907a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009072:	f043 0204 	orr.w	r2, r3, #4
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	685a      	ldr	r2, [r3, #4]
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009088:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800908e:	4618      	mov	r0, r3
 8009090:	f7fe f830 	bl	80070f4 <HAL_DMA_GetState>
 8009094:	4603      	mov	r3, r0
 8009096:	2b01      	cmp	r3, #1
 8009098:	d049      	beq.n	800912e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800909e:	4a69      	ldr	r2, [pc, #420]	@ (8009244 <I2C_Slave_STOPF+0x258>)
 80090a0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090a6:	4618      	mov	r0, r3
 80090a8:	f7fd fe78 	bl	8006d9c <HAL_DMA_Abort_IT>
 80090ac:	4603      	mov	r3, r0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d03d      	beq.n	800912e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090b8:	687a      	ldr	r2, [r7, #4]
 80090ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80090bc:	4610      	mov	r0, r2
 80090be:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80090c0:	e035      	b.n	800912e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	685b      	ldr	r3, [r3, #4]
 80090ca:	b29a      	uxth	r2, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090d4:	b29b      	uxth	r3, r3
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d005      	beq.n	80090e6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090de:	f043 0204 	orr.w	r2, r3, #4
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	685a      	ldr	r2, [r3, #4]
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80090f4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090fa:	4618      	mov	r0, r3
 80090fc:	f7fd fffa 	bl	80070f4 <HAL_DMA_GetState>
 8009100:	4603      	mov	r3, r0
 8009102:	2b01      	cmp	r3, #1
 8009104:	d014      	beq.n	8009130 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800910a:	4a4e      	ldr	r2, [pc, #312]	@ (8009244 <I2C_Slave_STOPF+0x258>)
 800910c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009112:	4618      	mov	r0, r3
 8009114:	f7fd fe42 	bl	8006d9c <HAL_DMA_Abort_IT>
 8009118:	4603      	mov	r3, r0
 800911a:	2b00      	cmp	r3, #0
 800911c:	d008      	beq.n	8009130 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009122:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009124:	687a      	ldr	r2, [r7, #4]
 8009126:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009128:	4610      	mov	r0, r2
 800912a:	4798      	blx	r3
 800912c:	e000      	b.n	8009130 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800912e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009134:	b29b      	uxth	r3, r3
 8009136:	2b00      	cmp	r3, #0
 8009138:	d03e      	beq.n	80091b8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	695b      	ldr	r3, [r3, #20]
 8009140:	f003 0304 	and.w	r3, r3, #4
 8009144:	2b04      	cmp	r3, #4
 8009146:	d112      	bne.n	800916e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	691a      	ldr	r2, [r3, #16]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009152:	b2d2      	uxtb	r2, r2
 8009154:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800915a:	1c5a      	adds	r2, r3, #1
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009164:	b29b      	uxth	r3, r3
 8009166:	3b01      	subs	r3, #1
 8009168:	b29a      	uxth	r2, r3
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	695b      	ldr	r3, [r3, #20]
 8009174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009178:	2b40      	cmp	r3, #64	@ 0x40
 800917a:	d112      	bne.n	80091a2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	691a      	ldr	r2, [r3, #16]
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009186:	b2d2      	uxtb	r2, r2
 8009188:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800918e:	1c5a      	adds	r2, r3, #1
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009198:	b29b      	uxth	r3, r3
 800919a:	3b01      	subs	r3, #1
 800919c:	b29a      	uxth	r2, r3
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d005      	beq.n	80091b8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091b0:	f043 0204 	orr.w	r2, r3, #4
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d003      	beq.n	80091c8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f000 f8b7 	bl	8009334 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80091c6:	e039      	b.n	800923c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80091c8:	7bfb      	ldrb	r3, [r7, #15]
 80091ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80091cc:	d109      	bne.n	80091e2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2200      	movs	r2, #0
 80091d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2228      	movs	r2, #40	@ 0x28
 80091d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f7fa fc0b 	bl	80039f8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	2b28      	cmp	r3, #40	@ 0x28
 80091ec:	d111      	bne.n	8009212 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	4a15      	ldr	r2, [pc, #84]	@ (8009248 <I2C_Slave_STOPF+0x25c>)
 80091f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2220      	movs	r2, #32
 80091fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2200      	movs	r2, #0
 8009206:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f7fa fba6 	bl	800395c <HAL_I2C_ListenCpltCallback>
}
 8009210:	e014      	b.n	800923c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009216:	2b22      	cmp	r3, #34	@ 0x22
 8009218:	d002      	beq.n	8009220 <I2C_Slave_STOPF+0x234>
 800921a:	7bfb      	ldrb	r3, [r7, #15]
 800921c:	2b22      	cmp	r3, #34	@ 0x22
 800921e:	d10d      	bne.n	800923c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2200      	movs	r2, #0
 8009224:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2220      	movs	r2, #32
 800922a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2200      	movs	r2, #0
 8009232:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f7fa fbde 	bl	80039f8 <HAL_I2C_SlaveRxCpltCallback>
}
 800923c:	bf00      	nop
 800923e:	3710      	adds	r7, #16
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}
 8009244:	08009599 	.word	0x08009599
 8009248:	ffff0000 	.word	0xffff0000

0800924c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b084      	sub	sp, #16
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800925a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009260:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	2b08      	cmp	r3, #8
 8009266:	d002      	beq.n	800926e <I2C_Slave_AF+0x22>
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	2b20      	cmp	r3, #32
 800926c:	d129      	bne.n	80092c2 <I2C_Slave_AF+0x76>
 800926e:	7bfb      	ldrb	r3, [r7, #15]
 8009270:	2b28      	cmp	r3, #40	@ 0x28
 8009272:	d126      	bne.n	80092c2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	4a2e      	ldr	r2, [pc, #184]	@ (8009330 <I2C_Slave_AF+0xe4>)
 8009278:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	685a      	ldr	r2, [r3, #4]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009288:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009292:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80092a2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2220      	movs	r2, #32
 80092ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f7fa fb4e 	bl	800395c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80092c0:	e031      	b.n	8009326 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80092c2:	7bfb      	ldrb	r3, [r7, #15]
 80092c4:	2b21      	cmp	r3, #33	@ 0x21
 80092c6:	d129      	bne.n	800931c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	4a19      	ldr	r2, [pc, #100]	@ (8009330 <I2C_Slave_AF+0xe4>)
 80092cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2221      	movs	r2, #33	@ 0x21
 80092d2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2220      	movs	r2, #32
 80092d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2200      	movs	r2, #0
 80092e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	685a      	ldr	r2, [r3, #4]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80092f2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80092fc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	681a      	ldr	r2, [r3, #0]
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800930c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f7fe fc41 	bl	8007b96 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f7fa fb9b 	bl	8003a50 <HAL_I2C_SlaveTxCpltCallback>
}
 800931a:	e004      	b.n	8009326 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009324:	615a      	str	r2, [r3, #20]
}
 8009326:	bf00      	nop
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop
 8009330:	ffff0000 	.word	0xffff0000

08009334 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b084      	sub	sp, #16
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009342:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800934a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800934c:	7bbb      	ldrb	r3, [r7, #14]
 800934e:	2b10      	cmp	r3, #16
 8009350:	d002      	beq.n	8009358 <I2C_ITError+0x24>
 8009352:	7bbb      	ldrb	r3, [r7, #14]
 8009354:	2b40      	cmp	r3, #64	@ 0x40
 8009356:	d10a      	bne.n	800936e <I2C_ITError+0x3a>
 8009358:	7bfb      	ldrb	r3, [r7, #15]
 800935a:	2b22      	cmp	r3, #34	@ 0x22
 800935c:	d107      	bne.n	800936e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800936c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800936e:	7bfb      	ldrb	r3, [r7, #15]
 8009370:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009374:	2b28      	cmp	r3, #40	@ 0x28
 8009376:	d107      	bne.n	8009388 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2228      	movs	r2, #40	@ 0x28
 8009382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009386:	e015      	b.n	80093b4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009392:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009396:	d00a      	beq.n	80093ae <I2C_ITError+0x7a>
 8009398:	7bfb      	ldrb	r3, [r7, #15]
 800939a:	2b60      	cmp	r3, #96	@ 0x60
 800939c:	d007      	beq.n	80093ae <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2220      	movs	r2, #32
 80093a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2200      	movs	r2, #0
 80093b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093c2:	d162      	bne.n	800948a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	685a      	ldr	r2, [r3, #4]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80093d2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d020      	beq.n	8009424 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093e6:	4a6a      	ldr	r2, [pc, #424]	@ (8009590 <I2C_ITError+0x25c>)
 80093e8:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093ee:	4618      	mov	r0, r3
 80093f0:	f7fd fcd4 	bl	8006d9c <HAL_DMA_Abort_IT>
 80093f4:	4603      	mov	r3, r0
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	f000 8089 	beq.w	800950e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	681a      	ldr	r2, [r3, #0]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f022 0201 	bic.w	r2, r2, #1
 800940a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2220      	movs	r2, #32
 8009410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009418:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800941a:	687a      	ldr	r2, [r7, #4]
 800941c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800941e:	4610      	mov	r0, r2
 8009420:	4798      	blx	r3
 8009422:	e074      	b.n	800950e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009428:	4a59      	ldr	r2, [pc, #356]	@ (8009590 <I2C_ITError+0x25c>)
 800942a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009430:	4618      	mov	r0, r3
 8009432:	f7fd fcb3 	bl	8006d9c <HAL_DMA_Abort_IT>
 8009436:	4603      	mov	r3, r0
 8009438:	2b00      	cmp	r3, #0
 800943a:	d068      	beq.n	800950e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	695b      	ldr	r3, [r3, #20]
 8009442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009446:	2b40      	cmp	r3, #64	@ 0x40
 8009448:	d10b      	bne.n	8009462 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	691a      	ldr	r2, [r3, #16]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009454:	b2d2      	uxtb	r2, r2
 8009456:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800945c:	1c5a      	adds	r2, r3, #1
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	681a      	ldr	r2, [r3, #0]
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f022 0201 	bic.w	r2, r2, #1
 8009470:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2220      	movs	r2, #32
 8009476:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800947e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009480:	687a      	ldr	r2, [r7, #4]
 8009482:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009484:	4610      	mov	r0, r2
 8009486:	4798      	blx	r3
 8009488:	e041      	b.n	800950e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009490:	b2db      	uxtb	r3, r3
 8009492:	2b60      	cmp	r3, #96	@ 0x60
 8009494:	d125      	bne.n	80094e2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2220      	movs	r2, #32
 800949a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2200      	movs	r2, #0
 80094a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	695b      	ldr	r3, [r3, #20]
 80094aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094ae:	2b40      	cmp	r3, #64	@ 0x40
 80094b0:	d10b      	bne.n	80094ca <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	691a      	ldr	r2, [r3, #16]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094bc:	b2d2      	uxtb	r2, r2
 80094be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094c4:	1c5a      	adds	r2, r3, #1
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	681a      	ldr	r2, [r3, #0]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f022 0201 	bic.w	r2, r2, #1
 80094d8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f7fe fecc 	bl	8008278 <HAL_I2C_AbortCpltCallback>
 80094e0:	e015      	b.n	800950e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	695b      	ldr	r3, [r3, #20]
 80094e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094ec:	2b40      	cmp	r3, #64	@ 0x40
 80094ee:	d10b      	bne.n	8009508 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	691a      	ldr	r2, [r3, #16]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094fa:	b2d2      	uxtb	r2, r2
 80094fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009502:	1c5a      	adds	r2, r3, #1
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f7fa fab3 	bl	8003a74 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009512:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	f003 0301 	and.w	r3, r3, #1
 800951a:	2b00      	cmp	r3, #0
 800951c:	d10e      	bne.n	800953c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009524:	2b00      	cmp	r3, #0
 8009526:	d109      	bne.n	800953c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800952e:	2b00      	cmp	r3, #0
 8009530:	d104      	bne.n	800953c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009538:	2b00      	cmp	r3, #0
 800953a:	d007      	beq.n	800954c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	685a      	ldr	r2, [r3, #4]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800954a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009552:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009558:	f003 0304 	and.w	r3, r3, #4
 800955c:	2b04      	cmp	r3, #4
 800955e:	d113      	bne.n	8009588 <I2C_ITError+0x254>
 8009560:	7bfb      	ldrb	r3, [r7, #15]
 8009562:	2b28      	cmp	r3, #40	@ 0x28
 8009564:	d110      	bne.n	8009588 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	4a0a      	ldr	r2, [pc, #40]	@ (8009594 <I2C_ITError+0x260>)
 800956a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2200      	movs	r2, #0
 8009570:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2220      	movs	r2, #32
 8009576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2200      	movs	r2, #0
 800957e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	f7fa f9ea 	bl	800395c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009588:	bf00      	nop
 800958a:	3710      	adds	r7, #16
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}
 8009590:	08009599 	.word	0x08009599
 8009594:	ffff0000 	.word	0xffff0000

08009598 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b086      	sub	sp, #24
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80095a0:	2300      	movs	r3, #0
 80095a2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095a8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095b0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80095b2:	4b4b      	ldr	r3, [pc, #300]	@ (80096e0 <I2C_DMAAbort+0x148>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	08db      	lsrs	r3, r3, #3
 80095b8:	4a4a      	ldr	r2, [pc, #296]	@ (80096e4 <I2C_DMAAbort+0x14c>)
 80095ba:	fba2 2303 	umull	r2, r3, r2, r3
 80095be:	0a1a      	lsrs	r2, r3, #8
 80095c0:	4613      	mov	r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	4413      	add	r3, r2
 80095c6:	00da      	lsls	r2, r3, #3
 80095c8:	1ad3      	subs	r3, r2, r3
 80095ca:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d106      	bne.n	80095e0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095d6:	f043 0220 	orr.w	r2, r3, #32
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80095de:	e00a      	b.n	80095f6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	3b01      	subs	r3, #1
 80095e4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80095f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095f4:	d0ea      	beq.n	80095cc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d003      	beq.n	8009606 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009602:	2200      	movs	r2, #0
 8009604:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800960a:	2b00      	cmp	r3, #0
 800960c:	d003      	beq.n	8009616 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800960e:	697b      	ldr	r3, [r7, #20]
 8009610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009612:	2200      	movs	r2, #0
 8009614:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	681a      	ldr	r2, [r3, #0]
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009624:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	2200      	movs	r2, #0
 800962a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009630:	2b00      	cmp	r3, #0
 8009632:	d003      	beq.n	800963c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009638:	2200      	movs	r2, #0
 800963a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009640:	2b00      	cmp	r3, #0
 8009642:	d003      	beq.n	800964c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009648:	2200      	movs	r2, #0
 800964a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	681a      	ldr	r2, [r3, #0]
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f022 0201 	bic.w	r2, r2, #1
 800965a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009662:	b2db      	uxtb	r3, r3
 8009664:	2b60      	cmp	r3, #96	@ 0x60
 8009666:	d10e      	bne.n	8009686 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	2220      	movs	r2, #32
 800966c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	2200      	movs	r2, #0
 8009674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	2200      	movs	r2, #0
 800967c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800967e:	6978      	ldr	r0, [r7, #20]
 8009680:	f7fe fdfa 	bl	8008278 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009684:	e027      	b.n	80096d6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009686:	7cfb      	ldrb	r3, [r7, #19]
 8009688:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800968c:	2b28      	cmp	r3, #40	@ 0x28
 800968e:	d117      	bne.n	80096c0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f042 0201 	orr.w	r2, r2, #1
 800969e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	681a      	ldr	r2, [r3, #0]
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80096ae:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	2200      	movs	r2, #0
 80096b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	2228      	movs	r2, #40	@ 0x28
 80096ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80096be:	e007      	b.n	80096d0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	2220      	movs	r2, #32
 80096c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	2200      	movs	r2, #0
 80096cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80096d0:	6978      	ldr	r0, [r7, #20]
 80096d2:	f7fa f9cf 	bl	8003a74 <HAL_I2C_ErrorCallback>
}
 80096d6:	bf00      	nop
 80096d8:	3718      	adds	r7, #24
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}
 80096de:	bf00      	nop
 80096e0:	200000c0 	.word	0x200000c0
 80096e4:	14f8b589 	.word	0x14f8b589

080096e8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80096e8:	b480      	push	{r7}
 80096ea:	b085      	sub	sp, #20
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80096f0:	2300      	movs	r3, #0
 80096f2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80096f4:	4b13      	ldr	r3, [pc, #76]	@ (8009744 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	08db      	lsrs	r3, r3, #3
 80096fa:	4a13      	ldr	r2, [pc, #76]	@ (8009748 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80096fc:	fba2 2303 	umull	r2, r3, r2, r3
 8009700:	0a1a      	lsrs	r2, r3, #8
 8009702:	4613      	mov	r3, r2
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	4413      	add	r3, r2
 8009708:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	3b01      	subs	r3, #1
 800970e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d107      	bne.n	8009726 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800971a:	f043 0220 	orr.w	r2, r3, #32
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8009722:	2301      	movs	r3, #1
 8009724:	e008      	b.n	8009738 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009734:	d0e9      	beq.n	800970a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009736:	2300      	movs	r3, #0
}
 8009738:	4618      	mov	r0, r3
 800973a:	3714      	adds	r7, #20
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr
 8009744:	200000c0 	.word	0x200000c0
 8009748:	14f8b589 	.word	0x14f8b589

0800974c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800974c:	b480      	push	{r7}
 800974e:	b083      	sub	sp, #12
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009758:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800975c:	d103      	bne.n	8009766 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2201      	movs	r2, #1
 8009762:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8009764:	e007      	b.n	8009776 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800976a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800976e:	d102      	bne.n	8009776 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2208      	movs	r2, #8
 8009774:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8009776:	bf00      	nop
 8009778:	370c      	adds	r7, #12
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr

08009782 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009782:	b580      	push	{r7, lr}
 8009784:	b086      	sub	sp, #24
 8009786:	af02      	add	r7, sp, #8
 8009788:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d101      	bne.n	8009794 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	e101      	b.n	8009998 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80097a0:	b2db      	uxtb	r3, r3
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d106      	bne.n	80097b4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2200      	movs	r2, #0
 80097aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f008 fce4 	bl	801217c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2203      	movs	r2, #3
 80097b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80097c2:	d102      	bne.n	80097ca <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2200      	movs	r2, #0
 80097c8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	4618      	mov	r0, r3
 80097d0:	f005 f807 	bl	800e7e2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6818      	ldr	r0, [r3, #0]
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	7c1a      	ldrb	r2, [r3, #16]
 80097dc:	f88d 2000 	strb.w	r2, [sp]
 80097e0:	3304      	adds	r3, #4
 80097e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80097e4:	f004 fee6 	bl	800e5b4 <USB_CoreInit>
 80097e8:	4603      	mov	r3, r0
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d005      	beq.n	80097fa <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2202      	movs	r2, #2
 80097f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80097f6:	2301      	movs	r3, #1
 80097f8:	e0ce      	b.n	8009998 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	2100      	movs	r1, #0
 8009800:	4618      	mov	r0, r3
 8009802:	f004 ffff 	bl	800e804 <USB_SetCurrentMode>
 8009806:	4603      	mov	r3, r0
 8009808:	2b00      	cmp	r3, #0
 800980a:	d005      	beq.n	8009818 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2202      	movs	r2, #2
 8009810:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009814:	2301      	movs	r3, #1
 8009816:	e0bf      	b.n	8009998 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009818:	2300      	movs	r3, #0
 800981a:	73fb      	strb	r3, [r7, #15]
 800981c:	e04a      	b.n	80098b4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800981e:	7bfa      	ldrb	r2, [r7, #15]
 8009820:	6879      	ldr	r1, [r7, #4]
 8009822:	4613      	mov	r3, r2
 8009824:	00db      	lsls	r3, r3, #3
 8009826:	4413      	add	r3, r2
 8009828:	009b      	lsls	r3, r3, #2
 800982a:	440b      	add	r3, r1
 800982c:	3315      	adds	r3, #21
 800982e:	2201      	movs	r2, #1
 8009830:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009832:	7bfa      	ldrb	r2, [r7, #15]
 8009834:	6879      	ldr	r1, [r7, #4]
 8009836:	4613      	mov	r3, r2
 8009838:	00db      	lsls	r3, r3, #3
 800983a:	4413      	add	r3, r2
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	440b      	add	r3, r1
 8009840:	3314      	adds	r3, #20
 8009842:	7bfa      	ldrb	r2, [r7, #15]
 8009844:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009846:	7bfa      	ldrb	r2, [r7, #15]
 8009848:	7bfb      	ldrb	r3, [r7, #15]
 800984a:	b298      	uxth	r0, r3
 800984c:	6879      	ldr	r1, [r7, #4]
 800984e:	4613      	mov	r3, r2
 8009850:	00db      	lsls	r3, r3, #3
 8009852:	4413      	add	r3, r2
 8009854:	009b      	lsls	r3, r3, #2
 8009856:	440b      	add	r3, r1
 8009858:	332e      	adds	r3, #46	@ 0x2e
 800985a:	4602      	mov	r2, r0
 800985c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800985e:	7bfa      	ldrb	r2, [r7, #15]
 8009860:	6879      	ldr	r1, [r7, #4]
 8009862:	4613      	mov	r3, r2
 8009864:	00db      	lsls	r3, r3, #3
 8009866:	4413      	add	r3, r2
 8009868:	009b      	lsls	r3, r3, #2
 800986a:	440b      	add	r3, r1
 800986c:	3318      	adds	r3, #24
 800986e:	2200      	movs	r2, #0
 8009870:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009872:	7bfa      	ldrb	r2, [r7, #15]
 8009874:	6879      	ldr	r1, [r7, #4]
 8009876:	4613      	mov	r3, r2
 8009878:	00db      	lsls	r3, r3, #3
 800987a:	4413      	add	r3, r2
 800987c:	009b      	lsls	r3, r3, #2
 800987e:	440b      	add	r3, r1
 8009880:	331c      	adds	r3, #28
 8009882:	2200      	movs	r2, #0
 8009884:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009886:	7bfa      	ldrb	r2, [r7, #15]
 8009888:	6879      	ldr	r1, [r7, #4]
 800988a:	4613      	mov	r3, r2
 800988c:	00db      	lsls	r3, r3, #3
 800988e:	4413      	add	r3, r2
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	440b      	add	r3, r1
 8009894:	3320      	adds	r3, #32
 8009896:	2200      	movs	r2, #0
 8009898:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800989a:	7bfa      	ldrb	r2, [r7, #15]
 800989c:	6879      	ldr	r1, [r7, #4]
 800989e:	4613      	mov	r3, r2
 80098a0:	00db      	lsls	r3, r3, #3
 80098a2:	4413      	add	r3, r2
 80098a4:	009b      	lsls	r3, r3, #2
 80098a6:	440b      	add	r3, r1
 80098a8:	3324      	adds	r3, #36	@ 0x24
 80098aa:	2200      	movs	r2, #0
 80098ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80098ae:	7bfb      	ldrb	r3, [r7, #15]
 80098b0:	3301      	adds	r3, #1
 80098b2:	73fb      	strb	r3, [r7, #15]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	791b      	ldrb	r3, [r3, #4]
 80098b8:	7bfa      	ldrb	r2, [r7, #15]
 80098ba:	429a      	cmp	r2, r3
 80098bc:	d3af      	bcc.n	800981e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80098be:	2300      	movs	r3, #0
 80098c0:	73fb      	strb	r3, [r7, #15]
 80098c2:	e044      	b.n	800994e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80098c4:	7bfa      	ldrb	r2, [r7, #15]
 80098c6:	6879      	ldr	r1, [r7, #4]
 80098c8:	4613      	mov	r3, r2
 80098ca:	00db      	lsls	r3, r3, #3
 80098cc:	4413      	add	r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	440b      	add	r3, r1
 80098d2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80098d6:	2200      	movs	r2, #0
 80098d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80098da:	7bfa      	ldrb	r2, [r7, #15]
 80098dc:	6879      	ldr	r1, [r7, #4]
 80098de:	4613      	mov	r3, r2
 80098e0:	00db      	lsls	r3, r3, #3
 80098e2:	4413      	add	r3, r2
 80098e4:	009b      	lsls	r3, r3, #2
 80098e6:	440b      	add	r3, r1
 80098e8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80098ec:	7bfa      	ldrb	r2, [r7, #15]
 80098ee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80098f0:	7bfa      	ldrb	r2, [r7, #15]
 80098f2:	6879      	ldr	r1, [r7, #4]
 80098f4:	4613      	mov	r3, r2
 80098f6:	00db      	lsls	r3, r3, #3
 80098f8:	4413      	add	r3, r2
 80098fa:	009b      	lsls	r3, r3, #2
 80098fc:	440b      	add	r3, r1
 80098fe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8009902:	2200      	movs	r2, #0
 8009904:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009906:	7bfa      	ldrb	r2, [r7, #15]
 8009908:	6879      	ldr	r1, [r7, #4]
 800990a:	4613      	mov	r3, r2
 800990c:	00db      	lsls	r3, r3, #3
 800990e:	4413      	add	r3, r2
 8009910:	009b      	lsls	r3, r3, #2
 8009912:	440b      	add	r3, r1
 8009914:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8009918:	2200      	movs	r2, #0
 800991a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800991c:	7bfa      	ldrb	r2, [r7, #15]
 800991e:	6879      	ldr	r1, [r7, #4]
 8009920:	4613      	mov	r3, r2
 8009922:	00db      	lsls	r3, r3, #3
 8009924:	4413      	add	r3, r2
 8009926:	009b      	lsls	r3, r3, #2
 8009928:	440b      	add	r3, r1
 800992a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800992e:	2200      	movs	r2, #0
 8009930:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009932:	7bfa      	ldrb	r2, [r7, #15]
 8009934:	6879      	ldr	r1, [r7, #4]
 8009936:	4613      	mov	r3, r2
 8009938:	00db      	lsls	r3, r3, #3
 800993a:	4413      	add	r3, r2
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	440b      	add	r3, r1
 8009940:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009944:	2200      	movs	r2, #0
 8009946:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009948:	7bfb      	ldrb	r3, [r7, #15]
 800994a:	3301      	adds	r3, #1
 800994c:	73fb      	strb	r3, [r7, #15]
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	791b      	ldrb	r3, [r3, #4]
 8009952:	7bfa      	ldrb	r2, [r7, #15]
 8009954:	429a      	cmp	r2, r3
 8009956:	d3b5      	bcc.n	80098c4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6818      	ldr	r0, [r3, #0]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	7c1a      	ldrb	r2, [r3, #16]
 8009960:	f88d 2000 	strb.w	r2, [sp]
 8009964:	3304      	adds	r3, #4
 8009966:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009968:	f004 ff98 	bl	800e89c <USB_DevInit>
 800996c:	4603      	mov	r3, r0
 800996e:	2b00      	cmp	r3, #0
 8009970:	d005      	beq.n	800997e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2202      	movs	r2, #2
 8009976:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	e00c      	b.n	8009998 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2200      	movs	r2, #0
 8009982:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2201      	movs	r2, #1
 8009988:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4618      	mov	r0, r3
 8009992:	f005 ffe2 	bl	800f95a <USB_DevDisconnect>

  return HAL_OK;
 8009996:	2300      	movs	r3, #0
}
 8009998:	4618      	mov	r0, r3
 800999a:	3710      	adds	r7, #16
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}

080099a0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b084      	sub	sp, #16
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d101      	bne.n	80099bc <HAL_PCD_Start+0x1c>
 80099b8:	2302      	movs	r3, #2
 80099ba:	e022      	b.n	8009a02 <HAL_PCD_Start+0x62>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2201      	movs	r2, #1
 80099c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	68db      	ldr	r3, [r3, #12]
 80099c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d009      	beq.n	80099e4 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	d105      	bne.n	80099e4 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099dc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4618      	mov	r0, r3
 80099ea:	f004 fee9 	bl	800e7c0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4618      	mov	r0, r3
 80099f4:	f005 ff90 	bl	800f918 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2200      	movs	r2, #0
 80099fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009a00:	2300      	movs	r3, #0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3710      	adds	r7, #16
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009a0a:	b590      	push	{r4, r7, lr}
 8009a0c:	b08d      	sub	sp, #52	@ 0x34
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a18:	6a3b      	ldr	r3, [r7, #32]
 8009a1a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4618      	mov	r0, r3
 8009a22:	f006 f84e 	bl	800fac2 <USB_GetMode>
 8009a26:	4603      	mov	r3, r0
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	f040 848c 	bne.w	800a346 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4618      	mov	r0, r3
 8009a34:	f005 ffb2 	bl	800f99c <USB_ReadInterrupts>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	f000 8482 	beq.w	800a344 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8009a40:	69fb      	ldr	r3, [r7, #28]
 8009a42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	0a1b      	lsrs	r3, r3, #8
 8009a4a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f005 ff9f 	bl	800f99c <USB_ReadInterrupts>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	f003 0302 	and.w	r3, r3, #2
 8009a64:	2b02      	cmp	r3, #2
 8009a66:	d107      	bne.n	8009a78 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	695a      	ldr	r2, [r3, #20]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f002 0202 	and.w	r2, r2, #2
 8009a76:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f005 ff8d 	bl	800f99c <USB_ReadInterrupts>
 8009a82:	4603      	mov	r3, r0
 8009a84:	f003 0310 	and.w	r3, r3, #16
 8009a88:	2b10      	cmp	r3, #16
 8009a8a:	d161      	bne.n	8009b50 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	699a      	ldr	r2, [r3, #24]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f022 0210 	bic.w	r2, r2, #16
 8009a9a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8009a9c:	6a3b      	ldr	r3, [r7, #32]
 8009a9e:	6a1b      	ldr	r3, [r3, #32]
 8009aa0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8009aa2:	69bb      	ldr	r3, [r7, #24]
 8009aa4:	f003 020f 	and.w	r2, r3, #15
 8009aa8:	4613      	mov	r3, r2
 8009aaa:	00db      	lsls	r3, r3, #3
 8009aac:	4413      	add	r3, r2
 8009aae:	009b      	lsls	r3, r3, #2
 8009ab0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009ab4:	687a      	ldr	r2, [r7, #4]
 8009ab6:	4413      	add	r3, r2
 8009ab8:	3304      	adds	r3, #4
 8009aba:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009abc:	69bb      	ldr	r3, [r7, #24]
 8009abe:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8009ac2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009ac6:	d124      	bne.n	8009b12 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009ac8:	69ba      	ldr	r2, [r7, #24]
 8009aca:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8009ace:	4013      	ands	r3, r2
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d035      	beq.n	8009b40 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8009ad8:	69bb      	ldr	r3, [r7, #24]
 8009ada:	091b      	lsrs	r3, r3, #4
 8009adc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009ade:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009ae2:	b29b      	uxth	r3, r3
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	6a38      	ldr	r0, [r7, #32]
 8009ae8:	f005 fdc4 	bl	800f674 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	68da      	ldr	r2, [r3, #12]
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	091b      	lsrs	r3, r3, #4
 8009af4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009af8:	441a      	add	r2, r3
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	695a      	ldr	r2, [r3, #20]
 8009b02:	69bb      	ldr	r3, [r7, #24]
 8009b04:	091b      	lsrs	r3, r3, #4
 8009b06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009b0a:	441a      	add	r2, r3
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	615a      	str	r2, [r3, #20]
 8009b10:	e016      	b.n	8009b40 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8009b12:	69bb      	ldr	r3, [r7, #24]
 8009b14:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8009b18:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009b1c:	d110      	bne.n	8009b40 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009b24:	2208      	movs	r2, #8
 8009b26:	4619      	mov	r1, r3
 8009b28:	6a38      	ldr	r0, [r7, #32]
 8009b2a:	f005 fda3 	bl	800f674 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	695a      	ldr	r2, [r3, #20]
 8009b32:	69bb      	ldr	r3, [r7, #24]
 8009b34:	091b      	lsrs	r3, r3, #4
 8009b36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009b3a:	441a      	add	r2, r3
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	699a      	ldr	r2, [r3, #24]
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f042 0210 	orr.w	r2, r2, #16
 8009b4e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	4618      	mov	r0, r3
 8009b56:	f005 ff21 	bl	800f99c <USB_ReadInterrupts>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009b60:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009b64:	f040 80a7 	bne.w	8009cb6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4618      	mov	r0, r3
 8009b72:	f005 ff26 	bl	800f9c2 <USB_ReadDevAllOutEpInterrupt>
 8009b76:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8009b78:	e099      	b.n	8009cae <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b7c:	f003 0301 	and.w	r3, r3, #1
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	f000 808e 	beq.w	8009ca2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b8c:	b2d2      	uxtb	r2, r2
 8009b8e:	4611      	mov	r1, r2
 8009b90:	4618      	mov	r0, r3
 8009b92:	f005 ff4a 	bl	800fa2a <USB_ReadDevOutEPInterrupt>
 8009b96:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009b98:	693b      	ldr	r3, [r7, #16]
 8009b9a:	f003 0301 	and.w	r3, r3, #1
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d00c      	beq.n	8009bbc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8009ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba4:	015a      	lsls	r2, r3, #5
 8009ba6:	69fb      	ldr	r3, [r7, #28]
 8009ba8:	4413      	add	r3, r2
 8009baa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bae:	461a      	mov	r2, r3
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8009bb4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f000 fea4 	bl	800a904 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	f003 0308 	and.w	r3, r3, #8
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d00c      	beq.n	8009be0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc8:	015a      	lsls	r2, r3, #5
 8009bca:	69fb      	ldr	r3, [r7, #28]
 8009bcc:	4413      	add	r3, r2
 8009bce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bd2:	461a      	mov	r2, r3
 8009bd4:	2308      	movs	r3, #8
 8009bd6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009bd8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f000 ff7a 	bl	800aad4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8009be0:	693b      	ldr	r3, [r7, #16]
 8009be2:	f003 0310 	and.w	r3, r3, #16
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d008      	beq.n	8009bfc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8009bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bec:	015a      	lsls	r2, r3, #5
 8009bee:	69fb      	ldr	r3, [r7, #28]
 8009bf0:	4413      	add	r3, r2
 8009bf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	2310      	movs	r3, #16
 8009bfa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8009bfc:	693b      	ldr	r3, [r7, #16]
 8009bfe:	f003 0302 	and.w	r3, r3, #2
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d030      	beq.n	8009c68 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8009c06:	6a3b      	ldr	r3, [r7, #32]
 8009c08:	695b      	ldr	r3, [r3, #20]
 8009c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c0e:	2b80      	cmp	r3, #128	@ 0x80
 8009c10:	d109      	bne.n	8009c26 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8009c12:	69fb      	ldr	r3, [r7, #28]
 8009c14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	69fa      	ldr	r2, [r7, #28]
 8009c1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009c20:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009c24:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8009c26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c28:	4613      	mov	r3, r2
 8009c2a:	00db      	lsls	r3, r3, #3
 8009c2c:	4413      	add	r3, r2
 8009c2e:	009b      	lsls	r3, r3, #2
 8009c30:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009c34:	687a      	ldr	r2, [r7, #4]
 8009c36:	4413      	add	r3, r2
 8009c38:	3304      	adds	r3, #4
 8009c3a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	78db      	ldrb	r3, [r3, #3]
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d108      	bne.n	8009c56 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	2200      	movs	r2, #0
 8009c48:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c4c:	b2db      	uxtb	r3, r3
 8009c4e:	4619      	mov	r1, r3
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f008 fb99 	bl	8012388 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8009c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c58:	015a      	lsls	r2, r3, #5
 8009c5a:	69fb      	ldr	r3, [r7, #28]
 8009c5c:	4413      	add	r3, r2
 8009c5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c62:	461a      	mov	r2, r3
 8009c64:	2302      	movs	r3, #2
 8009c66:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	f003 0320 	and.w	r3, r3, #32
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d008      	beq.n	8009c84 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c74:	015a      	lsls	r2, r3, #5
 8009c76:	69fb      	ldr	r3, [r7, #28]
 8009c78:	4413      	add	r3, r2
 8009c7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c7e:	461a      	mov	r2, r3
 8009c80:	2320      	movs	r3, #32
 8009c82:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d009      	beq.n	8009ca2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8009c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c90:	015a      	lsls	r2, r3, #5
 8009c92:	69fb      	ldr	r3, [r7, #28]
 8009c94:	4413      	add	r3, r2
 8009c96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009ca0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ca4:	3301      	adds	r3, #1
 8009ca6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8009ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009caa:	085b      	lsrs	r3, r3, #1
 8009cac:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8009cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	f47f af62 	bne.w	8009b7a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f005 fe6e 	bl	800f99c <USB_ReadInterrupts>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009cc6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009cca:	f040 80db 	bne.w	8009e84 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	f005 fe8f 	bl	800f9f6 <USB_ReadDevAllInEpInterrupt>
 8009cd8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8009cda:	2300      	movs	r3, #0
 8009cdc:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8009cde:	e0cd      	b.n	8009e7c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce2:	f003 0301 	and.w	r3, r3, #1
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	f000 80c2 	beq.w	8009e70 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cf2:	b2d2      	uxtb	r2, r2
 8009cf4:	4611      	mov	r1, r2
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f005 feb5 	bl	800fa66 <USB_ReadDevInEPInterrupt>
 8009cfc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009cfe:	693b      	ldr	r3, [r7, #16]
 8009d00:	f003 0301 	and.w	r3, r3, #1
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d057      	beq.n	8009db8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d0a:	f003 030f 	and.w	r3, r3, #15
 8009d0e:	2201      	movs	r2, #1
 8009d10:	fa02 f303 	lsl.w	r3, r2, r3
 8009d14:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009d16:	69fb      	ldr	r3, [r7, #28]
 8009d18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	43db      	mvns	r3, r3
 8009d22:	69f9      	ldr	r1, [r7, #28]
 8009d24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009d28:	4013      	ands	r3, r2
 8009d2a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d2e:	015a      	lsls	r2, r3, #5
 8009d30:	69fb      	ldr	r3, [r7, #28]
 8009d32:	4413      	add	r3, r2
 8009d34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d38:	461a      	mov	r2, r3
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	799b      	ldrb	r3, [r3, #6]
 8009d42:	2b01      	cmp	r3, #1
 8009d44:	d132      	bne.n	8009dac <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009d46:	6879      	ldr	r1, [r7, #4]
 8009d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d4a:	4613      	mov	r3, r2
 8009d4c:	00db      	lsls	r3, r3, #3
 8009d4e:	4413      	add	r3, r2
 8009d50:	009b      	lsls	r3, r3, #2
 8009d52:	440b      	add	r3, r1
 8009d54:	3320      	adds	r3, #32
 8009d56:	6819      	ldr	r1, [r3, #0]
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d5c:	4613      	mov	r3, r2
 8009d5e:	00db      	lsls	r3, r3, #3
 8009d60:	4413      	add	r3, r2
 8009d62:	009b      	lsls	r3, r3, #2
 8009d64:	4403      	add	r3, r0
 8009d66:	331c      	adds	r3, #28
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4419      	add	r1, r3
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d70:	4613      	mov	r3, r2
 8009d72:	00db      	lsls	r3, r3, #3
 8009d74:	4413      	add	r3, r2
 8009d76:	009b      	lsls	r3, r3, #2
 8009d78:	4403      	add	r3, r0
 8009d7a:	3320      	adds	r3, #32
 8009d7c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d113      	bne.n	8009dac <HAL_PCD_IRQHandler+0x3a2>
 8009d84:	6879      	ldr	r1, [r7, #4]
 8009d86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d88:	4613      	mov	r3, r2
 8009d8a:	00db      	lsls	r3, r3, #3
 8009d8c:	4413      	add	r3, r2
 8009d8e:	009b      	lsls	r3, r3, #2
 8009d90:	440b      	add	r3, r1
 8009d92:	3324      	adds	r3, #36	@ 0x24
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d108      	bne.n	8009dac <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6818      	ldr	r0, [r3, #0]
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009da4:	461a      	mov	r2, r3
 8009da6:	2101      	movs	r1, #1
 8009da8:	f005 febc 	bl	800fb24 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dae:	b2db      	uxtb	r3, r3
 8009db0:	4619      	mov	r1, r3
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f008 fa63 	bl	801227e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009db8:	693b      	ldr	r3, [r7, #16]
 8009dba:	f003 0308 	and.w	r3, r3, #8
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d008      	beq.n	8009dd4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dc4:	015a      	lsls	r2, r3, #5
 8009dc6:	69fb      	ldr	r3, [r7, #28]
 8009dc8:	4413      	add	r3, r2
 8009dca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dce:	461a      	mov	r2, r3
 8009dd0:	2308      	movs	r3, #8
 8009dd2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	f003 0310 	and.w	r3, r3, #16
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d008      	beq.n	8009df0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009de0:	015a      	lsls	r2, r3, #5
 8009de2:	69fb      	ldr	r3, [r7, #28]
 8009de4:	4413      	add	r3, r2
 8009de6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dea:	461a      	mov	r2, r3
 8009dec:	2310      	movs	r3, #16
 8009dee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d008      	beq.n	8009e0c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dfc:	015a      	lsls	r2, r3, #5
 8009dfe:	69fb      	ldr	r3, [r7, #28]
 8009e00:	4413      	add	r3, r2
 8009e02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e06:	461a      	mov	r2, r3
 8009e08:	2340      	movs	r3, #64	@ 0x40
 8009e0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	f003 0302 	and.w	r3, r3, #2
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d023      	beq.n	8009e5e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8009e16:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009e18:	6a38      	ldr	r0, [r7, #32]
 8009e1a:	f004 fea3 	bl	800eb64 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8009e1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e20:	4613      	mov	r3, r2
 8009e22:	00db      	lsls	r3, r3, #3
 8009e24:	4413      	add	r3, r2
 8009e26:	009b      	lsls	r3, r3, #2
 8009e28:	3310      	adds	r3, #16
 8009e2a:	687a      	ldr	r2, [r7, #4]
 8009e2c:	4413      	add	r3, r2
 8009e2e:	3304      	adds	r3, #4
 8009e30:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009e32:	697b      	ldr	r3, [r7, #20]
 8009e34:	78db      	ldrb	r3, [r3, #3]
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d108      	bne.n	8009e4c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e42:	b2db      	uxtb	r3, r3
 8009e44:	4619      	mov	r1, r3
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f008 fab0 	bl	80123ac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e4e:	015a      	lsls	r2, r3, #5
 8009e50:	69fb      	ldr	r3, [r7, #28]
 8009e52:	4413      	add	r3, r2
 8009e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e58:	461a      	mov	r2, r3
 8009e5a:	2302      	movs	r3, #2
 8009e5c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d003      	beq.n	8009e70 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009e68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f000 fcbd 	bl	800a7ea <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e72:	3301      	adds	r3, #1
 8009e74:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8009e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e78:	085b      	lsrs	r3, r3, #1
 8009e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8009e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	f47f af2e 	bne.w	8009ce0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	4618      	mov	r0, r3
 8009e8a:	f005 fd87 	bl	800f99c <USB_ReadInterrupts>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009e94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e98:	d122      	bne.n	8009ee0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009e9a:	69fb      	ldr	r3, [r7, #28]
 8009e9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	69fa      	ldr	r2, [r7, #28]
 8009ea4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ea8:	f023 0301 	bic.w	r3, r3, #1
 8009eac:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8009eb4:	2b01      	cmp	r3, #1
 8009eb6:	d108      	bne.n	8009eca <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009ec0:	2100      	movs	r1, #0
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f000 fea4 	bl	800ac10 <HAL_PCDEx_LPM_Callback>
 8009ec8:	e002      	b.n	8009ed0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f008 fa4e 	bl	801236c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	695a      	ldr	r2, [r3, #20]
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8009ede:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f005 fd59 	bl	800f99c <USB_ReadInterrupts>
 8009eea:	4603      	mov	r3, r0
 8009eec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009ef0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ef4:	d112      	bne.n	8009f1c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009ef6:	69fb      	ldr	r3, [r7, #28]
 8009ef8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009efc:	689b      	ldr	r3, [r3, #8]
 8009efe:	f003 0301 	and.w	r3, r3, #1
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d102      	bne.n	8009f0c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f008 fa0a 	bl	8012320 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	695a      	ldr	r2, [r3, #20]
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8009f1a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4618      	mov	r0, r3
 8009f22:	f005 fd3b 	bl	800f99c <USB_ReadInterrupts>
 8009f26:	4603      	mov	r3, r0
 8009f28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009f2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f30:	f040 80b7 	bne.w	800a0a2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009f34:	69fb      	ldr	r3, [r7, #28]
 8009f36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f3a:	685b      	ldr	r3, [r3, #4]
 8009f3c:	69fa      	ldr	r2, [r7, #28]
 8009f3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f42:	f023 0301 	bic.w	r3, r3, #1
 8009f46:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	2110      	movs	r1, #16
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f004 fe08 	bl	800eb64 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f54:	2300      	movs	r3, #0
 8009f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f58:	e046      	b.n	8009fe8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f5c:	015a      	lsls	r2, r3, #5
 8009f5e:	69fb      	ldr	r3, [r7, #28]
 8009f60:	4413      	add	r3, r2
 8009f62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f66:	461a      	mov	r2, r3
 8009f68:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009f6c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f70:	015a      	lsls	r2, r3, #5
 8009f72:	69fb      	ldr	r3, [r7, #28]
 8009f74:	4413      	add	r3, r2
 8009f76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f7e:	0151      	lsls	r1, r2, #5
 8009f80:	69fa      	ldr	r2, [r7, #28]
 8009f82:	440a      	add	r2, r1
 8009f84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f88:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009f8c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f90:	015a      	lsls	r2, r3, #5
 8009f92:	69fb      	ldr	r3, [r7, #28]
 8009f94:	4413      	add	r3, r2
 8009f96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f9a:	461a      	mov	r2, r3
 8009f9c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009fa0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fa4:	015a      	lsls	r2, r3, #5
 8009fa6:	69fb      	ldr	r3, [r7, #28]
 8009fa8:	4413      	add	r3, r2
 8009faa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fb2:	0151      	lsls	r1, r2, #5
 8009fb4:	69fa      	ldr	r2, [r7, #28]
 8009fb6:	440a      	add	r2, r1
 8009fb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009fbc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009fc0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fc4:	015a      	lsls	r2, r3, #5
 8009fc6:	69fb      	ldr	r3, [r7, #28]
 8009fc8:	4413      	add	r3, r2
 8009fca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fd2:	0151      	lsls	r1, r2, #5
 8009fd4:	69fa      	ldr	r2, [r7, #28]
 8009fd6:	440a      	add	r2, r1
 8009fd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009fdc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009fe0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fe4:	3301      	adds	r3, #1
 8009fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	791b      	ldrb	r3, [r3, #4]
 8009fec:	461a      	mov	r2, r3
 8009fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d3b2      	bcc.n	8009f5a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009ff4:	69fb      	ldr	r3, [r7, #28]
 8009ff6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ffa:	69db      	ldr	r3, [r3, #28]
 8009ffc:	69fa      	ldr	r2, [r7, #28]
 8009ffe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a002:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800a006:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	7bdb      	ldrb	r3, [r3, #15]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d016      	beq.n	800a03e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a010:	69fb      	ldr	r3, [r7, #28]
 800a012:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a016:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a01a:	69fa      	ldr	r2, [r7, #28]
 800a01c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a020:	f043 030b 	orr.w	r3, r3, #11
 800a024:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800a028:	69fb      	ldr	r3, [r7, #28]
 800a02a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a02e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a030:	69fa      	ldr	r2, [r7, #28]
 800a032:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a036:	f043 030b 	orr.w	r3, r3, #11
 800a03a:	6453      	str	r3, [r2, #68]	@ 0x44
 800a03c:	e015      	b.n	800a06a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800a03e:	69fb      	ldr	r3, [r7, #28]
 800a040:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a044:	695b      	ldr	r3, [r3, #20]
 800a046:	69fa      	ldr	r2, [r7, #28]
 800a048:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a04c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a050:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800a054:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800a056:	69fb      	ldr	r3, [r7, #28]
 800a058:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a05c:	691b      	ldr	r3, [r3, #16]
 800a05e:	69fa      	ldr	r2, [r7, #28]
 800a060:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a064:	f043 030b 	orr.w	r3, r3, #11
 800a068:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a06a:	69fb      	ldr	r3, [r7, #28]
 800a06c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	69fa      	ldr	r2, [r7, #28]
 800a074:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a078:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a07c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6818      	ldr	r0, [r3, #0]
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a08c:	461a      	mov	r2, r3
 800a08e:	f005 fd49 	bl	800fb24 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	695a      	ldr	r2, [r3, #20]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800a0a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f005 fc78 	bl	800f99c <USB_ReadInterrupts>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a0b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a0b6:	d123      	bne.n	800a100 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4618      	mov	r0, r3
 800a0be:	f005 fd0e 	bl	800fade <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f004 fdc5 	bl	800ec56 <USB_GetDevSpeed>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	461a      	mov	r2, r3
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681c      	ldr	r4, [r3, #0]
 800a0d8:	f001 f9ca 	bl	800b470 <HAL_RCC_GetHCLKFreq>
 800a0dc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	4620      	mov	r0, r4
 800a0e6:	f004 fac9 	bl	800e67c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	f008 f8ef 	bl	80122ce <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	695a      	ldr	r2, [r3, #20]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800a0fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4618      	mov	r0, r3
 800a106:	f005 fc49 	bl	800f99c <USB_ReadInterrupts>
 800a10a:	4603      	mov	r3, r0
 800a10c:	f003 0308 	and.w	r3, r3, #8
 800a110:	2b08      	cmp	r3, #8
 800a112:	d10a      	bne.n	800a12a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f008 f8cc 	bl	80122b2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	695a      	ldr	r2, [r3, #20]
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f002 0208 	and.w	r2, r2, #8
 800a128:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4618      	mov	r0, r3
 800a130:	f005 fc34 	bl	800f99c <USB_ReadInterrupts>
 800a134:	4603      	mov	r3, r0
 800a136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a13a:	2b80      	cmp	r3, #128	@ 0x80
 800a13c:	d123      	bne.n	800a186 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a13e:	6a3b      	ldr	r3, [r7, #32]
 800a140:	699b      	ldr	r3, [r3, #24]
 800a142:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a146:	6a3b      	ldr	r3, [r7, #32]
 800a148:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a14a:	2301      	movs	r3, #1
 800a14c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a14e:	e014      	b.n	800a17a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a150:	6879      	ldr	r1, [r7, #4]
 800a152:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a154:	4613      	mov	r3, r2
 800a156:	00db      	lsls	r3, r3, #3
 800a158:	4413      	add	r3, r2
 800a15a:	009b      	lsls	r3, r3, #2
 800a15c:	440b      	add	r3, r1
 800a15e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800a162:	781b      	ldrb	r3, [r3, #0]
 800a164:	2b01      	cmp	r3, #1
 800a166:	d105      	bne.n	800a174 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800a168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a16a:	b2db      	uxtb	r3, r3
 800a16c:	4619      	mov	r1, r3
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f000 fb0a 	bl	800a788 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a176:	3301      	adds	r3, #1
 800a178:	627b      	str	r3, [r7, #36]	@ 0x24
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	791b      	ldrb	r3, [r3, #4]
 800a17e:	461a      	mov	r2, r3
 800a180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a182:	4293      	cmp	r3, r2
 800a184:	d3e4      	bcc.n	800a150 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4618      	mov	r0, r3
 800a18c:	f005 fc06 	bl	800f99c <USB_ReadInterrupts>
 800a190:	4603      	mov	r3, r0
 800a192:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a196:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a19a:	d13c      	bne.n	800a216 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a19c:	2301      	movs	r3, #1
 800a19e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1a0:	e02b      	b.n	800a1fa <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a1a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a4:	015a      	lsls	r2, r3, #5
 800a1a6:	69fb      	ldr	r3, [r7, #28]
 800a1a8:	4413      	add	r3, r2
 800a1aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a1b2:	6879      	ldr	r1, [r7, #4]
 800a1b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1b6:	4613      	mov	r3, r2
 800a1b8:	00db      	lsls	r3, r3, #3
 800a1ba:	4413      	add	r3, r2
 800a1bc:	009b      	lsls	r3, r3, #2
 800a1be:	440b      	add	r3, r1
 800a1c0:	3318      	adds	r3, #24
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	d115      	bne.n	800a1f4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800a1c8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	da12      	bge.n	800a1f4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800a1ce:	6879      	ldr	r1, [r7, #4]
 800a1d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1d2:	4613      	mov	r3, r2
 800a1d4:	00db      	lsls	r3, r3, #3
 800a1d6:	4413      	add	r3, r2
 800a1d8:	009b      	lsls	r3, r3, #2
 800a1da:	440b      	add	r3, r1
 800a1dc:	3317      	adds	r3, #23
 800a1de:	2201      	movs	r2, #1
 800a1e0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800a1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e4:	b2db      	uxtb	r3, r3
 800a1e6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a1ea:	b2db      	uxtb	r3, r3
 800a1ec:	4619      	mov	r1, r3
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f000 faca 	bl	800a788 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a1f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f6:	3301      	adds	r3, #1
 800a1f8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	791b      	ldrb	r3, [r3, #4]
 800a1fe:	461a      	mov	r2, r3
 800a200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a202:	4293      	cmp	r3, r2
 800a204:	d3cd      	bcc.n	800a1a2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	695a      	ldr	r2, [r3, #20]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800a214:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4618      	mov	r0, r3
 800a21c:	f005 fbbe 	bl	800f99c <USB_ReadInterrupts>
 800a220:	4603      	mov	r3, r0
 800a222:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a226:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a22a:	d156      	bne.n	800a2da <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a22c:	2301      	movs	r3, #1
 800a22e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a230:	e045      	b.n	800a2be <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800a232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a234:	015a      	lsls	r2, r3, #5
 800a236:	69fb      	ldr	r3, [r7, #28]
 800a238:	4413      	add	r3, r2
 800a23a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a242:	6879      	ldr	r1, [r7, #4]
 800a244:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a246:	4613      	mov	r3, r2
 800a248:	00db      	lsls	r3, r3, #3
 800a24a:	4413      	add	r3, r2
 800a24c:	009b      	lsls	r3, r3, #2
 800a24e:	440b      	add	r3, r1
 800a250:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800a254:	781b      	ldrb	r3, [r3, #0]
 800a256:	2b01      	cmp	r3, #1
 800a258:	d12e      	bne.n	800a2b8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a25a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	da2b      	bge.n	800a2b8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800a260:	69bb      	ldr	r3, [r7, #24]
 800a262:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800a26c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a270:	429a      	cmp	r2, r3
 800a272:	d121      	bne.n	800a2b8 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800a274:	6879      	ldr	r1, [r7, #4]
 800a276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a278:	4613      	mov	r3, r2
 800a27a:	00db      	lsls	r3, r3, #3
 800a27c:	4413      	add	r3, r2
 800a27e:	009b      	lsls	r3, r3, #2
 800a280:	440b      	add	r3, r1
 800a282:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800a286:	2201      	movs	r2, #1
 800a288:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800a28a:	6a3b      	ldr	r3, [r7, #32]
 800a28c:	699b      	ldr	r3, [r3, #24]
 800a28e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a292:	6a3b      	ldr	r3, [r7, #32]
 800a294:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800a296:	6a3b      	ldr	r3, [r7, #32]
 800a298:	695b      	ldr	r3, [r3, #20]
 800a29a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d10a      	bne.n	800a2b8 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800a2a2:	69fb      	ldr	r3, [r7, #28]
 800a2a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2a8:	685b      	ldr	r3, [r3, #4]
 800a2aa:	69fa      	ldr	r2, [r7, #28]
 800a2ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a2b0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a2b4:	6053      	str	r3, [r2, #4]
            break;
 800a2b6:	e008      	b.n	800a2ca <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a2b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ba:	3301      	adds	r3, #1
 800a2bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	791b      	ldrb	r3, [r3, #4]
 800a2c2:	461a      	mov	r2, r3
 800a2c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d3b3      	bcc.n	800a232 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	695a      	ldr	r2, [r3, #20]
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800a2d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f005 fb5c 	bl	800f99c <USB_ReadInterrupts>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a2ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2ee:	d10a      	bne.n	800a306 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f008 f86d 	bl	80123d0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	695a      	ldr	r2, [r3, #20]
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800a304:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4618      	mov	r0, r3
 800a30c:	f005 fb46 	bl	800f99c <USB_ReadInterrupts>
 800a310:	4603      	mov	r3, r0
 800a312:	f003 0304 	and.w	r3, r3, #4
 800a316:	2b04      	cmp	r3, #4
 800a318:	d115      	bne.n	800a346 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	685b      	ldr	r3, [r3, #4]
 800a320:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800a322:	69bb      	ldr	r3, [r7, #24]
 800a324:	f003 0304 	and.w	r3, r3, #4
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d002      	beq.n	800a332 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f008 f85d 	bl	80123ec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	6859      	ldr	r1, [r3, #4]
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	69ba      	ldr	r2, [r7, #24]
 800a33e:	430a      	orrs	r2, r1
 800a340:	605a      	str	r2, [r3, #4]
 800a342:	e000      	b.n	800a346 <HAL_PCD_IRQHandler+0x93c>
      return;
 800a344:	bf00      	nop
    }
  }
}
 800a346:	3734      	adds	r7, #52	@ 0x34
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd90      	pop	{r4, r7, pc}

0800a34c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b082      	sub	sp, #8
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
 800a354:	460b      	mov	r3, r1
 800a356:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a35e:	2b01      	cmp	r3, #1
 800a360:	d101      	bne.n	800a366 <HAL_PCD_SetAddress+0x1a>
 800a362:	2302      	movs	r3, #2
 800a364:	e012      	b.n	800a38c <HAL_PCD_SetAddress+0x40>
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2201      	movs	r2, #1
 800a36a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	78fa      	ldrb	r2, [r7, #3]
 800a372:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	78fa      	ldrb	r2, [r7, #3]
 800a37a:	4611      	mov	r1, r2
 800a37c:	4618      	mov	r0, r3
 800a37e:	f005 faa5 	bl	800f8cc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2200      	movs	r2, #0
 800a386:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a38a:	2300      	movs	r3, #0
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3708      	adds	r7, #8
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}

0800a394 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	4608      	mov	r0, r1
 800a39e:	4611      	mov	r1, r2
 800a3a0:	461a      	mov	r2, r3
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	70fb      	strb	r3, [r7, #3]
 800a3a6:	460b      	mov	r3, r1
 800a3a8:	803b      	strh	r3, [r7, #0]
 800a3aa:	4613      	mov	r3, r2
 800a3ac:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a3b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	da0f      	bge.n	800a3da <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a3ba:	78fb      	ldrb	r3, [r7, #3]
 800a3bc:	f003 020f 	and.w	r2, r3, #15
 800a3c0:	4613      	mov	r3, r2
 800a3c2:	00db      	lsls	r3, r3, #3
 800a3c4:	4413      	add	r3, r2
 800a3c6:	009b      	lsls	r3, r3, #2
 800a3c8:	3310      	adds	r3, #16
 800a3ca:	687a      	ldr	r2, [r7, #4]
 800a3cc:	4413      	add	r3, r2
 800a3ce:	3304      	adds	r3, #4
 800a3d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	705a      	strb	r2, [r3, #1]
 800a3d8:	e00f      	b.n	800a3fa <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a3da:	78fb      	ldrb	r3, [r7, #3]
 800a3dc:	f003 020f 	and.w	r2, r3, #15
 800a3e0:	4613      	mov	r3, r2
 800a3e2:	00db      	lsls	r3, r3, #3
 800a3e4:	4413      	add	r3, r2
 800a3e6:	009b      	lsls	r3, r3, #2
 800a3e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a3ec:	687a      	ldr	r2, [r7, #4]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	3304      	adds	r3, #4
 800a3f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a3fa:	78fb      	ldrb	r3, [r7, #3]
 800a3fc:	f003 030f 	and.w	r3, r3, #15
 800a400:	b2da      	uxtb	r2, r3
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800a406:	883b      	ldrh	r3, [r7, #0]
 800a408:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	78ba      	ldrb	r2, [r7, #2]
 800a414:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	785b      	ldrb	r3, [r3, #1]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d004      	beq.n	800a428 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	461a      	mov	r2, r3
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a428:	78bb      	ldrb	r3, [r7, #2]
 800a42a:	2b02      	cmp	r3, #2
 800a42c:	d102      	bne.n	800a434 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	2200      	movs	r2, #0
 800a432:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a43a:	2b01      	cmp	r3, #1
 800a43c:	d101      	bne.n	800a442 <HAL_PCD_EP_Open+0xae>
 800a43e:	2302      	movs	r3, #2
 800a440:	e00e      	b.n	800a460 <HAL_PCD_EP_Open+0xcc>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2201      	movs	r2, #1
 800a446:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	68f9      	ldr	r1, [r7, #12]
 800a450:	4618      	mov	r0, r3
 800a452:	f004 fc25 	bl	800eca0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2200      	movs	r2, #0
 800a45a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800a45e:	7afb      	ldrb	r3, [r7, #11]
}
 800a460:	4618      	mov	r0, r3
 800a462:	3710      	adds	r7, #16
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b084      	sub	sp, #16
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	460b      	mov	r3, r1
 800a472:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a474:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	da0f      	bge.n	800a49c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a47c:	78fb      	ldrb	r3, [r7, #3]
 800a47e:	f003 020f 	and.w	r2, r3, #15
 800a482:	4613      	mov	r3, r2
 800a484:	00db      	lsls	r3, r3, #3
 800a486:	4413      	add	r3, r2
 800a488:	009b      	lsls	r3, r3, #2
 800a48a:	3310      	adds	r3, #16
 800a48c:	687a      	ldr	r2, [r7, #4]
 800a48e:	4413      	add	r3, r2
 800a490:	3304      	adds	r3, #4
 800a492:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2201      	movs	r2, #1
 800a498:	705a      	strb	r2, [r3, #1]
 800a49a:	e00f      	b.n	800a4bc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a49c:	78fb      	ldrb	r3, [r7, #3]
 800a49e:	f003 020f 	and.w	r2, r3, #15
 800a4a2:	4613      	mov	r3, r2
 800a4a4:	00db      	lsls	r3, r3, #3
 800a4a6:	4413      	add	r3, r2
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a4ae:	687a      	ldr	r2, [r7, #4]
 800a4b0:	4413      	add	r3, r2
 800a4b2:	3304      	adds	r3, #4
 800a4b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a4bc:	78fb      	ldrb	r3, [r7, #3]
 800a4be:	f003 030f 	and.w	r3, r3, #15
 800a4c2:	b2da      	uxtb	r2, r3
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a4ce:	2b01      	cmp	r3, #1
 800a4d0:	d101      	bne.n	800a4d6 <HAL_PCD_EP_Close+0x6e>
 800a4d2:	2302      	movs	r3, #2
 800a4d4:	e00e      	b.n	800a4f4 <HAL_PCD_EP_Close+0x8c>
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2201      	movs	r2, #1
 800a4da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	68f9      	ldr	r1, [r7, #12]
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f004 fc63 	bl	800edb0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800a4f2:	2300      	movs	r3, #0
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3710      	adds	r7, #16
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}

0800a4fc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b086      	sub	sp, #24
 800a500:	af00      	add	r7, sp, #0
 800a502:	60f8      	str	r0, [r7, #12]
 800a504:	607a      	str	r2, [r7, #4]
 800a506:	603b      	str	r3, [r7, #0]
 800a508:	460b      	mov	r3, r1
 800a50a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a50c:	7afb      	ldrb	r3, [r7, #11]
 800a50e:	f003 020f 	and.w	r2, r3, #15
 800a512:	4613      	mov	r3, r2
 800a514:	00db      	lsls	r3, r3, #3
 800a516:	4413      	add	r3, r2
 800a518:	009b      	lsls	r3, r3, #2
 800a51a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a51e:	68fa      	ldr	r2, [r7, #12]
 800a520:	4413      	add	r3, r2
 800a522:	3304      	adds	r3, #4
 800a524:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	687a      	ldr	r2, [r7, #4]
 800a52a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a52c:	697b      	ldr	r3, [r7, #20]
 800a52e:	683a      	ldr	r2, [r7, #0]
 800a530:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	2200      	movs	r2, #0
 800a536:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	2200      	movs	r2, #0
 800a53c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a53e:	7afb      	ldrb	r3, [r7, #11]
 800a540:	f003 030f 	and.w	r3, r3, #15
 800a544:	b2da      	uxtb	r2, r3
 800a546:	697b      	ldr	r3, [r7, #20]
 800a548:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	799b      	ldrb	r3, [r3, #6]
 800a54e:	2b01      	cmp	r3, #1
 800a550:	d102      	bne.n	800a558 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a552:	687a      	ldr	r2, [r7, #4]
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	6818      	ldr	r0, [r3, #0]
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	799b      	ldrb	r3, [r3, #6]
 800a560:	461a      	mov	r2, r3
 800a562:	6979      	ldr	r1, [r7, #20]
 800a564:	f004 fd00 	bl	800ef68 <USB_EPStartXfer>

  return HAL_OK;
 800a568:	2300      	movs	r3, #0
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3718      	adds	r7, #24
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}

0800a572 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800a572:	b480      	push	{r7}
 800a574:	b083      	sub	sp, #12
 800a576:	af00      	add	r7, sp, #0
 800a578:	6078      	str	r0, [r7, #4]
 800a57a:	460b      	mov	r3, r1
 800a57c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a57e:	78fb      	ldrb	r3, [r7, #3]
 800a580:	f003 020f 	and.w	r2, r3, #15
 800a584:	6879      	ldr	r1, [r7, #4]
 800a586:	4613      	mov	r3, r2
 800a588:	00db      	lsls	r3, r3, #3
 800a58a:	4413      	add	r3, r2
 800a58c:	009b      	lsls	r3, r3, #2
 800a58e:	440b      	add	r3, r1
 800a590:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800a594:	681b      	ldr	r3, [r3, #0]
}
 800a596:	4618      	mov	r0, r3
 800a598:	370c      	adds	r7, #12
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr

0800a5a2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a5a2:	b580      	push	{r7, lr}
 800a5a4:	b086      	sub	sp, #24
 800a5a6:	af00      	add	r7, sp, #0
 800a5a8:	60f8      	str	r0, [r7, #12]
 800a5aa:	607a      	str	r2, [r7, #4]
 800a5ac:	603b      	str	r3, [r7, #0]
 800a5ae:	460b      	mov	r3, r1
 800a5b0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a5b2:	7afb      	ldrb	r3, [r7, #11]
 800a5b4:	f003 020f 	and.w	r2, r3, #15
 800a5b8:	4613      	mov	r3, r2
 800a5ba:	00db      	lsls	r3, r3, #3
 800a5bc:	4413      	add	r3, r2
 800a5be:	009b      	lsls	r3, r3, #2
 800a5c0:	3310      	adds	r3, #16
 800a5c2:	68fa      	ldr	r2, [r7, #12]
 800a5c4:	4413      	add	r3, r2
 800a5c6:	3304      	adds	r3, #4
 800a5c8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	687a      	ldr	r2, [r7, #4]
 800a5ce:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	683a      	ldr	r2, [r7, #0]
 800a5d4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	2200      	movs	r2, #0
 800a5da:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800a5dc:	697b      	ldr	r3, [r7, #20]
 800a5de:	2201      	movs	r2, #1
 800a5e0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a5e2:	7afb      	ldrb	r3, [r7, #11]
 800a5e4:	f003 030f 	and.w	r3, r3, #15
 800a5e8:	b2da      	uxtb	r2, r3
 800a5ea:	697b      	ldr	r3, [r7, #20]
 800a5ec:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	799b      	ldrb	r3, [r3, #6]
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	d102      	bne.n	800a5fc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a5f6:	687a      	ldr	r2, [r7, #4]
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	6818      	ldr	r0, [r3, #0]
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	799b      	ldrb	r3, [r3, #6]
 800a604:	461a      	mov	r2, r3
 800a606:	6979      	ldr	r1, [r7, #20]
 800a608:	f004 fcae 	bl	800ef68 <USB_EPStartXfer>

  return HAL_OK;
 800a60c:	2300      	movs	r3, #0
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3718      	adds	r7, #24
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}

0800a616 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a616:	b580      	push	{r7, lr}
 800a618:	b084      	sub	sp, #16
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	6078      	str	r0, [r7, #4]
 800a61e:	460b      	mov	r3, r1
 800a620:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a622:	78fb      	ldrb	r3, [r7, #3]
 800a624:	f003 030f 	and.w	r3, r3, #15
 800a628:	687a      	ldr	r2, [r7, #4]
 800a62a:	7912      	ldrb	r2, [r2, #4]
 800a62c:	4293      	cmp	r3, r2
 800a62e:	d901      	bls.n	800a634 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a630:	2301      	movs	r3, #1
 800a632:	e04f      	b.n	800a6d4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a634:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	da0f      	bge.n	800a65c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a63c:	78fb      	ldrb	r3, [r7, #3]
 800a63e:	f003 020f 	and.w	r2, r3, #15
 800a642:	4613      	mov	r3, r2
 800a644:	00db      	lsls	r3, r3, #3
 800a646:	4413      	add	r3, r2
 800a648:	009b      	lsls	r3, r3, #2
 800a64a:	3310      	adds	r3, #16
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	4413      	add	r3, r2
 800a650:	3304      	adds	r3, #4
 800a652:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	2201      	movs	r2, #1
 800a658:	705a      	strb	r2, [r3, #1]
 800a65a:	e00d      	b.n	800a678 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a65c:	78fa      	ldrb	r2, [r7, #3]
 800a65e:	4613      	mov	r3, r2
 800a660:	00db      	lsls	r3, r3, #3
 800a662:	4413      	add	r3, r2
 800a664:	009b      	lsls	r3, r3, #2
 800a666:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a66a:	687a      	ldr	r2, [r7, #4]
 800a66c:	4413      	add	r3, r2
 800a66e:	3304      	adds	r3, #4
 800a670:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	2200      	movs	r2, #0
 800a676:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	2201      	movs	r2, #1
 800a67c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a67e:	78fb      	ldrb	r3, [r7, #3]
 800a680:	f003 030f 	and.w	r3, r3, #15
 800a684:	b2da      	uxtb	r2, r3
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a690:	2b01      	cmp	r3, #1
 800a692:	d101      	bne.n	800a698 <HAL_PCD_EP_SetStall+0x82>
 800a694:	2302      	movs	r3, #2
 800a696:	e01d      	b.n	800a6d4 <HAL_PCD_EP_SetStall+0xbe>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2201      	movs	r2, #1
 800a69c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	68f9      	ldr	r1, [r7, #12]
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f005 f83c 	bl	800f724 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a6ac:	78fb      	ldrb	r3, [r7, #3]
 800a6ae:	f003 030f 	and.w	r3, r3, #15
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d109      	bne.n	800a6ca <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6818      	ldr	r0, [r3, #0]
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	7999      	ldrb	r1, [r3, #6]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a6c4:	461a      	mov	r2, r3
 800a6c6:	f005 fa2d 	bl	800fb24 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a6d2:	2300      	movs	r3, #0
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3710      	adds	r7, #16
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}

0800a6dc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b084      	sub	sp, #16
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	460b      	mov	r3, r1
 800a6e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a6e8:	78fb      	ldrb	r3, [r7, #3]
 800a6ea:	f003 030f 	and.w	r3, r3, #15
 800a6ee:	687a      	ldr	r2, [r7, #4]
 800a6f0:	7912      	ldrb	r2, [r2, #4]
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d901      	bls.n	800a6fa <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	e042      	b.n	800a780 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a6fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	da0f      	bge.n	800a722 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a702:	78fb      	ldrb	r3, [r7, #3]
 800a704:	f003 020f 	and.w	r2, r3, #15
 800a708:	4613      	mov	r3, r2
 800a70a:	00db      	lsls	r3, r3, #3
 800a70c:	4413      	add	r3, r2
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	3310      	adds	r3, #16
 800a712:	687a      	ldr	r2, [r7, #4]
 800a714:	4413      	add	r3, r2
 800a716:	3304      	adds	r3, #4
 800a718:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	2201      	movs	r2, #1
 800a71e:	705a      	strb	r2, [r3, #1]
 800a720:	e00f      	b.n	800a742 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a722:	78fb      	ldrb	r3, [r7, #3]
 800a724:	f003 020f 	and.w	r2, r3, #15
 800a728:	4613      	mov	r3, r2
 800a72a:	00db      	lsls	r3, r3, #3
 800a72c:	4413      	add	r3, r2
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a734:	687a      	ldr	r2, [r7, #4]
 800a736:	4413      	add	r3, r2
 800a738:	3304      	adds	r3, #4
 800a73a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2200      	movs	r2, #0
 800a740:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2200      	movs	r2, #0
 800a746:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a748:	78fb      	ldrb	r3, [r7, #3]
 800a74a:	f003 030f 	and.w	r3, r3, #15
 800a74e:	b2da      	uxtb	r2, r3
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a75a:	2b01      	cmp	r3, #1
 800a75c:	d101      	bne.n	800a762 <HAL_PCD_EP_ClrStall+0x86>
 800a75e:	2302      	movs	r3, #2
 800a760:	e00e      	b.n	800a780 <HAL_PCD_EP_ClrStall+0xa4>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	2201      	movs	r2, #1
 800a766:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	68f9      	ldr	r1, [r7, #12]
 800a770:	4618      	mov	r0, r3
 800a772:	f005 f845 	bl	800f800 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2200      	movs	r2, #0
 800a77a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a77e:	2300      	movs	r3, #0
}
 800a780:	4618      	mov	r0, r3
 800a782:	3710      	adds	r7, #16
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}

0800a788 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b084      	sub	sp, #16
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
 800a790:	460b      	mov	r3, r1
 800a792:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800a794:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	da0c      	bge.n	800a7b6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a79c:	78fb      	ldrb	r3, [r7, #3]
 800a79e:	f003 020f 	and.w	r2, r3, #15
 800a7a2:	4613      	mov	r3, r2
 800a7a4:	00db      	lsls	r3, r3, #3
 800a7a6:	4413      	add	r3, r2
 800a7a8:	009b      	lsls	r3, r3, #2
 800a7aa:	3310      	adds	r3, #16
 800a7ac:	687a      	ldr	r2, [r7, #4]
 800a7ae:	4413      	add	r3, r2
 800a7b0:	3304      	adds	r3, #4
 800a7b2:	60fb      	str	r3, [r7, #12]
 800a7b4:	e00c      	b.n	800a7d0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a7b6:	78fb      	ldrb	r3, [r7, #3]
 800a7b8:	f003 020f 	and.w	r2, r3, #15
 800a7bc:	4613      	mov	r3, r2
 800a7be:	00db      	lsls	r3, r3, #3
 800a7c0:	4413      	add	r3, r2
 800a7c2:	009b      	lsls	r3, r3, #2
 800a7c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a7c8:	687a      	ldr	r2, [r7, #4]
 800a7ca:	4413      	add	r3, r2
 800a7cc:	3304      	adds	r3, #4
 800a7ce:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	68f9      	ldr	r1, [r7, #12]
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	f004 fe64 	bl	800f4a4 <USB_EPStopXfer>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	72fb      	strb	r3, [r7, #11]

  return ret;
 800a7e0:	7afb      	ldrb	r3, [r7, #11]
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3710      	adds	r7, #16
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}

0800a7ea <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a7ea:	b580      	push	{r7, lr}
 800a7ec:	b08a      	sub	sp, #40	@ 0x28
 800a7ee:	af02      	add	r7, sp, #8
 800a7f0:	6078      	str	r0, [r7, #4]
 800a7f2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a7fe:	683a      	ldr	r2, [r7, #0]
 800a800:	4613      	mov	r3, r2
 800a802:	00db      	lsls	r3, r3, #3
 800a804:	4413      	add	r3, r2
 800a806:	009b      	lsls	r3, r3, #2
 800a808:	3310      	adds	r3, #16
 800a80a:	687a      	ldr	r2, [r7, #4]
 800a80c:	4413      	add	r3, r2
 800a80e:	3304      	adds	r3, #4
 800a810:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	695a      	ldr	r2, [r3, #20]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	691b      	ldr	r3, [r3, #16]
 800a81a:	429a      	cmp	r2, r3
 800a81c:	d901      	bls.n	800a822 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a81e:	2301      	movs	r3, #1
 800a820:	e06b      	b.n	800a8fa <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	691a      	ldr	r2, [r3, #16]
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	695b      	ldr	r3, [r3, #20]
 800a82a:	1ad3      	subs	r3, r2, r3
 800a82c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	689b      	ldr	r3, [r3, #8]
 800a832:	69fa      	ldr	r2, [r7, #28]
 800a834:	429a      	cmp	r2, r3
 800a836:	d902      	bls.n	800a83e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	689b      	ldr	r3, [r3, #8]
 800a83c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a83e:	69fb      	ldr	r3, [r7, #28]
 800a840:	3303      	adds	r3, #3
 800a842:	089b      	lsrs	r3, r3, #2
 800a844:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a846:	e02a      	b.n	800a89e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	691a      	ldr	r2, [r3, #16]
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	695b      	ldr	r3, [r3, #20]
 800a850:	1ad3      	subs	r3, r2, r3
 800a852:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	689b      	ldr	r3, [r3, #8]
 800a858:	69fa      	ldr	r2, [r7, #28]
 800a85a:	429a      	cmp	r2, r3
 800a85c:	d902      	bls.n	800a864 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	689b      	ldr	r3, [r3, #8]
 800a862:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a864:	69fb      	ldr	r3, [r7, #28]
 800a866:	3303      	adds	r3, #3
 800a868:	089b      	lsrs	r3, r3, #2
 800a86a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	68d9      	ldr	r1, [r3, #12]
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	b2da      	uxtb	r2, r3
 800a874:	69fb      	ldr	r3, [r7, #28]
 800a876:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a87c:	9300      	str	r3, [sp, #0]
 800a87e:	4603      	mov	r3, r0
 800a880:	6978      	ldr	r0, [r7, #20]
 800a882:	f004 feb9 	bl	800f5f8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	68da      	ldr	r2, [r3, #12]
 800a88a:	69fb      	ldr	r3, [r7, #28]
 800a88c:	441a      	add	r2, r3
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	695a      	ldr	r2, [r3, #20]
 800a896:	69fb      	ldr	r3, [r7, #28]
 800a898:	441a      	add	r2, r3
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	015a      	lsls	r2, r3, #5
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	4413      	add	r3, r2
 800a8a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8aa:	699b      	ldr	r3, [r3, #24]
 800a8ac:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a8ae:	69ba      	ldr	r2, [r7, #24]
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d809      	bhi.n	800a8c8 <PCD_WriteEmptyTxFifo+0xde>
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	695a      	ldr	r2, [r3, #20]
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d203      	bcs.n	800a8c8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	691b      	ldr	r3, [r3, #16]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d1bf      	bne.n	800a848 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	691a      	ldr	r2, [r3, #16]
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	695b      	ldr	r3, [r3, #20]
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d811      	bhi.n	800a8f8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	f003 030f 	and.w	r3, r3, #15
 800a8da:	2201      	movs	r2, #1
 800a8dc:	fa02 f303 	lsl.w	r3, r2, r3
 800a8e0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a8e2:	693b      	ldr	r3, [r7, #16]
 800a8e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	43db      	mvns	r3, r3
 800a8ee:	6939      	ldr	r1, [r7, #16]
 800a8f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a8f4:	4013      	ands	r3, r2
 800a8f6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800a8f8:	2300      	movs	r3, #0
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3720      	adds	r7, #32
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}
	...

0800a904 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b088      	sub	sp, #32
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
 800a90c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a914:	69fb      	ldr	r3, [r7, #28]
 800a916:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a918:	69fb      	ldr	r3, [r7, #28]
 800a91a:	333c      	adds	r3, #60	@ 0x3c
 800a91c:	3304      	adds	r3, #4
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	015a      	lsls	r2, r3, #5
 800a926:	69bb      	ldr	r3, [r7, #24]
 800a928:	4413      	add	r3, r2
 800a92a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a92e:	689b      	ldr	r3, [r3, #8]
 800a930:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	799b      	ldrb	r3, [r3, #6]
 800a936:	2b01      	cmp	r3, #1
 800a938:	d17b      	bne.n	800aa32 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	f003 0308 	and.w	r3, r3, #8
 800a940:	2b00      	cmp	r3, #0
 800a942:	d015      	beq.n	800a970 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a944:	697b      	ldr	r3, [r7, #20]
 800a946:	4a61      	ldr	r2, [pc, #388]	@ (800aacc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a948:	4293      	cmp	r3, r2
 800a94a:	f240 80b9 	bls.w	800aac0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a954:	2b00      	cmp	r3, #0
 800a956:	f000 80b3 	beq.w	800aac0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	015a      	lsls	r2, r3, #5
 800a95e:	69bb      	ldr	r3, [r7, #24]
 800a960:	4413      	add	r3, r2
 800a962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a966:	461a      	mov	r2, r3
 800a968:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a96c:	6093      	str	r3, [r2, #8]
 800a96e:	e0a7      	b.n	800aac0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	f003 0320 	and.w	r3, r3, #32
 800a976:	2b00      	cmp	r3, #0
 800a978:	d009      	beq.n	800a98e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	015a      	lsls	r2, r3, #5
 800a97e:	69bb      	ldr	r3, [r7, #24]
 800a980:	4413      	add	r3, r2
 800a982:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a986:	461a      	mov	r2, r3
 800a988:	2320      	movs	r3, #32
 800a98a:	6093      	str	r3, [r2, #8]
 800a98c:	e098      	b.n	800aac0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a994:	2b00      	cmp	r3, #0
 800a996:	f040 8093 	bne.w	800aac0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	4a4b      	ldr	r2, [pc, #300]	@ (800aacc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d90f      	bls.n	800a9c2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d00a      	beq.n	800a9c2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	015a      	lsls	r2, r3, #5
 800a9b0:	69bb      	ldr	r3, [r7, #24]
 800a9b2:	4413      	add	r3, r2
 800a9b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9b8:	461a      	mov	r2, r3
 800a9ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a9be:	6093      	str	r3, [r2, #8]
 800a9c0:	e07e      	b.n	800aac0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800a9c2:	683a      	ldr	r2, [r7, #0]
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	00db      	lsls	r3, r3, #3
 800a9c8:	4413      	add	r3, r2
 800a9ca:	009b      	lsls	r3, r3, #2
 800a9cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a9d0:	687a      	ldr	r2, [r7, #4]
 800a9d2:	4413      	add	r3, r2
 800a9d4:	3304      	adds	r3, #4
 800a9d6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	6a1a      	ldr	r2, [r3, #32]
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	0159      	lsls	r1, r3, #5
 800a9e0:	69bb      	ldr	r3, [r7, #24]
 800a9e2:	440b      	add	r3, r1
 800a9e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9e8:	691b      	ldr	r3, [r3, #16]
 800a9ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a9ee:	1ad2      	subs	r2, r2, r3
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d114      	bne.n	800aa24 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	691b      	ldr	r3, [r3, #16]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d109      	bne.n	800aa16 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6818      	ldr	r0, [r3, #0]
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800aa0c:	461a      	mov	r2, r3
 800aa0e:	2101      	movs	r1, #1
 800aa10:	f005 f888 	bl	800fb24 <USB_EP0_OutStart>
 800aa14:	e006      	b.n	800aa24 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	68da      	ldr	r2, [r3, #12]
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	695b      	ldr	r3, [r3, #20]
 800aa1e:	441a      	add	r2, r3
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800aa24:	683b      	ldr	r3, [r7, #0]
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	4619      	mov	r1, r3
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f007 fc0c 	bl	8012248 <HAL_PCD_DataOutStageCallback>
 800aa30:	e046      	b.n	800aac0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800aa32:	697b      	ldr	r3, [r7, #20]
 800aa34:	4a26      	ldr	r2, [pc, #152]	@ (800aad0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d124      	bne.n	800aa84 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800aa3a:	693b      	ldr	r3, [r7, #16]
 800aa3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d00a      	beq.n	800aa5a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	015a      	lsls	r2, r3, #5
 800aa48:	69bb      	ldr	r3, [r7, #24]
 800aa4a:	4413      	add	r3, r2
 800aa4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa50:	461a      	mov	r2, r3
 800aa52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa56:	6093      	str	r3, [r2, #8]
 800aa58:	e032      	b.n	800aac0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800aa5a:	693b      	ldr	r3, [r7, #16]
 800aa5c:	f003 0320 	and.w	r3, r3, #32
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d008      	beq.n	800aa76 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	015a      	lsls	r2, r3, #5
 800aa68:	69bb      	ldr	r3, [r7, #24]
 800aa6a:	4413      	add	r3, r2
 800aa6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa70:	461a      	mov	r2, r3
 800aa72:	2320      	movs	r3, #32
 800aa74:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	b2db      	uxtb	r3, r3
 800aa7a:	4619      	mov	r1, r3
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f007 fbe3 	bl	8012248 <HAL_PCD_DataOutStageCallback>
 800aa82:	e01d      	b.n	800aac0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d114      	bne.n	800aab4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800aa8a:	6879      	ldr	r1, [r7, #4]
 800aa8c:	683a      	ldr	r2, [r7, #0]
 800aa8e:	4613      	mov	r3, r2
 800aa90:	00db      	lsls	r3, r3, #3
 800aa92:	4413      	add	r3, r2
 800aa94:	009b      	lsls	r3, r3, #2
 800aa96:	440b      	add	r3, r1
 800aa98:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d108      	bne.n	800aab4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6818      	ldr	r0, [r3, #0]
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800aaac:	461a      	mov	r2, r3
 800aaae:	2100      	movs	r1, #0
 800aab0:	f005 f838 	bl	800fb24 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	b2db      	uxtb	r3, r3
 800aab8:	4619      	mov	r1, r3
 800aaba:	6878      	ldr	r0, [r7, #4]
 800aabc:	f007 fbc4 	bl	8012248 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800aac0:	2300      	movs	r3, #0
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3720      	adds	r7, #32
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
 800aaca:	bf00      	nop
 800aacc:	4f54300a 	.word	0x4f54300a
 800aad0:	4f54310a 	.word	0x4f54310a

0800aad4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b086      	sub	sp, #24
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	333c      	adds	r3, #60	@ 0x3c
 800aaec:	3304      	adds	r3, #4
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	015a      	lsls	r2, r3, #5
 800aaf6:	693b      	ldr	r3, [r7, #16]
 800aaf8:	4413      	add	r3, r2
 800aafa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aafe:	689b      	ldr	r3, [r3, #8]
 800ab00:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	4a15      	ldr	r2, [pc, #84]	@ (800ab5c <PCD_EP_OutSetupPacket_int+0x88>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	d90e      	bls.n	800ab28 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d009      	beq.n	800ab28 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	015a      	lsls	r2, r3, #5
 800ab18:	693b      	ldr	r3, [r7, #16]
 800ab1a:	4413      	add	r3, r2
 800ab1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab20:	461a      	mov	r2, r3
 800ab22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab26:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800ab28:	6878      	ldr	r0, [r7, #4]
 800ab2a:	f007 fb7b 	bl	8012224 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	4a0a      	ldr	r2, [pc, #40]	@ (800ab5c <PCD_EP_OutSetupPacket_int+0x88>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d90c      	bls.n	800ab50 <PCD_EP_OutSetupPacket_int+0x7c>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	799b      	ldrb	r3, [r3, #6]
 800ab3a:	2b01      	cmp	r3, #1
 800ab3c:	d108      	bne.n	800ab50 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6818      	ldr	r0, [r3, #0]
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ab48:	461a      	mov	r2, r3
 800ab4a:	2101      	movs	r1, #1
 800ab4c:	f004 ffea 	bl	800fb24 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800ab50:	2300      	movs	r3, #0
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3718      	adds	r7, #24
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}
 800ab5a:	bf00      	nop
 800ab5c:	4f54300a 	.word	0x4f54300a

0800ab60 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b085      	sub	sp, #20
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
 800ab68:	460b      	mov	r3, r1
 800ab6a:	70fb      	strb	r3, [r7, #3]
 800ab6c:	4613      	mov	r3, r2
 800ab6e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab76:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800ab78:	78fb      	ldrb	r3, [r7, #3]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d107      	bne.n	800ab8e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800ab7e:	883b      	ldrh	r3, [r7, #0]
 800ab80:	0419      	lsls	r1, r3, #16
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	68ba      	ldr	r2, [r7, #8]
 800ab88:	430a      	orrs	r2, r1
 800ab8a:	629a      	str	r2, [r3, #40]	@ 0x28
 800ab8c:	e028      	b.n	800abe0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab94:	0c1b      	lsrs	r3, r3, #16
 800ab96:	68ba      	ldr	r2, [r7, #8]
 800ab98:	4413      	add	r3, r2
 800ab9a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	73fb      	strb	r3, [r7, #15]
 800aba0:	e00d      	b.n	800abbe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681a      	ldr	r2, [r3, #0]
 800aba6:	7bfb      	ldrb	r3, [r7, #15]
 800aba8:	3340      	adds	r3, #64	@ 0x40
 800abaa:	009b      	lsls	r3, r3, #2
 800abac:	4413      	add	r3, r2
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	0c1b      	lsrs	r3, r3, #16
 800abb2:	68ba      	ldr	r2, [r7, #8]
 800abb4:	4413      	add	r3, r2
 800abb6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800abb8:	7bfb      	ldrb	r3, [r7, #15]
 800abba:	3301      	adds	r3, #1
 800abbc:	73fb      	strb	r3, [r7, #15]
 800abbe:	7bfa      	ldrb	r2, [r7, #15]
 800abc0:	78fb      	ldrb	r3, [r7, #3]
 800abc2:	3b01      	subs	r3, #1
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d3ec      	bcc.n	800aba2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800abc8:	883b      	ldrh	r3, [r7, #0]
 800abca:	0418      	lsls	r0, r3, #16
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6819      	ldr	r1, [r3, #0]
 800abd0:	78fb      	ldrb	r3, [r7, #3]
 800abd2:	3b01      	subs	r3, #1
 800abd4:	68ba      	ldr	r2, [r7, #8]
 800abd6:	4302      	orrs	r2, r0
 800abd8:	3340      	adds	r3, #64	@ 0x40
 800abda:	009b      	lsls	r3, r3, #2
 800abdc:	440b      	add	r3, r1
 800abde:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800abe0:	2300      	movs	r3, #0
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	3714      	adds	r7, #20
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr

0800abee <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800abee:	b480      	push	{r7}
 800abf0:	b083      	sub	sp, #12
 800abf2:	af00      	add	r7, sp, #0
 800abf4:	6078      	str	r0, [r7, #4]
 800abf6:	460b      	mov	r3, r1
 800abf8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	887a      	ldrh	r2, [r7, #2]
 800ac00:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800ac02:	2300      	movs	r3, #0
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	370c      	adds	r7, #12
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0e:	4770      	bx	lr

0800ac10 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800ac10:	b480      	push	{r7}
 800ac12:	b083      	sub	sp, #12
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
 800ac18:	460b      	mov	r3, r1
 800ac1a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800ac1c:	bf00      	nop
 800ac1e:	370c      	adds	r7, #12
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr

0800ac28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b086      	sub	sp, #24
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d101      	bne.n	800ac3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ac36:	2301      	movs	r3, #1
 800ac38:	e267      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f003 0301 	and.w	r3, r3, #1
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d075      	beq.n	800ad32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ac46:	4b88      	ldr	r3, [pc, #544]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ac48:	689b      	ldr	r3, [r3, #8]
 800ac4a:	f003 030c 	and.w	r3, r3, #12
 800ac4e:	2b04      	cmp	r3, #4
 800ac50:	d00c      	beq.n	800ac6c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ac52:	4b85      	ldr	r3, [pc, #532]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ac54:	689b      	ldr	r3, [r3, #8]
 800ac56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ac5a:	2b08      	cmp	r3, #8
 800ac5c:	d112      	bne.n	800ac84 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ac5e:	4b82      	ldr	r3, [pc, #520]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ac60:	685b      	ldr	r3, [r3, #4]
 800ac62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ac66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ac6a:	d10b      	bne.n	800ac84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ac6c:	4b7e      	ldr	r3, [pc, #504]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d05b      	beq.n	800ad30 <HAL_RCC_OscConfig+0x108>
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	685b      	ldr	r3, [r3, #4]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d157      	bne.n	800ad30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800ac80:	2301      	movs	r3, #1
 800ac82:	e242      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	685b      	ldr	r3, [r3, #4]
 800ac88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac8c:	d106      	bne.n	800ac9c <HAL_RCC_OscConfig+0x74>
 800ac8e:	4b76      	ldr	r3, [pc, #472]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	4a75      	ldr	r2, [pc, #468]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ac94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac98:	6013      	str	r3, [r2, #0]
 800ac9a:	e01d      	b.n	800acd8 <HAL_RCC_OscConfig+0xb0>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aca4:	d10c      	bne.n	800acc0 <HAL_RCC_OscConfig+0x98>
 800aca6:	4b70      	ldr	r3, [pc, #448]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	4a6f      	ldr	r2, [pc, #444]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800acac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800acb0:	6013      	str	r3, [r2, #0]
 800acb2:	4b6d      	ldr	r3, [pc, #436]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4a6c      	ldr	r2, [pc, #432]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800acb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800acbc:	6013      	str	r3, [r2, #0]
 800acbe:	e00b      	b.n	800acd8 <HAL_RCC_OscConfig+0xb0>
 800acc0:	4b69      	ldr	r3, [pc, #420]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4a68      	ldr	r2, [pc, #416]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800acc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800acca:	6013      	str	r3, [r2, #0]
 800accc:	4b66      	ldr	r3, [pc, #408]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4a65      	ldr	r2, [pc, #404]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800acd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800acd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	685b      	ldr	r3, [r3, #4]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d013      	beq.n	800ad08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ace0:	f7fb f91c 	bl	8005f1c <HAL_GetTick>
 800ace4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ace6:	e008      	b.n	800acfa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ace8:	f7fb f918 	bl	8005f1c <HAL_GetTick>
 800acec:	4602      	mov	r2, r0
 800acee:	693b      	ldr	r3, [r7, #16]
 800acf0:	1ad3      	subs	r3, r2, r3
 800acf2:	2b64      	cmp	r3, #100	@ 0x64
 800acf4:	d901      	bls.n	800acfa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800acf6:	2303      	movs	r3, #3
 800acf8:	e207      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800acfa:	4b5b      	ldr	r3, [pc, #364]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d0f0      	beq.n	800ace8 <HAL_RCC_OscConfig+0xc0>
 800ad06:	e014      	b.n	800ad32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ad08:	f7fb f908 	bl	8005f1c <HAL_GetTick>
 800ad0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ad0e:	e008      	b.n	800ad22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ad10:	f7fb f904 	bl	8005f1c <HAL_GetTick>
 800ad14:	4602      	mov	r2, r0
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	1ad3      	subs	r3, r2, r3
 800ad1a:	2b64      	cmp	r3, #100	@ 0x64
 800ad1c:	d901      	bls.n	800ad22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ad1e:	2303      	movs	r3, #3
 800ad20:	e1f3      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ad22:	4b51      	ldr	r3, [pc, #324]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d1f0      	bne.n	800ad10 <HAL_RCC_OscConfig+0xe8>
 800ad2e:	e000      	b.n	800ad32 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ad30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f003 0302 	and.w	r3, r3, #2
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d063      	beq.n	800ae06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800ad3e:	4b4a      	ldr	r3, [pc, #296]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ad40:	689b      	ldr	r3, [r3, #8]
 800ad42:	f003 030c 	and.w	r3, r3, #12
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d00b      	beq.n	800ad62 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ad4a:	4b47      	ldr	r3, [pc, #284]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ad4c:	689b      	ldr	r3, [r3, #8]
 800ad4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800ad52:	2b08      	cmp	r3, #8
 800ad54:	d11c      	bne.n	800ad90 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ad56:	4b44      	ldr	r3, [pc, #272]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ad58:	685b      	ldr	r3, [r3, #4]
 800ad5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d116      	bne.n	800ad90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ad62:	4b41      	ldr	r3, [pc, #260]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	f003 0302 	and.w	r3, r3, #2
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d005      	beq.n	800ad7a <HAL_RCC_OscConfig+0x152>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	68db      	ldr	r3, [r3, #12]
 800ad72:	2b01      	cmp	r3, #1
 800ad74:	d001      	beq.n	800ad7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800ad76:	2301      	movs	r3, #1
 800ad78:	e1c7      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ad7a:	4b3b      	ldr	r3, [pc, #236]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	691b      	ldr	r3, [r3, #16]
 800ad86:	00db      	lsls	r3, r3, #3
 800ad88:	4937      	ldr	r1, [pc, #220]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ad8e:	e03a      	b.n	800ae06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	68db      	ldr	r3, [r3, #12]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d020      	beq.n	800adda <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ad98:	4b34      	ldr	r3, [pc, #208]	@ (800ae6c <HAL_RCC_OscConfig+0x244>)
 800ad9a:	2201      	movs	r2, #1
 800ad9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad9e:	f7fb f8bd 	bl	8005f1c <HAL_GetTick>
 800ada2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ada4:	e008      	b.n	800adb8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ada6:	f7fb f8b9 	bl	8005f1c <HAL_GetTick>
 800adaa:	4602      	mov	r2, r0
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	1ad3      	subs	r3, r2, r3
 800adb0:	2b02      	cmp	r3, #2
 800adb2:	d901      	bls.n	800adb8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800adb4:	2303      	movs	r3, #3
 800adb6:	e1a8      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800adb8:	4b2b      	ldr	r3, [pc, #172]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	f003 0302 	and.w	r3, r3, #2
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d0f0      	beq.n	800ada6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800adc4:	4b28      	ldr	r3, [pc, #160]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	691b      	ldr	r3, [r3, #16]
 800add0:	00db      	lsls	r3, r3, #3
 800add2:	4925      	ldr	r1, [pc, #148]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800add4:	4313      	orrs	r3, r2
 800add6:	600b      	str	r3, [r1, #0]
 800add8:	e015      	b.n	800ae06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800adda:	4b24      	ldr	r3, [pc, #144]	@ (800ae6c <HAL_RCC_OscConfig+0x244>)
 800addc:	2200      	movs	r2, #0
 800adde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ade0:	f7fb f89c 	bl	8005f1c <HAL_GetTick>
 800ade4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ade6:	e008      	b.n	800adfa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ade8:	f7fb f898 	bl	8005f1c <HAL_GetTick>
 800adec:	4602      	mov	r2, r0
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	1ad3      	subs	r3, r2, r3
 800adf2:	2b02      	cmp	r3, #2
 800adf4:	d901      	bls.n	800adfa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800adf6:	2303      	movs	r3, #3
 800adf8:	e187      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800adfa:	4b1b      	ldr	r3, [pc, #108]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	f003 0302 	and.w	r3, r3, #2
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d1f0      	bne.n	800ade8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f003 0308 	and.w	r3, r3, #8
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d036      	beq.n	800ae80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	695b      	ldr	r3, [r3, #20]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d016      	beq.n	800ae48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ae1a:	4b15      	ldr	r3, [pc, #84]	@ (800ae70 <HAL_RCC_OscConfig+0x248>)
 800ae1c:	2201      	movs	r2, #1
 800ae1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae20:	f7fb f87c 	bl	8005f1c <HAL_GetTick>
 800ae24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ae26:	e008      	b.n	800ae3a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ae28:	f7fb f878 	bl	8005f1c <HAL_GetTick>
 800ae2c:	4602      	mov	r2, r0
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	1ad3      	subs	r3, r2, r3
 800ae32:	2b02      	cmp	r3, #2
 800ae34:	d901      	bls.n	800ae3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800ae36:	2303      	movs	r3, #3
 800ae38:	e167      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ae3a:	4b0b      	ldr	r3, [pc, #44]	@ (800ae68 <HAL_RCC_OscConfig+0x240>)
 800ae3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae3e:	f003 0302 	and.w	r3, r3, #2
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d0f0      	beq.n	800ae28 <HAL_RCC_OscConfig+0x200>
 800ae46:	e01b      	b.n	800ae80 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ae48:	4b09      	ldr	r3, [pc, #36]	@ (800ae70 <HAL_RCC_OscConfig+0x248>)
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ae4e:	f7fb f865 	bl	8005f1c <HAL_GetTick>
 800ae52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ae54:	e00e      	b.n	800ae74 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ae56:	f7fb f861 	bl	8005f1c <HAL_GetTick>
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	693b      	ldr	r3, [r7, #16]
 800ae5e:	1ad3      	subs	r3, r2, r3
 800ae60:	2b02      	cmp	r3, #2
 800ae62:	d907      	bls.n	800ae74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800ae64:	2303      	movs	r3, #3
 800ae66:	e150      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
 800ae68:	40023800 	.word	0x40023800
 800ae6c:	42470000 	.word	0x42470000
 800ae70:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ae74:	4b88      	ldr	r3, [pc, #544]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800ae76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae78:	f003 0302 	and.w	r3, r3, #2
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d1ea      	bne.n	800ae56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f003 0304 	and.w	r3, r3, #4
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	f000 8097 	beq.w	800afbc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ae92:	4b81      	ldr	r3, [pc, #516]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800ae94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d10f      	bne.n	800aebe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ae9e:	2300      	movs	r3, #0
 800aea0:	60bb      	str	r3, [r7, #8]
 800aea2:	4b7d      	ldr	r3, [pc, #500]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800aea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aea6:	4a7c      	ldr	r2, [pc, #496]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800aea8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aeac:	6413      	str	r3, [r2, #64]	@ 0x40
 800aeae:	4b7a      	ldr	r3, [pc, #488]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800aeb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aeb6:	60bb      	str	r3, [r7, #8]
 800aeb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aeba:	2301      	movs	r3, #1
 800aebc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aebe:	4b77      	ldr	r3, [pc, #476]	@ (800b09c <HAL_RCC_OscConfig+0x474>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d118      	bne.n	800aefc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800aeca:	4b74      	ldr	r3, [pc, #464]	@ (800b09c <HAL_RCC_OscConfig+0x474>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a73      	ldr	r2, [pc, #460]	@ (800b09c <HAL_RCC_OscConfig+0x474>)
 800aed0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aed4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800aed6:	f7fb f821 	bl	8005f1c <HAL_GetTick>
 800aeda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aedc:	e008      	b.n	800aef0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aede:	f7fb f81d 	bl	8005f1c <HAL_GetTick>
 800aee2:	4602      	mov	r2, r0
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	1ad3      	subs	r3, r2, r3
 800aee8:	2b02      	cmp	r3, #2
 800aeea:	d901      	bls.n	800aef0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800aeec:	2303      	movs	r3, #3
 800aeee:	e10c      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aef0:	4b6a      	ldr	r3, [pc, #424]	@ (800b09c <HAL_RCC_OscConfig+0x474>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d0f0      	beq.n	800aede <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	689b      	ldr	r3, [r3, #8]
 800af00:	2b01      	cmp	r3, #1
 800af02:	d106      	bne.n	800af12 <HAL_RCC_OscConfig+0x2ea>
 800af04:	4b64      	ldr	r3, [pc, #400]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800af06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af08:	4a63      	ldr	r2, [pc, #396]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800af0a:	f043 0301 	orr.w	r3, r3, #1
 800af0e:	6713      	str	r3, [r2, #112]	@ 0x70
 800af10:	e01c      	b.n	800af4c <HAL_RCC_OscConfig+0x324>
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	689b      	ldr	r3, [r3, #8]
 800af16:	2b05      	cmp	r3, #5
 800af18:	d10c      	bne.n	800af34 <HAL_RCC_OscConfig+0x30c>
 800af1a:	4b5f      	ldr	r3, [pc, #380]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800af1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af1e:	4a5e      	ldr	r2, [pc, #376]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800af20:	f043 0304 	orr.w	r3, r3, #4
 800af24:	6713      	str	r3, [r2, #112]	@ 0x70
 800af26:	4b5c      	ldr	r3, [pc, #368]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800af28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af2a:	4a5b      	ldr	r2, [pc, #364]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800af2c:	f043 0301 	orr.w	r3, r3, #1
 800af30:	6713      	str	r3, [r2, #112]	@ 0x70
 800af32:	e00b      	b.n	800af4c <HAL_RCC_OscConfig+0x324>
 800af34:	4b58      	ldr	r3, [pc, #352]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800af36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af38:	4a57      	ldr	r2, [pc, #348]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800af3a:	f023 0301 	bic.w	r3, r3, #1
 800af3e:	6713      	str	r3, [r2, #112]	@ 0x70
 800af40:	4b55      	ldr	r3, [pc, #340]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800af42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af44:	4a54      	ldr	r2, [pc, #336]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800af46:	f023 0304 	bic.w	r3, r3, #4
 800af4a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	689b      	ldr	r3, [r3, #8]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d015      	beq.n	800af80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af54:	f7fa ffe2 	bl	8005f1c <HAL_GetTick>
 800af58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af5a:	e00a      	b.n	800af72 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af5c:	f7fa ffde 	bl	8005f1c <HAL_GetTick>
 800af60:	4602      	mov	r2, r0
 800af62:	693b      	ldr	r3, [r7, #16]
 800af64:	1ad3      	subs	r3, r2, r3
 800af66:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d901      	bls.n	800af72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800af6e:	2303      	movs	r3, #3
 800af70:	e0cb      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af72:	4b49      	ldr	r3, [pc, #292]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800af74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af76:	f003 0302 	and.w	r3, r3, #2
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d0ee      	beq.n	800af5c <HAL_RCC_OscConfig+0x334>
 800af7e:	e014      	b.n	800afaa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800af80:	f7fa ffcc 	bl	8005f1c <HAL_GetTick>
 800af84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800af86:	e00a      	b.n	800af9e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af88:	f7fa ffc8 	bl	8005f1c <HAL_GetTick>
 800af8c:	4602      	mov	r2, r0
 800af8e:	693b      	ldr	r3, [r7, #16]
 800af90:	1ad3      	subs	r3, r2, r3
 800af92:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af96:	4293      	cmp	r3, r2
 800af98:	d901      	bls.n	800af9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800af9a:	2303      	movs	r3, #3
 800af9c:	e0b5      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800af9e:	4b3e      	ldr	r3, [pc, #248]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800afa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800afa2:	f003 0302 	and.w	r3, r3, #2
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d1ee      	bne.n	800af88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800afaa:	7dfb      	ldrb	r3, [r7, #23]
 800afac:	2b01      	cmp	r3, #1
 800afae:	d105      	bne.n	800afbc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800afb0:	4b39      	ldr	r3, [pc, #228]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800afb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afb4:	4a38      	ldr	r2, [pc, #224]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800afb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800afba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	699b      	ldr	r3, [r3, #24]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	f000 80a1 	beq.w	800b108 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800afc6:	4b34      	ldr	r3, [pc, #208]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800afc8:	689b      	ldr	r3, [r3, #8]
 800afca:	f003 030c 	and.w	r3, r3, #12
 800afce:	2b08      	cmp	r3, #8
 800afd0:	d05c      	beq.n	800b08c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	699b      	ldr	r3, [r3, #24]
 800afd6:	2b02      	cmp	r3, #2
 800afd8:	d141      	bne.n	800b05e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800afda:	4b31      	ldr	r3, [pc, #196]	@ (800b0a0 <HAL_RCC_OscConfig+0x478>)
 800afdc:	2200      	movs	r2, #0
 800afde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800afe0:	f7fa ff9c 	bl	8005f1c <HAL_GetTick>
 800afe4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800afe6:	e008      	b.n	800affa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800afe8:	f7fa ff98 	bl	8005f1c <HAL_GetTick>
 800afec:	4602      	mov	r2, r0
 800afee:	693b      	ldr	r3, [r7, #16]
 800aff0:	1ad3      	subs	r3, r2, r3
 800aff2:	2b02      	cmp	r3, #2
 800aff4:	d901      	bls.n	800affa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800aff6:	2303      	movs	r3, #3
 800aff8:	e087      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800affa:	4b27      	ldr	r3, [pc, #156]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b002:	2b00      	cmp	r3, #0
 800b004:	d1f0      	bne.n	800afe8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	69da      	ldr	r2, [r3, #28]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6a1b      	ldr	r3, [r3, #32]
 800b00e:	431a      	orrs	r2, r3
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b014:	019b      	lsls	r3, r3, #6
 800b016:	431a      	orrs	r2, r3
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b01c:	085b      	lsrs	r3, r3, #1
 800b01e:	3b01      	subs	r3, #1
 800b020:	041b      	lsls	r3, r3, #16
 800b022:	431a      	orrs	r2, r3
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b028:	061b      	lsls	r3, r3, #24
 800b02a:	491b      	ldr	r1, [pc, #108]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800b02c:	4313      	orrs	r3, r2
 800b02e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b030:	4b1b      	ldr	r3, [pc, #108]	@ (800b0a0 <HAL_RCC_OscConfig+0x478>)
 800b032:	2201      	movs	r2, #1
 800b034:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b036:	f7fa ff71 	bl	8005f1c <HAL_GetTick>
 800b03a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b03c:	e008      	b.n	800b050 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b03e:	f7fa ff6d 	bl	8005f1c <HAL_GetTick>
 800b042:	4602      	mov	r2, r0
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	1ad3      	subs	r3, r2, r3
 800b048:	2b02      	cmp	r3, #2
 800b04a:	d901      	bls.n	800b050 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b04c:	2303      	movs	r3, #3
 800b04e:	e05c      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b050:	4b11      	ldr	r3, [pc, #68]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d0f0      	beq.n	800b03e <HAL_RCC_OscConfig+0x416>
 800b05c:	e054      	b.n	800b108 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b05e:	4b10      	ldr	r3, [pc, #64]	@ (800b0a0 <HAL_RCC_OscConfig+0x478>)
 800b060:	2200      	movs	r2, #0
 800b062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b064:	f7fa ff5a 	bl	8005f1c <HAL_GetTick>
 800b068:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b06a:	e008      	b.n	800b07e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b06c:	f7fa ff56 	bl	8005f1c <HAL_GetTick>
 800b070:	4602      	mov	r2, r0
 800b072:	693b      	ldr	r3, [r7, #16]
 800b074:	1ad3      	subs	r3, r2, r3
 800b076:	2b02      	cmp	r3, #2
 800b078:	d901      	bls.n	800b07e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800b07a:	2303      	movs	r3, #3
 800b07c:	e045      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b07e:	4b06      	ldr	r3, [pc, #24]	@ (800b098 <HAL_RCC_OscConfig+0x470>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b086:	2b00      	cmp	r3, #0
 800b088:	d1f0      	bne.n	800b06c <HAL_RCC_OscConfig+0x444>
 800b08a:	e03d      	b.n	800b108 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	699b      	ldr	r3, [r3, #24]
 800b090:	2b01      	cmp	r3, #1
 800b092:	d107      	bne.n	800b0a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800b094:	2301      	movs	r3, #1
 800b096:	e038      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
 800b098:	40023800 	.word	0x40023800
 800b09c:	40007000 	.word	0x40007000
 800b0a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b0a4:	4b1b      	ldr	r3, [pc, #108]	@ (800b114 <HAL_RCC_OscConfig+0x4ec>)
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	699b      	ldr	r3, [r3, #24]
 800b0ae:	2b01      	cmp	r3, #1
 800b0b0:	d028      	beq.n	800b104 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	d121      	bne.n	800b104 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	d11a      	bne.n	800b104 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b0ce:	68fa      	ldr	r2, [r7, #12]
 800b0d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b0d4:	4013      	ands	r3, r2
 800b0d6:	687a      	ldr	r2, [r7, #4]
 800b0d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b0da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	d111      	bne.n	800b104 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0ea:	085b      	lsrs	r3, r3, #1
 800b0ec:	3b01      	subs	r3, #1
 800b0ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	d107      	bne.n	800b104 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b100:	429a      	cmp	r2, r3
 800b102:	d001      	beq.n	800b108 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800b104:	2301      	movs	r3, #1
 800b106:	e000      	b.n	800b10a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800b108:	2300      	movs	r3, #0
}
 800b10a:	4618      	mov	r0, r3
 800b10c:	3718      	adds	r7, #24
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}
 800b112:	bf00      	nop
 800b114:	40023800 	.word	0x40023800

0800b118 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b084      	sub	sp, #16
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d101      	bne.n	800b12c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b128:	2301      	movs	r3, #1
 800b12a:	e0cc      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b12c:	4b68      	ldr	r3, [pc, #416]	@ (800b2d0 <HAL_RCC_ClockConfig+0x1b8>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f003 0307 	and.w	r3, r3, #7
 800b134:	683a      	ldr	r2, [r7, #0]
 800b136:	429a      	cmp	r2, r3
 800b138:	d90c      	bls.n	800b154 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b13a:	4b65      	ldr	r3, [pc, #404]	@ (800b2d0 <HAL_RCC_ClockConfig+0x1b8>)
 800b13c:	683a      	ldr	r2, [r7, #0]
 800b13e:	b2d2      	uxtb	r2, r2
 800b140:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b142:	4b63      	ldr	r3, [pc, #396]	@ (800b2d0 <HAL_RCC_ClockConfig+0x1b8>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	f003 0307 	and.w	r3, r3, #7
 800b14a:	683a      	ldr	r2, [r7, #0]
 800b14c:	429a      	cmp	r2, r3
 800b14e:	d001      	beq.n	800b154 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b150:	2301      	movs	r3, #1
 800b152:	e0b8      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	f003 0302 	and.w	r3, r3, #2
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d020      	beq.n	800b1a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f003 0304 	and.w	r3, r3, #4
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d005      	beq.n	800b178 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b16c:	4b59      	ldr	r3, [pc, #356]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b16e:	689b      	ldr	r3, [r3, #8]
 800b170:	4a58      	ldr	r2, [pc, #352]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b172:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b176:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	f003 0308 	and.w	r3, r3, #8
 800b180:	2b00      	cmp	r3, #0
 800b182:	d005      	beq.n	800b190 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b184:	4b53      	ldr	r3, [pc, #332]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b186:	689b      	ldr	r3, [r3, #8]
 800b188:	4a52      	ldr	r2, [pc, #328]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b18a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b18e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b190:	4b50      	ldr	r3, [pc, #320]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b192:	689b      	ldr	r3, [r3, #8]
 800b194:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	689b      	ldr	r3, [r3, #8]
 800b19c:	494d      	ldr	r1, [pc, #308]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	f003 0301 	and.w	r3, r3, #1
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d044      	beq.n	800b238 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	685b      	ldr	r3, [r3, #4]
 800b1b2:	2b01      	cmp	r3, #1
 800b1b4:	d107      	bne.n	800b1c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b1b6:	4b47      	ldr	r3, [pc, #284]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d119      	bne.n	800b1f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	e07f      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	2b02      	cmp	r3, #2
 800b1cc:	d003      	beq.n	800b1d6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b1d2:	2b03      	cmp	r3, #3
 800b1d4:	d107      	bne.n	800b1e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b1d6:	4b3f      	ldr	r3, [pc, #252]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d109      	bne.n	800b1f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	e06f      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b1e6:	4b3b      	ldr	r3, [pc, #236]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	f003 0302 	and.w	r3, r3, #2
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d101      	bne.n	800b1f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	e067      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b1f6:	4b37      	ldr	r3, [pc, #220]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b1f8:	689b      	ldr	r3, [r3, #8]
 800b1fa:	f023 0203 	bic.w	r2, r3, #3
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	685b      	ldr	r3, [r3, #4]
 800b202:	4934      	ldr	r1, [pc, #208]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b204:	4313      	orrs	r3, r2
 800b206:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b208:	f7fa fe88 	bl	8005f1c <HAL_GetTick>
 800b20c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b20e:	e00a      	b.n	800b226 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b210:	f7fa fe84 	bl	8005f1c <HAL_GetTick>
 800b214:	4602      	mov	r2, r0
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	1ad3      	subs	r3, r2, r3
 800b21a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b21e:	4293      	cmp	r3, r2
 800b220:	d901      	bls.n	800b226 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b222:	2303      	movs	r3, #3
 800b224:	e04f      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b226:	4b2b      	ldr	r3, [pc, #172]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b228:	689b      	ldr	r3, [r3, #8]
 800b22a:	f003 020c 	and.w	r2, r3, #12
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	685b      	ldr	r3, [r3, #4]
 800b232:	009b      	lsls	r3, r3, #2
 800b234:	429a      	cmp	r2, r3
 800b236:	d1eb      	bne.n	800b210 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b238:	4b25      	ldr	r3, [pc, #148]	@ (800b2d0 <HAL_RCC_ClockConfig+0x1b8>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	f003 0307 	and.w	r3, r3, #7
 800b240:	683a      	ldr	r2, [r7, #0]
 800b242:	429a      	cmp	r2, r3
 800b244:	d20c      	bcs.n	800b260 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b246:	4b22      	ldr	r3, [pc, #136]	@ (800b2d0 <HAL_RCC_ClockConfig+0x1b8>)
 800b248:	683a      	ldr	r2, [r7, #0]
 800b24a:	b2d2      	uxtb	r2, r2
 800b24c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b24e:	4b20      	ldr	r3, [pc, #128]	@ (800b2d0 <HAL_RCC_ClockConfig+0x1b8>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	f003 0307 	and.w	r3, r3, #7
 800b256:	683a      	ldr	r2, [r7, #0]
 800b258:	429a      	cmp	r2, r3
 800b25a:	d001      	beq.n	800b260 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b25c:	2301      	movs	r3, #1
 800b25e:	e032      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f003 0304 	and.w	r3, r3, #4
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d008      	beq.n	800b27e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b26c:	4b19      	ldr	r3, [pc, #100]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b26e:	689b      	ldr	r3, [r3, #8]
 800b270:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	4916      	ldr	r1, [pc, #88]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b27a:	4313      	orrs	r3, r2
 800b27c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	f003 0308 	and.w	r3, r3, #8
 800b286:	2b00      	cmp	r3, #0
 800b288:	d009      	beq.n	800b29e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b28a:	4b12      	ldr	r3, [pc, #72]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b28c:	689b      	ldr	r3, [r3, #8]
 800b28e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	691b      	ldr	r3, [r3, #16]
 800b296:	00db      	lsls	r3, r3, #3
 800b298:	490e      	ldr	r1, [pc, #56]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b29a:	4313      	orrs	r3, r2
 800b29c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b29e:	f000 f821 	bl	800b2e4 <HAL_RCC_GetSysClockFreq>
 800b2a2:	4602      	mov	r2, r0
 800b2a4:	4b0b      	ldr	r3, [pc, #44]	@ (800b2d4 <HAL_RCC_ClockConfig+0x1bc>)
 800b2a6:	689b      	ldr	r3, [r3, #8]
 800b2a8:	091b      	lsrs	r3, r3, #4
 800b2aa:	f003 030f 	and.w	r3, r3, #15
 800b2ae:	490a      	ldr	r1, [pc, #40]	@ (800b2d8 <HAL_RCC_ClockConfig+0x1c0>)
 800b2b0:	5ccb      	ldrb	r3, [r1, r3]
 800b2b2:	fa22 f303 	lsr.w	r3, r2, r3
 800b2b6:	4a09      	ldr	r2, [pc, #36]	@ (800b2dc <HAL_RCC_ClockConfig+0x1c4>)
 800b2b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800b2ba:	4b09      	ldr	r3, [pc, #36]	@ (800b2e0 <HAL_RCC_ClockConfig+0x1c8>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f7fa fde8 	bl	8005e94 <HAL_InitTick>

  return HAL_OK;
 800b2c4:	2300      	movs	r3, #0
}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3710      	adds	r7, #16
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}
 800b2ce:	bf00      	nop
 800b2d0:	40023c00 	.word	0x40023c00
 800b2d4:	40023800 	.word	0x40023800
 800b2d8:	08015bf8 	.word	0x08015bf8
 800b2dc:	200000c0 	.word	0x200000c0
 800b2e0:	200000cc 	.word	0x200000cc

0800b2e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b2e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b2e8:	b090      	sub	sp, #64	@ 0x40
 800b2ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b2fc:	4b59      	ldr	r3, [pc, #356]	@ (800b464 <HAL_RCC_GetSysClockFreq+0x180>)
 800b2fe:	689b      	ldr	r3, [r3, #8]
 800b300:	f003 030c 	and.w	r3, r3, #12
 800b304:	2b08      	cmp	r3, #8
 800b306:	d00d      	beq.n	800b324 <HAL_RCC_GetSysClockFreq+0x40>
 800b308:	2b08      	cmp	r3, #8
 800b30a:	f200 80a1 	bhi.w	800b450 <HAL_RCC_GetSysClockFreq+0x16c>
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d002      	beq.n	800b318 <HAL_RCC_GetSysClockFreq+0x34>
 800b312:	2b04      	cmp	r3, #4
 800b314:	d003      	beq.n	800b31e <HAL_RCC_GetSysClockFreq+0x3a>
 800b316:	e09b      	b.n	800b450 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b318:	4b53      	ldr	r3, [pc, #332]	@ (800b468 <HAL_RCC_GetSysClockFreq+0x184>)
 800b31a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b31c:	e09b      	b.n	800b456 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b31e:	4b53      	ldr	r3, [pc, #332]	@ (800b46c <HAL_RCC_GetSysClockFreq+0x188>)
 800b320:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b322:	e098      	b.n	800b456 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b324:	4b4f      	ldr	r3, [pc, #316]	@ (800b464 <HAL_RCC_GetSysClockFreq+0x180>)
 800b326:	685b      	ldr	r3, [r3, #4]
 800b328:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b32c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b32e:	4b4d      	ldr	r3, [pc, #308]	@ (800b464 <HAL_RCC_GetSysClockFreq+0x180>)
 800b330:	685b      	ldr	r3, [r3, #4]
 800b332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b336:	2b00      	cmp	r3, #0
 800b338:	d028      	beq.n	800b38c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b33a:	4b4a      	ldr	r3, [pc, #296]	@ (800b464 <HAL_RCC_GetSysClockFreq+0x180>)
 800b33c:	685b      	ldr	r3, [r3, #4]
 800b33e:	099b      	lsrs	r3, r3, #6
 800b340:	2200      	movs	r2, #0
 800b342:	623b      	str	r3, [r7, #32]
 800b344:	627a      	str	r2, [r7, #36]	@ 0x24
 800b346:	6a3b      	ldr	r3, [r7, #32]
 800b348:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b34c:	2100      	movs	r1, #0
 800b34e:	4b47      	ldr	r3, [pc, #284]	@ (800b46c <HAL_RCC_GetSysClockFreq+0x188>)
 800b350:	fb03 f201 	mul.w	r2, r3, r1
 800b354:	2300      	movs	r3, #0
 800b356:	fb00 f303 	mul.w	r3, r0, r3
 800b35a:	4413      	add	r3, r2
 800b35c:	4a43      	ldr	r2, [pc, #268]	@ (800b46c <HAL_RCC_GetSysClockFreq+0x188>)
 800b35e:	fba0 1202 	umull	r1, r2, r0, r2
 800b362:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b364:	460a      	mov	r2, r1
 800b366:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b368:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b36a:	4413      	add	r3, r2
 800b36c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b36e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b370:	2200      	movs	r2, #0
 800b372:	61bb      	str	r3, [r7, #24]
 800b374:	61fa      	str	r2, [r7, #28]
 800b376:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b37a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b37e:	f7f5 fd71 	bl	8000e64 <__aeabi_uldivmod>
 800b382:	4602      	mov	r2, r0
 800b384:	460b      	mov	r3, r1
 800b386:	4613      	mov	r3, r2
 800b388:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b38a:	e053      	b.n	800b434 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b38c:	4b35      	ldr	r3, [pc, #212]	@ (800b464 <HAL_RCC_GetSysClockFreq+0x180>)
 800b38e:	685b      	ldr	r3, [r3, #4]
 800b390:	099b      	lsrs	r3, r3, #6
 800b392:	2200      	movs	r2, #0
 800b394:	613b      	str	r3, [r7, #16]
 800b396:	617a      	str	r2, [r7, #20]
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b39e:	f04f 0b00 	mov.w	fp, #0
 800b3a2:	4652      	mov	r2, sl
 800b3a4:	465b      	mov	r3, fp
 800b3a6:	f04f 0000 	mov.w	r0, #0
 800b3aa:	f04f 0100 	mov.w	r1, #0
 800b3ae:	0159      	lsls	r1, r3, #5
 800b3b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b3b4:	0150      	lsls	r0, r2, #5
 800b3b6:	4602      	mov	r2, r0
 800b3b8:	460b      	mov	r3, r1
 800b3ba:	ebb2 080a 	subs.w	r8, r2, sl
 800b3be:	eb63 090b 	sbc.w	r9, r3, fp
 800b3c2:	f04f 0200 	mov.w	r2, #0
 800b3c6:	f04f 0300 	mov.w	r3, #0
 800b3ca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b3ce:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b3d2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b3d6:	ebb2 0408 	subs.w	r4, r2, r8
 800b3da:	eb63 0509 	sbc.w	r5, r3, r9
 800b3de:	f04f 0200 	mov.w	r2, #0
 800b3e2:	f04f 0300 	mov.w	r3, #0
 800b3e6:	00eb      	lsls	r3, r5, #3
 800b3e8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b3ec:	00e2      	lsls	r2, r4, #3
 800b3ee:	4614      	mov	r4, r2
 800b3f0:	461d      	mov	r5, r3
 800b3f2:	eb14 030a 	adds.w	r3, r4, sl
 800b3f6:	603b      	str	r3, [r7, #0]
 800b3f8:	eb45 030b 	adc.w	r3, r5, fp
 800b3fc:	607b      	str	r3, [r7, #4]
 800b3fe:	f04f 0200 	mov.w	r2, #0
 800b402:	f04f 0300 	mov.w	r3, #0
 800b406:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b40a:	4629      	mov	r1, r5
 800b40c:	028b      	lsls	r3, r1, #10
 800b40e:	4621      	mov	r1, r4
 800b410:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b414:	4621      	mov	r1, r4
 800b416:	028a      	lsls	r2, r1, #10
 800b418:	4610      	mov	r0, r2
 800b41a:	4619      	mov	r1, r3
 800b41c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b41e:	2200      	movs	r2, #0
 800b420:	60bb      	str	r3, [r7, #8]
 800b422:	60fa      	str	r2, [r7, #12]
 800b424:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b428:	f7f5 fd1c 	bl	8000e64 <__aeabi_uldivmod>
 800b42c:	4602      	mov	r2, r0
 800b42e:	460b      	mov	r3, r1
 800b430:	4613      	mov	r3, r2
 800b432:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800b434:	4b0b      	ldr	r3, [pc, #44]	@ (800b464 <HAL_RCC_GetSysClockFreq+0x180>)
 800b436:	685b      	ldr	r3, [r3, #4]
 800b438:	0c1b      	lsrs	r3, r3, #16
 800b43a:	f003 0303 	and.w	r3, r3, #3
 800b43e:	3301      	adds	r3, #1
 800b440:	005b      	lsls	r3, r3, #1
 800b442:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b444:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b448:	fbb2 f3f3 	udiv	r3, r2, r3
 800b44c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b44e:	e002      	b.n	800b456 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b450:	4b05      	ldr	r3, [pc, #20]	@ (800b468 <HAL_RCC_GetSysClockFreq+0x184>)
 800b452:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b454:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b458:	4618      	mov	r0, r3
 800b45a:	3740      	adds	r7, #64	@ 0x40
 800b45c:	46bd      	mov	sp, r7
 800b45e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b462:	bf00      	nop
 800b464:	40023800 	.word	0x40023800
 800b468:	00f42400 	.word	0x00f42400
 800b46c:	00b71b00 	.word	0x00b71b00

0800b470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b470:	b480      	push	{r7}
 800b472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b474:	4b03      	ldr	r3, [pc, #12]	@ (800b484 <HAL_RCC_GetHCLKFreq+0x14>)
 800b476:	681b      	ldr	r3, [r3, #0]
}
 800b478:	4618      	mov	r0, r3
 800b47a:	46bd      	mov	sp, r7
 800b47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b480:	4770      	bx	lr
 800b482:	bf00      	nop
 800b484:	200000c0 	.word	0x200000c0

0800b488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b48c:	f7ff fff0 	bl	800b470 <HAL_RCC_GetHCLKFreq>
 800b490:	4602      	mov	r2, r0
 800b492:	4b05      	ldr	r3, [pc, #20]	@ (800b4a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b494:	689b      	ldr	r3, [r3, #8]
 800b496:	0a9b      	lsrs	r3, r3, #10
 800b498:	f003 0307 	and.w	r3, r3, #7
 800b49c:	4903      	ldr	r1, [pc, #12]	@ (800b4ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800b49e:	5ccb      	ldrb	r3, [r1, r3]
 800b4a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	bd80      	pop	{r7, pc}
 800b4a8:	40023800 	.word	0x40023800
 800b4ac:	08015c08 	.word	0x08015c08

0800b4b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b4b4:	f7ff ffdc 	bl	800b470 <HAL_RCC_GetHCLKFreq>
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	4b05      	ldr	r3, [pc, #20]	@ (800b4d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b4bc:	689b      	ldr	r3, [r3, #8]
 800b4be:	0b5b      	lsrs	r3, r3, #13
 800b4c0:	f003 0307 	and.w	r3, r3, #7
 800b4c4:	4903      	ldr	r1, [pc, #12]	@ (800b4d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b4c6:	5ccb      	ldrb	r3, [r1, r3]
 800b4c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	bd80      	pop	{r7, pc}
 800b4d0:	40023800 	.word	0x40023800
 800b4d4:	08015c08 	.word	0x08015c08

0800b4d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	b082      	sub	sp, #8
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d101      	bne.n	800b4ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	e07b      	b.n	800b5e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d108      	bne.n	800b504 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	685b      	ldr	r3, [r3, #4]
 800b4f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b4fa:	d009      	beq.n	800b510 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2200      	movs	r2, #0
 800b500:	61da      	str	r2, [r3, #28]
 800b502:	e005      	b.n	800b510 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2200      	movs	r2, #0
 800b508:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	2200      	movs	r2, #0
 800b50e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2200      	movs	r2, #0
 800b514:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d106      	bne.n	800b530 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2200      	movs	r2, #0
 800b526:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f7f9 fcae 	bl	8004e8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2202      	movs	r2, #2
 800b534:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	681a      	ldr	r2, [r3, #0]
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b546:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	685b      	ldr	r3, [r3, #4]
 800b54c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	689b      	ldr	r3, [r3, #8]
 800b554:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b558:	431a      	orrs	r2, r3
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	68db      	ldr	r3, [r3, #12]
 800b55e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b562:	431a      	orrs	r2, r3
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	691b      	ldr	r3, [r3, #16]
 800b568:	f003 0302 	and.w	r3, r3, #2
 800b56c:	431a      	orrs	r2, r3
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	695b      	ldr	r3, [r3, #20]
 800b572:	f003 0301 	and.w	r3, r3, #1
 800b576:	431a      	orrs	r2, r3
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	699b      	ldr	r3, [r3, #24]
 800b57c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b580:	431a      	orrs	r2, r3
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	69db      	ldr	r3, [r3, #28]
 800b586:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b58a:	431a      	orrs	r2, r3
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6a1b      	ldr	r3, [r3, #32]
 800b590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b594:	ea42 0103 	orr.w	r1, r2, r3
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b59c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	430a      	orrs	r2, r1
 800b5a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	699b      	ldr	r3, [r3, #24]
 800b5ac:	0c1b      	lsrs	r3, r3, #16
 800b5ae:	f003 0104 	and.w	r1, r3, #4
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5b6:	f003 0210 	and.w	r2, r3, #16
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	430a      	orrs	r2, r1
 800b5c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	69da      	ldr	r2, [r3, #28]
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b5d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2201      	movs	r2, #1
 800b5dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800b5e0:	2300      	movs	r3, #0
}
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	3708      	adds	r7, #8
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	bd80      	pop	{r7, pc}

0800b5ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b5ea:	b580      	push	{r7, lr}
 800b5ec:	b088      	sub	sp, #32
 800b5ee:	af00      	add	r7, sp, #0
 800b5f0:	60f8      	str	r0, [r7, #12]
 800b5f2:	60b9      	str	r1, [r7, #8]
 800b5f4:	603b      	str	r3, [r7, #0]
 800b5f6:	4613      	mov	r3, r2
 800b5f8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b5fa:	f7fa fc8f 	bl	8005f1c <HAL_GetTick>
 800b5fe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800b600:	88fb      	ldrh	r3, [r7, #6]
 800b602:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b60a:	b2db      	uxtb	r3, r3
 800b60c:	2b01      	cmp	r3, #1
 800b60e:	d001      	beq.n	800b614 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800b610:	2302      	movs	r3, #2
 800b612:	e12a      	b.n	800b86a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d002      	beq.n	800b620 <HAL_SPI_Transmit+0x36>
 800b61a:	88fb      	ldrh	r3, [r7, #6]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d101      	bne.n	800b624 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800b620:	2301      	movs	r3, #1
 800b622:	e122      	b.n	800b86a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b62a:	2b01      	cmp	r3, #1
 800b62c:	d101      	bne.n	800b632 <HAL_SPI_Transmit+0x48>
 800b62e:	2302      	movs	r3, #2
 800b630:	e11b      	b.n	800b86a <HAL_SPI_Transmit+0x280>
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2201      	movs	r2, #1
 800b636:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	2203      	movs	r2, #3
 800b63e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	2200      	movs	r2, #0
 800b646:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	68ba      	ldr	r2, [r7, #8]
 800b64c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	88fa      	ldrh	r2, [r7, #6]
 800b652:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	88fa      	ldrh	r2, [r7, #6]
 800b658:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	2200      	movs	r2, #0
 800b65e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	2200      	movs	r2, #0
 800b664:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	2200      	movs	r2, #0
 800b66a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	2200      	movs	r2, #0
 800b670:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	2200      	movs	r2, #0
 800b676:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	689b      	ldr	r3, [r3, #8]
 800b67c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b680:	d10f      	bne.n	800b6a2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	681a      	ldr	r2, [r3, #0]
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b690:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	681a      	ldr	r2, [r3, #0]
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b6a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6ac:	2b40      	cmp	r3, #64	@ 0x40
 800b6ae:	d007      	beq.n	800b6c0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	681a      	ldr	r2, [r3, #0]
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b6be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	68db      	ldr	r3, [r3, #12]
 800b6c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6c8:	d152      	bne.n	800b770 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	685b      	ldr	r3, [r3, #4]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d002      	beq.n	800b6d8 <HAL_SPI_Transmit+0xee>
 800b6d2:	8b7b      	ldrh	r3, [r7, #26]
 800b6d4:	2b01      	cmp	r3, #1
 800b6d6:	d145      	bne.n	800b764 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6dc:	881a      	ldrh	r2, [r3, #0]
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6e8:	1c9a      	adds	r2, r3, #2
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b6f2:	b29b      	uxth	r3, r3
 800b6f4:	3b01      	subs	r3, #1
 800b6f6:	b29a      	uxth	r2, r3
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b6fc:	e032      	b.n	800b764 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	689b      	ldr	r3, [r3, #8]
 800b704:	f003 0302 	and.w	r3, r3, #2
 800b708:	2b02      	cmp	r3, #2
 800b70a:	d112      	bne.n	800b732 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b710:	881a      	ldrh	r2, [r3, #0]
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b71c:	1c9a      	adds	r2, r3, #2
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b726:	b29b      	uxth	r3, r3
 800b728:	3b01      	subs	r3, #1
 800b72a:	b29a      	uxth	r2, r3
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	86da      	strh	r2, [r3, #54]	@ 0x36
 800b730:	e018      	b.n	800b764 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b732:	f7fa fbf3 	bl	8005f1c <HAL_GetTick>
 800b736:	4602      	mov	r2, r0
 800b738:	69fb      	ldr	r3, [r7, #28]
 800b73a:	1ad3      	subs	r3, r2, r3
 800b73c:	683a      	ldr	r2, [r7, #0]
 800b73e:	429a      	cmp	r2, r3
 800b740:	d803      	bhi.n	800b74a <HAL_SPI_Transmit+0x160>
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b748:	d102      	bne.n	800b750 <HAL_SPI_Transmit+0x166>
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d109      	bne.n	800b764 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	2201      	movs	r2, #1
 800b754:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	2200      	movs	r2, #0
 800b75c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b760:	2303      	movs	r3, #3
 800b762:	e082      	b.n	800b86a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b768:	b29b      	uxth	r3, r3
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d1c7      	bne.n	800b6fe <HAL_SPI_Transmit+0x114>
 800b76e:	e053      	b.n	800b818 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	685b      	ldr	r3, [r3, #4]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d002      	beq.n	800b77e <HAL_SPI_Transmit+0x194>
 800b778:	8b7b      	ldrh	r3, [r7, #26]
 800b77a:	2b01      	cmp	r3, #1
 800b77c:	d147      	bne.n	800b80e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	330c      	adds	r3, #12
 800b788:	7812      	ldrb	r2, [r2, #0]
 800b78a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b790:	1c5a      	adds	r2, r3, #1
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b79a:	b29b      	uxth	r3, r3
 800b79c:	3b01      	subs	r3, #1
 800b79e:	b29a      	uxth	r2, r3
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b7a4:	e033      	b.n	800b80e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	689b      	ldr	r3, [r3, #8]
 800b7ac:	f003 0302 	and.w	r3, r3, #2
 800b7b0:	2b02      	cmp	r3, #2
 800b7b2:	d113      	bne.n	800b7dc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	330c      	adds	r3, #12
 800b7be:	7812      	ldrb	r2, [r2, #0]
 800b7c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7c6:	1c5a      	adds	r2, r3, #1
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b7d0:	b29b      	uxth	r3, r3
 800b7d2:	3b01      	subs	r3, #1
 800b7d4:	b29a      	uxth	r2, r3
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	86da      	strh	r2, [r3, #54]	@ 0x36
 800b7da:	e018      	b.n	800b80e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b7dc:	f7fa fb9e 	bl	8005f1c <HAL_GetTick>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	69fb      	ldr	r3, [r7, #28]
 800b7e4:	1ad3      	subs	r3, r2, r3
 800b7e6:	683a      	ldr	r2, [r7, #0]
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	d803      	bhi.n	800b7f4 <HAL_SPI_Transmit+0x20a>
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7f2:	d102      	bne.n	800b7fa <HAL_SPI_Transmit+0x210>
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d109      	bne.n	800b80e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	2201      	movs	r2, #1
 800b7fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	2200      	movs	r2, #0
 800b806:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b80a:	2303      	movs	r3, #3
 800b80c:	e02d      	b.n	800b86a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b812:	b29b      	uxth	r3, r3
 800b814:	2b00      	cmp	r3, #0
 800b816:	d1c6      	bne.n	800b7a6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b818:	69fa      	ldr	r2, [r7, #28]
 800b81a:	6839      	ldr	r1, [r7, #0]
 800b81c:	68f8      	ldr	r0, [r7, #12]
 800b81e:	f000 fbd9 	bl	800bfd4 <SPI_EndRxTxTransaction>
 800b822:	4603      	mov	r3, r0
 800b824:	2b00      	cmp	r3, #0
 800b826:	d002      	beq.n	800b82e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	2220      	movs	r2, #32
 800b82c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	689b      	ldr	r3, [r3, #8]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d10a      	bne.n	800b84c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b836:	2300      	movs	r3, #0
 800b838:	617b      	str	r3, [r7, #20]
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	68db      	ldr	r3, [r3, #12]
 800b840:	617b      	str	r3, [r7, #20]
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	689b      	ldr	r3, [r3, #8]
 800b848:	617b      	str	r3, [r7, #20]
 800b84a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	2201      	movs	r2, #1
 800b850:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	2200      	movs	r2, #0
 800b858:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b860:	2b00      	cmp	r3, #0
 800b862:	d001      	beq.n	800b868 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800b864:	2301      	movs	r3, #1
 800b866:	e000      	b.n	800b86a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800b868:	2300      	movs	r3, #0
  }
}
 800b86a:	4618      	mov	r0, r3
 800b86c:	3720      	adds	r7, #32
 800b86e:	46bd      	mov	sp, r7
 800b870:	bd80      	pop	{r7, pc}

0800b872 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b872:	b580      	push	{r7, lr}
 800b874:	b088      	sub	sp, #32
 800b876:	af02      	add	r7, sp, #8
 800b878:	60f8      	str	r0, [r7, #12]
 800b87a:	60b9      	str	r1, [r7, #8]
 800b87c:	603b      	str	r3, [r7, #0]
 800b87e:	4613      	mov	r3, r2
 800b880:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b888:	b2db      	uxtb	r3, r3
 800b88a:	2b01      	cmp	r3, #1
 800b88c:	d001      	beq.n	800b892 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800b88e:	2302      	movs	r3, #2
 800b890:	e104      	b.n	800ba9c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	685b      	ldr	r3, [r3, #4]
 800b896:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b89a:	d112      	bne.n	800b8c2 <HAL_SPI_Receive+0x50>
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	689b      	ldr	r3, [r3, #8]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d10e      	bne.n	800b8c2 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	2204      	movs	r2, #4
 800b8a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b8ac:	88fa      	ldrh	r2, [r7, #6]
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	9300      	str	r3, [sp, #0]
 800b8b2:	4613      	mov	r3, r2
 800b8b4:	68ba      	ldr	r2, [r7, #8]
 800b8b6:	68b9      	ldr	r1, [r7, #8]
 800b8b8:	68f8      	ldr	r0, [r7, #12]
 800b8ba:	f000 f8f3 	bl	800baa4 <HAL_SPI_TransmitReceive>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	e0ec      	b.n	800ba9c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b8c2:	f7fa fb2b 	bl	8005f1c <HAL_GetTick>
 800b8c6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800b8c8:	68bb      	ldr	r3, [r7, #8]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d002      	beq.n	800b8d4 <HAL_SPI_Receive+0x62>
 800b8ce:	88fb      	ldrh	r3, [r7, #6]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d101      	bne.n	800b8d8 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	e0e1      	b.n	800ba9c <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b8de:	2b01      	cmp	r3, #1
 800b8e0:	d101      	bne.n	800b8e6 <HAL_SPI_Receive+0x74>
 800b8e2:	2302      	movs	r3, #2
 800b8e4:	e0da      	b.n	800ba9c <HAL_SPI_Receive+0x22a>
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	2201      	movs	r2, #1
 800b8ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	2204      	movs	r2, #4
 800b8f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	68ba      	ldr	r2, [r7, #8]
 800b900:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	88fa      	ldrh	r2, [r7, #6]
 800b906:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	88fa      	ldrh	r2, [r7, #6]
 800b90c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	2200      	movs	r2, #0
 800b912:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	2200      	movs	r2, #0
 800b918:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2200      	movs	r2, #0
 800b91e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	2200      	movs	r2, #0
 800b924:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	2200      	movs	r2, #0
 800b92a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	689b      	ldr	r3, [r3, #8]
 800b930:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b934:	d10f      	bne.n	800b956 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	681a      	ldr	r2, [r3, #0]
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b944:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	681a      	ldr	r2, [r3, #0]
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b954:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b960:	2b40      	cmp	r3, #64	@ 0x40
 800b962:	d007      	beq.n	800b974 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	681a      	ldr	r2, [r3, #0]
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b972:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	68db      	ldr	r3, [r3, #12]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d170      	bne.n	800ba5e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b97c:	e035      	b.n	800b9ea <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	689b      	ldr	r3, [r3, #8]
 800b984:	f003 0301 	and.w	r3, r3, #1
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d115      	bne.n	800b9b8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f103 020c 	add.w	r2, r3, #12
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b998:	7812      	ldrb	r2, [r2, #0]
 800b99a:	b2d2      	uxtb	r2, r2
 800b99c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9a2:	1c5a      	adds	r2, r3, #1
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b9ac:	b29b      	uxth	r3, r3
 800b9ae:	3b01      	subs	r3, #1
 800b9b0:	b29a      	uxth	r2, r3
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b9b6:	e018      	b.n	800b9ea <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b9b8:	f7fa fab0 	bl	8005f1c <HAL_GetTick>
 800b9bc:	4602      	mov	r2, r0
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	1ad3      	subs	r3, r2, r3
 800b9c2:	683a      	ldr	r2, [r7, #0]
 800b9c4:	429a      	cmp	r2, r3
 800b9c6:	d803      	bhi.n	800b9d0 <HAL_SPI_Receive+0x15e>
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9ce:	d102      	bne.n	800b9d6 <HAL_SPI_Receive+0x164>
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d109      	bne.n	800b9ea <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	2201      	movs	r2, #1
 800b9da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b9e6:	2303      	movs	r3, #3
 800b9e8:	e058      	b.n	800ba9c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b9ee:	b29b      	uxth	r3, r3
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d1c4      	bne.n	800b97e <HAL_SPI_Receive+0x10c>
 800b9f4:	e038      	b.n	800ba68 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	689b      	ldr	r3, [r3, #8]
 800b9fc:	f003 0301 	and.w	r3, r3, #1
 800ba00:	2b01      	cmp	r3, #1
 800ba02:	d113      	bne.n	800ba2c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	68da      	ldr	r2, [r3, #12]
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba0e:	b292      	uxth	r2, r2
 800ba10:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba16:	1c9a      	adds	r2, r3, #2
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ba20:	b29b      	uxth	r3, r3
 800ba22:	3b01      	subs	r3, #1
 800ba24:	b29a      	uxth	r2, r3
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ba2a:	e018      	b.n	800ba5e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ba2c:	f7fa fa76 	bl	8005f1c <HAL_GetTick>
 800ba30:	4602      	mov	r2, r0
 800ba32:	697b      	ldr	r3, [r7, #20]
 800ba34:	1ad3      	subs	r3, r2, r3
 800ba36:	683a      	ldr	r2, [r7, #0]
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d803      	bhi.n	800ba44 <HAL_SPI_Receive+0x1d2>
 800ba3c:	683b      	ldr	r3, [r7, #0]
 800ba3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba42:	d102      	bne.n	800ba4a <HAL_SPI_Receive+0x1d8>
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d109      	bne.n	800ba5e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	2201      	movs	r2, #1
 800ba4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	2200      	movs	r2, #0
 800ba56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ba5a:	2303      	movs	r3, #3
 800ba5c:	e01e      	b.n	800ba9c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ba62:	b29b      	uxth	r3, r3
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d1c6      	bne.n	800b9f6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ba68:	697a      	ldr	r2, [r7, #20]
 800ba6a:	6839      	ldr	r1, [r7, #0]
 800ba6c:	68f8      	ldr	r0, [r7, #12]
 800ba6e:	f000 fa4b 	bl	800bf08 <SPI_EndRxTransaction>
 800ba72:	4603      	mov	r3, r0
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d002      	beq.n	800ba7e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	2220      	movs	r2, #32
 800ba7c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	2201      	movs	r2, #1
 800ba82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d001      	beq.n	800ba9a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800ba96:	2301      	movs	r3, #1
 800ba98:	e000      	b.n	800ba9c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800ba9a:	2300      	movs	r3, #0
  }
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	3718      	adds	r7, #24
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bd80      	pop	{r7, pc}

0800baa4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b08a      	sub	sp, #40	@ 0x28
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	60f8      	str	r0, [r7, #12]
 800baac:	60b9      	str	r1, [r7, #8]
 800baae:	607a      	str	r2, [r7, #4]
 800bab0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bab2:	2301      	movs	r3, #1
 800bab4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bab6:	f7fa fa31 	bl	8005f1c <HAL_GetTick>
 800baba:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800bac2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	685b      	ldr	r3, [r3, #4]
 800bac8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800baca:	887b      	ldrh	r3, [r7, #2]
 800bacc:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bace:	7ffb      	ldrb	r3, [r7, #31]
 800bad0:	2b01      	cmp	r3, #1
 800bad2:	d00c      	beq.n	800baee <HAL_SPI_TransmitReceive+0x4a>
 800bad4:	69bb      	ldr	r3, [r7, #24]
 800bad6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bada:	d106      	bne.n	800baea <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	689b      	ldr	r3, [r3, #8]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d102      	bne.n	800baea <HAL_SPI_TransmitReceive+0x46>
 800bae4:	7ffb      	ldrb	r3, [r7, #31]
 800bae6:	2b04      	cmp	r3, #4
 800bae8:	d001      	beq.n	800baee <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800baea:	2302      	movs	r3, #2
 800baec:	e17f      	b.n	800bdee <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800baee:	68bb      	ldr	r3, [r7, #8]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d005      	beq.n	800bb00 <HAL_SPI_TransmitReceive+0x5c>
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d002      	beq.n	800bb00 <HAL_SPI_TransmitReceive+0x5c>
 800bafa:	887b      	ldrh	r3, [r7, #2]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d101      	bne.n	800bb04 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800bb00:	2301      	movs	r3, #1
 800bb02:	e174      	b.n	800bdee <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800bb0a:	2b01      	cmp	r3, #1
 800bb0c:	d101      	bne.n	800bb12 <HAL_SPI_TransmitReceive+0x6e>
 800bb0e:	2302      	movs	r3, #2
 800bb10:	e16d      	b.n	800bdee <HAL_SPI_TransmitReceive+0x34a>
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	2201      	movs	r2, #1
 800bb16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800bb20:	b2db      	uxtb	r3, r3
 800bb22:	2b04      	cmp	r3, #4
 800bb24:	d003      	beq.n	800bb2e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	2205      	movs	r2, #5
 800bb2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	2200      	movs	r2, #0
 800bb32:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	687a      	ldr	r2, [r7, #4]
 800bb38:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	887a      	ldrh	r2, [r7, #2]
 800bb3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	887a      	ldrh	r2, [r7, #2]
 800bb44:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	68ba      	ldr	r2, [r7, #8]
 800bb4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	887a      	ldrh	r2, [r7, #2]
 800bb50:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	887a      	ldrh	r2, [r7, #2]
 800bb56:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	2200      	movs	r2, #0
 800bb62:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb6e:	2b40      	cmp	r3, #64	@ 0x40
 800bb70:	d007      	beq.n	800bb82 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	681a      	ldr	r2, [r3, #0]
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bb80:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	68db      	ldr	r3, [r3, #12]
 800bb86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bb8a:	d17e      	bne.n	800bc8a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	685b      	ldr	r3, [r3, #4]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d002      	beq.n	800bb9a <HAL_SPI_TransmitReceive+0xf6>
 800bb94:	8afb      	ldrh	r3, [r7, #22]
 800bb96:	2b01      	cmp	r3, #1
 800bb98:	d16c      	bne.n	800bc74 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb9e:	881a      	ldrh	r2, [r3, #0]
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbaa:	1c9a      	adds	r2, r3, #2
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bbb4:	b29b      	uxth	r3, r3
 800bbb6:	3b01      	subs	r3, #1
 800bbb8:	b29a      	uxth	r2, r3
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bbbe:	e059      	b.n	800bc74 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	689b      	ldr	r3, [r3, #8]
 800bbc6:	f003 0302 	and.w	r3, r3, #2
 800bbca:	2b02      	cmp	r3, #2
 800bbcc:	d11b      	bne.n	800bc06 <HAL_SPI_TransmitReceive+0x162>
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bbd2:	b29b      	uxth	r3, r3
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d016      	beq.n	800bc06 <HAL_SPI_TransmitReceive+0x162>
 800bbd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbda:	2b01      	cmp	r3, #1
 800bbdc:	d113      	bne.n	800bc06 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbe2:	881a      	ldrh	r2, [r3, #0]
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbee:	1c9a      	adds	r2, r3, #2
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bbf8:	b29b      	uxth	r3, r3
 800bbfa:	3b01      	subs	r3, #1
 800bbfc:	b29a      	uxth	r2, r3
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bc02:	2300      	movs	r3, #0
 800bc04:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	689b      	ldr	r3, [r3, #8]
 800bc0c:	f003 0301 	and.w	r3, r3, #1
 800bc10:	2b01      	cmp	r3, #1
 800bc12:	d119      	bne.n	800bc48 <HAL_SPI_TransmitReceive+0x1a4>
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bc18:	b29b      	uxth	r3, r3
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d014      	beq.n	800bc48 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	68da      	ldr	r2, [r3, #12]
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc28:	b292      	uxth	r2, r2
 800bc2a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc30:	1c9a      	adds	r2, r3, #2
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bc3a:	b29b      	uxth	r3, r3
 800bc3c:	3b01      	subs	r3, #1
 800bc3e:	b29a      	uxth	r2, r3
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bc44:	2301      	movs	r3, #1
 800bc46:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bc48:	f7fa f968 	bl	8005f1c <HAL_GetTick>
 800bc4c:	4602      	mov	r2, r0
 800bc4e:	6a3b      	ldr	r3, [r7, #32]
 800bc50:	1ad3      	subs	r3, r2, r3
 800bc52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc54:	429a      	cmp	r2, r3
 800bc56:	d80d      	bhi.n	800bc74 <HAL_SPI_TransmitReceive+0x1d0>
 800bc58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc5e:	d009      	beq.n	800bc74 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	2201      	movs	r2, #1
 800bc64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800bc70:	2303      	movs	r3, #3
 800bc72:	e0bc      	b.n	800bdee <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bc78:	b29b      	uxth	r3, r3
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d1a0      	bne.n	800bbc0 <HAL_SPI_TransmitReceive+0x11c>
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bc82:	b29b      	uxth	r3, r3
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d19b      	bne.n	800bbc0 <HAL_SPI_TransmitReceive+0x11c>
 800bc88:	e082      	b.n	800bd90 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	685b      	ldr	r3, [r3, #4]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d002      	beq.n	800bc98 <HAL_SPI_TransmitReceive+0x1f4>
 800bc92:	8afb      	ldrh	r3, [r7, #22]
 800bc94:	2b01      	cmp	r3, #1
 800bc96:	d171      	bne.n	800bd7c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	330c      	adds	r3, #12
 800bca2:	7812      	ldrb	r2, [r2, #0]
 800bca4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcaa:	1c5a      	adds	r2, r3, #1
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bcb4:	b29b      	uxth	r3, r3
 800bcb6:	3b01      	subs	r3, #1
 800bcb8:	b29a      	uxth	r2, r3
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bcbe:	e05d      	b.n	800bd7c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	689b      	ldr	r3, [r3, #8]
 800bcc6:	f003 0302 	and.w	r3, r3, #2
 800bcca:	2b02      	cmp	r3, #2
 800bccc:	d11c      	bne.n	800bd08 <HAL_SPI_TransmitReceive+0x264>
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bcd2:	b29b      	uxth	r3, r3
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d017      	beq.n	800bd08 <HAL_SPI_TransmitReceive+0x264>
 800bcd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcda:	2b01      	cmp	r3, #1
 800bcdc:	d114      	bne.n	800bd08 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	330c      	adds	r3, #12
 800bce8:	7812      	ldrb	r2, [r2, #0]
 800bcea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcf0:	1c5a      	adds	r2, r3, #1
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bcfa:	b29b      	uxth	r3, r3
 800bcfc:	3b01      	subs	r3, #1
 800bcfe:	b29a      	uxth	r2, r3
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bd04:	2300      	movs	r3, #0
 800bd06:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	689b      	ldr	r3, [r3, #8]
 800bd0e:	f003 0301 	and.w	r3, r3, #1
 800bd12:	2b01      	cmp	r3, #1
 800bd14:	d119      	bne.n	800bd4a <HAL_SPI_TransmitReceive+0x2a6>
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bd1a:	b29b      	uxth	r3, r3
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d014      	beq.n	800bd4a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	68da      	ldr	r2, [r3, #12]
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd2a:	b2d2      	uxtb	r2, r2
 800bd2c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd32:	1c5a      	adds	r2, r3, #1
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bd3c:	b29b      	uxth	r3, r3
 800bd3e:	3b01      	subs	r3, #1
 800bd40:	b29a      	uxth	r2, r3
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bd46:	2301      	movs	r3, #1
 800bd48:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800bd4a:	f7fa f8e7 	bl	8005f1c <HAL_GetTick>
 800bd4e:	4602      	mov	r2, r0
 800bd50:	6a3b      	ldr	r3, [r7, #32]
 800bd52:	1ad3      	subs	r3, r2, r3
 800bd54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd56:	429a      	cmp	r2, r3
 800bd58:	d803      	bhi.n	800bd62 <HAL_SPI_TransmitReceive+0x2be>
 800bd5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd60:	d102      	bne.n	800bd68 <HAL_SPI_TransmitReceive+0x2c4>
 800bd62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d109      	bne.n	800bd7c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	2201      	movs	r2, #1
 800bd6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	2200      	movs	r2, #0
 800bd74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800bd78:	2303      	movs	r3, #3
 800bd7a:	e038      	b.n	800bdee <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bd80:	b29b      	uxth	r3, r3
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d19c      	bne.n	800bcc0 <HAL_SPI_TransmitReceive+0x21c>
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bd8a:	b29b      	uxth	r3, r3
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d197      	bne.n	800bcc0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bd90:	6a3a      	ldr	r2, [r7, #32]
 800bd92:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bd94:	68f8      	ldr	r0, [r7, #12]
 800bd96:	f000 f91d 	bl	800bfd4 <SPI_EndRxTxTransaction>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d008      	beq.n	800bdb2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	2220      	movs	r2, #32
 800bda4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800bdae:	2301      	movs	r3, #1
 800bdb0:	e01d      	b.n	800bdee <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	689b      	ldr	r3, [r3, #8]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d10a      	bne.n	800bdd0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bdba:	2300      	movs	r3, #0
 800bdbc:	613b      	str	r3, [r7, #16]
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	68db      	ldr	r3, [r3, #12]
 800bdc4:	613b      	str	r3, [r7, #16]
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	689b      	ldr	r3, [r3, #8]
 800bdcc:	613b      	str	r3, [r7, #16]
 800bdce:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	2200      	movs	r2, #0
 800bddc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d001      	beq.n	800bdec <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800bde8:	2301      	movs	r3, #1
 800bdea:	e000      	b.n	800bdee <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800bdec:	2300      	movs	r3, #0
  }
}
 800bdee:	4618      	mov	r0, r3
 800bdf0:	3728      	adds	r7, #40	@ 0x28
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd80      	pop	{r7, pc}
	...

0800bdf8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b088      	sub	sp, #32
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	60f8      	str	r0, [r7, #12]
 800be00:	60b9      	str	r1, [r7, #8]
 800be02:	603b      	str	r3, [r7, #0]
 800be04:	4613      	mov	r3, r2
 800be06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800be08:	f7fa f888 	bl	8005f1c <HAL_GetTick>
 800be0c:	4602      	mov	r2, r0
 800be0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be10:	1a9b      	subs	r3, r3, r2
 800be12:	683a      	ldr	r2, [r7, #0]
 800be14:	4413      	add	r3, r2
 800be16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800be18:	f7fa f880 	bl	8005f1c <HAL_GetTick>
 800be1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800be1e:	4b39      	ldr	r3, [pc, #228]	@ (800bf04 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	015b      	lsls	r3, r3, #5
 800be24:	0d1b      	lsrs	r3, r3, #20
 800be26:	69fa      	ldr	r2, [r7, #28]
 800be28:	fb02 f303 	mul.w	r3, r2, r3
 800be2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800be2e:	e054      	b.n	800beda <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be36:	d050      	beq.n	800beda <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800be38:	f7fa f870 	bl	8005f1c <HAL_GetTick>
 800be3c:	4602      	mov	r2, r0
 800be3e:	69bb      	ldr	r3, [r7, #24]
 800be40:	1ad3      	subs	r3, r2, r3
 800be42:	69fa      	ldr	r2, [r7, #28]
 800be44:	429a      	cmp	r2, r3
 800be46:	d902      	bls.n	800be4e <SPI_WaitFlagStateUntilTimeout+0x56>
 800be48:	69fb      	ldr	r3, [r7, #28]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d13d      	bne.n	800beca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	685a      	ldr	r2, [r3, #4]
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800be5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	685b      	ldr	r3, [r3, #4]
 800be62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800be66:	d111      	bne.n	800be8c <SPI_WaitFlagStateUntilTimeout+0x94>
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	689b      	ldr	r3, [r3, #8]
 800be6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be70:	d004      	beq.n	800be7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	689b      	ldr	r3, [r3, #8]
 800be76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800be7a:	d107      	bne.n	800be8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	681a      	ldr	r2, [r3, #0]
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800be8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be94:	d10f      	bne.n	800beb6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	681a      	ldr	r2, [r3, #0]
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bea4:	601a      	str	r2, [r3, #0]
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	681a      	ldr	r2, [r3, #0]
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800beb4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	2201      	movs	r2, #1
 800beba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	2200      	movs	r2, #0
 800bec2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800bec6:	2303      	movs	r3, #3
 800bec8:	e017      	b.n	800befa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800beca:	697b      	ldr	r3, [r7, #20]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d101      	bne.n	800bed4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800bed0:	2300      	movs	r3, #0
 800bed2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800bed4:	697b      	ldr	r3, [r7, #20]
 800bed6:	3b01      	subs	r3, #1
 800bed8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	689a      	ldr	r2, [r3, #8]
 800bee0:	68bb      	ldr	r3, [r7, #8]
 800bee2:	4013      	ands	r3, r2
 800bee4:	68ba      	ldr	r2, [r7, #8]
 800bee6:	429a      	cmp	r2, r3
 800bee8:	bf0c      	ite	eq
 800beea:	2301      	moveq	r3, #1
 800beec:	2300      	movne	r3, #0
 800beee:	b2db      	uxtb	r3, r3
 800bef0:	461a      	mov	r2, r3
 800bef2:	79fb      	ldrb	r3, [r7, #7]
 800bef4:	429a      	cmp	r2, r3
 800bef6:	d19b      	bne.n	800be30 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800bef8:	2300      	movs	r3, #0
}
 800befa:	4618      	mov	r0, r3
 800befc:	3720      	adds	r7, #32
 800befe:	46bd      	mov	sp, r7
 800bf00:	bd80      	pop	{r7, pc}
 800bf02:	bf00      	nop
 800bf04:	200000c0 	.word	0x200000c0

0800bf08 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b086      	sub	sp, #24
 800bf0c:	af02      	add	r7, sp, #8
 800bf0e:	60f8      	str	r0, [r7, #12]
 800bf10:	60b9      	str	r1, [r7, #8]
 800bf12:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	685b      	ldr	r3, [r3, #4]
 800bf18:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bf1c:	d111      	bne.n	800bf42 <SPI_EndRxTransaction+0x3a>
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	689b      	ldr	r3, [r3, #8]
 800bf22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bf26:	d004      	beq.n	800bf32 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	689b      	ldr	r3, [r3, #8]
 800bf2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf30:	d107      	bne.n	800bf42 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	681a      	ldr	r2, [r3, #0]
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bf40:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	685b      	ldr	r3, [r3, #4]
 800bf46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bf4a:	d12a      	bne.n	800bfa2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	689b      	ldr	r3, [r3, #8]
 800bf50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf54:	d012      	beq.n	800bf7c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	9300      	str	r3, [sp, #0]
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	2180      	movs	r1, #128	@ 0x80
 800bf60:	68f8      	ldr	r0, [r7, #12]
 800bf62:	f7ff ff49 	bl	800bdf8 <SPI_WaitFlagStateUntilTimeout>
 800bf66:	4603      	mov	r3, r0
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d02d      	beq.n	800bfc8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf70:	f043 0220 	orr.w	r2, r3, #32
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800bf78:	2303      	movs	r3, #3
 800bf7a:	e026      	b.n	800bfca <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	9300      	str	r3, [sp, #0]
 800bf80:	68bb      	ldr	r3, [r7, #8]
 800bf82:	2200      	movs	r2, #0
 800bf84:	2101      	movs	r1, #1
 800bf86:	68f8      	ldr	r0, [r7, #12]
 800bf88:	f7ff ff36 	bl	800bdf8 <SPI_WaitFlagStateUntilTimeout>
 800bf8c:	4603      	mov	r3, r0
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d01a      	beq.n	800bfc8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf96:	f043 0220 	orr.w	r2, r3, #32
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800bf9e:	2303      	movs	r3, #3
 800bfa0:	e013      	b.n	800bfca <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	9300      	str	r3, [sp, #0]
 800bfa6:	68bb      	ldr	r3, [r7, #8]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	2101      	movs	r1, #1
 800bfac:	68f8      	ldr	r0, [r7, #12]
 800bfae:	f7ff ff23 	bl	800bdf8 <SPI_WaitFlagStateUntilTimeout>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d007      	beq.n	800bfc8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfbc:	f043 0220 	orr.w	r2, r3, #32
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800bfc4:	2303      	movs	r3, #3
 800bfc6:	e000      	b.n	800bfca <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800bfc8:	2300      	movs	r3, #0
}
 800bfca:	4618      	mov	r0, r3
 800bfcc:	3710      	adds	r7, #16
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	bd80      	pop	{r7, pc}
	...

0800bfd4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b088      	sub	sp, #32
 800bfd8:	af02      	add	r7, sp, #8
 800bfda:	60f8      	str	r0, [r7, #12]
 800bfdc:	60b9      	str	r1, [r7, #8]
 800bfde:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	9300      	str	r3, [sp, #0]
 800bfe4:	68bb      	ldr	r3, [r7, #8]
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	2102      	movs	r1, #2
 800bfea:	68f8      	ldr	r0, [r7, #12]
 800bfec:	f7ff ff04 	bl	800bdf8 <SPI_WaitFlagStateUntilTimeout>
 800bff0:	4603      	mov	r3, r0
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d007      	beq.n	800c006 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bffa:	f043 0220 	orr.w	r2, r3, #32
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800c002:	2303      	movs	r3, #3
 800c004:	e032      	b.n	800c06c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c006:	4b1b      	ldr	r3, [pc, #108]	@ (800c074 <SPI_EndRxTxTransaction+0xa0>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	4a1b      	ldr	r2, [pc, #108]	@ (800c078 <SPI_EndRxTxTransaction+0xa4>)
 800c00c:	fba2 2303 	umull	r2, r3, r2, r3
 800c010:	0d5b      	lsrs	r3, r3, #21
 800c012:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c016:	fb02 f303 	mul.w	r3, r2, r3
 800c01a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	685b      	ldr	r3, [r3, #4]
 800c020:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c024:	d112      	bne.n	800c04c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	9300      	str	r3, [sp, #0]
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	2200      	movs	r2, #0
 800c02e:	2180      	movs	r1, #128	@ 0x80
 800c030:	68f8      	ldr	r0, [r7, #12]
 800c032:	f7ff fee1 	bl	800bdf8 <SPI_WaitFlagStateUntilTimeout>
 800c036:	4603      	mov	r3, r0
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d016      	beq.n	800c06a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c040:	f043 0220 	orr.w	r2, r3, #32
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800c048:	2303      	movs	r3, #3
 800c04a:	e00f      	b.n	800c06c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c04c:	697b      	ldr	r3, [r7, #20]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d00a      	beq.n	800c068 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800c052:	697b      	ldr	r3, [r7, #20]
 800c054:	3b01      	subs	r3, #1
 800c056:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	689b      	ldr	r3, [r3, #8]
 800c05e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c062:	2b80      	cmp	r3, #128	@ 0x80
 800c064:	d0f2      	beq.n	800c04c <SPI_EndRxTxTransaction+0x78>
 800c066:	e000      	b.n	800c06a <SPI_EndRxTxTransaction+0x96>
        break;
 800c068:	bf00      	nop
  }

  return HAL_OK;
 800c06a:	2300      	movs	r3, #0
}
 800c06c:	4618      	mov	r0, r3
 800c06e:	3718      	adds	r7, #24
 800c070:	46bd      	mov	sp, r7
 800c072:	bd80      	pop	{r7, pc}
 800c074:	200000c0 	.word	0x200000c0
 800c078:	165e9f81 	.word	0x165e9f81

0800c07c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b082      	sub	sp, #8
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	2b00      	cmp	r3, #0
 800c088:	d101      	bne.n	800c08e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c08a:	2301      	movs	r3, #1
 800c08c:	e041      	b.n	800c112 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c094:	b2db      	uxtb	r3, r3
 800c096:	2b00      	cmp	r3, #0
 800c098:	d106      	bne.n	800c0a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	2200      	movs	r2, #0
 800c09e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c0a2:	6878      	ldr	r0, [r7, #4]
 800c0a4:	f7f8 ffa4 	bl	8004ff0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2202      	movs	r2, #2
 800c0ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681a      	ldr	r2, [r3, #0]
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	3304      	adds	r3, #4
 800c0b8:	4619      	mov	r1, r3
 800c0ba:	4610      	mov	r0, r2
 800c0bc:	f000 fc62 	bl	800c984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2201      	movs	r2, #1
 800c0c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	2201      	movs	r2, #1
 800c0d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2201      	movs	r2, #1
 800c0dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2201      	movs	r2, #1
 800c0e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	2201      	movs	r2, #1
 800c0ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2201      	movs	r2, #1
 800c0f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2201      	movs	r2, #1
 800c0fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	2201      	movs	r2, #1
 800c104:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	2201      	movs	r2, #1
 800c10c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c110:	2300      	movs	r3, #0
}
 800c112:	4618      	mov	r0, r3
 800c114:	3708      	adds	r7, #8
 800c116:	46bd      	mov	sp, r7
 800c118:	bd80      	pop	{r7, pc}
	...

0800c11c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c11c:	b480      	push	{r7}
 800c11e:	b085      	sub	sp, #20
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c12a:	b2db      	uxtb	r3, r3
 800c12c:	2b01      	cmp	r3, #1
 800c12e:	d001      	beq.n	800c134 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c130:	2301      	movs	r3, #1
 800c132:	e04e      	b.n	800c1d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2202      	movs	r2, #2
 800c138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	68da      	ldr	r2, [r3, #12]
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	f042 0201 	orr.w	r2, r2, #1
 800c14a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	4a23      	ldr	r2, [pc, #140]	@ (800c1e0 <HAL_TIM_Base_Start_IT+0xc4>)
 800c152:	4293      	cmp	r3, r2
 800c154:	d022      	beq.n	800c19c <HAL_TIM_Base_Start_IT+0x80>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c15e:	d01d      	beq.n	800c19c <HAL_TIM_Base_Start_IT+0x80>
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	4a1f      	ldr	r2, [pc, #124]	@ (800c1e4 <HAL_TIM_Base_Start_IT+0xc8>)
 800c166:	4293      	cmp	r3, r2
 800c168:	d018      	beq.n	800c19c <HAL_TIM_Base_Start_IT+0x80>
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	4a1e      	ldr	r2, [pc, #120]	@ (800c1e8 <HAL_TIM_Base_Start_IT+0xcc>)
 800c170:	4293      	cmp	r3, r2
 800c172:	d013      	beq.n	800c19c <HAL_TIM_Base_Start_IT+0x80>
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	4a1c      	ldr	r2, [pc, #112]	@ (800c1ec <HAL_TIM_Base_Start_IT+0xd0>)
 800c17a:	4293      	cmp	r3, r2
 800c17c:	d00e      	beq.n	800c19c <HAL_TIM_Base_Start_IT+0x80>
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	4a1b      	ldr	r2, [pc, #108]	@ (800c1f0 <HAL_TIM_Base_Start_IT+0xd4>)
 800c184:	4293      	cmp	r3, r2
 800c186:	d009      	beq.n	800c19c <HAL_TIM_Base_Start_IT+0x80>
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	4a19      	ldr	r2, [pc, #100]	@ (800c1f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800c18e:	4293      	cmp	r3, r2
 800c190:	d004      	beq.n	800c19c <HAL_TIM_Base_Start_IT+0x80>
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	4a18      	ldr	r2, [pc, #96]	@ (800c1f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800c198:	4293      	cmp	r3, r2
 800c19a:	d111      	bne.n	800c1c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	689b      	ldr	r3, [r3, #8]
 800c1a2:	f003 0307 	and.w	r3, r3, #7
 800c1a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	2b06      	cmp	r3, #6
 800c1ac:	d010      	beq.n	800c1d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	681a      	ldr	r2, [r3, #0]
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	f042 0201 	orr.w	r2, r2, #1
 800c1bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1be:	e007      	b.n	800c1d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	681a      	ldr	r2, [r3, #0]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f042 0201 	orr.w	r2, r2, #1
 800c1ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c1d0:	2300      	movs	r3, #0
}
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	3714      	adds	r7, #20
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1dc:	4770      	bx	lr
 800c1de:	bf00      	nop
 800c1e0:	40010000 	.word	0x40010000
 800c1e4:	40000400 	.word	0x40000400
 800c1e8:	40000800 	.word	0x40000800
 800c1ec:	40000c00 	.word	0x40000c00
 800c1f0:	40010400 	.word	0x40010400
 800c1f4:	40014000 	.word	0x40014000
 800c1f8:	40001800 	.word	0x40001800

0800c1fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b082      	sub	sp, #8
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d101      	bne.n	800c20e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c20a:	2301      	movs	r3, #1
 800c20c:	e041      	b.n	800c292 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c214:	b2db      	uxtb	r3, r3
 800c216:	2b00      	cmp	r3, #0
 800c218:	d106      	bne.n	800c228 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2200      	movs	r2, #0
 800c21e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c222:	6878      	ldr	r0, [r7, #4]
 800c224:	f000 f839 	bl	800c29a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	2202      	movs	r2, #2
 800c22c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681a      	ldr	r2, [r3, #0]
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	3304      	adds	r3, #4
 800c238:	4619      	mov	r1, r3
 800c23a:	4610      	mov	r0, r2
 800c23c:	f000 fba2 	bl	800c984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	2201      	movs	r2, #1
 800c244:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	2201      	movs	r2, #1
 800c24c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2201      	movs	r2, #1
 800c254:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	2201      	movs	r2, #1
 800c25c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	2201      	movs	r2, #1
 800c264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	2201      	movs	r2, #1
 800c26c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	2201      	movs	r2, #1
 800c274:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2201      	movs	r2, #1
 800c27c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2201      	movs	r2, #1
 800c284:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2201      	movs	r2, #1
 800c28c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c290:	2300      	movs	r3, #0
}
 800c292:	4618      	mov	r0, r3
 800c294:	3708      	adds	r7, #8
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}

0800c29a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c29a:	b480      	push	{r7}
 800c29c:	b083      	sub	sp, #12
 800c29e:	af00      	add	r7, sp, #0
 800c2a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c2a2:	bf00      	nop
 800c2a4:	370c      	adds	r7, #12
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ac:	4770      	bx	lr
	...

0800c2b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	b084      	sub	sp, #16
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
 800c2b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c2ba:	683b      	ldr	r3, [r7, #0]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d109      	bne.n	800c2d4 <HAL_TIM_PWM_Start+0x24>
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c2c6:	b2db      	uxtb	r3, r3
 800c2c8:	2b01      	cmp	r3, #1
 800c2ca:	bf14      	ite	ne
 800c2cc:	2301      	movne	r3, #1
 800c2ce:	2300      	moveq	r3, #0
 800c2d0:	b2db      	uxtb	r3, r3
 800c2d2:	e022      	b.n	800c31a <HAL_TIM_PWM_Start+0x6a>
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	2b04      	cmp	r3, #4
 800c2d8:	d109      	bne.n	800c2ee <HAL_TIM_PWM_Start+0x3e>
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c2e0:	b2db      	uxtb	r3, r3
 800c2e2:	2b01      	cmp	r3, #1
 800c2e4:	bf14      	ite	ne
 800c2e6:	2301      	movne	r3, #1
 800c2e8:	2300      	moveq	r3, #0
 800c2ea:	b2db      	uxtb	r3, r3
 800c2ec:	e015      	b.n	800c31a <HAL_TIM_PWM_Start+0x6a>
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	2b08      	cmp	r3, #8
 800c2f2:	d109      	bne.n	800c308 <HAL_TIM_PWM_Start+0x58>
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c2fa:	b2db      	uxtb	r3, r3
 800c2fc:	2b01      	cmp	r3, #1
 800c2fe:	bf14      	ite	ne
 800c300:	2301      	movne	r3, #1
 800c302:	2300      	moveq	r3, #0
 800c304:	b2db      	uxtb	r3, r3
 800c306:	e008      	b.n	800c31a <HAL_TIM_PWM_Start+0x6a>
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c30e:	b2db      	uxtb	r3, r3
 800c310:	2b01      	cmp	r3, #1
 800c312:	bf14      	ite	ne
 800c314:	2301      	movne	r3, #1
 800c316:	2300      	moveq	r3, #0
 800c318:	b2db      	uxtb	r3, r3
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d001      	beq.n	800c322 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800c31e:	2301      	movs	r3, #1
 800c320:	e07c      	b.n	800c41c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d104      	bne.n	800c332 <HAL_TIM_PWM_Start+0x82>
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2202      	movs	r2, #2
 800c32c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c330:	e013      	b.n	800c35a <HAL_TIM_PWM_Start+0xaa>
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	2b04      	cmp	r3, #4
 800c336:	d104      	bne.n	800c342 <HAL_TIM_PWM_Start+0x92>
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2202      	movs	r2, #2
 800c33c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c340:	e00b      	b.n	800c35a <HAL_TIM_PWM_Start+0xaa>
 800c342:	683b      	ldr	r3, [r7, #0]
 800c344:	2b08      	cmp	r3, #8
 800c346:	d104      	bne.n	800c352 <HAL_TIM_PWM_Start+0xa2>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2202      	movs	r2, #2
 800c34c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c350:	e003      	b.n	800c35a <HAL_TIM_PWM_Start+0xaa>
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	2202      	movs	r2, #2
 800c356:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	2201      	movs	r2, #1
 800c360:	6839      	ldr	r1, [r7, #0]
 800c362:	4618      	mov	r0, r3
 800c364:	f000 fe04 	bl	800cf70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	4a2d      	ldr	r2, [pc, #180]	@ (800c424 <HAL_TIM_PWM_Start+0x174>)
 800c36e:	4293      	cmp	r3, r2
 800c370:	d004      	beq.n	800c37c <HAL_TIM_PWM_Start+0xcc>
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	4a2c      	ldr	r2, [pc, #176]	@ (800c428 <HAL_TIM_PWM_Start+0x178>)
 800c378:	4293      	cmp	r3, r2
 800c37a:	d101      	bne.n	800c380 <HAL_TIM_PWM_Start+0xd0>
 800c37c:	2301      	movs	r3, #1
 800c37e:	e000      	b.n	800c382 <HAL_TIM_PWM_Start+0xd2>
 800c380:	2300      	movs	r3, #0
 800c382:	2b00      	cmp	r3, #0
 800c384:	d007      	beq.n	800c396 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c394:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	4a22      	ldr	r2, [pc, #136]	@ (800c424 <HAL_TIM_PWM_Start+0x174>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d022      	beq.n	800c3e6 <HAL_TIM_PWM_Start+0x136>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3a8:	d01d      	beq.n	800c3e6 <HAL_TIM_PWM_Start+0x136>
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	4a1f      	ldr	r2, [pc, #124]	@ (800c42c <HAL_TIM_PWM_Start+0x17c>)
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d018      	beq.n	800c3e6 <HAL_TIM_PWM_Start+0x136>
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	4a1d      	ldr	r2, [pc, #116]	@ (800c430 <HAL_TIM_PWM_Start+0x180>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	d013      	beq.n	800c3e6 <HAL_TIM_PWM_Start+0x136>
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	4a1c      	ldr	r2, [pc, #112]	@ (800c434 <HAL_TIM_PWM_Start+0x184>)
 800c3c4:	4293      	cmp	r3, r2
 800c3c6:	d00e      	beq.n	800c3e6 <HAL_TIM_PWM_Start+0x136>
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	4a16      	ldr	r2, [pc, #88]	@ (800c428 <HAL_TIM_PWM_Start+0x178>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d009      	beq.n	800c3e6 <HAL_TIM_PWM_Start+0x136>
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	4a18      	ldr	r2, [pc, #96]	@ (800c438 <HAL_TIM_PWM_Start+0x188>)
 800c3d8:	4293      	cmp	r3, r2
 800c3da:	d004      	beq.n	800c3e6 <HAL_TIM_PWM_Start+0x136>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4a16      	ldr	r2, [pc, #88]	@ (800c43c <HAL_TIM_PWM_Start+0x18c>)
 800c3e2:	4293      	cmp	r3, r2
 800c3e4:	d111      	bne.n	800c40a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	689b      	ldr	r3, [r3, #8]
 800c3ec:	f003 0307 	and.w	r3, r3, #7
 800c3f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	2b06      	cmp	r3, #6
 800c3f6:	d010      	beq.n	800c41a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	681a      	ldr	r2, [r3, #0]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	f042 0201 	orr.w	r2, r2, #1
 800c406:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c408:	e007      	b.n	800c41a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	681a      	ldr	r2, [r3, #0]
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	f042 0201 	orr.w	r2, r2, #1
 800c418:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c41a:	2300      	movs	r3, #0
}
 800c41c:	4618      	mov	r0, r3
 800c41e:	3710      	adds	r7, #16
 800c420:	46bd      	mov	sp, r7
 800c422:	bd80      	pop	{r7, pc}
 800c424:	40010000 	.word	0x40010000
 800c428:	40010400 	.word	0x40010400
 800c42c:	40000400 	.word	0x40000400
 800c430:	40000800 	.word	0x40000800
 800c434:	40000c00 	.word	0x40000c00
 800c438:	40014000 	.word	0x40014000
 800c43c:	40001800 	.word	0x40001800

0800c440 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b084      	sub	sp, #16
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	68db      	ldr	r3, [r3, #12]
 800c44e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	691b      	ldr	r3, [r3, #16]
 800c456:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c458:	68bb      	ldr	r3, [r7, #8]
 800c45a:	f003 0302 	and.w	r3, r3, #2
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d020      	beq.n	800c4a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	f003 0302 	and.w	r3, r3, #2
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d01b      	beq.n	800c4a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	f06f 0202 	mvn.w	r2, #2
 800c474:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2201      	movs	r2, #1
 800c47a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	699b      	ldr	r3, [r3, #24]
 800c482:	f003 0303 	and.w	r3, r3, #3
 800c486:	2b00      	cmp	r3, #0
 800c488:	d003      	beq.n	800c492 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c48a:	6878      	ldr	r0, [r7, #4]
 800c48c:	f000 fa5b 	bl	800c946 <HAL_TIM_IC_CaptureCallback>
 800c490:	e005      	b.n	800c49e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c492:	6878      	ldr	r0, [r7, #4]
 800c494:	f000 fa4d 	bl	800c932 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c498:	6878      	ldr	r0, [r7, #4]
 800c49a:	f000 fa5e 	bl	800c95a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c4a4:	68bb      	ldr	r3, [r7, #8]
 800c4a6:	f003 0304 	and.w	r3, r3, #4
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d020      	beq.n	800c4f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	f003 0304 	and.w	r3, r3, #4
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d01b      	beq.n	800c4f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	f06f 0204 	mvn.w	r2, #4
 800c4c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	2202      	movs	r2, #2
 800c4c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	699b      	ldr	r3, [r3, #24]
 800c4ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d003      	beq.n	800c4de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c4d6:	6878      	ldr	r0, [r7, #4]
 800c4d8:	f000 fa35 	bl	800c946 <HAL_TIM_IC_CaptureCallback>
 800c4dc:	e005      	b.n	800c4ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f000 fa27 	bl	800c932 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4e4:	6878      	ldr	r0, [r7, #4]
 800c4e6:	f000 fa38 	bl	800c95a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c4f0:	68bb      	ldr	r3, [r7, #8]
 800c4f2:	f003 0308 	and.w	r3, r3, #8
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d020      	beq.n	800c53c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	f003 0308 	and.w	r3, r3, #8
 800c500:	2b00      	cmp	r3, #0
 800c502:	d01b      	beq.n	800c53c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	f06f 0208 	mvn.w	r2, #8
 800c50c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	2204      	movs	r2, #4
 800c512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	69db      	ldr	r3, [r3, #28]
 800c51a:	f003 0303 	and.w	r3, r3, #3
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d003      	beq.n	800c52a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f000 fa0f 	bl	800c946 <HAL_TIM_IC_CaptureCallback>
 800c528:	e005      	b.n	800c536 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c52a:	6878      	ldr	r0, [r7, #4]
 800c52c:	f000 fa01 	bl	800c932 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c530:	6878      	ldr	r0, [r7, #4]
 800c532:	f000 fa12 	bl	800c95a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	2200      	movs	r2, #0
 800c53a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c53c:	68bb      	ldr	r3, [r7, #8]
 800c53e:	f003 0310 	and.w	r3, r3, #16
 800c542:	2b00      	cmp	r3, #0
 800c544:	d020      	beq.n	800c588 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	f003 0310 	and.w	r3, r3, #16
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d01b      	beq.n	800c588 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	f06f 0210 	mvn.w	r2, #16
 800c558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2208      	movs	r2, #8
 800c55e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	69db      	ldr	r3, [r3, #28]
 800c566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d003      	beq.n	800c576 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c56e:	6878      	ldr	r0, [r7, #4]
 800c570:	f000 f9e9 	bl	800c946 <HAL_TIM_IC_CaptureCallback>
 800c574:	e005      	b.n	800c582 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f000 f9db 	bl	800c932 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f000 f9ec 	bl	800c95a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	2200      	movs	r2, #0
 800c586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	f003 0301 	and.w	r3, r3, #1
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d00c      	beq.n	800c5ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	f003 0301 	and.w	r3, r3, #1
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d007      	beq.n	800c5ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	f06f 0201 	mvn.w	r2, #1
 800c5a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f7f7 fafe 	bl	8003ba8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d00c      	beq.n	800c5d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d007      	beq.n	800c5d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800c5c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c5ca:	6878      	ldr	r0, [r7, #4]
 800c5cc:	f000 fdce 	bl	800d16c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c5d0:	68bb      	ldr	r3, [r7, #8]
 800c5d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d00c      	beq.n	800c5f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d007      	beq.n	800c5f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c5ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c5ee:	6878      	ldr	r0, [r7, #4]
 800c5f0:	f000 f9bd 	bl	800c96e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	f003 0320 	and.w	r3, r3, #32
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d00c      	beq.n	800c618 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	f003 0320 	and.w	r3, r3, #32
 800c604:	2b00      	cmp	r3, #0
 800c606:	d007      	beq.n	800c618 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	f06f 0220 	mvn.w	r2, #32
 800c610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f000 fda0 	bl	800d158 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c618:	bf00      	nop
 800c61a:	3710      	adds	r7, #16
 800c61c:	46bd      	mov	sp, r7
 800c61e:	bd80      	pop	{r7, pc}

0800c620 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b086      	sub	sp, #24
 800c624:	af00      	add	r7, sp, #0
 800c626:	60f8      	str	r0, [r7, #12]
 800c628:	60b9      	str	r1, [r7, #8]
 800c62a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c62c:	2300      	movs	r3, #0
 800c62e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c636:	2b01      	cmp	r3, #1
 800c638:	d101      	bne.n	800c63e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c63a:	2302      	movs	r3, #2
 800c63c:	e0ae      	b.n	800c79c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	2201      	movs	r2, #1
 800c642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2b0c      	cmp	r3, #12
 800c64a:	f200 809f 	bhi.w	800c78c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800c64e:	a201      	add	r2, pc, #4	@ (adr r2, 800c654 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c654:	0800c689 	.word	0x0800c689
 800c658:	0800c78d 	.word	0x0800c78d
 800c65c:	0800c78d 	.word	0x0800c78d
 800c660:	0800c78d 	.word	0x0800c78d
 800c664:	0800c6c9 	.word	0x0800c6c9
 800c668:	0800c78d 	.word	0x0800c78d
 800c66c:	0800c78d 	.word	0x0800c78d
 800c670:	0800c78d 	.word	0x0800c78d
 800c674:	0800c70b 	.word	0x0800c70b
 800c678:	0800c78d 	.word	0x0800c78d
 800c67c:	0800c78d 	.word	0x0800c78d
 800c680:	0800c78d 	.word	0x0800c78d
 800c684:	0800c74b 	.word	0x0800c74b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	68b9      	ldr	r1, [r7, #8]
 800c68e:	4618      	mov	r0, r3
 800c690:	f000 fa24 	bl	800cadc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	699a      	ldr	r2, [r3, #24]
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	f042 0208 	orr.w	r2, r2, #8
 800c6a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	699a      	ldr	r2, [r3, #24]
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	f022 0204 	bic.w	r2, r2, #4
 800c6b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	6999      	ldr	r1, [r3, #24]
 800c6ba:	68bb      	ldr	r3, [r7, #8]
 800c6bc:	691a      	ldr	r2, [r3, #16]
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	430a      	orrs	r2, r1
 800c6c4:	619a      	str	r2, [r3, #24]
      break;
 800c6c6:	e064      	b.n	800c792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	68b9      	ldr	r1, [r7, #8]
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	f000 fa74 	bl	800cbbc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	699a      	ldr	r2, [r3, #24]
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c6e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	699a      	ldr	r2, [r3, #24]
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c6f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	6999      	ldr	r1, [r3, #24]
 800c6fa:	68bb      	ldr	r3, [r7, #8]
 800c6fc:	691b      	ldr	r3, [r3, #16]
 800c6fe:	021a      	lsls	r2, r3, #8
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	430a      	orrs	r2, r1
 800c706:	619a      	str	r2, [r3, #24]
      break;
 800c708:	e043      	b.n	800c792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	68b9      	ldr	r1, [r7, #8]
 800c710:	4618      	mov	r0, r3
 800c712:	f000 fac9 	bl	800cca8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	69da      	ldr	r2, [r3, #28]
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	f042 0208 	orr.w	r2, r2, #8
 800c724:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	69da      	ldr	r2, [r3, #28]
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f022 0204 	bic.w	r2, r2, #4
 800c734:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	69d9      	ldr	r1, [r3, #28]
 800c73c:	68bb      	ldr	r3, [r7, #8]
 800c73e:	691a      	ldr	r2, [r3, #16]
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	430a      	orrs	r2, r1
 800c746:	61da      	str	r2, [r3, #28]
      break;
 800c748:	e023      	b.n	800c792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	68b9      	ldr	r1, [r7, #8]
 800c750:	4618      	mov	r0, r3
 800c752:	f000 fb1d 	bl	800cd90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	69da      	ldr	r2, [r3, #28]
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c764:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	69da      	ldr	r2, [r3, #28]
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c774:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	69d9      	ldr	r1, [r3, #28]
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	691b      	ldr	r3, [r3, #16]
 800c780:	021a      	lsls	r2, r3, #8
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	430a      	orrs	r2, r1
 800c788:	61da      	str	r2, [r3, #28]
      break;
 800c78a:	e002      	b.n	800c792 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800c78c:	2301      	movs	r3, #1
 800c78e:	75fb      	strb	r3, [r7, #23]
      break;
 800c790:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	2200      	movs	r2, #0
 800c796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c79a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c79c:	4618      	mov	r0, r3
 800c79e:	3718      	adds	r7, #24
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	bd80      	pop	{r7, pc}

0800c7a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b084      	sub	sp, #16
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
 800c7ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c7b8:	2b01      	cmp	r3, #1
 800c7ba:	d101      	bne.n	800c7c0 <HAL_TIM_ConfigClockSource+0x1c>
 800c7bc:	2302      	movs	r3, #2
 800c7be:	e0b4      	b.n	800c92a <HAL_TIM_ConfigClockSource+0x186>
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2202      	movs	r2, #2
 800c7cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	689b      	ldr	r3, [r3, #8]
 800c7d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c7d8:	68bb      	ldr	r3, [r7, #8]
 800c7da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c7de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c7e0:	68bb      	ldr	r3, [r7, #8]
 800c7e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c7e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	68ba      	ldr	r2, [r7, #8]
 800c7ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c7f8:	d03e      	beq.n	800c878 <HAL_TIM_ConfigClockSource+0xd4>
 800c7fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c7fe:	f200 8087 	bhi.w	800c910 <HAL_TIM_ConfigClockSource+0x16c>
 800c802:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c806:	f000 8086 	beq.w	800c916 <HAL_TIM_ConfigClockSource+0x172>
 800c80a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c80e:	d87f      	bhi.n	800c910 <HAL_TIM_ConfigClockSource+0x16c>
 800c810:	2b70      	cmp	r3, #112	@ 0x70
 800c812:	d01a      	beq.n	800c84a <HAL_TIM_ConfigClockSource+0xa6>
 800c814:	2b70      	cmp	r3, #112	@ 0x70
 800c816:	d87b      	bhi.n	800c910 <HAL_TIM_ConfigClockSource+0x16c>
 800c818:	2b60      	cmp	r3, #96	@ 0x60
 800c81a:	d050      	beq.n	800c8be <HAL_TIM_ConfigClockSource+0x11a>
 800c81c:	2b60      	cmp	r3, #96	@ 0x60
 800c81e:	d877      	bhi.n	800c910 <HAL_TIM_ConfigClockSource+0x16c>
 800c820:	2b50      	cmp	r3, #80	@ 0x50
 800c822:	d03c      	beq.n	800c89e <HAL_TIM_ConfigClockSource+0xfa>
 800c824:	2b50      	cmp	r3, #80	@ 0x50
 800c826:	d873      	bhi.n	800c910 <HAL_TIM_ConfigClockSource+0x16c>
 800c828:	2b40      	cmp	r3, #64	@ 0x40
 800c82a:	d058      	beq.n	800c8de <HAL_TIM_ConfigClockSource+0x13a>
 800c82c:	2b40      	cmp	r3, #64	@ 0x40
 800c82e:	d86f      	bhi.n	800c910 <HAL_TIM_ConfigClockSource+0x16c>
 800c830:	2b30      	cmp	r3, #48	@ 0x30
 800c832:	d064      	beq.n	800c8fe <HAL_TIM_ConfigClockSource+0x15a>
 800c834:	2b30      	cmp	r3, #48	@ 0x30
 800c836:	d86b      	bhi.n	800c910 <HAL_TIM_ConfigClockSource+0x16c>
 800c838:	2b20      	cmp	r3, #32
 800c83a:	d060      	beq.n	800c8fe <HAL_TIM_ConfigClockSource+0x15a>
 800c83c:	2b20      	cmp	r3, #32
 800c83e:	d867      	bhi.n	800c910 <HAL_TIM_ConfigClockSource+0x16c>
 800c840:	2b00      	cmp	r3, #0
 800c842:	d05c      	beq.n	800c8fe <HAL_TIM_ConfigClockSource+0x15a>
 800c844:	2b10      	cmp	r3, #16
 800c846:	d05a      	beq.n	800c8fe <HAL_TIM_ConfigClockSource+0x15a>
 800c848:	e062      	b.n	800c910 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c85a:	f000 fb69 	bl	800cf30 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	689b      	ldr	r3, [r3, #8]
 800c864:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c866:	68bb      	ldr	r3, [r7, #8]
 800c868:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c86c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	68ba      	ldr	r2, [r7, #8]
 800c874:	609a      	str	r2, [r3, #8]
      break;
 800c876:	e04f      	b.n	800c918 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c880:	683b      	ldr	r3, [r7, #0]
 800c882:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c888:	f000 fb52 	bl	800cf30 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	689a      	ldr	r2, [r3, #8]
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c89a:	609a      	str	r2, [r3, #8]
      break;
 800c89c:	e03c      	b.n	800c918 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c8a6:	683b      	ldr	r3, [r7, #0]
 800c8a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c8aa:	461a      	mov	r2, r3
 800c8ac:	f000 fac6 	bl	800ce3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	2150      	movs	r1, #80	@ 0x50
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	f000 fb1f 	bl	800cefa <TIM_ITRx_SetConfig>
      break;
 800c8bc:	e02c      	b.n	800c918 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c8c2:	683b      	ldr	r3, [r7, #0]
 800c8c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c8c6:	683b      	ldr	r3, [r7, #0]
 800c8c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c8ca:	461a      	mov	r2, r3
 800c8cc:	f000 fae5 	bl	800ce9a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	2160      	movs	r1, #96	@ 0x60
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	f000 fb0f 	bl	800cefa <TIM_ITRx_SetConfig>
      break;
 800c8dc:	e01c      	b.n	800c918 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c8ea:	461a      	mov	r2, r3
 800c8ec:	f000 faa6 	bl	800ce3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	2140      	movs	r1, #64	@ 0x40
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	f000 faff 	bl	800cefa <TIM_ITRx_SetConfig>
      break;
 800c8fc:	e00c      	b.n	800c918 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681a      	ldr	r2, [r3, #0]
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	4619      	mov	r1, r3
 800c908:	4610      	mov	r0, r2
 800c90a:	f000 faf6 	bl	800cefa <TIM_ITRx_SetConfig>
      break;
 800c90e:	e003      	b.n	800c918 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c910:	2301      	movs	r3, #1
 800c912:	73fb      	strb	r3, [r7, #15]
      break;
 800c914:	e000      	b.n	800c918 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c916:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	2201      	movs	r2, #1
 800c91c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	2200      	movs	r2, #0
 800c924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c928:	7bfb      	ldrb	r3, [r7, #15]
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	3710      	adds	r7, #16
 800c92e:	46bd      	mov	sp, r7
 800c930:	bd80      	pop	{r7, pc}

0800c932 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c932:	b480      	push	{r7}
 800c934:	b083      	sub	sp, #12
 800c936:	af00      	add	r7, sp, #0
 800c938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c93a:	bf00      	nop
 800c93c:	370c      	adds	r7, #12
 800c93e:	46bd      	mov	sp, r7
 800c940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c944:	4770      	bx	lr

0800c946 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c946:	b480      	push	{r7}
 800c948:	b083      	sub	sp, #12
 800c94a:	af00      	add	r7, sp, #0
 800c94c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c94e:	bf00      	nop
 800c950:	370c      	adds	r7, #12
 800c952:	46bd      	mov	sp, r7
 800c954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c958:	4770      	bx	lr

0800c95a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c95a:	b480      	push	{r7}
 800c95c:	b083      	sub	sp, #12
 800c95e:	af00      	add	r7, sp, #0
 800c960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c962:	bf00      	nop
 800c964:	370c      	adds	r7, #12
 800c966:	46bd      	mov	sp, r7
 800c968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96c:	4770      	bx	lr

0800c96e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c96e:	b480      	push	{r7}
 800c970:	b083      	sub	sp, #12
 800c972:	af00      	add	r7, sp, #0
 800c974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c976:	bf00      	nop
 800c978:	370c      	adds	r7, #12
 800c97a:	46bd      	mov	sp, r7
 800c97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c980:	4770      	bx	lr
	...

0800c984 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c984:	b480      	push	{r7}
 800c986:	b085      	sub	sp, #20
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
 800c98c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	4a46      	ldr	r2, [pc, #280]	@ (800cab0 <TIM_Base_SetConfig+0x12c>)
 800c998:	4293      	cmp	r3, r2
 800c99a:	d013      	beq.n	800c9c4 <TIM_Base_SetConfig+0x40>
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9a2:	d00f      	beq.n	800c9c4 <TIM_Base_SetConfig+0x40>
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	4a43      	ldr	r2, [pc, #268]	@ (800cab4 <TIM_Base_SetConfig+0x130>)
 800c9a8:	4293      	cmp	r3, r2
 800c9aa:	d00b      	beq.n	800c9c4 <TIM_Base_SetConfig+0x40>
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	4a42      	ldr	r2, [pc, #264]	@ (800cab8 <TIM_Base_SetConfig+0x134>)
 800c9b0:	4293      	cmp	r3, r2
 800c9b2:	d007      	beq.n	800c9c4 <TIM_Base_SetConfig+0x40>
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	4a41      	ldr	r2, [pc, #260]	@ (800cabc <TIM_Base_SetConfig+0x138>)
 800c9b8:	4293      	cmp	r3, r2
 800c9ba:	d003      	beq.n	800c9c4 <TIM_Base_SetConfig+0x40>
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	4a40      	ldr	r2, [pc, #256]	@ (800cac0 <TIM_Base_SetConfig+0x13c>)
 800c9c0:	4293      	cmp	r3, r2
 800c9c2:	d108      	bne.n	800c9d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c9cc:	683b      	ldr	r3, [r7, #0]
 800c9ce:	685b      	ldr	r3, [r3, #4]
 800c9d0:	68fa      	ldr	r2, [r7, #12]
 800c9d2:	4313      	orrs	r3, r2
 800c9d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	4a35      	ldr	r2, [pc, #212]	@ (800cab0 <TIM_Base_SetConfig+0x12c>)
 800c9da:	4293      	cmp	r3, r2
 800c9dc:	d02b      	beq.n	800ca36 <TIM_Base_SetConfig+0xb2>
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9e4:	d027      	beq.n	800ca36 <TIM_Base_SetConfig+0xb2>
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	4a32      	ldr	r2, [pc, #200]	@ (800cab4 <TIM_Base_SetConfig+0x130>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d023      	beq.n	800ca36 <TIM_Base_SetConfig+0xb2>
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	4a31      	ldr	r2, [pc, #196]	@ (800cab8 <TIM_Base_SetConfig+0x134>)
 800c9f2:	4293      	cmp	r3, r2
 800c9f4:	d01f      	beq.n	800ca36 <TIM_Base_SetConfig+0xb2>
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	4a30      	ldr	r2, [pc, #192]	@ (800cabc <TIM_Base_SetConfig+0x138>)
 800c9fa:	4293      	cmp	r3, r2
 800c9fc:	d01b      	beq.n	800ca36 <TIM_Base_SetConfig+0xb2>
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	4a2f      	ldr	r2, [pc, #188]	@ (800cac0 <TIM_Base_SetConfig+0x13c>)
 800ca02:	4293      	cmp	r3, r2
 800ca04:	d017      	beq.n	800ca36 <TIM_Base_SetConfig+0xb2>
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	4a2e      	ldr	r2, [pc, #184]	@ (800cac4 <TIM_Base_SetConfig+0x140>)
 800ca0a:	4293      	cmp	r3, r2
 800ca0c:	d013      	beq.n	800ca36 <TIM_Base_SetConfig+0xb2>
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	4a2d      	ldr	r2, [pc, #180]	@ (800cac8 <TIM_Base_SetConfig+0x144>)
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d00f      	beq.n	800ca36 <TIM_Base_SetConfig+0xb2>
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	4a2c      	ldr	r2, [pc, #176]	@ (800cacc <TIM_Base_SetConfig+0x148>)
 800ca1a:	4293      	cmp	r3, r2
 800ca1c:	d00b      	beq.n	800ca36 <TIM_Base_SetConfig+0xb2>
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	4a2b      	ldr	r2, [pc, #172]	@ (800cad0 <TIM_Base_SetConfig+0x14c>)
 800ca22:	4293      	cmp	r3, r2
 800ca24:	d007      	beq.n	800ca36 <TIM_Base_SetConfig+0xb2>
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	4a2a      	ldr	r2, [pc, #168]	@ (800cad4 <TIM_Base_SetConfig+0x150>)
 800ca2a:	4293      	cmp	r3, r2
 800ca2c:	d003      	beq.n	800ca36 <TIM_Base_SetConfig+0xb2>
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	4a29      	ldr	r2, [pc, #164]	@ (800cad8 <TIM_Base_SetConfig+0x154>)
 800ca32:	4293      	cmp	r3, r2
 800ca34:	d108      	bne.n	800ca48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ca3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	68db      	ldr	r3, [r3, #12]
 800ca42:	68fa      	ldr	r2, [r7, #12]
 800ca44:	4313      	orrs	r3, r2
 800ca46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	695b      	ldr	r3, [r3, #20]
 800ca52:	4313      	orrs	r3, r2
 800ca54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	68fa      	ldr	r2, [r7, #12]
 800ca5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	689a      	ldr	r2, [r3, #8]
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	681a      	ldr	r2, [r3, #0]
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	4a10      	ldr	r2, [pc, #64]	@ (800cab0 <TIM_Base_SetConfig+0x12c>)
 800ca70:	4293      	cmp	r3, r2
 800ca72:	d003      	beq.n	800ca7c <TIM_Base_SetConfig+0xf8>
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	4a12      	ldr	r2, [pc, #72]	@ (800cac0 <TIM_Base_SetConfig+0x13c>)
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d103      	bne.n	800ca84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ca7c:	683b      	ldr	r3, [r7, #0]
 800ca7e:	691a      	ldr	r2, [r3, #16]
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	2201      	movs	r2, #1
 800ca88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	691b      	ldr	r3, [r3, #16]
 800ca8e:	f003 0301 	and.w	r3, r3, #1
 800ca92:	2b01      	cmp	r3, #1
 800ca94:	d105      	bne.n	800caa2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	691b      	ldr	r3, [r3, #16]
 800ca9a:	f023 0201 	bic.w	r2, r3, #1
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	611a      	str	r2, [r3, #16]
  }
}
 800caa2:	bf00      	nop
 800caa4:	3714      	adds	r7, #20
 800caa6:	46bd      	mov	sp, r7
 800caa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caac:	4770      	bx	lr
 800caae:	bf00      	nop
 800cab0:	40010000 	.word	0x40010000
 800cab4:	40000400 	.word	0x40000400
 800cab8:	40000800 	.word	0x40000800
 800cabc:	40000c00 	.word	0x40000c00
 800cac0:	40010400 	.word	0x40010400
 800cac4:	40014000 	.word	0x40014000
 800cac8:	40014400 	.word	0x40014400
 800cacc:	40014800 	.word	0x40014800
 800cad0:	40001800 	.word	0x40001800
 800cad4:	40001c00 	.word	0x40001c00
 800cad8:	40002000 	.word	0x40002000

0800cadc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cadc:	b480      	push	{r7}
 800cade:	b087      	sub	sp, #28
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
 800cae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	6a1b      	ldr	r3, [r3, #32]
 800caea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	6a1b      	ldr	r3, [r3, #32]
 800caf0:	f023 0201 	bic.w	r2, r3, #1
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	685b      	ldr	r3, [r3, #4]
 800cafc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	699b      	ldr	r3, [r3, #24]
 800cb02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	f023 0303 	bic.w	r3, r3, #3
 800cb12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	68fa      	ldr	r2, [r7, #12]
 800cb1a:	4313      	orrs	r3, r2
 800cb1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cb1e:	697b      	ldr	r3, [r7, #20]
 800cb20:	f023 0302 	bic.w	r3, r3, #2
 800cb24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cb26:	683b      	ldr	r3, [r7, #0]
 800cb28:	689b      	ldr	r3, [r3, #8]
 800cb2a:	697a      	ldr	r2, [r7, #20]
 800cb2c:	4313      	orrs	r3, r2
 800cb2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	4a20      	ldr	r2, [pc, #128]	@ (800cbb4 <TIM_OC1_SetConfig+0xd8>)
 800cb34:	4293      	cmp	r3, r2
 800cb36:	d003      	beq.n	800cb40 <TIM_OC1_SetConfig+0x64>
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	4a1f      	ldr	r2, [pc, #124]	@ (800cbb8 <TIM_OC1_SetConfig+0xdc>)
 800cb3c:	4293      	cmp	r3, r2
 800cb3e:	d10c      	bne.n	800cb5a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cb40:	697b      	ldr	r3, [r7, #20]
 800cb42:	f023 0308 	bic.w	r3, r3, #8
 800cb46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cb48:	683b      	ldr	r3, [r7, #0]
 800cb4a:	68db      	ldr	r3, [r3, #12]
 800cb4c:	697a      	ldr	r2, [r7, #20]
 800cb4e:	4313      	orrs	r3, r2
 800cb50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cb52:	697b      	ldr	r3, [r7, #20]
 800cb54:	f023 0304 	bic.w	r3, r3, #4
 800cb58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	4a15      	ldr	r2, [pc, #84]	@ (800cbb4 <TIM_OC1_SetConfig+0xd8>)
 800cb5e:	4293      	cmp	r3, r2
 800cb60:	d003      	beq.n	800cb6a <TIM_OC1_SetConfig+0x8e>
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	4a14      	ldr	r2, [pc, #80]	@ (800cbb8 <TIM_OC1_SetConfig+0xdc>)
 800cb66:	4293      	cmp	r3, r2
 800cb68:	d111      	bne.n	800cb8e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cb6a:	693b      	ldr	r3, [r7, #16]
 800cb6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cb70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cb72:	693b      	ldr	r3, [r7, #16]
 800cb74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cb78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	695b      	ldr	r3, [r3, #20]
 800cb7e:	693a      	ldr	r2, [r7, #16]
 800cb80:	4313      	orrs	r3, r2
 800cb82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	699b      	ldr	r3, [r3, #24]
 800cb88:	693a      	ldr	r2, [r7, #16]
 800cb8a:	4313      	orrs	r3, r2
 800cb8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	693a      	ldr	r2, [r7, #16]
 800cb92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	68fa      	ldr	r2, [r7, #12]
 800cb98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	685a      	ldr	r2, [r3, #4]
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	697a      	ldr	r2, [r7, #20]
 800cba6:	621a      	str	r2, [r3, #32]
}
 800cba8:	bf00      	nop
 800cbaa:	371c      	adds	r7, #28
 800cbac:	46bd      	mov	sp, r7
 800cbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb2:	4770      	bx	lr
 800cbb4:	40010000 	.word	0x40010000
 800cbb8:	40010400 	.word	0x40010400

0800cbbc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cbbc:	b480      	push	{r7}
 800cbbe:	b087      	sub	sp, #28
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
 800cbc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	6a1b      	ldr	r3, [r3, #32]
 800cbca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6a1b      	ldr	r3, [r3, #32]
 800cbd0:	f023 0210 	bic.w	r2, r3, #16
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	685b      	ldr	r3, [r3, #4]
 800cbdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	699b      	ldr	r3, [r3, #24]
 800cbe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cbf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	021b      	lsls	r3, r3, #8
 800cbfa:	68fa      	ldr	r2, [r7, #12]
 800cbfc:	4313      	orrs	r3, r2
 800cbfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	f023 0320 	bic.w	r3, r3, #32
 800cc06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	689b      	ldr	r3, [r3, #8]
 800cc0c:	011b      	lsls	r3, r3, #4
 800cc0e:	697a      	ldr	r2, [r7, #20]
 800cc10:	4313      	orrs	r3, r2
 800cc12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	4a22      	ldr	r2, [pc, #136]	@ (800cca0 <TIM_OC2_SetConfig+0xe4>)
 800cc18:	4293      	cmp	r3, r2
 800cc1a:	d003      	beq.n	800cc24 <TIM_OC2_SetConfig+0x68>
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	4a21      	ldr	r2, [pc, #132]	@ (800cca4 <TIM_OC2_SetConfig+0xe8>)
 800cc20:	4293      	cmp	r3, r2
 800cc22:	d10d      	bne.n	800cc40 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cc24:	697b      	ldr	r3, [r7, #20]
 800cc26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	68db      	ldr	r3, [r3, #12]
 800cc30:	011b      	lsls	r3, r3, #4
 800cc32:	697a      	ldr	r2, [r7, #20]
 800cc34:	4313      	orrs	r3, r2
 800cc36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cc38:	697b      	ldr	r3, [r7, #20]
 800cc3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	4a17      	ldr	r2, [pc, #92]	@ (800cca0 <TIM_OC2_SetConfig+0xe4>)
 800cc44:	4293      	cmp	r3, r2
 800cc46:	d003      	beq.n	800cc50 <TIM_OC2_SetConfig+0x94>
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	4a16      	ldr	r2, [pc, #88]	@ (800cca4 <TIM_OC2_SetConfig+0xe8>)
 800cc4c:	4293      	cmp	r3, r2
 800cc4e:	d113      	bne.n	800cc78 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cc50:	693b      	ldr	r3, [r7, #16]
 800cc52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cc56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cc58:	693b      	ldr	r3, [r7, #16]
 800cc5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cc5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	695b      	ldr	r3, [r3, #20]
 800cc64:	009b      	lsls	r3, r3, #2
 800cc66:	693a      	ldr	r2, [r7, #16]
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	699b      	ldr	r3, [r3, #24]
 800cc70:	009b      	lsls	r3, r3, #2
 800cc72:	693a      	ldr	r2, [r7, #16]
 800cc74:	4313      	orrs	r3, r2
 800cc76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	693a      	ldr	r2, [r7, #16]
 800cc7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	68fa      	ldr	r2, [r7, #12]
 800cc82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cc84:	683b      	ldr	r3, [r7, #0]
 800cc86:	685a      	ldr	r2, [r3, #4]
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	697a      	ldr	r2, [r7, #20]
 800cc90:	621a      	str	r2, [r3, #32]
}
 800cc92:	bf00      	nop
 800cc94:	371c      	adds	r7, #28
 800cc96:	46bd      	mov	sp, r7
 800cc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9c:	4770      	bx	lr
 800cc9e:	bf00      	nop
 800cca0:	40010000 	.word	0x40010000
 800cca4:	40010400 	.word	0x40010400

0800cca8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cca8:	b480      	push	{r7}
 800ccaa:	b087      	sub	sp, #28
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	6078      	str	r0, [r7, #4]
 800ccb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6a1b      	ldr	r3, [r3, #32]
 800ccb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	6a1b      	ldr	r3, [r3, #32]
 800ccbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	685b      	ldr	r3, [r3, #4]
 800ccc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	69db      	ldr	r3, [r3, #28]
 800ccce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	f023 0303 	bic.w	r3, r3, #3
 800ccde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	68fa      	ldr	r2, [r7, #12]
 800cce6:	4313      	orrs	r3, r2
 800cce8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ccea:	697b      	ldr	r3, [r7, #20]
 800ccec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ccf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	689b      	ldr	r3, [r3, #8]
 800ccf6:	021b      	lsls	r3, r3, #8
 800ccf8:	697a      	ldr	r2, [r7, #20]
 800ccfa:	4313      	orrs	r3, r2
 800ccfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	4a21      	ldr	r2, [pc, #132]	@ (800cd88 <TIM_OC3_SetConfig+0xe0>)
 800cd02:	4293      	cmp	r3, r2
 800cd04:	d003      	beq.n	800cd0e <TIM_OC3_SetConfig+0x66>
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	4a20      	ldr	r2, [pc, #128]	@ (800cd8c <TIM_OC3_SetConfig+0xe4>)
 800cd0a:	4293      	cmp	r3, r2
 800cd0c:	d10d      	bne.n	800cd2a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cd14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	68db      	ldr	r3, [r3, #12]
 800cd1a:	021b      	lsls	r3, r3, #8
 800cd1c:	697a      	ldr	r2, [r7, #20]
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cd28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	4a16      	ldr	r2, [pc, #88]	@ (800cd88 <TIM_OC3_SetConfig+0xe0>)
 800cd2e:	4293      	cmp	r3, r2
 800cd30:	d003      	beq.n	800cd3a <TIM_OC3_SetConfig+0x92>
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	4a15      	ldr	r2, [pc, #84]	@ (800cd8c <TIM_OC3_SetConfig+0xe4>)
 800cd36:	4293      	cmp	r3, r2
 800cd38:	d113      	bne.n	800cd62 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cd3a:	693b      	ldr	r3, [r7, #16]
 800cd3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cd40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cd42:	693b      	ldr	r3, [r7, #16]
 800cd44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cd48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	695b      	ldr	r3, [r3, #20]
 800cd4e:	011b      	lsls	r3, r3, #4
 800cd50:	693a      	ldr	r2, [r7, #16]
 800cd52:	4313      	orrs	r3, r2
 800cd54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	699b      	ldr	r3, [r3, #24]
 800cd5a:	011b      	lsls	r3, r3, #4
 800cd5c:	693a      	ldr	r2, [r7, #16]
 800cd5e:	4313      	orrs	r3, r2
 800cd60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	693a      	ldr	r2, [r7, #16]
 800cd66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	68fa      	ldr	r2, [r7, #12]
 800cd6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	685a      	ldr	r2, [r3, #4]
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	697a      	ldr	r2, [r7, #20]
 800cd7a:	621a      	str	r2, [r3, #32]
}
 800cd7c:	bf00      	nop
 800cd7e:	371c      	adds	r7, #28
 800cd80:	46bd      	mov	sp, r7
 800cd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd86:	4770      	bx	lr
 800cd88:	40010000 	.word	0x40010000
 800cd8c:	40010400 	.word	0x40010400

0800cd90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cd90:	b480      	push	{r7}
 800cd92:	b087      	sub	sp, #28
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
 800cd98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	6a1b      	ldr	r3, [r3, #32]
 800cd9e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	6a1b      	ldr	r3, [r3, #32]
 800cda4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	685b      	ldr	r3, [r3, #4]
 800cdb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	69db      	ldr	r3, [r3, #28]
 800cdb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cdbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cdc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cdc8:	683b      	ldr	r3, [r7, #0]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	021b      	lsls	r3, r3, #8
 800cdce:	68fa      	ldr	r2, [r7, #12]
 800cdd0:	4313      	orrs	r3, r2
 800cdd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cdda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	689b      	ldr	r3, [r3, #8]
 800cde0:	031b      	lsls	r3, r3, #12
 800cde2:	693a      	ldr	r2, [r7, #16]
 800cde4:	4313      	orrs	r3, r2
 800cde6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	4a12      	ldr	r2, [pc, #72]	@ (800ce34 <TIM_OC4_SetConfig+0xa4>)
 800cdec:	4293      	cmp	r3, r2
 800cdee:	d003      	beq.n	800cdf8 <TIM_OC4_SetConfig+0x68>
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	4a11      	ldr	r2, [pc, #68]	@ (800ce38 <TIM_OC4_SetConfig+0xa8>)
 800cdf4:	4293      	cmp	r3, r2
 800cdf6:	d109      	bne.n	800ce0c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cdf8:	697b      	ldr	r3, [r7, #20]
 800cdfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cdfe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ce00:	683b      	ldr	r3, [r7, #0]
 800ce02:	695b      	ldr	r3, [r3, #20]
 800ce04:	019b      	lsls	r3, r3, #6
 800ce06:	697a      	ldr	r2, [r7, #20]
 800ce08:	4313      	orrs	r3, r2
 800ce0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	697a      	ldr	r2, [r7, #20]
 800ce10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	68fa      	ldr	r2, [r7, #12]
 800ce16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	685a      	ldr	r2, [r3, #4]
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	693a      	ldr	r2, [r7, #16]
 800ce24:	621a      	str	r2, [r3, #32]
}
 800ce26:	bf00      	nop
 800ce28:	371c      	adds	r7, #28
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce30:	4770      	bx	lr
 800ce32:	bf00      	nop
 800ce34:	40010000 	.word	0x40010000
 800ce38:	40010400 	.word	0x40010400

0800ce3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ce3c:	b480      	push	{r7}
 800ce3e:	b087      	sub	sp, #28
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	60f8      	str	r0, [r7, #12]
 800ce44:	60b9      	str	r1, [r7, #8]
 800ce46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	6a1b      	ldr	r3, [r3, #32]
 800ce4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	6a1b      	ldr	r3, [r3, #32]
 800ce52:	f023 0201 	bic.w	r2, r3, #1
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	699b      	ldr	r3, [r3, #24]
 800ce5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ce60:	693b      	ldr	r3, [r7, #16]
 800ce62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ce66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	011b      	lsls	r3, r3, #4
 800ce6c:	693a      	ldr	r2, [r7, #16]
 800ce6e:	4313      	orrs	r3, r2
 800ce70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ce72:	697b      	ldr	r3, [r7, #20]
 800ce74:	f023 030a 	bic.w	r3, r3, #10
 800ce78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ce7a:	697a      	ldr	r2, [r7, #20]
 800ce7c:	68bb      	ldr	r3, [r7, #8]
 800ce7e:	4313      	orrs	r3, r2
 800ce80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	693a      	ldr	r2, [r7, #16]
 800ce86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	697a      	ldr	r2, [r7, #20]
 800ce8c:	621a      	str	r2, [r3, #32]
}
 800ce8e:	bf00      	nop
 800ce90:	371c      	adds	r7, #28
 800ce92:	46bd      	mov	sp, r7
 800ce94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce98:	4770      	bx	lr

0800ce9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ce9a:	b480      	push	{r7}
 800ce9c:	b087      	sub	sp, #28
 800ce9e:	af00      	add	r7, sp, #0
 800cea0:	60f8      	str	r0, [r7, #12]
 800cea2:	60b9      	str	r1, [r7, #8]
 800cea4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	6a1b      	ldr	r3, [r3, #32]
 800ceaa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	6a1b      	ldr	r3, [r3, #32]
 800ceb0:	f023 0210 	bic.w	r2, r3, #16
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	699b      	ldr	r3, [r3, #24]
 800cebc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cebe:	693b      	ldr	r3, [r7, #16]
 800cec0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cec4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	031b      	lsls	r3, r3, #12
 800ceca:	693a      	ldr	r2, [r7, #16]
 800cecc:	4313      	orrs	r3, r2
 800cece:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ced0:	697b      	ldr	r3, [r7, #20]
 800ced2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ced6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ced8:	68bb      	ldr	r3, [r7, #8]
 800ceda:	011b      	lsls	r3, r3, #4
 800cedc:	697a      	ldr	r2, [r7, #20]
 800cede:	4313      	orrs	r3, r2
 800cee0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	693a      	ldr	r2, [r7, #16]
 800cee6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	697a      	ldr	r2, [r7, #20]
 800ceec:	621a      	str	r2, [r3, #32]
}
 800ceee:	bf00      	nop
 800cef0:	371c      	adds	r7, #28
 800cef2:	46bd      	mov	sp, r7
 800cef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef8:	4770      	bx	lr

0800cefa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cefa:	b480      	push	{r7}
 800cefc:	b085      	sub	sp, #20
 800cefe:	af00      	add	r7, sp, #0
 800cf00:	6078      	str	r0, [r7, #4]
 800cf02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	689b      	ldr	r3, [r3, #8]
 800cf08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cf12:	683a      	ldr	r2, [r7, #0]
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	4313      	orrs	r3, r2
 800cf18:	f043 0307 	orr.w	r3, r3, #7
 800cf1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	68fa      	ldr	r2, [r7, #12]
 800cf22:	609a      	str	r2, [r3, #8]
}
 800cf24:	bf00      	nop
 800cf26:	3714      	adds	r7, #20
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2e:	4770      	bx	lr

0800cf30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cf30:	b480      	push	{r7}
 800cf32:	b087      	sub	sp, #28
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	60f8      	str	r0, [r7, #12]
 800cf38:	60b9      	str	r1, [r7, #8]
 800cf3a:	607a      	str	r2, [r7, #4]
 800cf3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	689b      	ldr	r3, [r3, #8]
 800cf42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cf44:	697b      	ldr	r3, [r7, #20]
 800cf46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cf4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	021a      	lsls	r2, r3, #8
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	431a      	orrs	r2, r3
 800cf54:	68bb      	ldr	r3, [r7, #8]
 800cf56:	4313      	orrs	r3, r2
 800cf58:	697a      	ldr	r2, [r7, #20]
 800cf5a:	4313      	orrs	r3, r2
 800cf5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	697a      	ldr	r2, [r7, #20]
 800cf62:	609a      	str	r2, [r3, #8]
}
 800cf64:	bf00      	nop
 800cf66:	371c      	adds	r7, #28
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6e:	4770      	bx	lr

0800cf70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cf70:	b480      	push	{r7}
 800cf72:	b087      	sub	sp, #28
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	60f8      	str	r0, [r7, #12]
 800cf78:	60b9      	str	r1, [r7, #8]
 800cf7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cf7c:	68bb      	ldr	r3, [r7, #8]
 800cf7e:	f003 031f 	and.w	r3, r3, #31
 800cf82:	2201      	movs	r2, #1
 800cf84:	fa02 f303 	lsl.w	r3, r2, r3
 800cf88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	6a1a      	ldr	r2, [r3, #32]
 800cf8e:	697b      	ldr	r3, [r7, #20]
 800cf90:	43db      	mvns	r3, r3
 800cf92:	401a      	ands	r2, r3
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	6a1a      	ldr	r2, [r3, #32]
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	f003 031f 	and.w	r3, r3, #31
 800cfa2:	6879      	ldr	r1, [r7, #4]
 800cfa4:	fa01 f303 	lsl.w	r3, r1, r3
 800cfa8:	431a      	orrs	r2, r3
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	621a      	str	r2, [r3, #32]
}
 800cfae:	bf00      	nop
 800cfb0:	371c      	adds	r7, #28
 800cfb2:	46bd      	mov	sp, r7
 800cfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb8:	4770      	bx	lr
	...

0800cfbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cfbc:	b480      	push	{r7}
 800cfbe:	b085      	sub	sp, #20
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
 800cfc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cfcc:	2b01      	cmp	r3, #1
 800cfce:	d101      	bne.n	800cfd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cfd0:	2302      	movs	r3, #2
 800cfd2:	e05a      	b.n	800d08a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2201      	movs	r2, #1
 800cfd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2202      	movs	r2, #2
 800cfe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	685b      	ldr	r3, [r3, #4]
 800cfea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	689b      	ldr	r3, [r3, #8]
 800cff2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cffa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	68fa      	ldr	r2, [r7, #12]
 800d002:	4313      	orrs	r3, r2
 800d004:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	68fa      	ldr	r2, [r7, #12]
 800d00c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	4a21      	ldr	r2, [pc, #132]	@ (800d098 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d014:	4293      	cmp	r3, r2
 800d016:	d022      	beq.n	800d05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d020:	d01d      	beq.n	800d05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	4a1d      	ldr	r2, [pc, #116]	@ (800d09c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d028:	4293      	cmp	r3, r2
 800d02a:	d018      	beq.n	800d05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	4a1b      	ldr	r2, [pc, #108]	@ (800d0a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d032:	4293      	cmp	r3, r2
 800d034:	d013      	beq.n	800d05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	4a1a      	ldr	r2, [pc, #104]	@ (800d0a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d03c:	4293      	cmp	r3, r2
 800d03e:	d00e      	beq.n	800d05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	4a18      	ldr	r2, [pc, #96]	@ (800d0a8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d046:	4293      	cmp	r3, r2
 800d048:	d009      	beq.n	800d05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	4a17      	ldr	r2, [pc, #92]	@ (800d0ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d050:	4293      	cmp	r3, r2
 800d052:	d004      	beq.n	800d05e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	4a15      	ldr	r2, [pc, #84]	@ (800d0b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d05a:	4293      	cmp	r3, r2
 800d05c:	d10c      	bne.n	800d078 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d05e:	68bb      	ldr	r3, [r7, #8]
 800d060:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d064:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	685b      	ldr	r3, [r3, #4]
 800d06a:	68ba      	ldr	r2, [r7, #8]
 800d06c:	4313      	orrs	r3, r2
 800d06e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	68ba      	ldr	r2, [r7, #8]
 800d076:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	2201      	movs	r2, #1
 800d07c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	2200      	movs	r2, #0
 800d084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d088:	2300      	movs	r3, #0
}
 800d08a:	4618      	mov	r0, r3
 800d08c:	3714      	adds	r7, #20
 800d08e:	46bd      	mov	sp, r7
 800d090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d094:	4770      	bx	lr
 800d096:	bf00      	nop
 800d098:	40010000 	.word	0x40010000
 800d09c:	40000400 	.word	0x40000400
 800d0a0:	40000800 	.word	0x40000800
 800d0a4:	40000c00 	.word	0x40000c00
 800d0a8:	40010400 	.word	0x40010400
 800d0ac:	40014000 	.word	0x40014000
 800d0b0:	40001800 	.word	0x40001800

0800d0b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d0b4:	b480      	push	{r7}
 800d0b6:	b085      	sub	sp, #20
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
 800d0bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d0c8:	2b01      	cmp	r3, #1
 800d0ca:	d101      	bne.n	800d0d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d0cc:	2302      	movs	r3, #2
 800d0ce:	e03d      	b.n	800d14c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	2201      	movs	r2, #1
 800d0d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	68db      	ldr	r3, [r3, #12]
 800d0e2:	4313      	orrs	r3, r2
 800d0e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	689b      	ldr	r3, [r3, #8]
 800d0f0:	4313      	orrs	r3, r2
 800d0f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	685b      	ldr	r3, [r3, #4]
 800d0fe:	4313      	orrs	r3, r2
 800d100:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d108:	683b      	ldr	r3, [r7, #0]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	4313      	orrs	r3, r2
 800d10e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d116:	683b      	ldr	r3, [r7, #0]
 800d118:	691b      	ldr	r3, [r3, #16]
 800d11a:	4313      	orrs	r3, r2
 800d11c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d124:	683b      	ldr	r3, [r7, #0]
 800d126:	695b      	ldr	r3, [r3, #20]
 800d128:	4313      	orrs	r3, r2
 800d12a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	69db      	ldr	r3, [r3, #28]
 800d136:	4313      	orrs	r3, r2
 800d138:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	68fa      	ldr	r2, [r7, #12]
 800d140:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	2200      	movs	r2, #0
 800d146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d14a:	2300      	movs	r3, #0
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	3714      	adds	r7, #20
 800d150:	46bd      	mov	sp, r7
 800d152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d156:	4770      	bx	lr

0800d158 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d158:	b480      	push	{r7}
 800d15a:	b083      	sub	sp, #12
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d160:	bf00      	nop
 800d162:	370c      	adds	r7, #12
 800d164:	46bd      	mov	sp, r7
 800d166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16a:	4770      	bx	lr

0800d16c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d16c:	b480      	push	{r7}
 800d16e:	b083      	sub	sp, #12
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d174:	bf00      	nop
 800d176:	370c      	adds	r7, #12
 800d178:	46bd      	mov	sp, r7
 800d17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17e:	4770      	bx	lr

0800d180 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b082      	sub	sp, #8
 800d184:	af00      	add	r7, sp, #0
 800d186:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d101      	bne.n	800d192 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d18e:	2301      	movs	r3, #1
 800d190:	e042      	b.n	800d218 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d198:	b2db      	uxtb	r3, r3
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d106      	bne.n	800d1ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d1a6:	6878      	ldr	r0, [r7, #4]
 800d1a8:	f7f7 fff2 	bl	8005190 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2224      	movs	r2, #36	@ 0x24
 800d1b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	68da      	ldr	r2, [r3, #12]
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d1c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d1c4:	6878      	ldr	r0, [r7, #4]
 800d1c6:	f000 ff81 	bl	800e0cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	691a      	ldr	r2, [r3, #16]
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d1d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	695a      	ldr	r2, [r3, #20]
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d1e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	68da      	ldr	r2, [r3, #12]
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d1f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2220      	movs	r2, #32
 800d204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	2220      	movs	r2, #32
 800d20c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	2200      	movs	r2, #0
 800d214:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d216:	2300      	movs	r3, #0
}
 800d218:	4618      	mov	r0, r3
 800d21a:	3708      	adds	r7, #8
 800d21c:	46bd      	mov	sp, r7
 800d21e:	bd80      	pop	{r7, pc}

0800d220 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b08c      	sub	sp, #48	@ 0x30
 800d224:	af00      	add	r7, sp, #0
 800d226:	60f8      	str	r0, [r7, #12]
 800d228:	60b9      	str	r1, [r7, #8]
 800d22a:	4613      	mov	r3, r2
 800d22c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d234:	b2db      	uxtb	r3, r3
 800d236:	2b20      	cmp	r3, #32
 800d238:	d14a      	bne.n	800d2d0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d002      	beq.n	800d246 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800d240:	88fb      	ldrh	r3, [r7, #6]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d101      	bne.n	800d24a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800d246:	2301      	movs	r3, #1
 800d248:	e043      	b.n	800d2d2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	2201      	movs	r2, #1
 800d24e:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	2200      	movs	r2, #0
 800d254:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800d256:	88fb      	ldrh	r3, [r7, #6]
 800d258:	461a      	mov	r2, r3
 800d25a:	68b9      	ldr	r1, [r7, #8]
 800d25c:	68f8      	ldr	r0, [r7, #12]
 800d25e:	f000 fcd5 	bl	800dc0c <UART_Start_Receive_DMA>
 800d262:	4603      	mov	r3, r0
 800d264:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800d268:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d12c      	bne.n	800d2ca <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d274:	2b01      	cmp	r3, #1
 800d276:	d125      	bne.n	800d2c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d278:	2300      	movs	r3, #0
 800d27a:	613b      	str	r3, [r7, #16]
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	613b      	str	r3, [r7, #16]
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	685b      	ldr	r3, [r3, #4]
 800d28a:	613b      	str	r3, [r7, #16]
 800d28c:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	330c      	adds	r3, #12
 800d294:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d296:	69bb      	ldr	r3, [r7, #24]
 800d298:	e853 3f00 	ldrex	r3, [r3]
 800d29c:	617b      	str	r3, [r7, #20]
   return(result);
 800d29e:	697b      	ldr	r3, [r7, #20]
 800d2a0:	f043 0310 	orr.w	r3, r3, #16
 800d2a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	330c      	adds	r3, #12
 800d2ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d2ae:	627a      	str	r2, [r7, #36]	@ 0x24
 800d2b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2b2:	6a39      	ldr	r1, [r7, #32]
 800d2b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d2b6:	e841 2300 	strex	r3, r2, [r1]
 800d2ba:	61fb      	str	r3, [r7, #28]
   return(result);
 800d2bc:	69fb      	ldr	r3, [r7, #28]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d1e5      	bne.n	800d28e <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800d2c2:	e002      	b.n	800d2ca <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800d2c4:	2301      	movs	r3, #1
 800d2c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800d2ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d2ce:	e000      	b.n	800d2d2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800d2d0:	2302      	movs	r3, #2
  }
}
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	3730      	adds	r7, #48	@ 0x30
 800d2d6:	46bd      	mov	sp, r7
 800d2d8:	bd80      	pop	{r7, pc}

0800d2da <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800d2da:	b580      	push	{r7, lr}
 800d2dc:	b0a0      	sub	sp, #128	@ 0x80
 800d2de:	af00      	add	r7, sp, #0
 800d2e0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	330c      	adds	r3, #12
 800d2e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d2ec:	e853 3f00 	ldrex	r3, [r3]
 800d2f0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800d2f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d2f4:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800d2f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	330c      	adds	r3, #12
 800d300:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d302:	66ba      	str	r2, [r7, #104]	@ 0x68
 800d304:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d306:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800d308:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d30a:	e841 2300 	strex	r3, r2, [r1]
 800d30e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d310:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d312:	2b00      	cmp	r3, #0
 800d314:	d1e5      	bne.n	800d2e2 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	3314      	adds	r3, #20
 800d31c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d31e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d320:	e853 3f00 	ldrex	r3, [r3]
 800d324:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d326:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d328:	f023 0301 	bic.w	r3, r3, #1
 800d32c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	3314      	adds	r3, #20
 800d334:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800d336:	657a      	str	r2, [r7, #84]	@ 0x54
 800d338:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d33a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d33c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d33e:	e841 2300 	strex	r3, r2, [r1]
 800d342:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d344:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d346:	2b00      	cmp	r3, #0
 800d348:	d1e5      	bne.n	800d316 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d34e:	2b01      	cmp	r3, #1
 800d350:	d119      	bne.n	800d386 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	330c      	adds	r3, #12
 800d358:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d35a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d35c:	e853 3f00 	ldrex	r3, [r3]
 800d360:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d364:	f023 0310 	bic.w	r3, r3, #16
 800d368:	677b      	str	r3, [r7, #116]	@ 0x74
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	330c      	adds	r3, #12
 800d370:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d372:	643a      	str	r2, [r7, #64]	@ 0x40
 800d374:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d376:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d378:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d37a:	e841 2300 	strex	r3, r2, [r1]
 800d37e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d382:	2b00      	cmp	r3, #0
 800d384:	d1e5      	bne.n	800d352 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	695b      	ldr	r3, [r3, #20]
 800d38c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d390:	2b80      	cmp	r3, #128	@ 0x80
 800d392:	d136      	bne.n	800d402 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	3314      	adds	r3, #20
 800d39a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d39c:	6a3b      	ldr	r3, [r7, #32]
 800d39e:	e853 3f00 	ldrex	r3, [r3]
 800d3a2:	61fb      	str	r3, [r7, #28]
   return(result);
 800d3a4:	69fb      	ldr	r3, [r7, #28]
 800d3a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d3aa:	673b      	str	r3, [r7, #112]	@ 0x70
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	3314      	adds	r3, #20
 800d3b2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d3b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d3b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d3ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d3bc:	e841 2300 	strex	r3, r2, [r1]
 800d3c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d3c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d1e5      	bne.n	800d394 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d018      	beq.n	800d402 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f7f9 fc6d 	bl	8006cbc <HAL_DMA_Abort>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d00c      	beq.n	800d402 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f7f9 fe8f 	bl	8007110 <HAL_DMA_GetError>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	2b20      	cmp	r3, #32
 800d3f6:	d104      	bne.n	800d402 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	2210      	movs	r2, #16
 800d3fc:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800d3fe:	2303      	movs	r3, #3
 800d400:	e052      	b.n	800d4a8 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	695b      	ldr	r3, [r3, #20]
 800d408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d40c:	2b40      	cmp	r3, #64	@ 0x40
 800d40e:	d136      	bne.n	800d47e <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	3314      	adds	r3, #20
 800d416:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	e853 3f00 	ldrex	r3, [r3]
 800d41e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d420:	68bb      	ldr	r3, [r7, #8]
 800d422:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d426:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	3314      	adds	r3, #20
 800d42e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d430:	61ba      	str	r2, [r7, #24]
 800d432:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d434:	6979      	ldr	r1, [r7, #20]
 800d436:	69ba      	ldr	r2, [r7, #24]
 800d438:	e841 2300 	strex	r3, r2, [r1]
 800d43c:	613b      	str	r3, [r7, #16]
   return(result);
 800d43e:	693b      	ldr	r3, [r7, #16]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d1e5      	bne.n	800d410 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d018      	beq.n	800d47e <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d450:	2200      	movs	r2, #0
 800d452:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d458:	4618      	mov	r0, r3
 800d45a:	f7f9 fc2f 	bl	8006cbc <HAL_DMA_Abort>
 800d45e:	4603      	mov	r3, r0
 800d460:	2b00      	cmp	r3, #0
 800d462:	d00c      	beq.n	800d47e <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d468:	4618      	mov	r0, r3
 800d46a:	f7f9 fe51 	bl	8007110 <HAL_DMA_GetError>
 800d46e:	4603      	mov	r3, r0
 800d470:	2b20      	cmp	r3, #32
 800d472:	d104      	bne.n	800d47e <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	2210      	movs	r2, #16
 800d478:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800d47a:	2303      	movs	r3, #3
 800d47c:	e014      	b.n	800d4a8 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	2200      	movs	r2, #0
 800d482:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	2200      	movs	r2, #0
 800d488:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	2200      	movs	r2, #0
 800d48e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	2220      	movs	r2, #32
 800d494:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2220      	movs	r2, #32
 800d49c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800d4a6:	2300      	movs	r3, #0
}
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	3780      	adds	r7, #128	@ 0x80
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bd80      	pop	{r7, pc}

0800d4b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b0ba      	sub	sp, #232	@ 0xe8
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	68db      	ldr	r3, [r3, #12]
 800d4c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	695b      	ldr	r3, [r3, #20]
 800d4d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800d4dc:	2300      	movs	r3, #0
 800d4de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800d4e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d4e6:	f003 030f 	and.w	r3, r3, #15
 800d4ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800d4ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d10f      	bne.n	800d516 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d4f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d4fa:	f003 0320 	and.w	r3, r3, #32
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d009      	beq.n	800d516 <HAL_UART_IRQHandler+0x66>
 800d502:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d506:	f003 0320 	and.w	r3, r3, #32
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d003      	beq.n	800d516 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800d50e:	6878      	ldr	r0, [r7, #4]
 800d510:	f000 fd1d 	bl	800df4e <UART_Receive_IT>
      return;
 800d514:	e25b      	b.n	800d9ce <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800d516:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	f000 80de 	beq.w	800d6dc <HAL_UART_IRQHandler+0x22c>
 800d520:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d524:	f003 0301 	and.w	r3, r3, #1
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d106      	bne.n	800d53a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800d52c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d530:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800d534:	2b00      	cmp	r3, #0
 800d536:	f000 80d1 	beq.w	800d6dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d53a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d53e:	f003 0301 	and.w	r3, r3, #1
 800d542:	2b00      	cmp	r3, #0
 800d544:	d00b      	beq.n	800d55e <HAL_UART_IRQHandler+0xae>
 800d546:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d54a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d005      	beq.n	800d55e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d556:	f043 0201 	orr.w	r2, r3, #1
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d55e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d562:	f003 0304 	and.w	r3, r3, #4
 800d566:	2b00      	cmp	r3, #0
 800d568:	d00b      	beq.n	800d582 <HAL_UART_IRQHandler+0xd2>
 800d56a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d56e:	f003 0301 	and.w	r3, r3, #1
 800d572:	2b00      	cmp	r3, #0
 800d574:	d005      	beq.n	800d582 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d57a:	f043 0202 	orr.w	r2, r3, #2
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d586:	f003 0302 	and.w	r3, r3, #2
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d00b      	beq.n	800d5a6 <HAL_UART_IRQHandler+0xf6>
 800d58e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d592:	f003 0301 	and.w	r3, r3, #1
 800d596:	2b00      	cmp	r3, #0
 800d598:	d005      	beq.n	800d5a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d59e:	f043 0204 	orr.w	r2, r3, #4
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800d5a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5aa:	f003 0308 	and.w	r3, r3, #8
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d011      	beq.n	800d5d6 <HAL_UART_IRQHandler+0x126>
 800d5b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d5b6:	f003 0320 	and.w	r3, r3, #32
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d105      	bne.n	800d5ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800d5be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d5c2:	f003 0301 	and.w	r3, r3, #1
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d005      	beq.n	800d5d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5ce:	f043 0208 	orr.w	r2, r3, #8
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	f000 81f2 	beq.w	800d9c4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d5e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5e4:	f003 0320 	and.w	r3, r3, #32
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d008      	beq.n	800d5fe <HAL_UART_IRQHandler+0x14e>
 800d5ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d5f0:	f003 0320 	and.w	r3, r3, #32
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d002      	beq.n	800d5fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800d5f8:	6878      	ldr	r0, [r7, #4]
 800d5fa:	f000 fca8 	bl	800df4e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	695b      	ldr	r3, [r3, #20]
 800d604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d608:	2b40      	cmp	r3, #64	@ 0x40
 800d60a:	bf0c      	ite	eq
 800d60c:	2301      	moveq	r3, #1
 800d60e:	2300      	movne	r3, #0
 800d610:	b2db      	uxtb	r3, r3
 800d612:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d61a:	f003 0308 	and.w	r3, r3, #8
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d103      	bne.n	800d62a <HAL_UART_IRQHandler+0x17a>
 800d622:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d626:	2b00      	cmp	r3, #0
 800d628:	d04f      	beq.n	800d6ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d62a:	6878      	ldr	r0, [r7, #4]
 800d62c:	f000 fbb0 	bl	800dd90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	695b      	ldr	r3, [r3, #20]
 800d636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d63a:	2b40      	cmp	r3, #64	@ 0x40
 800d63c:	d141      	bne.n	800d6c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	3314      	adds	r3, #20
 800d644:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d648:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d64c:	e853 3f00 	ldrex	r3, [r3]
 800d650:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d654:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d658:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d65c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	3314      	adds	r3, #20
 800d666:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d66a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d66e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d672:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d676:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d67a:	e841 2300 	strex	r3, r2, [r1]
 800d67e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d682:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d686:	2b00      	cmp	r3, #0
 800d688:	d1d9      	bne.n	800d63e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d013      	beq.n	800d6ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d696:	4a7e      	ldr	r2, [pc, #504]	@ (800d890 <HAL_UART_IRQHandler+0x3e0>)
 800d698:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d69e:	4618      	mov	r0, r3
 800d6a0:	f7f9 fb7c 	bl	8006d9c <HAL_DMA_Abort_IT>
 800d6a4:	4603      	mov	r3, r0
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d016      	beq.n	800d6d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d6b0:	687a      	ldr	r2, [r7, #4]
 800d6b2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800d6b4:	4610      	mov	r0, r2
 800d6b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6b8:	e00e      	b.n	800d6d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d6ba:	6878      	ldr	r0, [r7, #4]
 800d6bc:	f7f6 fa62 	bl	8003b84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6c0:	e00a      	b.n	800d6d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d6c2:	6878      	ldr	r0, [r7, #4]
 800d6c4:	f7f6 fa5e 	bl	8003b84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6c8:	e006      	b.n	800d6d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	f7f6 fa5a 	bl	8003b84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800d6d6:	e175      	b.n	800d9c4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6d8:	bf00      	nop
    return;
 800d6da:	e173      	b.n	800d9c4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6e0:	2b01      	cmp	r3, #1
 800d6e2:	f040 814f 	bne.w	800d984 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800d6e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d6ea:	f003 0310 	and.w	r3, r3, #16
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	f000 8148 	beq.w	800d984 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800d6f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d6f8:	f003 0310 	and.w	r3, r3, #16
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	f000 8141 	beq.w	800d984 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d702:	2300      	movs	r3, #0
 800d704:	60bb      	str	r3, [r7, #8]
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	60bb      	str	r3, [r7, #8]
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	685b      	ldr	r3, [r3, #4]
 800d714:	60bb      	str	r3, [r7, #8]
 800d716:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	695b      	ldr	r3, [r3, #20]
 800d71e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d722:	2b40      	cmp	r3, #64	@ 0x40
 800d724:	f040 80b6 	bne.w	800d894 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	685b      	ldr	r3, [r3, #4]
 800d730:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d734:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d738:	2b00      	cmp	r3, #0
 800d73a:	f000 8145 	beq.w	800d9c8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d742:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d746:	429a      	cmp	r2, r3
 800d748:	f080 813e 	bcs.w	800d9c8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d752:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d758:	69db      	ldr	r3, [r3, #28]
 800d75a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d75e:	f000 8088 	beq.w	800d872 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	330c      	adds	r3, #12
 800d768:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d76c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d770:	e853 3f00 	ldrex	r3, [r3]
 800d774:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d778:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d77c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d780:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	330c      	adds	r3, #12
 800d78a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800d78e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d792:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d796:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d79a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d79e:	e841 2300 	strex	r3, r2, [r1]
 800d7a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d7a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d1d9      	bne.n	800d762 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	3314      	adds	r3, #20
 800d7b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d7b8:	e853 3f00 	ldrex	r3, [r3]
 800d7bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d7be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d7c0:	f023 0301 	bic.w	r3, r3, #1
 800d7c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	3314      	adds	r3, #20
 800d7ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d7d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d7d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d7da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d7de:	e841 2300 	strex	r3, r2, [r1]
 800d7e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d7e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d1e1      	bne.n	800d7ae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	3314      	adds	r3, #20
 800d7f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d7f4:	e853 3f00 	ldrex	r3, [r3]
 800d7f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d7fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d7fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d800:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	3314      	adds	r3, #20
 800d80a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d80e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d810:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d812:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d814:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d816:	e841 2300 	strex	r3, r2, [r1]
 800d81a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d81c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d1e3      	bne.n	800d7ea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	2220      	movs	r2, #32
 800d826:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	2200      	movs	r2, #0
 800d82e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	330c      	adds	r3, #12
 800d836:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d838:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d83a:	e853 3f00 	ldrex	r3, [r3]
 800d83e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d840:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d842:	f023 0310 	bic.w	r3, r3, #16
 800d846:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	330c      	adds	r3, #12
 800d850:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d854:	65ba      	str	r2, [r7, #88]	@ 0x58
 800d856:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d858:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d85a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d85c:	e841 2300 	strex	r3, r2, [r1]
 800d860:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d862:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d864:	2b00      	cmp	r3, #0
 800d866:	d1e3      	bne.n	800d830 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d86c:	4618      	mov	r0, r3
 800d86e:	f7f9 fa25 	bl	8006cbc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	2202      	movs	r2, #2
 800d876:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d880:	b29b      	uxth	r3, r3
 800d882:	1ad3      	subs	r3, r2, r3
 800d884:	b29b      	uxth	r3, r3
 800d886:	4619      	mov	r1, r3
 800d888:	6878      	ldr	r0, [r7, #4]
 800d88a:	f7f6 f965 	bl	8003b58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d88e:	e09b      	b.n	800d9c8 <HAL_UART_IRQHandler+0x518>
 800d890:	0800de57 	.word	0x0800de57
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d89c:	b29b      	uxth	r3, r3
 800d89e:	1ad3      	subs	r3, r2, r3
 800d8a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d8a8:	b29b      	uxth	r3, r3
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	f000 808e 	beq.w	800d9cc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800d8b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	f000 8089 	beq.w	800d9cc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	330c      	adds	r3, #12
 800d8c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8c4:	e853 3f00 	ldrex	r3, [r3]
 800d8c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d8ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d8d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	330c      	adds	r3, #12
 800d8da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800d8de:	647a      	str	r2, [r7, #68]	@ 0x44
 800d8e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d8e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d8e6:	e841 2300 	strex	r3, r2, [r1]
 800d8ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d8ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d1e3      	bne.n	800d8ba <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	3314      	adds	r3, #20
 800d8f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8fc:	e853 3f00 	ldrex	r3, [r3]
 800d900:	623b      	str	r3, [r7, #32]
   return(result);
 800d902:	6a3b      	ldr	r3, [r7, #32]
 800d904:	f023 0301 	bic.w	r3, r3, #1
 800d908:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	3314      	adds	r3, #20
 800d912:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d916:	633a      	str	r2, [r7, #48]	@ 0x30
 800d918:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d91a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d91c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d91e:	e841 2300 	strex	r3, r2, [r1]
 800d922:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d926:	2b00      	cmp	r3, #0
 800d928:	d1e3      	bne.n	800d8f2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	2220      	movs	r2, #32
 800d92e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2200      	movs	r2, #0
 800d936:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	330c      	adds	r3, #12
 800d93e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d940:	693b      	ldr	r3, [r7, #16]
 800d942:	e853 3f00 	ldrex	r3, [r3]
 800d946:	60fb      	str	r3, [r7, #12]
   return(result);
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	f023 0310 	bic.w	r3, r3, #16
 800d94e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	330c      	adds	r3, #12
 800d958:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800d95c:	61fa      	str	r2, [r7, #28]
 800d95e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d960:	69b9      	ldr	r1, [r7, #24]
 800d962:	69fa      	ldr	r2, [r7, #28]
 800d964:	e841 2300 	strex	r3, r2, [r1]
 800d968:	617b      	str	r3, [r7, #20]
   return(result);
 800d96a:	697b      	ldr	r3, [r7, #20]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d1e3      	bne.n	800d938 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	2202      	movs	r2, #2
 800d974:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d976:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d97a:	4619      	mov	r1, r3
 800d97c:	6878      	ldr	r0, [r7, #4]
 800d97e:	f7f6 f8eb 	bl	8003b58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d982:	e023      	b.n	800d9cc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d009      	beq.n	800d9a4 <HAL_UART_IRQHandler+0x4f4>
 800d990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d003      	beq.n	800d9a4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800d99c:	6878      	ldr	r0, [r7, #4]
 800d99e:	f000 fa6e 	bl	800de7e <UART_Transmit_IT>
    return;
 800d9a2:	e014      	b.n	800d9ce <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d9a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d9a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d00e      	beq.n	800d9ce <HAL_UART_IRQHandler+0x51e>
 800d9b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d9b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d008      	beq.n	800d9ce <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800d9bc:	6878      	ldr	r0, [r7, #4]
 800d9be:	f000 faae 	bl	800df1e <UART_EndTransmit_IT>
    return;
 800d9c2:	e004      	b.n	800d9ce <HAL_UART_IRQHandler+0x51e>
    return;
 800d9c4:	bf00      	nop
 800d9c6:	e002      	b.n	800d9ce <HAL_UART_IRQHandler+0x51e>
      return;
 800d9c8:	bf00      	nop
 800d9ca:	e000      	b.n	800d9ce <HAL_UART_IRQHandler+0x51e>
      return;
 800d9cc:	bf00      	nop
  }
}
 800d9ce:	37e8      	adds	r7, #232	@ 0xe8
 800d9d0:	46bd      	mov	sp, r7
 800d9d2:	bd80      	pop	{r7, pc}

0800d9d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b083      	sub	sp, #12
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800d9dc:	bf00      	nop
 800d9de:	370c      	adds	r7, #12
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e6:	4770      	bx	lr

0800d9e8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b083      	sub	sp, #12
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800d9f0:	bf00      	nop
 800d9f2:	370c      	adds	r7, #12
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fa:	4770      	bx	lr

0800d9fc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d9fc:	b480      	push	{r7}
 800d9fe:	b083      	sub	sp, #12
 800da00:	af00      	add	r7, sp, #0
 800da02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800da04:	bf00      	nop
 800da06:	370c      	adds	r7, #12
 800da08:	46bd      	mov	sp, r7
 800da0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0e:	4770      	bx	lr

0800da10 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800da10:	b580      	push	{r7, lr}
 800da12:	b09c      	sub	sp, #112	@ 0x70
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da1c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d172      	bne.n	800db12 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800da2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da2e:	2200      	movs	r2, #0
 800da30:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	330c      	adds	r3, #12
 800da38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da3c:	e853 3f00 	ldrex	r3, [r3]
 800da40:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800da42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800da48:	66bb      	str	r3, [r7, #104]	@ 0x68
 800da4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	330c      	adds	r3, #12
 800da50:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800da52:	65ba      	str	r2, [r7, #88]	@ 0x58
 800da54:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800da58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800da5a:	e841 2300 	strex	r3, r2, [r1]
 800da5e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800da60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da62:	2b00      	cmp	r3, #0
 800da64:	d1e5      	bne.n	800da32 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	3314      	adds	r3, #20
 800da6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da70:	e853 3f00 	ldrex	r3, [r3]
 800da74:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800da76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da78:	f023 0301 	bic.w	r3, r3, #1
 800da7c:	667b      	str	r3, [r7, #100]	@ 0x64
 800da7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	3314      	adds	r3, #20
 800da84:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800da86:	647a      	str	r2, [r7, #68]	@ 0x44
 800da88:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da8a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800da8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800da8e:	e841 2300 	strex	r3, r2, [r1]
 800da92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800da94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da96:	2b00      	cmp	r3, #0
 800da98:	d1e5      	bne.n	800da66 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800da9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	3314      	adds	r3, #20
 800daa0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa4:	e853 3f00 	ldrex	r3, [r3]
 800daa8:	623b      	str	r3, [r7, #32]
   return(result);
 800daaa:	6a3b      	ldr	r3, [r7, #32]
 800daac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dab0:	663b      	str	r3, [r7, #96]	@ 0x60
 800dab2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	3314      	adds	r3, #20
 800dab8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800daba:	633a      	str	r2, [r7, #48]	@ 0x30
 800dabc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dabe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dac0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dac2:	e841 2300 	strex	r3, r2, [r1]
 800dac6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d1e5      	bne.n	800da9a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800dace:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dad0:	2220      	movs	r2, #32
 800dad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dad6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dada:	2b01      	cmp	r3, #1
 800dadc:	d119      	bne.n	800db12 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dade:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	330c      	adds	r3, #12
 800dae4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dae6:	693b      	ldr	r3, [r7, #16]
 800dae8:	e853 3f00 	ldrex	r3, [r3]
 800daec:	60fb      	str	r3, [r7, #12]
   return(result);
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	f023 0310 	bic.w	r3, r3, #16
 800daf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800daf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	330c      	adds	r3, #12
 800dafc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dafe:	61fa      	str	r2, [r7, #28]
 800db00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db02:	69b9      	ldr	r1, [r7, #24]
 800db04:	69fa      	ldr	r2, [r7, #28]
 800db06:	e841 2300 	strex	r3, r2, [r1]
 800db0a:	617b      	str	r3, [r7, #20]
   return(result);
 800db0c:	697b      	ldr	r3, [r7, #20]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d1e5      	bne.n	800dade <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800db12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db14:	2200      	movs	r2, #0
 800db16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db1c:	2b01      	cmp	r3, #1
 800db1e:	d106      	bne.n	800db2e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800db20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db22:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800db24:	4619      	mov	r1, r3
 800db26:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800db28:	f7f6 f816 	bl	8003b58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800db2c:	e002      	b.n	800db34 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800db2e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800db30:	f7ff ff5a 	bl	800d9e8 <HAL_UART_RxCpltCallback>
}
 800db34:	bf00      	nop
 800db36:	3770      	adds	r7, #112	@ 0x70
 800db38:	46bd      	mov	sp, r7
 800db3a:	bd80      	pop	{r7, pc}

0800db3c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800db3c:	b580      	push	{r7, lr}
 800db3e:	b084      	sub	sp, #16
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db48:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	2201      	movs	r2, #1
 800db4e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db54:	2b01      	cmp	r3, #1
 800db56:	d108      	bne.n	800db6a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800db5c:	085b      	lsrs	r3, r3, #1
 800db5e:	b29b      	uxth	r3, r3
 800db60:	4619      	mov	r1, r3
 800db62:	68f8      	ldr	r0, [r7, #12]
 800db64:	f7f5 fff8 	bl	8003b58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800db68:	e002      	b.n	800db70 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800db6a:	68f8      	ldr	r0, [r7, #12]
 800db6c:	f7ff ff46 	bl	800d9fc <HAL_UART_RxHalfCpltCallback>
}
 800db70:	bf00      	nop
 800db72:	3710      	adds	r7, #16
 800db74:	46bd      	mov	sp, r7
 800db76:	bd80      	pop	{r7, pc}

0800db78 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b084      	sub	sp, #16
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800db80:	2300      	movs	r3, #0
 800db82:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db88:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	695b      	ldr	r3, [r3, #20]
 800db90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db94:	2b80      	cmp	r3, #128	@ 0x80
 800db96:	bf0c      	ite	eq
 800db98:	2301      	moveq	r3, #1
 800db9a:	2300      	movne	r3, #0
 800db9c:	b2db      	uxtb	r3, r3
 800db9e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800dba0:	68bb      	ldr	r3, [r7, #8]
 800dba2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dba6:	b2db      	uxtb	r3, r3
 800dba8:	2b21      	cmp	r3, #33	@ 0x21
 800dbaa:	d108      	bne.n	800dbbe <UART_DMAError+0x46>
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d005      	beq.n	800dbbe <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800dbb2:	68bb      	ldr	r3, [r7, #8]
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800dbb8:	68b8      	ldr	r0, [r7, #8]
 800dbba:	f000 f8c1 	bl	800dd40 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800dbbe:	68bb      	ldr	r3, [r7, #8]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	695b      	ldr	r3, [r3, #20]
 800dbc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbc8:	2b40      	cmp	r3, #64	@ 0x40
 800dbca:	bf0c      	ite	eq
 800dbcc:	2301      	moveq	r3, #1
 800dbce:	2300      	movne	r3, #0
 800dbd0:	b2db      	uxtb	r3, r3
 800dbd2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800dbd4:	68bb      	ldr	r3, [r7, #8]
 800dbd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dbda:	b2db      	uxtb	r3, r3
 800dbdc:	2b22      	cmp	r3, #34	@ 0x22
 800dbde:	d108      	bne.n	800dbf2 <UART_DMAError+0x7a>
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d005      	beq.n	800dbf2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800dbe6:	68bb      	ldr	r3, [r7, #8]
 800dbe8:	2200      	movs	r2, #0
 800dbea:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800dbec:	68b8      	ldr	r0, [r7, #8]
 800dbee:	f000 f8cf 	bl	800dd90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800dbf2:	68bb      	ldr	r3, [r7, #8]
 800dbf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dbf6:	f043 0210 	orr.w	r2, r3, #16
 800dbfa:	68bb      	ldr	r3, [r7, #8]
 800dbfc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dbfe:	68b8      	ldr	r0, [r7, #8]
 800dc00:	f7f5 ffc0 	bl	8003b84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dc04:	bf00      	nop
 800dc06:	3710      	adds	r7, #16
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	bd80      	pop	{r7, pc}

0800dc0c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dc0c:	b580      	push	{r7, lr}
 800dc0e:	b098      	sub	sp, #96	@ 0x60
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	60f8      	str	r0, [r7, #12]
 800dc14:	60b9      	str	r1, [r7, #8]
 800dc16:	4613      	mov	r3, r2
 800dc18:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800dc1a:	68ba      	ldr	r2, [r7, #8]
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	88fa      	ldrh	r2, [r7, #6]
 800dc24:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	2200      	movs	r2, #0
 800dc2a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	2222      	movs	r2, #34	@ 0x22
 800dc30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc38:	4a3e      	ldr	r2, [pc, #248]	@ (800dd34 <UART_Start_Receive_DMA+0x128>)
 800dc3a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc40:	4a3d      	ldr	r2, [pc, #244]	@ (800dd38 <UART_Start_Receive_DMA+0x12c>)
 800dc42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc48:	4a3c      	ldr	r2, [pc, #240]	@ (800dd3c <UART_Start_Receive_DMA+0x130>)
 800dc4a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc50:	2200      	movs	r2, #0
 800dc52:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800dc54:	f107 0308 	add.w	r3, r7, #8
 800dc58:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	3304      	adds	r3, #4
 800dc64:	4619      	mov	r1, r3
 800dc66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc68:	681a      	ldr	r2, [r3, #0]
 800dc6a:	88fb      	ldrh	r3, [r7, #6]
 800dc6c:	f7f8 ffce 	bl	8006c0c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800dc70:	2300      	movs	r3, #0
 800dc72:	613b      	str	r3, [r7, #16]
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	613b      	str	r3, [r7, #16]
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	685b      	ldr	r3, [r3, #4]
 800dc82:	613b      	str	r3, [r7, #16]
 800dc84:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	691b      	ldr	r3, [r3, #16]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d019      	beq.n	800dcc2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	330c      	adds	r3, #12
 800dc94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dc98:	e853 3f00 	ldrex	r3, [r3]
 800dc9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dc9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dca0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dca4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	330c      	adds	r3, #12
 800dcac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dcae:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800dcb0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcb2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800dcb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dcb6:	e841 2300 	strex	r3, r2, [r1]
 800dcba:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800dcbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d1e5      	bne.n	800dc8e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	3314      	adds	r3, #20
 800dcc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dccc:	e853 3f00 	ldrex	r3, [r3]
 800dcd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dcd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcd4:	f043 0301 	orr.w	r3, r3, #1
 800dcd8:	657b      	str	r3, [r7, #84]	@ 0x54
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	3314      	adds	r3, #20
 800dce0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dce2:	63ba      	str	r2, [r7, #56]	@ 0x38
 800dce4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dce6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800dce8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dcea:	e841 2300 	strex	r3, r2, [r1]
 800dcee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dcf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d1e5      	bne.n	800dcc2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	3314      	adds	r3, #20
 800dcfc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcfe:	69bb      	ldr	r3, [r7, #24]
 800dd00:	e853 3f00 	ldrex	r3, [r3]
 800dd04:	617b      	str	r3, [r7, #20]
   return(result);
 800dd06:	697b      	ldr	r3, [r7, #20]
 800dd08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd0c:	653b      	str	r3, [r7, #80]	@ 0x50
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	3314      	adds	r3, #20
 800dd14:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dd16:	627a      	str	r2, [r7, #36]	@ 0x24
 800dd18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd1a:	6a39      	ldr	r1, [r7, #32]
 800dd1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dd1e:	e841 2300 	strex	r3, r2, [r1]
 800dd22:	61fb      	str	r3, [r7, #28]
   return(result);
 800dd24:	69fb      	ldr	r3, [r7, #28]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d1e5      	bne.n	800dcf6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800dd2a:	2300      	movs	r3, #0
}
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	3760      	adds	r7, #96	@ 0x60
 800dd30:	46bd      	mov	sp, r7
 800dd32:	bd80      	pop	{r7, pc}
 800dd34:	0800da11 	.word	0x0800da11
 800dd38:	0800db3d 	.word	0x0800db3d
 800dd3c:	0800db79 	.word	0x0800db79

0800dd40 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800dd40:	b480      	push	{r7}
 800dd42:	b089      	sub	sp, #36	@ 0x24
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	330c      	adds	r3, #12
 800dd4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	e853 3f00 	ldrex	r3, [r3]
 800dd56:	60bb      	str	r3, [r7, #8]
   return(result);
 800dd58:	68bb      	ldr	r3, [r7, #8]
 800dd5a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800dd5e:	61fb      	str	r3, [r7, #28]
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	330c      	adds	r3, #12
 800dd66:	69fa      	ldr	r2, [r7, #28]
 800dd68:	61ba      	str	r2, [r7, #24]
 800dd6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd6c:	6979      	ldr	r1, [r7, #20]
 800dd6e:	69ba      	ldr	r2, [r7, #24]
 800dd70:	e841 2300 	strex	r3, r2, [r1]
 800dd74:	613b      	str	r3, [r7, #16]
   return(result);
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d1e5      	bne.n	800dd48 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	2220      	movs	r2, #32
 800dd80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800dd84:	bf00      	nop
 800dd86:	3724      	adds	r7, #36	@ 0x24
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8e:	4770      	bx	lr

0800dd90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dd90:	b480      	push	{r7}
 800dd92:	b095      	sub	sp, #84	@ 0x54
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	330c      	adds	r3, #12
 800dd9e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dda0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dda2:	e853 3f00 	ldrex	r3, [r3]
 800dda6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dda8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddaa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ddae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	330c      	adds	r3, #12
 800ddb6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ddb8:	643a      	str	r2, [r7, #64]	@ 0x40
 800ddba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ddbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ddc0:	e841 2300 	strex	r3, r2, [r1]
 800ddc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ddc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d1e5      	bne.n	800dd98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	3314      	adds	r3, #20
 800ddd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddd4:	6a3b      	ldr	r3, [r7, #32]
 800ddd6:	e853 3f00 	ldrex	r3, [r3]
 800ddda:	61fb      	str	r3, [r7, #28]
   return(result);
 800dddc:	69fb      	ldr	r3, [r7, #28]
 800ddde:	f023 0301 	bic.w	r3, r3, #1
 800dde2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	3314      	adds	r3, #20
 800ddea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ddec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ddee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ddf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ddf4:	e841 2300 	strex	r3, r2, [r1]
 800ddf8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ddfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d1e5      	bne.n	800ddcc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de04:	2b01      	cmp	r3, #1
 800de06:	d119      	bne.n	800de3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	330c      	adds	r3, #12
 800de0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	e853 3f00 	ldrex	r3, [r3]
 800de16:	60bb      	str	r3, [r7, #8]
   return(result);
 800de18:	68bb      	ldr	r3, [r7, #8]
 800de1a:	f023 0310 	bic.w	r3, r3, #16
 800de1e:	647b      	str	r3, [r7, #68]	@ 0x44
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	330c      	adds	r3, #12
 800de26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800de28:	61ba      	str	r2, [r7, #24]
 800de2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de2c:	6979      	ldr	r1, [r7, #20]
 800de2e:	69ba      	ldr	r2, [r7, #24]
 800de30:	e841 2300 	strex	r3, r2, [r1]
 800de34:	613b      	str	r3, [r7, #16]
   return(result);
 800de36:	693b      	ldr	r3, [r7, #16]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d1e5      	bne.n	800de08 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	2220      	movs	r2, #32
 800de40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	2200      	movs	r2, #0
 800de48:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800de4a:	bf00      	nop
 800de4c:	3754      	adds	r7, #84	@ 0x54
 800de4e:	46bd      	mov	sp, r7
 800de50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de54:	4770      	bx	lr

0800de56 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800de56:	b580      	push	{r7, lr}
 800de58:	b084      	sub	sp, #16
 800de5a:	af00      	add	r7, sp, #0
 800de5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de62:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	2200      	movs	r2, #0
 800de68:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	2200      	movs	r2, #0
 800de6e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800de70:	68f8      	ldr	r0, [r7, #12]
 800de72:	f7f5 fe87 	bl	8003b84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800de76:	bf00      	nop
 800de78:	3710      	adds	r7, #16
 800de7a:	46bd      	mov	sp, r7
 800de7c:	bd80      	pop	{r7, pc}

0800de7e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800de7e:	b480      	push	{r7}
 800de80:	b085      	sub	sp, #20
 800de82:	af00      	add	r7, sp, #0
 800de84:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800de8c:	b2db      	uxtb	r3, r3
 800de8e:	2b21      	cmp	r3, #33	@ 0x21
 800de90:	d13e      	bne.n	800df10 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	689b      	ldr	r3, [r3, #8]
 800de96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de9a:	d114      	bne.n	800dec6 <UART_Transmit_IT+0x48>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	691b      	ldr	r3, [r3, #16]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d110      	bne.n	800dec6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	6a1b      	ldr	r3, [r3, #32]
 800dea8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	881b      	ldrh	r3, [r3, #0]
 800deae:	461a      	mov	r2, r3
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800deb8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	6a1b      	ldr	r3, [r3, #32]
 800debe:	1c9a      	adds	r2, r3, #2
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	621a      	str	r2, [r3, #32]
 800dec4:	e008      	b.n	800ded8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	6a1b      	ldr	r3, [r3, #32]
 800deca:	1c59      	adds	r1, r3, #1
 800decc:	687a      	ldr	r2, [r7, #4]
 800dece:	6211      	str	r1, [r2, #32]
 800ded0:	781a      	ldrb	r2, [r3, #0]
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800dedc:	b29b      	uxth	r3, r3
 800dede:	3b01      	subs	r3, #1
 800dee0:	b29b      	uxth	r3, r3
 800dee2:	687a      	ldr	r2, [r7, #4]
 800dee4:	4619      	mov	r1, r3
 800dee6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d10f      	bne.n	800df0c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	68da      	ldr	r2, [r3, #12]
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800defa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	68da      	ldr	r2, [r3, #12]
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800df0a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800df0c:	2300      	movs	r3, #0
 800df0e:	e000      	b.n	800df12 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800df10:	2302      	movs	r3, #2
  }
}
 800df12:	4618      	mov	r0, r3
 800df14:	3714      	adds	r7, #20
 800df16:	46bd      	mov	sp, r7
 800df18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1c:	4770      	bx	lr

0800df1e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800df1e:	b580      	push	{r7, lr}
 800df20:	b082      	sub	sp, #8
 800df22:	af00      	add	r7, sp, #0
 800df24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	68da      	ldr	r2, [r3, #12]
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800df34:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	2220      	movs	r2, #32
 800df3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800df3e:	6878      	ldr	r0, [r7, #4]
 800df40:	f7ff fd48 	bl	800d9d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800df44:	2300      	movs	r3, #0
}
 800df46:	4618      	mov	r0, r3
 800df48:	3708      	adds	r7, #8
 800df4a:	46bd      	mov	sp, r7
 800df4c:	bd80      	pop	{r7, pc}

0800df4e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800df4e:	b580      	push	{r7, lr}
 800df50:	b08c      	sub	sp, #48	@ 0x30
 800df52:	af00      	add	r7, sp, #0
 800df54:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800df5c:	b2db      	uxtb	r3, r3
 800df5e:	2b22      	cmp	r3, #34	@ 0x22
 800df60:	f040 80ae 	bne.w	800e0c0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	689b      	ldr	r3, [r3, #8]
 800df68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800df6c:	d117      	bne.n	800df9e <UART_Receive_IT+0x50>
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	691b      	ldr	r3, [r3, #16]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d113      	bne.n	800df9e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800df76:	2300      	movs	r3, #0
 800df78:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df7e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	685b      	ldr	r3, [r3, #4]
 800df86:	b29b      	uxth	r3, r3
 800df88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df8c:	b29a      	uxth	r2, r3
 800df8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df90:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df96:	1c9a      	adds	r2, r3, #2
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	629a      	str	r2, [r3, #40]	@ 0x28
 800df9c:	e026      	b.n	800dfec <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	689b      	ldr	r3, [r3, #8]
 800dfac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dfb0:	d007      	beq.n	800dfc2 <UART_Receive_IT+0x74>
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	689b      	ldr	r3, [r3, #8]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d10a      	bne.n	800dfd0 <UART_Receive_IT+0x82>
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	691b      	ldr	r3, [r3, #16]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d106      	bne.n	800dfd0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	685b      	ldr	r3, [r3, #4]
 800dfc8:	b2da      	uxtb	r2, r3
 800dfca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfcc:	701a      	strb	r2, [r3, #0]
 800dfce:	e008      	b.n	800dfe2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	685b      	ldr	r3, [r3, #4]
 800dfd6:	b2db      	uxtb	r3, r3
 800dfd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dfdc:	b2da      	uxtb	r2, r3
 800dfde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfe0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfe6:	1c5a      	adds	r2, r3, #1
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800dff0:	b29b      	uxth	r3, r3
 800dff2:	3b01      	subs	r3, #1
 800dff4:	b29b      	uxth	r3, r3
 800dff6:	687a      	ldr	r2, [r7, #4]
 800dff8:	4619      	mov	r1, r3
 800dffa:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d15d      	bne.n	800e0bc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	68da      	ldr	r2, [r3, #12]
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	f022 0220 	bic.w	r2, r2, #32
 800e00e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	68da      	ldr	r2, [r3, #12]
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e01e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	695a      	ldr	r2, [r3, #20]
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	f022 0201 	bic.w	r2, r2, #1
 800e02e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2220      	movs	r2, #32
 800e034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	2200      	movs	r2, #0
 800e03c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e042:	2b01      	cmp	r3, #1
 800e044:	d135      	bne.n	800e0b2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	2200      	movs	r2, #0
 800e04a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	330c      	adds	r3, #12
 800e052:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e054:	697b      	ldr	r3, [r7, #20]
 800e056:	e853 3f00 	ldrex	r3, [r3]
 800e05a:	613b      	str	r3, [r7, #16]
   return(result);
 800e05c:	693b      	ldr	r3, [r7, #16]
 800e05e:	f023 0310 	bic.w	r3, r3, #16
 800e062:	627b      	str	r3, [r7, #36]	@ 0x24
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	330c      	adds	r3, #12
 800e06a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e06c:	623a      	str	r2, [r7, #32]
 800e06e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e070:	69f9      	ldr	r1, [r7, #28]
 800e072:	6a3a      	ldr	r2, [r7, #32]
 800e074:	e841 2300 	strex	r3, r2, [r1]
 800e078:	61bb      	str	r3, [r7, #24]
   return(result);
 800e07a:	69bb      	ldr	r3, [r7, #24]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d1e5      	bne.n	800e04c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	f003 0310 	and.w	r3, r3, #16
 800e08a:	2b10      	cmp	r3, #16
 800e08c:	d10a      	bne.n	800e0a4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e08e:	2300      	movs	r3, #0
 800e090:	60fb      	str	r3, [r7, #12]
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	60fb      	str	r3, [r7, #12]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	685b      	ldr	r3, [r3, #4]
 800e0a0:	60fb      	str	r3, [r7, #12]
 800e0a2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e0a8:	4619      	mov	r1, r3
 800e0aa:	6878      	ldr	r0, [r7, #4]
 800e0ac:	f7f5 fd54 	bl	8003b58 <HAL_UARTEx_RxEventCallback>
 800e0b0:	e002      	b.n	800e0b8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800e0b2:	6878      	ldr	r0, [r7, #4]
 800e0b4:	f7ff fc98 	bl	800d9e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	e002      	b.n	800e0c2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800e0bc:	2300      	movs	r3, #0
 800e0be:	e000      	b.n	800e0c2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800e0c0:	2302      	movs	r3, #2
  }
}
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	3730      	adds	r7, #48	@ 0x30
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	bd80      	pop	{r7, pc}
	...

0800e0cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e0cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e0d0:	b0c0      	sub	sp, #256	@ 0x100
 800e0d2:	af00      	add	r7, sp, #0
 800e0d4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e0d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	691b      	ldr	r3, [r3, #16]
 800e0e0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800e0e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e0e8:	68d9      	ldr	r1, [r3, #12]
 800e0ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e0ee:	681a      	ldr	r2, [r3, #0]
 800e0f0:	ea40 0301 	orr.w	r3, r0, r1
 800e0f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e0f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e0fa:	689a      	ldr	r2, [r3, #8]
 800e0fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e100:	691b      	ldr	r3, [r3, #16]
 800e102:	431a      	orrs	r2, r3
 800e104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e108:	695b      	ldr	r3, [r3, #20]
 800e10a:	431a      	orrs	r2, r3
 800e10c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e110:	69db      	ldr	r3, [r3, #28]
 800e112:	4313      	orrs	r3, r2
 800e114:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800e118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	68db      	ldr	r3, [r3, #12]
 800e120:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800e124:	f021 010c 	bic.w	r1, r1, #12
 800e128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e12c:	681a      	ldr	r2, [r3, #0]
 800e12e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e132:	430b      	orrs	r3, r1
 800e134:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	695b      	ldr	r3, [r3, #20]
 800e13e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800e142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e146:	6999      	ldr	r1, [r3, #24]
 800e148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e14c:	681a      	ldr	r2, [r3, #0]
 800e14e:	ea40 0301 	orr.w	r3, r0, r1
 800e152:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e158:	681a      	ldr	r2, [r3, #0]
 800e15a:	4b8f      	ldr	r3, [pc, #572]	@ (800e398 <UART_SetConfig+0x2cc>)
 800e15c:	429a      	cmp	r2, r3
 800e15e:	d005      	beq.n	800e16c <UART_SetConfig+0xa0>
 800e160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e164:	681a      	ldr	r2, [r3, #0]
 800e166:	4b8d      	ldr	r3, [pc, #564]	@ (800e39c <UART_SetConfig+0x2d0>)
 800e168:	429a      	cmp	r2, r3
 800e16a:	d104      	bne.n	800e176 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e16c:	f7fd f9a0 	bl	800b4b0 <HAL_RCC_GetPCLK2Freq>
 800e170:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800e174:	e003      	b.n	800e17e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e176:	f7fd f987 	bl	800b488 <HAL_RCC_GetPCLK1Freq>
 800e17a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e17e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e182:	69db      	ldr	r3, [r3, #28]
 800e184:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e188:	f040 810c 	bne.w	800e3a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e18c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e190:	2200      	movs	r2, #0
 800e192:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e196:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800e19a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800e19e:	4622      	mov	r2, r4
 800e1a0:	462b      	mov	r3, r5
 800e1a2:	1891      	adds	r1, r2, r2
 800e1a4:	65b9      	str	r1, [r7, #88]	@ 0x58
 800e1a6:	415b      	adcs	r3, r3
 800e1a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e1aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800e1ae:	4621      	mov	r1, r4
 800e1b0:	eb12 0801 	adds.w	r8, r2, r1
 800e1b4:	4629      	mov	r1, r5
 800e1b6:	eb43 0901 	adc.w	r9, r3, r1
 800e1ba:	f04f 0200 	mov.w	r2, #0
 800e1be:	f04f 0300 	mov.w	r3, #0
 800e1c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e1c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e1ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e1ce:	4690      	mov	r8, r2
 800e1d0:	4699      	mov	r9, r3
 800e1d2:	4623      	mov	r3, r4
 800e1d4:	eb18 0303 	adds.w	r3, r8, r3
 800e1d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e1dc:	462b      	mov	r3, r5
 800e1de:	eb49 0303 	adc.w	r3, r9, r3
 800e1e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e1e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e1ea:	685b      	ldr	r3, [r3, #4]
 800e1ec:	2200      	movs	r2, #0
 800e1ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e1f2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800e1f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e1fa:	460b      	mov	r3, r1
 800e1fc:	18db      	adds	r3, r3, r3
 800e1fe:	653b      	str	r3, [r7, #80]	@ 0x50
 800e200:	4613      	mov	r3, r2
 800e202:	eb42 0303 	adc.w	r3, r2, r3
 800e206:	657b      	str	r3, [r7, #84]	@ 0x54
 800e208:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800e20c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800e210:	f7f2 fe28 	bl	8000e64 <__aeabi_uldivmod>
 800e214:	4602      	mov	r2, r0
 800e216:	460b      	mov	r3, r1
 800e218:	4b61      	ldr	r3, [pc, #388]	@ (800e3a0 <UART_SetConfig+0x2d4>)
 800e21a:	fba3 2302 	umull	r2, r3, r3, r2
 800e21e:	095b      	lsrs	r3, r3, #5
 800e220:	011c      	lsls	r4, r3, #4
 800e222:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e226:	2200      	movs	r2, #0
 800e228:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e22c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800e230:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800e234:	4642      	mov	r2, r8
 800e236:	464b      	mov	r3, r9
 800e238:	1891      	adds	r1, r2, r2
 800e23a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800e23c:	415b      	adcs	r3, r3
 800e23e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e240:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800e244:	4641      	mov	r1, r8
 800e246:	eb12 0a01 	adds.w	sl, r2, r1
 800e24a:	4649      	mov	r1, r9
 800e24c:	eb43 0b01 	adc.w	fp, r3, r1
 800e250:	f04f 0200 	mov.w	r2, #0
 800e254:	f04f 0300 	mov.w	r3, #0
 800e258:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e25c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800e260:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e264:	4692      	mov	sl, r2
 800e266:	469b      	mov	fp, r3
 800e268:	4643      	mov	r3, r8
 800e26a:	eb1a 0303 	adds.w	r3, sl, r3
 800e26e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e272:	464b      	mov	r3, r9
 800e274:	eb4b 0303 	adc.w	r3, fp, r3
 800e278:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e27c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e280:	685b      	ldr	r3, [r3, #4]
 800e282:	2200      	movs	r2, #0
 800e284:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e288:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800e28c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e290:	460b      	mov	r3, r1
 800e292:	18db      	adds	r3, r3, r3
 800e294:	643b      	str	r3, [r7, #64]	@ 0x40
 800e296:	4613      	mov	r3, r2
 800e298:	eb42 0303 	adc.w	r3, r2, r3
 800e29c:	647b      	str	r3, [r7, #68]	@ 0x44
 800e29e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800e2a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800e2a6:	f7f2 fddd 	bl	8000e64 <__aeabi_uldivmod>
 800e2aa:	4602      	mov	r2, r0
 800e2ac:	460b      	mov	r3, r1
 800e2ae:	4611      	mov	r1, r2
 800e2b0:	4b3b      	ldr	r3, [pc, #236]	@ (800e3a0 <UART_SetConfig+0x2d4>)
 800e2b2:	fba3 2301 	umull	r2, r3, r3, r1
 800e2b6:	095b      	lsrs	r3, r3, #5
 800e2b8:	2264      	movs	r2, #100	@ 0x64
 800e2ba:	fb02 f303 	mul.w	r3, r2, r3
 800e2be:	1acb      	subs	r3, r1, r3
 800e2c0:	00db      	lsls	r3, r3, #3
 800e2c2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800e2c6:	4b36      	ldr	r3, [pc, #216]	@ (800e3a0 <UART_SetConfig+0x2d4>)
 800e2c8:	fba3 2302 	umull	r2, r3, r3, r2
 800e2cc:	095b      	lsrs	r3, r3, #5
 800e2ce:	005b      	lsls	r3, r3, #1
 800e2d0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800e2d4:	441c      	add	r4, r3
 800e2d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e2da:	2200      	movs	r2, #0
 800e2dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e2e0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800e2e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800e2e8:	4642      	mov	r2, r8
 800e2ea:	464b      	mov	r3, r9
 800e2ec:	1891      	adds	r1, r2, r2
 800e2ee:	63b9      	str	r1, [r7, #56]	@ 0x38
 800e2f0:	415b      	adcs	r3, r3
 800e2f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e2f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800e2f8:	4641      	mov	r1, r8
 800e2fa:	1851      	adds	r1, r2, r1
 800e2fc:	6339      	str	r1, [r7, #48]	@ 0x30
 800e2fe:	4649      	mov	r1, r9
 800e300:	414b      	adcs	r3, r1
 800e302:	637b      	str	r3, [r7, #52]	@ 0x34
 800e304:	f04f 0200 	mov.w	r2, #0
 800e308:	f04f 0300 	mov.w	r3, #0
 800e30c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800e310:	4659      	mov	r1, fp
 800e312:	00cb      	lsls	r3, r1, #3
 800e314:	4651      	mov	r1, sl
 800e316:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e31a:	4651      	mov	r1, sl
 800e31c:	00ca      	lsls	r2, r1, #3
 800e31e:	4610      	mov	r0, r2
 800e320:	4619      	mov	r1, r3
 800e322:	4603      	mov	r3, r0
 800e324:	4642      	mov	r2, r8
 800e326:	189b      	adds	r3, r3, r2
 800e328:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e32c:	464b      	mov	r3, r9
 800e32e:	460a      	mov	r2, r1
 800e330:	eb42 0303 	adc.w	r3, r2, r3
 800e334:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e33c:	685b      	ldr	r3, [r3, #4]
 800e33e:	2200      	movs	r2, #0
 800e340:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e344:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800e348:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800e34c:	460b      	mov	r3, r1
 800e34e:	18db      	adds	r3, r3, r3
 800e350:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e352:	4613      	mov	r3, r2
 800e354:	eb42 0303 	adc.w	r3, r2, r3
 800e358:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e35a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800e35e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800e362:	f7f2 fd7f 	bl	8000e64 <__aeabi_uldivmod>
 800e366:	4602      	mov	r2, r0
 800e368:	460b      	mov	r3, r1
 800e36a:	4b0d      	ldr	r3, [pc, #52]	@ (800e3a0 <UART_SetConfig+0x2d4>)
 800e36c:	fba3 1302 	umull	r1, r3, r3, r2
 800e370:	095b      	lsrs	r3, r3, #5
 800e372:	2164      	movs	r1, #100	@ 0x64
 800e374:	fb01 f303 	mul.w	r3, r1, r3
 800e378:	1ad3      	subs	r3, r2, r3
 800e37a:	00db      	lsls	r3, r3, #3
 800e37c:	3332      	adds	r3, #50	@ 0x32
 800e37e:	4a08      	ldr	r2, [pc, #32]	@ (800e3a0 <UART_SetConfig+0x2d4>)
 800e380:	fba2 2303 	umull	r2, r3, r2, r3
 800e384:	095b      	lsrs	r3, r3, #5
 800e386:	f003 0207 	and.w	r2, r3, #7
 800e38a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	4422      	add	r2, r4
 800e392:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800e394:	e106      	b.n	800e5a4 <UART_SetConfig+0x4d8>
 800e396:	bf00      	nop
 800e398:	40011000 	.word	0x40011000
 800e39c:	40011400 	.word	0x40011400
 800e3a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e3a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e3ae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e3b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800e3b6:	4642      	mov	r2, r8
 800e3b8:	464b      	mov	r3, r9
 800e3ba:	1891      	adds	r1, r2, r2
 800e3bc:	6239      	str	r1, [r7, #32]
 800e3be:	415b      	adcs	r3, r3
 800e3c0:	627b      	str	r3, [r7, #36]	@ 0x24
 800e3c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e3c6:	4641      	mov	r1, r8
 800e3c8:	1854      	adds	r4, r2, r1
 800e3ca:	4649      	mov	r1, r9
 800e3cc:	eb43 0501 	adc.w	r5, r3, r1
 800e3d0:	f04f 0200 	mov.w	r2, #0
 800e3d4:	f04f 0300 	mov.w	r3, #0
 800e3d8:	00eb      	lsls	r3, r5, #3
 800e3da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e3de:	00e2      	lsls	r2, r4, #3
 800e3e0:	4614      	mov	r4, r2
 800e3e2:	461d      	mov	r5, r3
 800e3e4:	4643      	mov	r3, r8
 800e3e6:	18e3      	adds	r3, r4, r3
 800e3e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e3ec:	464b      	mov	r3, r9
 800e3ee:	eb45 0303 	adc.w	r3, r5, r3
 800e3f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e3f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e3fa:	685b      	ldr	r3, [r3, #4]
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e402:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e406:	f04f 0200 	mov.w	r2, #0
 800e40a:	f04f 0300 	mov.w	r3, #0
 800e40e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800e412:	4629      	mov	r1, r5
 800e414:	008b      	lsls	r3, r1, #2
 800e416:	4621      	mov	r1, r4
 800e418:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e41c:	4621      	mov	r1, r4
 800e41e:	008a      	lsls	r2, r1, #2
 800e420:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800e424:	f7f2 fd1e 	bl	8000e64 <__aeabi_uldivmod>
 800e428:	4602      	mov	r2, r0
 800e42a:	460b      	mov	r3, r1
 800e42c:	4b60      	ldr	r3, [pc, #384]	@ (800e5b0 <UART_SetConfig+0x4e4>)
 800e42e:	fba3 2302 	umull	r2, r3, r3, r2
 800e432:	095b      	lsrs	r3, r3, #5
 800e434:	011c      	lsls	r4, r3, #4
 800e436:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e43a:	2200      	movs	r2, #0
 800e43c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e440:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e444:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800e448:	4642      	mov	r2, r8
 800e44a:	464b      	mov	r3, r9
 800e44c:	1891      	adds	r1, r2, r2
 800e44e:	61b9      	str	r1, [r7, #24]
 800e450:	415b      	adcs	r3, r3
 800e452:	61fb      	str	r3, [r7, #28]
 800e454:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e458:	4641      	mov	r1, r8
 800e45a:	1851      	adds	r1, r2, r1
 800e45c:	6139      	str	r1, [r7, #16]
 800e45e:	4649      	mov	r1, r9
 800e460:	414b      	adcs	r3, r1
 800e462:	617b      	str	r3, [r7, #20]
 800e464:	f04f 0200 	mov.w	r2, #0
 800e468:	f04f 0300 	mov.w	r3, #0
 800e46c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800e470:	4659      	mov	r1, fp
 800e472:	00cb      	lsls	r3, r1, #3
 800e474:	4651      	mov	r1, sl
 800e476:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e47a:	4651      	mov	r1, sl
 800e47c:	00ca      	lsls	r2, r1, #3
 800e47e:	4610      	mov	r0, r2
 800e480:	4619      	mov	r1, r3
 800e482:	4603      	mov	r3, r0
 800e484:	4642      	mov	r2, r8
 800e486:	189b      	adds	r3, r3, r2
 800e488:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e48c:	464b      	mov	r3, r9
 800e48e:	460a      	mov	r2, r1
 800e490:	eb42 0303 	adc.w	r3, r2, r3
 800e494:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e49c:	685b      	ldr	r3, [r3, #4]
 800e49e:	2200      	movs	r2, #0
 800e4a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e4a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800e4a4:	f04f 0200 	mov.w	r2, #0
 800e4a8:	f04f 0300 	mov.w	r3, #0
 800e4ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800e4b0:	4649      	mov	r1, r9
 800e4b2:	008b      	lsls	r3, r1, #2
 800e4b4:	4641      	mov	r1, r8
 800e4b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e4ba:	4641      	mov	r1, r8
 800e4bc:	008a      	lsls	r2, r1, #2
 800e4be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800e4c2:	f7f2 fccf 	bl	8000e64 <__aeabi_uldivmod>
 800e4c6:	4602      	mov	r2, r0
 800e4c8:	460b      	mov	r3, r1
 800e4ca:	4611      	mov	r1, r2
 800e4cc:	4b38      	ldr	r3, [pc, #224]	@ (800e5b0 <UART_SetConfig+0x4e4>)
 800e4ce:	fba3 2301 	umull	r2, r3, r3, r1
 800e4d2:	095b      	lsrs	r3, r3, #5
 800e4d4:	2264      	movs	r2, #100	@ 0x64
 800e4d6:	fb02 f303 	mul.w	r3, r2, r3
 800e4da:	1acb      	subs	r3, r1, r3
 800e4dc:	011b      	lsls	r3, r3, #4
 800e4de:	3332      	adds	r3, #50	@ 0x32
 800e4e0:	4a33      	ldr	r2, [pc, #204]	@ (800e5b0 <UART_SetConfig+0x4e4>)
 800e4e2:	fba2 2303 	umull	r2, r3, r2, r3
 800e4e6:	095b      	lsrs	r3, r3, #5
 800e4e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e4ec:	441c      	add	r4, r3
 800e4ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	673b      	str	r3, [r7, #112]	@ 0x70
 800e4f6:	677a      	str	r2, [r7, #116]	@ 0x74
 800e4f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800e4fc:	4642      	mov	r2, r8
 800e4fe:	464b      	mov	r3, r9
 800e500:	1891      	adds	r1, r2, r2
 800e502:	60b9      	str	r1, [r7, #8]
 800e504:	415b      	adcs	r3, r3
 800e506:	60fb      	str	r3, [r7, #12]
 800e508:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e50c:	4641      	mov	r1, r8
 800e50e:	1851      	adds	r1, r2, r1
 800e510:	6039      	str	r1, [r7, #0]
 800e512:	4649      	mov	r1, r9
 800e514:	414b      	adcs	r3, r1
 800e516:	607b      	str	r3, [r7, #4]
 800e518:	f04f 0200 	mov.w	r2, #0
 800e51c:	f04f 0300 	mov.w	r3, #0
 800e520:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800e524:	4659      	mov	r1, fp
 800e526:	00cb      	lsls	r3, r1, #3
 800e528:	4651      	mov	r1, sl
 800e52a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e52e:	4651      	mov	r1, sl
 800e530:	00ca      	lsls	r2, r1, #3
 800e532:	4610      	mov	r0, r2
 800e534:	4619      	mov	r1, r3
 800e536:	4603      	mov	r3, r0
 800e538:	4642      	mov	r2, r8
 800e53a:	189b      	adds	r3, r3, r2
 800e53c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e53e:	464b      	mov	r3, r9
 800e540:	460a      	mov	r2, r1
 800e542:	eb42 0303 	adc.w	r3, r2, r3
 800e546:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e54c:	685b      	ldr	r3, [r3, #4]
 800e54e:	2200      	movs	r2, #0
 800e550:	663b      	str	r3, [r7, #96]	@ 0x60
 800e552:	667a      	str	r2, [r7, #100]	@ 0x64
 800e554:	f04f 0200 	mov.w	r2, #0
 800e558:	f04f 0300 	mov.w	r3, #0
 800e55c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800e560:	4649      	mov	r1, r9
 800e562:	008b      	lsls	r3, r1, #2
 800e564:	4641      	mov	r1, r8
 800e566:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e56a:	4641      	mov	r1, r8
 800e56c:	008a      	lsls	r2, r1, #2
 800e56e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800e572:	f7f2 fc77 	bl	8000e64 <__aeabi_uldivmod>
 800e576:	4602      	mov	r2, r0
 800e578:	460b      	mov	r3, r1
 800e57a:	4b0d      	ldr	r3, [pc, #52]	@ (800e5b0 <UART_SetConfig+0x4e4>)
 800e57c:	fba3 1302 	umull	r1, r3, r3, r2
 800e580:	095b      	lsrs	r3, r3, #5
 800e582:	2164      	movs	r1, #100	@ 0x64
 800e584:	fb01 f303 	mul.w	r3, r1, r3
 800e588:	1ad3      	subs	r3, r2, r3
 800e58a:	011b      	lsls	r3, r3, #4
 800e58c:	3332      	adds	r3, #50	@ 0x32
 800e58e:	4a08      	ldr	r2, [pc, #32]	@ (800e5b0 <UART_SetConfig+0x4e4>)
 800e590:	fba2 2303 	umull	r2, r3, r2, r3
 800e594:	095b      	lsrs	r3, r3, #5
 800e596:	f003 020f 	and.w	r2, r3, #15
 800e59a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	4422      	add	r2, r4
 800e5a2:	609a      	str	r2, [r3, #8]
}
 800e5a4:	bf00      	nop
 800e5a6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800e5aa:	46bd      	mov	sp, r7
 800e5ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e5b0:	51eb851f 	.word	0x51eb851f

0800e5b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e5b4:	b084      	sub	sp, #16
 800e5b6:	b580      	push	{r7, lr}
 800e5b8:	b084      	sub	sp, #16
 800e5ba:	af00      	add	r7, sp, #0
 800e5bc:	6078      	str	r0, [r7, #4]
 800e5be:	f107 001c 	add.w	r0, r7, #28
 800e5c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e5c6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e5ca:	2b01      	cmp	r3, #1
 800e5cc:	d123      	bne.n	800e616 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5d2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	68db      	ldr	r3, [r3, #12]
 800e5de:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800e5e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e5e6:	687a      	ldr	r2, [r7, #4]
 800e5e8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	68db      	ldr	r3, [r3, #12]
 800e5ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e5f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e5fa:	2b01      	cmp	r3, #1
 800e5fc:	d105      	bne.n	800e60a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	68db      	ldr	r3, [r3, #12]
 800e602:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e60a:	6878      	ldr	r0, [r7, #4]
 800e60c:	f001 fae8 	bl	800fbe0 <USB_CoreReset>
 800e610:	4603      	mov	r3, r0
 800e612:	73fb      	strb	r3, [r7, #15]
 800e614:	e01b      	b.n	800e64e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	68db      	ldr	r3, [r3, #12]
 800e61a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e622:	6878      	ldr	r0, [r7, #4]
 800e624:	f001 fadc 	bl	800fbe0 <USB_CoreReset>
 800e628:	4603      	mov	r3, r0
 800e62a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800e62c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e630:	2b00      	cmp	r3, #0
 800e632:	d106      	bne.n	800e642 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e638:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	639a      	str	r2, [r3, #56]	@ 0x38
 800e640:	e005      	b.n	800e64e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e646:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800e64e:	7fbb      	ldrb	r3, [r7, #30]
 800e650:	2b01      	cmp	r3, #1
 800e652:	d10b      	bne.n	800e66c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	689b      	ldr	r3, [r3, #8]
 800e658:	f043 0206 	orr.w	r2, r3, #6
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	689b      	ldr	r3, [r3, #8]
 800e664:	f043 0220 	orr.w	r2, r3, #32
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800e66c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e66e:	4618      	mov	r0, r3
 800e670:	3710      	adds	r7, #16
 800e672:	46bd      	mov	sp, r7
 800e674:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e678:	b004      	add	sp, #16
 800e67a:	4770      	bx	lr

0800e67c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b087      	sub	sp, #28
 800e680:	af00      	add	r7, sp, #0
 800e682:	60f8      	str	r0, [r7, #12]
 800e684:	60b9      	str	r1, [r7, #8]
 800e686:	4613      	mov	r3, r2
 800e688:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800e68a:	79fb      	ldrb	r3, [r7, #7]
 800e68c:	2b02      	cmp	r3, #2
 800e68e:	d165      	bne.n	800e75c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800e690:	68bb      	ldr	r3, [r7, #8]
 800e692:	4a41      	ldr	r2, [pc, #260]	@ (800e798 <USB_SetTurnaroundTime+0x11c>)
 800e694:	4293      	cmp	r3, r2
 800e696:	d906      	bls.n	800e6a6 <USB_SetTurnaroundTime+0x2a>
 800e698:	68bb      	ldr	r3, [r7, #8]
 800e69a:	4a40      	ldr	r2, [pc, #256]	@ (800e79c <USB_SetTurnaroundTime+0x120>)
 800e69c:	4293      	cmp	r3, r2
 800e69e:	d202      	bcs.n	800e6a6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800e6a0:	230f      	movs	r3, #15
 800e6a2:	617b      	str	r3, [r7, #20]
 800e6a4:	e062      	b.n	800e76c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	4a3c      	ldr	r2, [pc, #240]	@ (800e79c <USB_SetTurnaroundTime+0x120>)
 800e6aa:	4293      	cmp	r3, r2
 800e6ac:	d306      	bcc.n	800e6bc <USB_SetTurnaroundTime+0x40>
 800e6ae:	68bb      	ldr	r3, [r7, #8]
 800e6b0:	4a3b      	ldr	r2, [pc, #236]	@ (800e7a0 <USB_SetTurnaroundTime+0x124>)
 800e6b2:	4293      	cmp	r3, r2
 800e6b4:	d202      	bcs.n	800e6bc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800e6b6:	230e      	movs	r3, #14
 800e6b8:	617b      	str	r3, [r7, #20]
 800e6ba:	e057      	b.n	800e76c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800e6bc:	68bb      	ldr	r3, [r7, #8]
 800e6be:	4a38      	ldr	r2, [pc, #224]	@ (800e7a0 <USB_SetTurnaroundTime+0x124>)
 800e6c0:	4293      	cmp	r3, r2
 800e6c2:	d306      	bcc.n	800e6d2 <USB_SetTurnaroundTime+0x56>
 800e6c4:	68bb      	ldr	r3, [r7, #8]
 800e6c6:	4a37      	ldr	r2, [pc, #220]	@ (800e7a4 <USB_SetTurnaroundTime+0x128>)
 800e6c8:	4293      	cmp	r3, r2
 800e6ca:	d202      	bcs.n	800e6d2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800e6cc:	230d      	movs	r3, #13
 800e6ce:	617b      	str	r3, [r7, #20]
 800e6d0:	e04c      	b.n	800e76c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800e6d2:	68bb      	ldr	r3, [r7, #8]
 800e6d4:	4a33      	ldr	r2, [pc, #204]	@ (800e7a4 <USB_SetTurnaroundTime+0x128>)
 800e6d6:	4293      	cmp	r3, r2
 800e6d8:	d306      	bcc.n	800e6e8 <USB_SetTurnaroundTime+0x6c>
 800e6da:	68bb      	ldr	r3, [r7, #8]
 800e6dc:	4a32      	ldr	r2, [pc, #200]	@ (800e7a8 <USB_SetTurnaroundTime+0x12c>)
 800e6de:	4293      	cmp	r3, r2
 800e6e0:	d802      	bhi.n	800e6e8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800e6e2:	230c      	movs	r3, #12
 800e6e4:	617b      	str	r3, [r7, #20]
 800e6e6:	e041      	b.n	800e76c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800e6e8:	68bb      	ldr	r3, [r7, #8]
 800e6ea:	4a2f      	ldr	r2, [pc, #188]	@ (800e7a8 <USB_SetTurnaroundTime+0x12c>)
 800e6ec:	4293      	cmp	r3, r2
 800e6ee:	d906      	bls.n	800e6fe <USB_SetTurnaroundTime+0x82>
 800e6f0:	68bb      	ldr	r3, [r7, #8]
 800e6f2:	4a2e      	ldr	r2, [pc, #184]	@ (800e7ac <USB_SetTurnaroundTime+0x130>)
 800e6f4:	4293      	cmp	r3, r2
 800e6f6:	d802      	bhi.n	800e6fe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800e6f8:	230b      	movs	r3, #11
 800e6fa:	617b      	str	r3, [r7, #20]
 800e6fc:	e036      	b.n	800e76c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800e6fe:	68bb      	ldr	r3, [r7, #8]
 800e700:	4a2a      	ldr	r2, [pc, #168]	@ (800e7ac <USB_SetTurnaroundTime+0x130>)
 800e702:	4293      	cmp	r3, r2
 800e704:	d906      	bls.n	800e714 <USB_SetTurnaroundTime+0x98>
 800e706:	68bb      	ldr	r3, [r7, #8]
 800e708:	4a29      	ldr	r2, [pc, #164]	@ (800e7b0 <USB_SetTurnaroundTime+0x134>)
 800e70a:	4293      	cmp	r3, r2
 800e70c:	d802      	bhi.n	800e714 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800e70e:	230a      	movs	r3, #10
 800e710:	617b      	str	r3, [r7, #20]
 800e712:	e02b      	b.n	800e76c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800e714:	68bb      	ldr	r3, [r7, #8]
 800e716:	4a26      	ldr	r2, [pc, #152]	@ (800e7b0 <USB_SetTurnaroundTime+0x134>)
 800e718:	4293      	cmp	r3, r2
 800e71a:	d906      	bls.n	800e72a <USB_SetTurnaroundTime+0xae>
 800e71c:	68bb      	ldr	r3, [r7, #8]
 800e71e:	4a25      	ldr	r2, [pc, #148]	@ (800e7b4 <USB_SetTurnaroundTime+0x138>)
 800e720:	4293      	cmp	r3, r2
 800e722:	d202      	bcs.n	800e72a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800e724:	2309      	movs	r3, #9
 800e726:	617b      	str	r3, [r7, #20]
 800e728:	e020      	b.n	800e76c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800e72a:	68bb      	ldr	r3, [r7, #8]
 800e72c:	4a21      	ldr	r2, [pc, #132]	@ (800e7b4 <USB_SetTurnaroundTime+0x138>)
 800e72e:	4293      	cmp	r3, r2
 800e730:	d306      	bcc.n	800e740 <USB_SetTurnaroundTime+0xc4>
 800e732:	68bb      	ldr	r3, [r7, #8]
 800e734:	4a20      	ldr	r2, [pc, #128]	@ (800e7b8 <USB_SetTurnaroundTime+0x13c>)
 800e736:	4293      	cmp	r3, r2
 800e738:	d802      	bhi.n	800e740 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800e73a:	2308      	movs	r3, #8
 800e73c:	617b      	str	r3, [r7, #20]
 800e73e:	e015      	b.n	800e76c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800e740:	68bb      	ldr	r3, [r7, #8]
 800e742:	4a1d      	ldr	r2, [pc, #116]	@ (800e7b8 <USB_SetTurnaroundTime+0x13c>)
 800e744:	4293      	cmp	r3, r2
 800e746:	d906      	bls.n	800e756 <USB_SetTurnaroundTime+0xda>
 800e748:	68bb      	ldr	r3, [r7, #8]
 800e74a:	4a1c      	ldr	r2, [pc, #112]	@ (800e7bc <USB_SetTurnaroundTime+0x140>)
 800e74c:	4293      	cmp	r3, r2
 800e74e:	d202      	bcs.n	800e756 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800e750:	2307      	movs	r3, #7
 800e752:	617b      	str	r3, [r7, #20]
 800e754:	e00a      	b.n	800e76c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800e756:	2306      	movs	r3, #6
 800e758:	617b      	str	r3, [r7, #20]
 800e75a:	e007      	b.n	800e76c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800e75c:	79fb      	ldrb	r3, [r7, #7]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d102      	bne.n	800e768 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800e762:	2309      	movs	r3, #9
 800e764:	617b      	str	r3, [r7, #20]
 800e766:	e001      	b.n	800e76c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800e768:	2309      	movs	r3, #9
 800e76a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	68db      	ldr	r3, [r3, #12]
 800e770:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	68da      	ldr	r2, [r3, #12]
 800e77c:	697b      	ldr	r3, [r7, #20]
 800e77e:	029b      	lsls	r3, r3, #10
 800e780:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800e784:	431a      	orrs	r2, r3
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e78a:	2300      	movs	r3, #0
}
 800e78c:	4618      	mov	r0, r3
 800e78e:	371c      	adds	r7, #28
 800e790:	46bd      	mov	sp, r7
 800e792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e796:	4770      	bx	lr
 800e798:	00d8acbf 	.word	0x00d8acbf
 800e79c:	00e4e1c0 	.word	0x00e4e1c0
 800e7a0:	00f42400 	.word	0x00f42400
 800e7a4:	01067380 	.word	0x01067380
 800e7a8:	011a499f 	.word	0x011a499f
 800e7ac:	01312cff 	.word	0x01312cff
 800e7b0:	014ca43f 	.word	0x014ca43f
 800e7b4:	016e3600 	.word	0x016e3600
 800e7b8:	01a6ab1f 	.word	0x01a6ab1f
 800e7bc:	01e84800 	.word	0x01e84800

0800e7c0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e7c0:	b480      	push	{r7}
 800e7c2:	b083      	sub	sp, #12
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	689b      	ldr	r3, [r3, #8]
 800e7cc:	f043 0201 	orr.w	r2, r3, #1
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e7d4:	2300      	movs	r3, #0
}
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	370c      	adds	r7, #12
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e0:	4770      	bx	lr

0800e7e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e7e2:	b480      	push	{r7}
 800e7e4:	b083      	sub	sp, #12
 800e7e6:	af00      	add	r7, sp, #0
 800e7e8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	689b      	ldr	r3, [r3, #8]
 800e7ee:	f023 0201 	bic.w	r2, r3, #1
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e7f6:	2300      	movs	r3, #0
}
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	370c      	adds	r7, #12
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e802:	4770      	bx	lr

0800e804 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b084      	sub	sp, #16
 800e808:	af00      	add	r7, sp, #0
 800e80a:	6078      	str	r0, [r7, #4]
 800e80c:	460b      	mov	r3, r1
 800e80e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800e810:	2300      	movs	r3, #0
 800e812:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	68db      	ldr	r3, [r3, #12]
 800e818:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e820:	78fb      	ldrb	r3, [r7, #3]
 800e822:	2b01      	cmp	r3, #1
 800e824:	d115      	bne.n	800e852 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	68db      	ldr	r3, [r3, #12]
 800e82a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e832:	200a      	movs	r0, #10
 800e834:	f7f7 fb7e 	bl	8005f34 <HAL_Delay>
      ms += 10U;
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	330a      	adds	r3, #10
 800e83c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e83e:	6878      	ldr	r0, [r7, #4]
 800e840:	f001 f93f 	bl	800fac2 <USB_GetMode>
 800e844:	4603      	mov	r3, r0
 800e846:	2b01      	cmp	r3, #1
 800e848:	d01e      	beq.n	800e888 <USB_SetCurrentMode+0x84>
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	2bc7      	cmp	r3, #199	@ 0xc7
 800e84e:	d9f0      	bls.n	800e832 <USB_SetCurrentMode+0x2e>
 800e850:	e01a      	b.n	800e888 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800e852:	78fb      	ldrb	r3, [r7, #3]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d115      	bne.n	800e884 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	68db      	ldr	r3, [r3, #12]
 800e85c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e864:	200a      	movs	r0, #10
 800e866:	f7f7 fb65 	bl	8005f34 <HAL_Delay>
      ms += 10U;
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	330a      	adds	r3, #10
 800e86e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e870:	6878      	ldr	r0, [r7, #4]
 800e872:	f001 f926 	bl	800fac2 <USB_GetMode>
 800e876:	4603      	mov	r3, r0
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d005      	beq.n	800e888 <USB_SetCurrentMode+0x84>
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	2bc7      	cmp	r3, #199	@ 0xc7
 800e880:	d9f0      	bls.n	800e864 <USB_SetCurrentMode+0x60>
 800e882:	e001      	b.n	800e888 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800e884:	2301      	movs	r3, #1
 800e886:	e005      	b.n	800e894 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	2bc8      	cmp	r3, #200	@ 0xc8
 800e88c:	d101      	bne.n	800e892 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800e88e:	2301      	movs	r3, #1
 800e890:	e000      	b.n	800e894 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800e892:	2300      	movs	r3, #0
}
 800e894:	4618      	mov	r0, r3
 800e896:	3710      	adds	r7, #16
 800e898:	46bd      	mov	sp, r7
 800e89a:	bd80      	pop	{r7, pc}

0800e89c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e89c:	b084      	sub	sp, #16
 800e89e:	b580      	push	{r7, lr}
 800e8a0:	b086      	sub	sp, #24
 800e8a2:	af00      	add	r7, sp, #0
 800e8a4:	6078      	str	r0, [r7, #4]
 800e8a6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800e8aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	613b      	str	r3, [r7, #16]
 800e8ba:	e009      	b.n	800e8d0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e8bc:	687a      	ldr	r2, [r7, #4]
 800e8be:	693b      	ldr	r3, [r7, #16]
 800e8c0:	3340      	adds	r3, #64	@ 0x40
 800e8c2:	009b      	lsls	r3, r3, #2
 800e8c4:	4413      	add	r3, r2
 800e8c6:	2200      	movs	r2, #0
 800e8c8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e8ca:	693b      	ldr	r3, [r7, #16]
 800e8cc:	3301      	adds	r3, #1
 800e8ce:	613b      	str	r3, [r7, #16]
 800e8d0:	693b      	ldr	r3, [r7, #16]
 800e8d2:	2b0e      	cmp	r3, #14
 800e8d4:	d9f2      	bls.n	800e8bc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e8d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d11c      	bne.n	800e918 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e8e4:	685b      	ldr	r3, [r3, #4]
 800e8e6:	68fa      	ldr	r2, [r7, #12]
 800e8e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e8ec:	f043 0302 	orr.w	r3, r3, #2
 800e8f0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8f6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e902:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e90e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	639a      	str	r2, [r3, #56]	@ 0x38
 800e916:	e00b      	b.n	800e930 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e91c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e928:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e936:	461a      	mov	r2, r3
 800e938:	2300      	movs	r3, #0
 800e93a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e93c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800e940:	2b01      	cmp	r3, #1
 800e942:	d10d      	bne.n	800e960 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800e944:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d104      	bne.n	800e956 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800e94c:	2100      	movs	r1, #0
 800e94e:	6878      	ldr	r0, [r7, #4]
 800e950:	f000 f968 	bl	800ec24 <USB_SetDevSpeed>
 800e954:	e008      	b.n	800e968 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800e956:	2101      	movs	r1, #1
 800e958:	6878      	ldr	r0, [r7, #4]
 800e95a:	f000 f963 	bl	800ec24 <USB_SetDevSpeed>
 800e95e:	e003      	b.n	800e968 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800e960:	2103      	movs	r1, #3
 800e962:	6878      	ldr	r0, [r7, #4]
 800e964:	f000 f95e 	bl	800ec24 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e968:	2110      	movs	r1, #16
 800e96a:	6878      	ldr	r0, [r7, #4]
 800e96c:	f000 f8fa 	bl	800eb64 <USB_FlushTxFifo>
 800e970:	4603      	mov	r3, r0
 800e972:	2b00      	cmp	r3, #0
 800e974:	d001      	beq.n	800e97a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800e976:	2301      	movs	r3, #1
 800e978:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e97a:	6878      	ldr	r0, [r7, #4]
 800e97c:	f000 f924 	bl	800ebc8 <USB_FlushRxFifo>
 800e980:	4603      	mov	r3, r0
 800e982:	2b00      	cmp	r3, #0
 800e984:	d001      	beq.n	800e98a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800e986:	2301      	movs	r3, #1
 800e988:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e990:	461a      	mov	r2, r3
 800e992:	2300      	movs	r3, #0
 800e994:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e99c:	461a      	mov	r2, r3
 800e99e:	2300      	movs	r3, #0
 800e9a0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e9a8:	461a      	mov	r2, r3
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	613b      	str	r3, [r7, #16]
 800e9b2:	e043      	b.n	800ea3c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e9b4:	693b      	ldr	r3, [r7, #16]
 800e9b6:	015a      	lsls	r2, r3, #5
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	4413      	add	r3, r2
 800e9bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e9c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e9ca:	d118      	bne.n	800e9fe <USB_DevInit+0x162>
    {
      if (i == 0U)
 800e9cc:	693b      	ldr	r3, [r7, #16]
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d10a      	bne.n	800e9e8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e9d2:	693b      	ldr	r3, [r7, #16]
 800e9d4:	015a      	lsls	r2, r3, #5
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	4413      	add	r3, r2
 800e9da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e9de:	461a      	mov	r2, r3
 800e9e0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e9e4:	6013      	str	r3, [r2, #0]
 800e9e6:	e013      	b.n	800ea10 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e9e8:	693b      	ldr	r3, [r7, #16]
 800e9ea:	015a      	lsls	r2, r3, #5
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	4413      	add	r3, r2
 800e9f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e9f4:	461a      	mov	r2, r3
 800e9f6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e9fa:	6013      	str	r3, [r2, #0]
 800e9fc:	e008      	b.n	800ea10 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800e9fe:	693b      	ldr	r3, [r7, #16]
 800ea00:	015a      	lsls	r2, r3, #5
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	4413      	add	r3, r2
 800ea06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea0a:	461a      	mov	r2, r3
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ea10:	693b      	ldr	r3, [r7, #16]
 800ea12:	015a      	lsls	r2, r3, #5
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	4413      	add	r3, r2
 800ea18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea1c:	461a      	mov	r2, r3
 800ea1e:	2300      	movs	r3, #0
 800ea20:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ea22:	693b      	ldr	r3, [r7, #16]
 800ea24:	015a      	lsls	r2, r3, #5
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	4413      	add	r3, r2
 800ea2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea2e:	461a      	mov	r2, r3
 800ea30:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ea34:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ea36:	693b      	ldr	r3, [r7, #16]
 800ea38:	3301      	adds	r3, #1
 800ea3a:	613b      	str	r3, [r7, #16]
 800ea3c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ea40:	461a      	mov	r2, r3
 800ea42:	693b      	ldr	r3, [r7, #16]
 800ea44:	4293      	cmp	r3, r2
 800ea46:	d3b5      	bcc.n	800e9b4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ea48:	2300      	movs	r3, #0
 800ea4a:	613b      	str	r3, [r7, #16]
 800ea4c:	e043      	b.n	800ead6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ea4e:	693b      	ldr	r3, [r7, #16]
 800ea50:	015a      	lsls	r2, r3, #5
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	4413      	add	r3, r2
 800ea56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ea60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ea64:	d118      	bne.n	800ea98 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800ea66:	693b      	ldr	r3, [r7, #16]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d10a      	bne.n	800ea82 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ea6c:	693b      	ldr	r3, [r7, #16]
 800ea6e:	015a      	lsls	r2, r3, #5
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	4413      	add	r3, r2
 800ea74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea78:	461a      	mov	r2, r3
 800ea7a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ea7e:	6013      	str	r3, [r2, #0]
 800ea80:	e013      	b.n	800eaaa <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ea82:	693b      	ldr	r3, [r7, #16]
 800ea84:	015a      	lsls	r2, r3, #5
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	4413      	add	r3, r2
 800ea8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea8e:	461a      	mov	r2, r3
 800ea90:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ea94:	6013      	str	r3, [r2, #0]
 800ea96:	e008      	b.n	800eaaa <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ea98:	693b      	ldr	r3, [r7, #16]
 800ea9a:	015a      	lsls	r2, r3, #5
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	4413      	add	r3, r2
 800eaa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eaa4:	461a      	mov	r2, r3
 800eaa6:	2300      	movs	r3, #0
 800eaa8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800eaaa:	693b      	ldr	r3, [r7, #16]
 800eaac:	015a      	lsls	r2, r3, #5
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	4413      	add	r3, r2
 800eab2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eab6:	461a      	mov	r2, r3
 800eab8:	2300      	movs	r3, #0
 800eaba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800eabc:	693b      	ldr	r3, [r7, #16]
 800eabe:	015a      	lsls	r2, r3, #5
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	4413      	add	r3, r2
 800eac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eac8:	461a      	mov	r2, r3
 800eaca:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800eace:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ead0:	693b      	ldr	r3, [r7, #16]
 800ead2:	3301      	adds	r3, #1
 800ead4:	613b      	str	r3, [r7, #16]
 800ead6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800eada:	461a      	mov	r2, r3
 800eadc:	693b      	ldr	r3, [r7, #16]
 800eade:	4293      	cmp	r3, r2
 800eae0:	d3b5      	bcc.n	800ea4e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eae8:	691b      	ldr	r3, [r3, #16]
 800eaea:	68fa      	ldr	r2, [r7, #12]
 800eaec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800eaf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800eaf4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	2200      	movs	r2, #0
 800eafa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800eb02:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800eb04:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d105      	bne.n	800eb18 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	699b      	ldr	r3, [r3, #24]
 800eb10:	f043 0210 	orr.w	r2, r3, #16
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	699a      	ldr	r2, [r3, #24]
 800eb1c:	4b10      	ldr	r3, [pc, #64]	@ (800eb60 <USB_DevInit+0x2c4>)
 800eb1e:	4313      	orrs	r3, r2
 800eb20:	687a      	ldr	r2, [r7, #4]
 800eb22:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800eb24:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d005      	beq.n	800eb38 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	699b      	ldr	r3, [r3, #24]
 800eb30:	f043 0208 	orr.w	r2, r3, #8
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800eb38:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800eb3c:	2b01      	cmp	r3, #1
 800eb3e:	d107      	bne.n	800eb50 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	699b      	ldr	r3, [r3, #24]
 800eb44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eb48:	f043 0304 	orr.w	r3, r3, #4
 800eb4c:	687a      	ldr	r2, [r7, #4]
 800eb4e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800eb50:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb52:	4618      	mov	r0, r3
 800eb54:	3718      	adds	r7, #24
 800eb56:	46bd      	mov	sp, r7
 800eb58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800eb5c:	b004      	add	sp, #16
 800eb5e:	4770      	bx	lr
 800eb60:	803c3800 	.word	0x803c3800

0800eb64 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800eb64:	b480      	push	{r7}
 800eb66:	b085      	sub	sp, #20
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]
 800eb6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800eb6e:	2300      	movs	r3, #0
 800eb70:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	3301      	adds	r3, #1
 800eb76:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800eb7e:	d901      	bls.n	800eb84 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800eb80:	2303      	movs	r3, #3
 800eb82:	e01b      	b.n	800ebbc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	691b      	ldr	r3, [r3, #16]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	daf2      	bge.n	800eb72 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800eb90:	683b      	ldr	r3, [r7, #0]
 800eb92:	019b      	lsls	r3, r3, #6
 800eb94:	f043 0220 	orr.w	r2, r3, #32
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	3301      	adds	r3, #1
 800eba0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800eba8:	d901      	bls.n	800ebae <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ebaa:	2303      	movs	r3, #3
 800ebac:	e006      	b.n	800ebbc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	691b      	ldr	r3, [r3, #16]
 800ebb2:	f003 0320 	and.w	r3, r3, #32
 800ebb6:	2b20      	cmp	r3, #32
 800ebb8:	d0f0      	beq.n	800eb9c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ebba:	2300      	movs	r3, #0
}
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	3714      	adds	r7, #20
 800ebc0:	46bd      	mov	sp, r7
 800ebc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc6:	4770      	bx	lr

0800ebc8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ebc8:	b480      	push	{r7}
 800ebca:	b085      	sub	sp, #20
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	3301      	adds	r3, #1
 800ebd8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ebe0:	d901      	bls.n	800ebe6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ebe2:	2303      	movs	r3, #3
 800ebe4:	e018      	b.n	800ec18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	691b      	ldr	r3, [r3, #16]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	daf2      	bge.n	800ebd4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ebee:	2300      	movs	r3, #0
 800ebf0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	2210      	movs	r2, #16
 800ebf6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	3301      	adds	r3, #1
 800ebfc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ec04:	d901      	bls.n	800ec0a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ec06:	2303      	movs	r3, #3
 800ec08:	e006      	b.n	800ec18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	691b      	ldr	r3, [r3, #16]
 800ec0e:	f003 0310 	and.w	r3, r3, #16
 800ec12:	2b10      	cmp	r3, #16
 800ec14:	d0f0      	beq.n	800ebf8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ec16:	2300      	movs	r3, #0
}
 800ec18:	4618      	mov	r0, r3
 800ec1a:	3714      	adds	r7, #20
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec22:	4770      	bx	lr

0800ec24 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ec24:	b480      	push	{r7}
 800ec26:	b085      	sub	sp, #20
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	6078      	str	r0, [r7, #4]
 800ec2c:	460b      	mov	r3, r1
 800ec2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ec3a:	681a      	ldr	r2, [r3, #0]
 800ec3c:	78fb      	ldrb	r3, [r7, #3]
 800ec3e:	68f9      	ldr	r1, [r7, #12]
 800ec40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ec44:	4313      	orrs	r3, r2
 800ec46:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ec48:	2300      	movs	r3, #0
}
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	3714      	adds	r7, #20
 800ec4e:	46bd      	mov	sp, r7
 800ec50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec54:	4770      	bx	lr

0800ec56 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800ec56:	b480      	push	{r7}
 800ec58:	b087      	sub	sp, #28
 800ec5a:	af00      	add	r7, sp, #0
 800ec5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ec62:	693b      	ldr	r3, [r7, #16]
 800ec64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ec68:	689b      	ldr	r3, [r3, #8]
 800ec6a:	f003 0306 	and.w	r3, r3, #6
 800ec6e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d102      	bne.n	800ec7c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ec76:	2300      	movs	r3, #0
 800ec78:	75fb      	strb	r3, [r7, #23]
 800ec7a:	e00a      	b.n	800ec92 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	2b02      	cmp	r3, #2
 800ec80:	d002      	beq.n	800ec88 <USB_GetDevSpeed+0x32>
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	2b06      	cmp	r3, #6
 800ec86:	d102      	bne.n	800ec8e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ec88:	2302      	movs	r3, #2
 800ec8a:	75fb      	strb	r3, [r7, #23]
 800ec8c:	e001      	b.n	800ec92 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ec8e:	230f      	movs	r3, #15
 800ec90:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ec92:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec94:	4618      	mov	r0, r3
 800ec96:	371c      	adds	r7, #28
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9e:	4770      	bx	lr

0800eca0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800eca0:	b480      	push	{r7}
 800eca2:	b085      	sub	sp, #20
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	6078      	str	r0, [r7, #4]
 800eca8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ecae:	683b      	ldr	r3, [r7, #0]
 800ecb0:	781b      	ldrb	r3, [r3, #0]
 800ecb2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ecb4:	683b      	ldr	r3, [r7, #0]
 800ecb6:	785b      	ldrb	r3, [r3, #1]
 800ecb8:	2b01      	cmp	r3, #1
 800ecba:	d13a      	bne.n	800ed32 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ecc2:	69da      	ldr	r2, [r3, #28]
 800ecc4:	683b      	ldr	r3, [r7, #0]
 800ecc6:	781b      	ldrb	r3, [r3, #0]
 800ecc8:	f003 030f 	and.w	r3, r3, #15
 800eccc:	2101      	movs	r1, #1
 800ecce:	fa01 f303 	lsl.w	r3, r1, r3
 800ecd2:	b29b      	uxth	r3, r3
 800ecd4:	68f9      	ldr	r1, [r7, #12]
 800ecd6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ecda:	4313      	orrs	r3, r2
 800ecdc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ecde:	68bb      	ldr	r3, [r7, #8]
 800ece0:	015a      	lsls	r2, r3, #5
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	4413      	add	r3, r2
 800ece6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d155      	bne.n	800eda0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ecf4:	68bb      	ldr	r3, [r7, #8]
 800ecf6:	015a      	lsls	r2, r3, #5
 800ecf8:	68fb      	ldr	r3, [r7, #12]
 800ecfa:	4413      	add	r3, r2
 800ecfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed00:	681a      	ldr	r2, [r3, #0]
 800ed02:	683b      	ldr	r3, [r7, #0]
 800ed04:	689b      	ldr	r3, [r3, #8]
 800ed06:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	791b      	ldrb	r3, [r3, #4]
 800ed0e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ed10:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ed12:	68bb      	ldr	r3, [r7, #8]
 800ed14:	059b      	lsls	r3, r3, #22
 800ed16:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ed18:	4313      	orrs	r3, r2
 800ed1a:	68ba      	ldr	r2, [r7, #8]
 800ed1c:	0151      	lsls	r1, r2, #5
 800ed1e:	68fa      	ldr	r2, [r7, #12]
 800ed20:	440a      	add	r2, r1
 800ed22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ed2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ed2e:	6013      	str	r3, [r2, #0]
 800ed30:	e036      	b.n	800eda0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ed38:	69da      	ldr	r2, [r3, #28]
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	781b      	ldrb	r3, [r3, #0]
 800ed3e:	f003 030f 	and.w	r3, r3, #15
 800ed42:	2101      	movs	r1, #1
 800ed44:	fa01 f303 	lsl.w	r3, r1, r3
 800ed48:	041b      	lsls	r3, r3, #16
 800ed4a:	68f9      	ldr	r1, [r7, #12]
 800ed4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ed50:	4313      	orrs	r3, r2
 800ed52:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ed54:	68bb      	ldr	r3, [r7, #8]
 800ed56:	015a      	lsls	r2, r3, #5
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	4413      	add	r3, r2
 800ed5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d11a      	bne.n	800eda0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ed6a:	68bb      	ldr	r3, [r7, #8]
 800ed6c:	015a      	lsls	r2, r3, #5
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	4413      	add	r3, r2
 800ed72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed76:	681a      	ldr	r2, [r3, #0]
 800ed78:	683b      	ldr	r3, [r7, #0]
 800ed7a:	689b      	ldr	r3, [r3, #8]
 800ed7c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	791b      	ldrb	r3, [r3, #4]
 800ed84:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ed86:	430b      	orrs	r3, r1
 800ed88:	4313      	orrs	r3, r2
 800ed8a:	68ba      	ldr	r2, [r7, #8]
 800ed8c:	0151      	lsls	r1, r2, #5
 800ed8e:	68fa      	ldr	r2, [r7, #12]
 800ed90:	440a      	add	r2, r1
 800ed92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ed96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ed9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ed9e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800eda0:	2300      	movs	r3, #0
}
 800eda2:	4618      	mov	r0, r3
 800eda4:	3714      	adds	r7, #20
 800eda6:	46bd      	mov	sp, r7
 800eda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edac:	4770      	bx	lr
	...

0800edb0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800edb0:	b480      	push	{r7}
 800edb2:	b085      	sub	sp, #20
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
 800edb8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800edbe:	683b      	ldr	r3, [r7, #0]
 800edc0:	781b      	ldrb	r3, [r3, #0]
 800edc2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800edc4:	683b      	ldr	r3, [r7, #0]
 800edc6:	785b      	ldrb	r3, [r3, #1]
 800edc8:	2b01      	cmp	r3, #1
 800edca:	d161      	bne.n	800ee90 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800edcc:	68bb      	ldr	r3, [r7, #8]
 800edce:	015a      	lsls	r2, r3, #5
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	4413      	add	r3, r2
 800edd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800edde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ede2:	d11f      	bne.n	800ee24 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ede4:	68bb      	ldr	r3, [r7, #8]
 800ede6:	015a      	lsls	r2, r3, #5
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	4413      	add	r3, r2
 800edec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	68ba      	ldr	r2, [r7, #8]
 800edf4:	0151      	lsls	r1, r2, #5
 800edf6:	68fa      	ldr	r2, [r7, #12]
 800edf8:	440a      	add	r2, r1
 800edfa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800edfe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ee02:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ee04:	68bb      	ldr	r3, [r7, #8]
 800ee06:	015a      	lsls	r2, r3, #5
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	4413      	add	r3, r2
 800ee0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	68ba      	ldr	r2, [r7, #8]
 800ee14:	0151      	lsls	r1, r2, #5
 800ee16:	68fa      	ldr	r2, [r7, #12]
 800ee18:	440a      	add	r2, r1
 800ee1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ee1e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ee22:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ee2c:	683b      	ldr	r3, [r7, #0]
 800ee2e:	781b      	ldrb	r3, [r3, #0]
 800ee30:	f003 030f 	and.w	r3, r3, #15
 800ee34:	2101      	movs	r1, #1
 800ee36:	fa01 f303 	lsl.w	r3, r1, r3
 800ee3a:	b29b      	uxth	r3, r3
 800ee3c:	43db      	mvns	r3, r3
 800ee3e:	68f9      	ldr	r1, [r7, #12]
 800ee40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ee44:	4013      	ands	r3, r2
 800ee46:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee4e:	69da      	ldr	r2, [r3, #28]
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	781b      	ldrb	r3, [r3, #0]
 800ee54:	f003 030f 	and.w	r3, r3, #15
 800ee58:	2101      	movs	r1, #1
 800ee5a:	fa01 f303 	lsl.w	r3, r1, r3
 800ee5e:	b29b      	uxth	r3, r3
 800ee60:	43db      	mvns	r3, r3
 800ee62:	68f9      	ldr	r1, [r7, #12]
 800ee64:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ee68:	4013      	ands	r3, r2
 800ee6a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ee6c:	68bb      	ldr	r3, [r7, #8]
 800ee6e:	015a      	lsls	r2, r3, #5
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	4413      	add	r3, r2
 800ee74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee78:	681a      	ldr	r2, [r3, #0]
 800ee7a:	68bb      	ldr	r3, [r7, #8]
 800ee7c:	0159      	lsls	r1, r3, #5
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	440b      	add	r3, r1
 800ee82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee86:	4619      	mov	r1, r3
 800ee88:	4b35      	ldr	r3, [pc, #212]	@ (800ef60 <USB_DeactivateEndpoint+0x1b0>)
 800ee8a:	4013      	ands	r3, r2
 800ee8c:	600b      	str	r3, [r1, #0]
 800ee8e:	e060      	b.n	800ef52 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ee90:	68bb      	ldr	r3, [r7, #8]
 800ee92:	015a      	lsls	r2, r3, #5
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	4413      	add	r3, r2
 800ee98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eea2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eea6:	d11f      	bne.n	800eee8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800eea8:	68bb      	ldr	r3, [r7, #8]
 800eeaa:	015a      	lsls	r2, r3, #5
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	4413      	add	r3, r2
 800eeb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	68ba      	ldr	r2, [r7, #8]
 800eeb8:	0151      	lsls	r1, r2, #5
 800eeba:	68fa      	ldr	r2, [r7, #12]
 800eebc:	440a      	add	r2, r1
 800eebe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eec2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800eec6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800eec8:	68bb      	ldr	r3, [r7, #8]
 800eeca:	015a      	lsls	r2, r3, #5
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	4413      	add	r3, r2
 800eed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	68ba      	ldr	r2, [r7, #8]
 800eed8:	0151      	lsls	r1, r2, #5
 800eeda:	68fa      	ldr	r2, [r7, #12]
 800eedc:	440a      	add	r2, r1
 800eede:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eee2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eee6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eeee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	781b      	ldrb	r3, [r3, #0]
 800eef4:	f003 030f 	and.w	r3, r3, #15
 800eef8:	2101      	movs	r1, #1
 800eefa:	fa01 f303 	lsl.w	r3, r1, r3
 800eefe:	041b      	lsls	r3, r3, #16
 800ef00:	43db      	mvns	r3, r3
 800ef02:	68f9      	ldr	r1, [r7, #12]
 800ef04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ef08:	4013      	ands	r3, r2
 800ef0a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef12:	69da      	ldr	r2, [r3, #28]
 800ef14:	683b      	ldr	r3, [r7, #0]
 800ef16:	781b      	ldrb	r3, [r3, #0]
 800ef18:	f003 030f 	and.w	r3, r3, #15
 800ef1c:	2101      	movs	r1, #1
 800ef1e:	fa01 f303 	lsl.w	r3, r1, r3
 800ef22:	041b      	lsls	r3, r3, #16
 800ef24:	43db      	mvns	r3, r3
 800ef26:	68f9      	ldr	r1, [r7, #12]
 800ef28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ef2c:	4013      	ands	r3, r2
 800ef2e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ef30:	68bb      	ldr	r3, [r7, #8]
 800ef32:	015a      	lsls	r2, r3, #5
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	4413      	add	r3, r2
 800ef38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef3c:	681a      	ldr	r2, [r3, #0]
 800ef3e:	68bb      	ldr	r3, [r7, #8]
 800ef40:	0159      	lsls	r1, r3, #5
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	440b      	add	r3, r1
 800ef46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef4a:	4619      	mov	r1, r3
 800ef4c:	4b05      	ldr	r3, [pc, #20]	@ (800ef64 <USB_DeactivateEndpoint+0x1b4>)
 800ef4e:	4013      	ands	r3, r2
 800ef50:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ef52:	2300      	movs	r3, #0
}
 800ef54:	4618      	mov	r0, r3
 800ef56:	3714      	adds	r7, #20
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5e:	4770      	bx	lr
 800ef60:	ec337800 	.word	0xec337800
 800ef64:	eff37800 	.word	0xeff37800

0800ef68 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ef68:	b580      	push	{r7, lr}
 800ef6a:	b08a      	sub	sp, #40	@ 0x28
 800ef6c:	af02      	add	r7, sp, #8
 800ef6e:	60f8      	str	r0, [r7, #12]
 800ef70:	60b9      	str	r1, [r7, #8]
 800ef72:	4613      	mov	r3, r2
 800ef74:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ef7a:	68bb      	ldr	r3, [r7, #8]
 800ef7c:	781b      	ldrb	r3, [r3, #0]
 800ef7e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ef80:	68bb      	ldr	r3, [r7, #8]
 800ef82:	785b      	ldrb	r3, [r3, #1]
 800ef84:	2b01      	cmp	r3, #1
 800ef86:	f040 817f 	bne.w	800f288 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ef8a:	68bb      	ldr	r3, [r7, #8]
 800ef8c:	691b      	ldr	r3, [r3, #16]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d132      	bne.n	800eff8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ef92:	69bb      	ldr	r3, [r7, #24]
 800ef94:	015a      	lsls	r2, r3, #5
 800ef96:	69fb      	ldr	r3, [r7, #28]
 800ef98:	4413      	add	r3, r2
 800ef9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef9e:	691b      	ldr	r3, [r3, #16]
 800efa0:	69ba      	ldr	r2, [r7, #24]
 800efa2:	0151      	lsls	r1, r2, #5
 800efa4:	69fa      	ldr	r2, [r7, #28]
 800efa6:	440a      	add	r2, r1
 800efa8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800efac:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800efb0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800efb4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800efb6:	69bb      	ldr	r3, [r7, #24]
 800efb8:	015a      	lsls	r2, r3, #5
 800efba:	69fb      	ldr	r3, [r7, #28]
 800efbc:	4413      	add	r3, r2
 800efbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800efc2:	691b      	ldr	r3, [r3, #16]
 800efc4:	69ba      	ldr	r2, [r7, #24]
 800efc6:	0151      	lsls	r1, r2, #5
 800efc8:	69fa      	ldr	r2, [r7, #28]
 800efca:	440a      	add	r2, r1
 800efcc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800efd0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800efd4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800efd6:	69bb      	ldr	r3, [r7, #24]
 800efd8:	015a      	lsls	r2, r3, #5
 800efda:	69fb      	ldr	r3, [r7, #28]
 800efdc:	4413      	add	r3, r2
 800efde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800efe2:	691b      	ldr	r3, [r3, #16]
 800efe4:	69ba      	ldr	r2, [r7, #24]
 800efe6:	0151      	lsls	r1, r2, #5
 800efe8:	69fa      	ldr	r2, [r7, #28]
 800efea:	440a      	add	r2, r1
 800efec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eff0:	0cdb      	lsrs	r3, r3, #19
 800eff2:	04db      	lsls	r3, r3, #19
 800eff4:	6113      	str	r3, [r2, #16]
 800eff6:	e097      	b.n	800f128 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800eff8:	69bb      	ldr	r3, [r7, #24]
 800effa:	015a      	lsls	r2, r3, #5
 800effc:	69fb      	ldr	r3, [r7, #28]
 800effe:	4413      	add	r3, r2
 800f000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f004:	691b      	ldr	r3, [r3, #16]
 800f006:	69ba      	ldr	r2, [r7, #24]
 800f008:	0151      	lsls	r1, r2, #5
 800f00a:	69fa      	ldr	r2, [r7, #28]
 800f00c:	440a      	add	r2, r1
 800f00e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f012:	0cdb      	lsrs	r3, r3, #19
 800f014:	04db      	lsls	r3, r3, #19
 800f016:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f018:	69bb      	ldr	r3, [r7, #24]
 800f01a:	015a      	lsls	r2, r3, #5
 800f01c:	69fb      	ldr	r3, [r7, #28]
 800f01e:	4413      	add	r3, r2
 800f020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f024:	691b      	ldr	r3, [r3, #16]
 800f026:	69ba      	ldr	r2, [r7, #24]
 800f028:	0151      	lsls	r1, r2, #5
 800f02a:	69fa      	ldr	r2, [r7, #28]
 800f02c:	440a      	add	r2, r1
 800f02e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f032:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800f036:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800f03a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800f03c:	69bb      	ldr	r3, [r7, #24]
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d11a      	bne.n	800f078 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800f042:	68bb      	ldr	r3, [r7, #8]
 800f044:	691a      	ldr	r2, [r3, #16]
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	689b      	ldr	r3, [r3, #8]
 800f04a:	429a      	cmp	r2, r3
 800f04c:	d903      	bls.n	800f056 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800f04e:	68bb      	ldr	r3, [r7, #8]
 800f050:	689a      	ldr	r2, [r3, #8]
 800f052:	68bb      	ldr	r3, [r7, #8]
 800f054:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f056:	69bb      	ldr	r3, [r7, #24]
 800f058:	015a      	lsls	r2, r3, #5
 800f05a:	69fb      	ldr	r3, [r7, #28]
 800f05c:	4413      	add	r3, r2
 800f05e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f062:	691b      	ldr	r3, [r3, #16]
 800f064:	69ba      	ldr	r2, [r7, #24]
 800f066:	0151      	lsls	r1, r2, #5
 800f068:	69fa      	ldr	r2, [r7, #28]
 800f06a:	440a      	add	r2, r1
 800f06c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f070:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f074:	6113      	str	r3, [r2, #16]
 800f076:	e044      	b.n	800f102 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f078:	68bb      	ldr	r3, [r7, #8]
 800f07a:	691a      	ldr	r2, [r3, #16]
 800f07c:	68bb      	ldr	r3, [r7, #8]
 800f07e:	689b      	ldr	r3, [r3, #8]
 800f080:	4413      	add	r3, r2
 800f082:	1e5a      	subs	r2, r3, #1
 800f084:	68bb      	ldr	r3, [r7, #8]
 800f086:	689b      	ldr	r3, [r3, #8]
 800f088:	fbb2 f3f3 	udiv	r3, r2, r3
 800f08c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800f08e:	69bb      	ldr	r3, [r7, #24]
 800f090:	015a      	lsls	r2, r3, #5
 800f092:	69fb      	ldr	r3, [r7, #28]
 800f094:	4413      	add	r3, r2
 800f096:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f09a:	691a      	ldr	r2, [r3, #16]
 800f09c:	8afb      	ldrh	r3, [r7, #22]
 800f09e:	04d9      	lsls	r1, r3, #19
 800f0a0:	4ba4      	ldr	r3, [pc, #656]	@ (800f334 <USB_EPStartXfer+0x3cc>)
 800f0a2:	400b      	ands	r3, r1
 800f0a4:	69b9      	ldr	r1, [r7, #24]
 800f0a6:	0148      	lsls	r0, r1, #5
 800f0a8:	69f9      	ldr	r1, [r7, #28]
 800f0aa:	4401      	add	r1, r0
 800f0ac:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800f0b0:	4313      	orrs	r3, r2
 800f0b2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800f0b4:	68bb      	ldr	r3, [r7, #8]
 800f0b6:	791b      	ldrb	r3, [r3, #4]
 800f0b8:	2b01      	cmp	r3, #1
 800f0ba:	d122      	bne.n	800f102 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f0bc:	69bb      	ldr	r3, [r7, #24]
 800f0be:	015a      	lsls	r2, r3, #5
 800f0c0:	69fb      	ldr	r3, [r7, #28]
 800f0c2:	4413      	add	r3, r2
 800f0c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f0c8:	691b      	ldr	r3, [r3, #16]
 800f0ca:	69ba      	ldr	r2, [r7, #24]
 800f0cc:	0151      	lsls	r1, r2, #5
 800f0ce:	69fa      	ldr	r2, [r7, #28]
 800f0d0:	440a      	add	r2, r1
 800f0d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f0d6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800f0da:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800f0dc:	69bb      	ldr	r3, [r7, #24]
 800f0de:	015a      	lsls	r2, r3, #5
 800f0e0:	69fb      	ldr	r3, [r7, #28]
 800f0e2:	4413      	add	r3, r2
 800f0e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f0e8:	691a      	ldr	r2, [r3, #16]
 800f0ea:	8afb      	ldrh	r3, [r7, #22]
 800f0ec:	075b      	lsls	r3, r3, #29
 800f0ee:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800f0f2:	69b9      	ldr	r1, [r7, #24]
 800f0f4:	0148      	lsls	r0, r1, #5
 800f0f6:	69f9      	ldr	r1, [r7, #28]
 800f0f8:	4401      	add	r1, r0
 800f0fa:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800f0fe:	4313      	orrs	r3, r2
 800f100:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f102:	69bb      	ldr	r3, [r7, #24]
 800f104:	015a      	lsls	r2, r3, #5
 800f106:	69fb      	ldr	r3, [r7, #28]
 800f108:	4413      	add	r3, r2
 800f10a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f10e:	691a      	ldr	r2, [r3, #16]
 800f110:	68bb      	ldr	r3, [r7, #8]
 800f112:	691b      	ldr	r3, [r3, #16]
 800f114:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f118:	69b9      	ldr	r1, [r7, #24]
 800f11a:	0148      	lsls	r0, r1, #5
 800f11c:	69f9      	ldr	r1, [r7, #28]
 800f11e:	4401      	add	r1, r0
 800f120:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800f124:	4313      	orrs	r3, r2
 800f126:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800f128:	79fb      	ldrb	r3, [r7, #7]
 800f12a:	2b01      	cmp	r3, #1
 800f12c:	d14b      	bne.n	800f1c6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800f12e:	68bb      	ldr	r3, [r7, #8]
 800f130:	69db      	ldr	r3, [r3, #28]
 800f132:	2b00      	cmp	r3, #0
 800f134:	d009      	beq.n	800f14a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f136:	69bb      	ldr	r3, [r7, #24]
 800f138:	015a      	lsls	r2, r3, #5
 800f13a:	69fb      	ldr	r3, [r7, #28]
 800f13c:	4413      	add	r3, r2
 800f13e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f142:	461a      	mov	r2, r3
 800f144:	68bb      	ldr	r3, [r7, #8]
 800f146:	69db      	ldr	r3, [r3, #28]
 800f148:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800f14a:	68bb      	ldr	r3, [r7, #8]
 800f14c:	791b      	ldrb	r3, [r3, #4]
 800f14e:	2b01      	cmp	r3, #1
 800f150:	d128      	bne.n	800f1a4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f152:	69fb      	ldr	r3, [r7, #28]
 800f154:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f158:	689b      	ldr	r3, [r3, #8]
 800f15a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d110      	bne.n	800f184 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f162:	69bb      	ldr	r3, [r7, #24]
 800f164:	015a      	lsls	r2, r3, #5
 800f166:	69fb      	ldr	r3, [r7, #28]
 800f168:	4413      	add	r3, r2
 800f16a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	69ba      	ldr	r2, [r7, #24]
 800f172:	0151      	lsls	r1, r2, #5
 800f174:	69fa      	ldr	r2, [r7, #28]
 800f176:	440a      	add	r2, r1
 800f178:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f17c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f180:	6013      	str	r3, [r2, #0]
 800f182:	e00f      	b.n	800f1a4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f184:	69bb      	ldr	r3, [r7, #24]
 800f186:	015a      	lsls	r2, r3, #5
 800f188:	69fb      	ldr	r3, [r7, #28]
 800f18a:	4413      	add	r3, r2
 800f18c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	69ba      	ldr	r2, [r7, #24]
 800f194:	0151      	lsls	r1, r2, #5
 800f196:	69fa      	ldr	r2, [r7, #28]
 800f198:	440a      	add	r2, r1
 800f19a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f19e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f1a2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f1a4:	69bb      	ldr	r3, [r7, #24]
 800f1a6:	015a      	lsls	r2, r3, #5
 800f1a8:	69fb      	ldr	r3, [r7, #28]
 800f1aa:	4413      	add	r3, r2
 800f1ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	69ba      	ldr	r2, [r7, #24]
 800f1b4:	0151      	lsls	r1, r2, #5
 800f1b6:	69fa      	ldr	r2, [r7, #28]
 800f1b8:	440a      	add	r2, r1
 800f1ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f1be:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f1c2:	6013      	str	r3, [r2, #0]
 800f1c4:	e166      	b.n	800f494 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f1c6:	69bb      	ldr	r3, [r7, #24]
 800f1c8:	015a      	lsls	r2, r3, #5
 800f1ca:	69fb      	ldr	r3, [r7, #28]
 800f1cc:	4413      	add	r3, r2
 800f1ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	69ba      	ldr	r2, [r7, #24]
 800f1d6:	0151      	lsls	r1, r2, #5
 800f1d8:	69fa      	ldr	r2, [r7, #28]
 800f1da:	440a      	add	r2, r1
 800f1dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f1e0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f1e4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f1e6:	68bb      	ldr	r3, [r7, #8]
 800f1e8:	791b      	ldrb	r3, [r3, #4]
 800f1ea:	2b01      	cmp	r3, #1
 800f1ec:	d015      	beq.n	800f21a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800f1ee:	68bb      	ldr	r3, [r7, #8]
 800f1f0:	691b      	ldr	r3, [r3, #16]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	f000 814e 	beq.w	800f494 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f1f8:	69fb      	ldr	r3, [r7, #28]
 800f1fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f1fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f200:	68bb      	ldr	r3, [r7, #8]
 800f202:	781b      	ldrb	r3, [r3, #0]
 800f204:	f003 030f 	and.w	r3, r3, #15
 800f208:	2101      	movs	r1, #1
 800f20a:	fa01 f303 	lsl.w	r3, r1, r3
 800f20e:	69f9      	ldr	r1, [r7, #28]
 800f210:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f214:	4313      	orrs	r3, r2
 800f216:	634b      	str	r3, [r1, #52]	@ 0x34
 800f218:	e13c      	b.n	800f494 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f21a:	69fb      	ldr	r3, [r7, #28]
 800f21c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f220:	689b      	ldr	r3, [r3, #8]
 800f222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f226:	2b00      	cmp	r3, #0
 800f228:	d110      	bne.n	800f24c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f22a:	69bb      	ldr	r3, [r7, #24]
 800f22c:	015a      	lsls	r2, r3, #5
 800f22e:	69fb      	ldr	r3, [r7, #28]
 800f230:	4413      	add	r3, r2
 800f232:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	69ba      	ldr	r2, [r7, #24]
 800f23a:	0151      	lsls	r1, r2, #5
 800f23c:	69fa      	ldr	r2, [r7, #28]
 800f23e:	440a      	add	r2, r1
 800f240:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f244:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f248:	6013      	str	r3, [r2, #0]
 800f24a:	e00f      	b.n	800f26c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f24c:	69bb      	ldr	r3, [r7, #24]
 800f24e:	015a      	lsls	r2, r3, #5
 800f250:	69fb      	ldr	r3, [r7, #28]
 800f252:	4413      	add	r3, r2
 800f254:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	69ba      	ldr	r2, [r7, #24]
 800f25c:	0151      	lsls	r1, r2, #5
 800f25e:	69fa      	ldr	r2, [r7, #28]
 800f260:	440a      	add	r2, r1
 800f262:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f266:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f26a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f26c:	68bb      	ldr	r3, [r7, #8]
 800f26e:	68d9      	ldr	r1, [r3, #12]
 800f270:	68bb      	ldr	r3, [r7, #8]
 800f272:	781a      	ldrb	r2, [r3, #0]
 800f274:	68bb      	ldr	r3, [r7, #8]
 800f276:	691b      	ldr	r3, [r3, #16]
 800f278:	b298      	uxth	r0, r3
 800f27a:	79fb      	ldrb	r3, [r7, #7]
 800f27c:	9300      	str	r3, [sp, #0]
 800f27e:	4603      	mov	r3, r0
 800f280:	68f8      	ldr	r0, [r7, #12]
 800f282:	f000 f9b9 	bl	800f5f8 <USB_WritePacket>
 800f286:	e105      	b.n	800f494 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f288:	69bb      	ldr	r3, [r7, #24]
 800f28a:	015a      	lsls	r2, r3, #5
 800f28c:	69fb      	ldr	r3, [r7, #28]
 800f28e:	4413      	add	r3, r2
 800f290:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f294:	691b      	ldr	r3, [r3, #16]
 800f296:	69ba      	ldr	r2, [r7, #24]
 800f298:	0151      	lsls	r1, r2, #5
 800f29a:	69fa      	ldr	r2, [r7, #28]
 800f29c:	440a      	add	r2, r1
 800f29e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f2a2:	0cdb      	lsrs	r3, r3, #19
 800f2a4:	04db      	lsls	r3, r3, #19
 800f2a6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f2a8:	69bb      	ldr	r3, [r7, #24]
 800f2aa:	015a      	lsls	r2, r3, #5
 800f2ac:	69fb      	ldr	r3, [r7, #28]
 800f2ae:	4413      	add	r3, r2
 800f2b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f2b4:	691b      	ldr	r3, [r3, #16]
 800f2b6:	69ba      	ldr	r2, [r7, #24]
 800f2b8:	0151      	lsls	r1, r2, #5
 800f2ba:	69fa      	ldr	r2, [r7, #28]
 800f2bc:	440a      	add	r2, r1
 800f2be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f2c2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800f2c6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800f2ca:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800f2cc:	69bb      	ldr	r3, [r7, #24]
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d132      	bne.n	800f338 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800f2d2:	68bb      	ldr	r3, [r7, #8]
 800f2d4:	691b      	ldr	r3, [r3, #16]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d003      	beq.n	800f2e2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800f2da:	68bb      	ldr	r3, [r7, #8]
 800f2dc:	689a      	ldr	r2, [r3, #8]
 800f2de:	68bb      	ldr	r3, [r7, #8]
 800f2e0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800f2e2:	68bb      	ldr	r3, [r7, #8]
 800f2e4:	689a      	ldr	r2, [r3, #8]
 800f2e6:	68bb      	ldr	r3, [r7, #8]
 800f2e8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800f2ea:	69bb      	ldr	r3, [r7, #24]
 800f2ec:	015a      	lsls	r2, r3, #5
 800f2ee:	69fb      	ldr	r3, [r7, #28]
 800f2f0:	4413      	add	r3, r2
 800f2f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f2f6:	691a      	ldr	r2, [r3, #16]
 800f2f8:	68bb      	ldr	r3, [r7, #8]
 800f2fa:	6a1b      	ldr	r3, [r3, #32]
 800f2fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f300:	69b9      	ldr	r1, [r7, #24]
 800f302:	0148      	lsls	r0, r1, #5
 800f304:	69f9      	ldr	r1, [r7, #28]
 800f306:	4401      	add	r1, r0
 800f308:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f30c:	4313      	orrs	r3, r2
 800f30e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f310:	69bb      	ldr	r3, [r7, #24]
 800f312:	015a      	lsls	r2, r3, #5
 800f314:	69fb      	ldr	r3, [r7, #28]
 800f316:	4413      	add	r3, r2
 800f318:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f31c:	691b      	ldr	r3, [r3, #16]
 800f31e:	69ba      	ldr	r2, [r7, #24]
 800f320:	0151      	lsls	r1, r2, #5
 800f322:	69fa      	ldr	r2, [r7, #28]
 800f324:	440a      	add	r2, r1
 800f326:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f32a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f32e:	6113      	str	r3, [r2, #16]
 800f330:	e062      	b.n	800f3f8 <USB_EPStartXfer+0x490>
 800f332:	bf00      	nop
 800f334:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800f338:	68bb      	ldr	r3, [r7, #8]
 800f33a:	691b      	ldr	r3, [r3, #16]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d123      	bne.n	800f388 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f340:	69bb      	ldr	r3, [r7, #24]
 800f342:	015a      	lsls	r2, r3, #5
 800f344:	69fb      	ldr	r3, [r7, #28]
 800f346:	4413      	add	r3, r2
 800f348:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f34c:	691a      	ldr	r2, [r3, #16]
 800f34e:	68bb      	ldr	r3, [r7, #8]
 800f350:	689b      	ldr	r3, [r3, #8]
 800f352:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f356:	69b9      	ldr	r1, [r7, #24]
 800f358:	0148      	lsls	r0, r1, #5
 800f35a:	69f9      	ldr	r1, [r7, #28]
 800f35c:	4401      	add	r1, r0
 800f35e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f362:	4313      	orrs	r3, r2
 800f364:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f366:	69bb      	ldr	r3, [r7, #24]
 800f368:	015a      	lsls	r2, r3, #5
 800f36a:	69fb      	ldr	r3, [r7, #28]
 800f36c:	4413      	add	r3, r2
 800f36e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f372:	691b      	ldr	r3, [r3, #16]
 800f374:	69ba      	ldr	r2, [r7, #24]
 800f376:	0151      	lsls	r1, r2, #5
 800f378:	69fa      	ldr	r2, [r7, #28]
 800f37a:	440a      	add	r2, r1
 800f37c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f380:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f384:	6113      	str	r3, [r2, #16]
 800f386:	e037      	b.n	800f3f8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f388:	68bb      	ldr	r3, [r7, #8]
 800f38a:	691a      	ldr	r2, [r3, #16]
 800f38c:	68bb      	ldr	r3, [r7, #8]
 800f38e:	689b      	ldr	r3, [r3, #8]
 800f390:	4413      	add	r3, r2
 800f392:	1e5a      	subs	r2, r3, #1
 800f394:	68bb      	ldr	r3, [r7, #8]
 800f396:	689b      	ldr	r3, [r3, #8]
 800f398:	fbb2 f3f3 	udiv	r3, r2, r3
 800f39c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800f39e:	68bb      	ldr	r3, [r7, #8]
 800f3a0:	689b      	ldr	r3, [r3, #8]
 800f3a2:	8afa      	ldrh	r2, [r7, #22]
 800f3a4:	fb03 f202 	mul.w	r2, r3, r2
 800f3a8:	68bb      	ldr	r3, [r7, #8]
 800f3aa:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f3ac:	69bb      	ldr	r3, [r7, #24]
 800f3ae:	015a      	lsls	r2, r3, #5
 800f3b0:	69fb      	ldr	r3, [r7, #28]
 800f3b2:	4413      	add	r3, r2
 800f3b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f3b8:	691a      	ldr	r2, [r3, #16]
 800f3ba:	8afb      	ldrh	r3, [r7, #22]
 800f3bc:	04d9      	lsls	r1, r3, #19
 800f3be:	4b38      	ldr	r3, [pc, #224]	@ (800f4a0 <USB_EPStartXfer+0x538>)
 800f3c0:	400b      	ands	r3, r1
 800f3c2:	69b9      	ldr	r1, [r7, #24]
 800f3c4:	0148      	lsls	r0, r1, #5
 800f3c6:	69f9      	ldr	r1, [r7, #28]
 800f3c8:	4401      	add	r1, r0
 800f3ca:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f3ce:	4313      	orrs	r3, r2
 800f3d0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800f3d2:	69bb      	ldr	r3, [r7, #24]
 800f3d4:	015a      	lsls	r2, r3, #5
 800f3d6:	69fb      	ldr	r3, [r7, #28]
 800f3d8:	4413      	add	r3, r2
 800f3da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f3de:	691a      	ldr	r2, [r3, #16]
 800f3e0:	68bb      	ldr	r3, [r7, #8]
 800f3e2:	6a1b      	ldr	r3, [r3, #32]
 800f3e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f3e8:	69b9      	ldr	r1, [r7, #24]
 800f3ea:	0148      	lsls	r0, r1, #5
 800f3ec:	69f9      	ldr	r1, [r7, #28]
 800f3ee:	4401      	add	r1, r0
 800f3f0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f3f4:	4313      	orrs	r3, r2
 800f3f6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800f3f8:	79fb      	ldrb	r3, [r7, #7]
 800f3fa:	2b01      	cmp	r3, #1
 800f3fc:	d10d      	bne.n	800f41a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f3fe:	68bb      	ldr	r3, [r7, #8]
 800f400:	68db      	ldr	r3, [r3, #12]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d009      	beq.n	800f41a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f406:	68bb      	ldr	r3, [r7, #8]
 800f408:	68d9      	ldr	r1, [r3, #12]
 800f40a:	69bb      	ldr	r3, [r7, #24]
 800f40c:	015a      	lsls	r2, r3, #5
 800f40e:	69fb      	ldr	r3, [r7, #28]
 800f410:	4413      	add	r3, r2
 800f412:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f416:	460a      	mov	r2, r1
 800f418:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800f41a:	68bb      	ldr	r3, [r7, #8]
 800f41c:	791b      	ldrb	r3, [r3, #4]
 800f41e:	2b01      	cmp	r3, #1
 800f420:	d128      	bne.n	800f474 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f422:	69fb      	ldr	r3, [r7, #28]
 800f424:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f428:	689b      	ldr	r3, [r3, #8]
 800f42a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d110      	bne.n	800f454 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f432:	69bb      	ldr	r3, [r7, #24]
 800f434:	015a      	lsls	r2, r3, #5
 800f436:	69fb      	ldr	r3, [r7, #28]
 800f438:	4413      	add	r3, r2
 800f43a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	69ba      	ldr	r2, [r7, #24]
 800f442:	0151      	lsls	r1, r2, #5
 800f444:	69fa      	ldr	r2, [r7, #28]
 800f446:	440a      	add	r2, r1
 800f448:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f44c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f450:	6013      	str	r3, [r2, #0]
 800f452:	e00f      	b.n	800f474 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f454:	69bb      	ldr	r3, [r7, #24]
 800f456:	015a      	lsls	r2, r3, #5
 800f458:	69fb      	ldr	r3, [r7, #28]
 800f45a:	4413      	add	r3, r2
 800f45c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	69ba      	ldr	r2, [r7, #24]
 800f464:	0151      	lsls	r1, r2, #5
 800f466:	69fa      	ldr	r2, [r7, #28]
 800f468:	440a      	add	r2, r1
 800f46a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f46e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f472:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f474:	69bb      	ldr	r3, [r7, #24]
 800f476:	015a      	lsls	r2, r3, #5
 800f478:	69fb      	ldr	r3, [r7, #28]
 800f47a:	4413      	add	r3, r2
 800f47c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	69ba      	ldr	r2, [r7, #24]
 800f484:	0151      	lsls	r1, r2, #5
 800f486:	69fa      	ldr	r2, [r7, #28]
 800f488:	440a      	add	r2, r1
 800f48a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f48e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f492:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f494:	2300      	movs	r3, #0
}
 800f496:	4618      	mov	r0, r3
 800f498:	3720      	adds	r7, #32
 800f49a:	46bd      	mov	sp, r7
 800f49c:	bd80      	pop	{r7, pc}
 800f49e:	bf00      	nop
 800f4a0:	1ff80000 	.word	0x1ff80000

0800f4a4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f4a4:	b480      	push	{r7}
 800f4a6:	b087      	sub	sp, #28
 800f4a8:	af00      	add	r7, sp, #0
 800f4aa:	6078      	str	r0, [r7, #4]
 800f4ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f4ae:	2300      	movs	r3, #0
 800f4b0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f4ba:	683b      	ldr	r3, [r7, #0]
 800f4bc:	785b      	ldrb	r3, [r3, #1]
 800f4be:	2b01      	cmp	r3, #1
 800f4c0:	d14a      	bne.n	800f558 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	781b      	ldrb	r3, [r3, #0]
 800f4c6:	015a      	lsls	r2, r3, #5
 800f4c8:	693b      	ldr	r3, [r7, #16]
 800f4ca:	4413      	add	r3, r2
 800f4cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f4d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f4da:	f040 8086 	bne.w	800f5ea <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	781b      	ldrb	r3, [r3, #0]
 800f4e2:	015a      	lsls	r2, r3, #5
 800f4e4:	693b      	ldr	r3, [r7, #16]
 800f4e6:	4413      	add	r3, r2
 800f4e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	683a      	ldr	r2, [r7, #0]
 800f4f0:	7812      	ldrb	r2, [r2, #0]
 800f4f2:	0151      	lsls	r1, r2, #5
 800f4f4:	693a      	ldr	r2, [r7, #16]
 800f4f6:	440a      	add	r2, r1
 800f4f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f4fc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f500:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800f502:	683b      	ldr	r3, [r7, #0]
 800f504:	781b      	ldrb	r3, [r3, #0]
 800f506:	015a      	lsls	r2, r3, #5
 800f508:	693b      	ldr	r3, [r7, #16]
 800f50a:	4413      	add	r3, r2
 800f50c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	683a      	ldr	r2, [r7, #0]
 800f514:	7812      	ldrb	r2, [r2, #0]
 800f516:	0151      	lsls	r1, r2, #5
 800f518:	693a      	ldr	r2, [r7, #16]
 800f51a:	440a      	add	r2, r1
 800f51c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f520:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f524:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	3301      	adds	r3, #1
 800f52a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800f532:	4293      	cmp	r3, r2
 800f534:	d902      	bls.n	800f53c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800f536:	2301      	movs	r3, #1
 800f538:	75fb      	strb	r3, [r7, #23]
          break;
 800f53a:	e056      	b.n	800f5ea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800f53c:	683b      	ldr	r3, [r7, #0]
 800f53e:	781b      	ldrb	r3, [r3, #0]
 800f540:	015a      	lsls	r2, r3, #5
 800f542:	693b      	ldr	r3, [r7, #16]
 800f544:	4413      	add	r3, r2
 800f546:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f550:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f554:	d0e7      	beq.n	800f526 <USB_EPStopXfer+0x82>
 800f556:	e048      	b.n	800f5ea <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f558:	683b      	ldr	r3, [r7, #0]
 800f55a:	781b      	ldrb	r3, [r3, #0]
 800f55c:	015a      	lsls	r2, r3, #5
 800f55e:	693b      	ldr	r3, [r7, #16]
 800f560:	4413      	add	r3, r2
 800f562:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f56c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f570:	d13b      	bne.n	800f5ea <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800f572:	683b      	ldr	r3, [r7, #0]
 800f574:	781b      	ldrb	r3, [r3, #0]
 800f576:	015a      	lsls	r2, r3, #5
 800f578:	693b      	ldr	r3, [r7, #16]
 800f57a:	4413      	add	r3, r2
 800f57c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	683a      	ldr	r2, [r7, #0]
 800f584:	7812      	ldrb	r2, [r2, #0]
 800f586:	0151      	lsls	r1, r2, #5
 800f588:	693a      	ldr	r2, [r7, #16]
 800f58a:	440a      	add	r2, r1
 800f58c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f590:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f594:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800f596:	683b      	ldr	r3, [r7, #0]
 800f598:	781b      	ldrb	r3, [r3, #0]
 800f59a:	015a      	lsls	r2, r3, #5
 800f59c:	693b      	ldr	r3, [r7, #16]
 800f59e:	4413      	add	r3, r2
 800f5a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	683a      	ldr	r2, [r7, #0]
 800f5a8:	7812      	ldrb	r2, [r2, #0]
 800f5aa:	0151      	lsls	r1, r2, #5
 800f5ac:	693a      	ldr	r2, [r7, #16]
 800f5ae:	440a      	add	r2, r1
 800f5b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f5b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f5b8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	3301      	adds	r3, #1
 800f5be:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800f5c6:	4293      	cmp	r3, r2
 800f5c8:	d902      	bls.n	800f5d0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800f5ca:	2301      	movs	r3, #1
 800f5cc:	75fb      	strb	r3, [r7, #23]
          break;
 800f5ce:	e00c      	b.n	800f5ea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800f5d0:	683b      	ldr	r3, [r7, #0]
 800f5d2:	781b      	ldrb	r3, [r3, #0]
 800f5d4:	015a      	lsls	r2, r3, #5
 800f5d6:	693b      	ldr	r3, [r7, #16]
 800f5d8:	4413      	add	r3, r2
 800f5da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f5e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f5e8:	d0e7      	beq.n	800f5ba <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800f5ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5ec:	4618      	mov	r0, r3
 800f5ee:	371c      	adds	r7, #28
 800f5f0:	46bd      	mov	sp, r7
 800f5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f6:	4770      	bx	lr

0800f5f8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800f5f8:	b480      	push	{r7}
 800f5fa:	b089      	sub	sp, #36	@ 0x24
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	60f8      	str	r0, [r7, #12]
 800f600:	60b9      	str	r1, [r7, #8]
 800f602:	4611      	mov	r1, r2
 800f604:	461a      	mov	r2, r3
 800f606:	460b      	mov	r3, r1
 800f608:	71fb      	strb	r3, [r7, #7]
 800f60a:	4613      	mov	r3, r2
 800f60c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800f612:	68bb      	ldr	r3, [r7, #8]
 800f614:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800f616:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d123      	bne.n	800f666 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800f61e:	88bb      	ldrh	r3, [r7, #4]
 800f620:	3303      	adds	r3, #3
 800f622:	089b      	lsrs	r3, r3, #2
 800f624:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800f626:	2300      	movs	r3, #0
 800f628:	61bb      	str	r3, [r7, #24]
 800f62a:	e018      	b.n	800f65e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f62c:	79fb      	ldrb	r3, [r7, #7]
 800f62e:	031a      	lsls	r2, r3, #12
 800f630:	697b      	ldr	r3, [r7, #20]
 800f632:	4413      	add	r3, r2
 800f634:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f638:	461a      	mov	r2, r3
 800f63a:	69fb      	ldr	r3, [r7, #28]
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800f640:	69fb      	ldr	r3, [r7, #28]
 800f642:	3301      	adds	r3, #1
 800f644:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f646:	69fb      	ldr	r3, [r7, #28]
 800f648:	3301      	adds	r3, #1
 800f64a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f64c:	69fb      	ldr	r3, [r7, #28]
 800f64e:	3301      	adds	r3, #1
 800f650:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f652:	69fb      	ldr	r3, [r7, #28]
 800f654:	3301      	adds	r3, #1
 800f656:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800f658:	69bb      	ldr	r3, [r7, #24]
 800f65a:	3301      	adds	r3, #1
 800f65c:	61bb      	str	r3, [r7, #24]
 800f65e:	69ba      	ldr	r2, [r7, #24]
 800f660:	693b      	ldr	r3, [r7, #16]
 800f662:	429a      	cmp	r2, r3
 800f664:	d3e2      	bcc.n	800f62c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800f666:	2300      	movs	r3, #0
}
 800f668:	4618      	mov	r0, r3
 800f66a:	3724      	adds	r7, #36	@ 0x24
 800f66c:	46bd      	mov	sp, r7
 800f66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f672:	4770      	bx	lr

0800f674 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800f674:	b480      	push	{r7}
 800f676:	b08b      	sub	sp, #44	@ 0x2c
 800f678:	af00      	add	r7, sp, #0
 800f67a:	60f8      	str	r0, [r7, #12]
 800f67c:	60b9      	str	r1, [r7, #8]
 800f67e:	4613      	mov	r3, r2
 800f680:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800f686:	68bb      	ldr	r3, [r7, #8]
 800f688:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800f68a:	88fb      	ldrh	r3, [r7, #6]
 800f68c:	089b      	lsrs	r3, r3, #2
 800f68e:	b29b      	uxth	r3, r3
 800f690:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800f692:	88fb      	ldrh	r3, [r7, #6]
 800f694:	f003 0303 	and.w	r3, r3, #3
 800f698:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800f69a:	2300      	movs	r3, #0
 800f69c:	623b      	str	r3, [r7, #32]
 800f69e:	e014      	b.n	800f6ca <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f6a0:	69bb      	ldr	r3, [r7, #24]
 800f6a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f6a6:	681a      	ldr	r2, [r3, #0]
 800f6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6aa:	601a      	str	r2, [r3, #0]
    pDest++;
 800f6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6ae:	3301      	adds	r3, #1
 800f6b0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f6b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6b4:	3301      	adds	r3, #1
 800f6b6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6ba:	3301      	adds	r3, #1
 800f6bc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6c0:	3301      	adds	r3, #1
 800f6c2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800f6c4:	6a3b      	ldr	r3, [r7, #32]
 800f6c6:	3301      	adds	r3, #1
 800f6c8:	623b      	str	r3, [r7, #32]
 800f6ca:	6a3a      	ldr	r2, [r7, #32]
 800f6cc:	697b      	ldr	r3, [r7, #20]
 800f6ce:	429a      	cmp	r2, r3
 800f6d0:	d3e6      	bcc.n	800f6a0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800f6d2:	8bfb      	ldrh	r3, [r7, #30]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d01e      	beq.n	800f716 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800f6d8:	2300      	movs	r3, #0
 800f6da:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800f6dc:	69bb      	ldr	r3, [r7, #24]
 800f6de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f6e2:	461a      	mov	r2, r3
 800f6e4:	f107 0310 	add.w	r3, r7, #16
 800f6e8:	6812      	ldr	r2, [r2, #0]
 800f6ea:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f6ec:	693a      	ldr	r2, [r7, #16]
 800f6ee:	6a3b      	ldr	r3, [r7, #32]
 800f6f0:	b2db      	uxtb	r3, r3
 800f6f2:	00db      	lsls	r3, r3, #3
 800f6f4:	fa22 f303 	lsr.w	r3, r2, r3
 800f6f8:	b2da      	uxtb	r2, r3
 800f6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6fc:	701a      	strb	r2, [r3, #0]
      i++;
 800f6fe:	6a3b      	ldr	r3, [r7, #32]
 800f700:	3301      	adds	r3, #1
 800f702:	623b      	str	r3, [r7, #32]
      pDest++;
 800f704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f706:	3301      	adds	r3, #1
 800f708:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800f70a:	8bfb      	ldrh	r3, [r7, #30]
 800f70c:	3b01      	subs	r3, #1
 800f70e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800f710:	8bfb      	ldrh	r3, [r7, #30]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d1ea      	bne.n	800f6ec <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800f716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f718:	4618      	mov	r0, r3
 800f71a:	372c      	adds	r7, #44	@ 0x2c
 800f71c:	46bd      	mov	sp, r7
 800f71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f722:	4770      	bx	lr

0800f724 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f724:	b480      	push	{r7}
 800f726:	b085      	sub	sp, #20
 800f728:	af00      	add	r7, sp, #0
 800f72a:	6078      	str	r0, [r7, #4]
 800f72c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f732:	683b      	ldr	r3, [r7, #0]
 800f734:	781b      	ldrb	r3, [r3, #0]
 800f736:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f738:	683b      	ldr	r3, [r7, #0]
 800f73a:	785b      	ldrb	r3, [r3, #1]
 800f73c:	2b01      	cmp	r3, #1
 800f73e:	d12c      	bne.n	800f79a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f740:	68bb      	ldr	r3, [r7, #8]
 800f742:	015a      	lsls	r2, r3, #5
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	4413      	add	r3, r2
 800f748:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	db12      	blt.n	800f778 <USB_EPSetStall+0x54>
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d00f      	beq.n	800f778 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800f758:	68bb      	ldr	r3, [r7, #8]
 800f75a:	015a      	lsls	r2, r3, #5
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	4413      	add	r3, r2
 800f760:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	68ba      	ldr	r2, [r7, #8]
 800f768:	0151      	lsls	r1, r2, #5
 800f76a:	68fa      	ldr	r2, [r7, #12]
 800f76c:	440a      	add	r2, r1
 800f76e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f772:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f776:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f778:	68bb      	ldr	r3, [r7, #8]
 800f77a:	015a      	lsls	r2, r3, #5
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	4413      	add	r3, r2
 800f780:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	68ba      	ldr	r2, [r7, #8]
 800f788:	0151      	lsls	r1, r2, #5
 800f78a:	68fa      	ldr	r2, [r7, #12]
 800f78c:	440a      	add	r2, r1
 800f78e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f792:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f796:	6013      	str	r3, [r2, #0]
 800f798:	e02b      	b.n	800f7f2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f79a:	68bb      	ldr	r3, [r7, #8]
 800f79c:	015a      	lsls	r2, r3, #5
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	4413      	add	r3, r2
 800f7a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	db12      	blt.n	800f7d2 <USB_EPSetStall+0xae>
 800f7ac:	68bb      	ldr	r3, [r7, #8]
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d00f      	beq.n	800f7d2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f7b2:	68bb      	ldr	r3, [r7, #8]
 800f7b4:	015a      	lsls	r2, r3, #5
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	4413      	add	r3, r2
 800f7ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	68ba      	ldr	r2, [r7, #8]
 800f7c2:	0151      	lsls	r1, r2, #5
 800f7c4:	68fa      	ldr	r2, [r7, #12]
 800f7c6:	440a      	add	r2, r1
 800f7c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f7cc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f7d0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f7d2:	68bb      	ldr	r3, [r7, #8]
 800f7d4:	015a      	lsls	r2, r3, #5
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	4413      	add	r3, r2
 800f7da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	68ba      	ldr	r2, [r7, #8]
 800f7e2:	0151      	lsls	r1, r2, #5
 800f7e4:	68fa      	ldr	r2, [r7, #12]
 800f7e6:	440a      	add	r2, r1
 800f7e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f7ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f7f0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f7f2:	2300      	movs	r3, #0
}
 800f7f4:	4618      	mov	r0, r3
 800f7f6:	3714      	adds	r7, #20
 800f7f8:	46bd      	mov	sp, r7
 800f7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7fe:	4770      	bx	lr

0800f800 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f800:	b480      	push	{r7}
 800f802:	b085      	sub	sp, #20
 800f804:	af00      	add	r7, sp, #0
 800f806:	6078      	str	r0, [r7, #4]
 800f808:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f80e:	683b      	ldr	r3, [r7, #0]
 800f810:	781b      	ldrb	r3, [r3, #0]
 800f812:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f814:	683b      	ldr	r3, [r7, #0]
 800f816:	785b      	ldrb	r3, [r3, #1]
 800f818:	2b01      	cmp	r3, #1
 800f81a:	d128      	bne.n	800f86e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f81c:	68bb      	ldr	r3, [r7, #8]
 800f81e:	015a      	lsls	r2, r3, #5
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	4413      	add	r3, r2
 800f824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	68ba      	ldr	r2, [r7, #8]
 800f82c:	0151      	lsls	r1, r2, #5
 800f82e:	68fa      	ldr	r2, [r7, #12]
 800f830:	440a      	add	r2, r1
 800f832:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f836:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f83a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	791b      	ldrb	r3, [r3, #4]
 800f840:	2b03      	cmp	r3, #3
 800f842:	d003      	beq.n	800f84c <USB_EPClearStall+0x4c>
 800f844:	683b      	ldr	r3, [r7, #0]
 800f846:	791b      	ldrb	r3, [r3, #4]
 800f848:	2b02      	cmp	r3, #2
 800f84a:	d138      	bne.n	800f8be <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f84c:	68bb      	ldr	r3, [r7, #8]
 800f84e:	015a      	lsls	r2, r3, #5
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	4413      	add	r3, r2
 800f854:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	68ba      	ldr	r2, [r7, #8]
 800f85c:	0151      	lsls	r1, r2, #5
 800f85e:	68fa      	ldr	r2, [r7, #12]
 800f860:	440a      	add	r2, r1
 800f862:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f86a:	6013      	str	r3, [r2, #0]
 800f86c:	e027      	b.n	800f8be <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f86e:	68bb      	ldr	r3, [r7, #8]
 800f870:	015a      	lsls	r2, r3, #5
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	4413      	add	r3, r2
 800f876:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	68ba      	ldr	r2, [r7, #8]
 800f87e:	0151      	lsls	r1, r2, #5
 800f880:	68fa      	ldr	r2, [r7, #12]
 800f882:	440a      	add	r2, r1
 800f884:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f888:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f88c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f88e:	683b      	ldr	r3, [r7, #0]
 800f890:	791b      	ldrb	r3, [r3, #4]
 800f892:	2b03      	cmp	r3, #3
 800f894:	d003      	beq.n	800f89e <USB_EPClearStall+0x9e>
 800f896:	683b      	ldr	r3, [r7, #0]
 800f898:	791b      	ldrb	r3, [r3, #4]
 800f89a:	2b02      	cmp	r3, #2
 800f89c:	d10f      	bne.n	800f8be <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f89e:	68bb      	ldr	r3, [r7, #8]
 800f8a0:	015a      	lsls	r2, r3, #5
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	4413      	add	r3, r2
 800f8a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	68ba      	ldr	r2, [r7, #8]
 800f8ae:	0151      	lsls	r1, r2, #5
 800f8b0:	68fa      	ldr	r2, [r7, #12]
 800f8b2:	440a      	add	r2, r1
 800f8b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f8b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f8bc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800f8be:	2300      	movs	r3, #0
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	3714      	adds	r7, #20
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ca:	4770      	bx	lr

0800f8cc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800f8cc:	b480      	push	{r7}
 800f8ce:	b085      	sub	sp, #20
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
 800f8d4:	460b      	mov	r3, r1
 800f8d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	68fa      	ldr	r2, [r7, #12]
 800f8e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f8ea:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800f8ee:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f8f6:	681a      	ldr	r2, [r3, #0]
 800f8f8:	78fb      	ldrb	r3, [r7, #3]
 800f8fa:	011b      	lsls	r3, r3, #4
 800f8fc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800f900:	68f9      	ldr	r1, [r7, #12]
 800f902:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f906:	4313      	orrs	r3, r2
 800f908:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800f90a:	2300      	movs	r3, #0
}
 800f90c:	4618      	mov	r0, r3
 800f90e:	3714      	adds	r7, #20
 800f910:	46bd      	mov	sp, r7
 800f912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f916:	4770      	bx	lr

0800f918 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800f918:	b480      	push	{r7}
 800f91a:	b085      	sub	sp, #20
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	68fa      	ldr	r2, [r7, #12]
 800f92e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f932:	f023 0303 	bic.w	r3, r3, #3
 800f936:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f93e:	685b      	ldr	r3, [r3, #4]
 800f940:	68fa      	ldr	r2, [r7, #12]
 800f942:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f946:	f023 0302 	bic.w	r3, r3, #2
 800f94a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f94c:	2300      	movs	r3, #0
}
 800f94e:	4618      	mov	r0, r3
 800f950:	3714      	adds	r7, #20
 800f952:	46bd      	mov	sp, r7
 800f954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f958:	4770      	bx	lr

0800f95a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800f95a:	b480      	push	{r7}
 800f95c:	b085      	sub	sp, #20
 800f95e:	af00      	add	r7, sp, #0
 800f960:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	68fa      	ldr	r2, [r7, #12]
 800f970:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f974:	f023 0303 	bic.w	r3, r3, #3
 800f978:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f980:	685b      	ldr	r3, [r3, #4]
 800f982:	68fa      	ldr	r2, [r7, #12]
 800f984:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f988:	f043 0302 	orr.w	r3, r3, #2
 800f98c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f98e:	2300      	movs	r3, #0
}
 800f990:	4618      	mov	r0, r3
 800f992:	3714      	adds	r7, #20
 800f994:	46bd      	mov	sp, r7
 800f996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99a:	4770      	bx	lr

0800f99c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800f99c:	b480      	push	{r7}
 800f99e:	b085      	sub	sp, #20
 800f9a0:	af00      	add	r7, sp, #0
 800f9a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	695b      	ldr	r3, [r3, #20]
 800f9a8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	699b      	ldr	r3, [r3, #24]
 800f9ae:	68fa      	ldr	r2, [r7, #12]
 800f9b0:	4013      	ands	r3, r2
 800f9b2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
}
 800f9b6:	4618      	mov	r0, r3
 800f9b8:	3714      	adds	r7, #20
 800f9ba:	46bd      	mov	sp, r7
 800f9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c0:	4770      	bx	lr

0800f9c2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800f9c2:	b480      	push	{r7}
 800f9c4:	b085      	sub	sp, #20
 800f9c6:	af00      	add	r7, sp, #0
 800f9c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f9d4:	699b      	ldr	r3, [r3, #24]
 800f9d6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f9de:	69db      	ldr	r3, [r3, #28]
 800f9e0:	68ba      	ldr	r2, [r7, #8]
 800f9e2:	4013      	ands	r3, r2
 800f9e4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800f9e6:	68bb      	ldr	r3, [r7, #8]
 800f9e8:	0c1b      	lsrs	r3, r3, #16
}
 800f9ea:	4618      	mov	r0, r3
 800f9ec:	3714      	adds	r7, #20
 800f9ee:	46bd      	mov	sp, r7
 800f9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f4:	4770      	bx	lr

0800f9f6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800f9f6:	b480      	push	{r7}
 800f9f8:	b085      	sub	sp, #20
 800f9fa:	af00      	add	r7, sp, #0
 800f9fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fa08:	699b      	ldr	r3, [r3, #24]
 800fa0a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fa0c:	68fb      	ldr	r3, [r7, #12]
 800fa0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fa12:	69db      	ldr	r3, [r3, #28]
 800fa14:	68ba      	ldr	r2, [r7, #8]
 800fa16:	4013      	ands	r3, r2
 800fa18:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800fa1a:	68bb      	ldr	r3, [r7, #8]
 800fa1c:	b29b      	uxth	r3, r3
}
 800fa1e:	4618      	mov	r0, r3
 800fa20:	3714      	adds	r7, #20
 800fa22:	46bd      	mov	sp, r7
 800fa24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa28:	4770      	bx	lr

0800fa2a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800fa2a:	b480      	push	{r7}
 800fa2c:	b085      	sub	sp, #20
 800fa2e:	af00      	add	r7, sp, #0
 800fa30:	6078      	str	r0, [r7, #4]
 800fa32:	460b      	mov	r3, r1
 800fa34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800fa3a:	78fb      	ldrb	r3, [r7, #3]
 800fa3c:	015a      	lsls	r2, r3, #5
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	4413      	add	r3, r2
 800fa42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fa46:	689b      	ldr	r3, [r3, #8]
 800fa48:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fa50:	695b      	ldr	r3, [r3, #20]
 800fa52:	68ba      	ldr	r2, [r7, #8]
 800fa54:	4013      	ands	r3, r2
 800fa56:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800fa58:	68bb      	ldr	r3, [r7, #8]
}
 800fa5a:	4618      	mov	r0, r3
 800fa5c:	3714      	adds	r7, #20
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa64:	4770      	bx	lr

0800fa66 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800fa66:	b480      	push	{r7}
 800fa68:	b087      	sub	sp, #28
 800fa6a:	af00      	add	r7, sp, #0
 800fa6c:	6078      	str	r0, [r7, #4]
 800fa6e:	460b      	mov	r3, r1
 800fa70:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800fa76:	697b      	ldr	r3, [r7, #20]
 800fa78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fa7c:	691b      	ldr	r3, [r3, #16]
 800fa7e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800fa80:	697b      	ldr	r3, [r7, #20]
 800fa82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fa86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fa88:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800fa8a:	78fb      	ldrb	r3, [r7, #3]
 800fa8c:	f003 030f 	and.w	r3, r3, #15
 800fa90:	68fa      	ldr	r2, [r7, #12]
 800fa92:	fa22 f303 	lsr.w	r3, r2, r3
 800fa96:	01db      	lsls	r3, r3, #7
 800fa98:	b2db      	uxtb	r3, r3
 800fa9a:	693a      	ldr	r2, [r7, #16]
 800fa9c:	4313      	orrs	r3, r2
 800fa9e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800faa0:	78fb      	ldrb	r3, [r7, #3]
 800faa2:	015a      	lsls	r2, r3, #5
 800faa4:	697b      	ldr	r3, [r7, #20]
 800faa6:	4413      	add	r3, r2
 800faa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800faac:	689b      	ldr	r3, [r3, #8]
 800faae:	693a      	ldr	r2, [r7, #16]
 800fab0:	4013      	ands	r3, r2
 800fab2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800fab4:	68bb      	ldr	r3, [r7, #8]
}
 800fab6:	4618      	mov	r0, r3
 800fab8:	371c      	adds	r7, #28
 800faba:	46bd      	mov	sp, r7
 800fabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac0:	4770      	bx	lr

0800fac2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800fac2:	b480      	push	{r7}
 800fac4:	b083      	sub	sp, #12
 800fac6:	af00      	add	r7, sp, #0
 800fac8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	695b      	ldr	r3, [r3, #20]
 800face:	f003 0301 	and.w	r3, r3, #1
}
 800fad2:	4618      	mov	r0, r3
 800fad4:	370c      	adds	r7, #12
 800fad6:	46bd      	mov	sp, r7
 800fad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fadc:	4770      	bx	lr

0800fade <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800fade:	b480      	push	{r7}
 800fae0:	b085      	sub	sp, #20
 800fae2:	af00      	add	r7, sp, #0
 800fae4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800faf0:	681b      	ldr	r3, [r3, #0]
 800faf2:	68fa      	ldr	r2, [r7, #12]
 800faf4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800faf8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800fafc:	f023 0307 	bic.w	r3, r3, #7
 800fb00:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fb08:	685b      	ldr	r3, [r3, #4]
 800fb0a:	68fa      	ldr	r2, [r7, #12]
 800fb0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800fb10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fb14:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fb16:	2300      	movs	r3, #0
}
 800fb18:	4618      	mov	r0, r3
 800fb1a:	3714      	adds	r7, #20
 800fb1c:	46bd      	mov	sp, r7
 800fb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb22:	4770      	bx	lr

0800fb24 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800fb24:	b480      	push	{r7}
 800fb26:	b087      	sub	sp, #28
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	60f8      	str	r0, [r7, #12]
 800fb2c:	460b      	mov	r3, r1
 800fb2e:	607a      	str	r2, [r7, #4]
 800fb30:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	333c      	adds	r3, #60	@ 0x3c
 800fb3a:	3304      	adds	r3, #4
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800fb40:	693b      	ldr	r3, [r7, #16]
 800fb42:	4a26      	ldr	r2, [pc, #152]	@ (800fbdc <USB_EP0_OutStart+0xb8>)
 800fb44:	4293      	cmp	r3, r2
 800fb46:	d90a      	bls.n	800fb5e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fb48:	697b      	ldr	r3, [r7, #20]
 800fb4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fb54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fb58:	d101      	bne.n	800fb5e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800fb5a:	2300      	movs	r3, #0
 800fb5c:	e037      	b.n	800fbce <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fb5e:	697b      	ldr	r3, [r7, #20]
 800fb60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fb64:	461a      	mov	r2, r3
 800fb66:	2300      	movs	r3, #0
 800fb68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fb6a:	697b      	ldr	r3, [r7, #20]
 800fb6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fb70:	691b      	ldr	r3, [r3, #16]
 800fb72:	697a      	ldr	r2, [r7, #20]
 800fb74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fb78:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800fb7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800fb7e:	697b      	ldr	r3, [r7, #20]
 800fb80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fb84:	691b      	ldr	r3, [r3, #16]
 800fb86:	697a      	ldr	r2, [r7, #20]
 800fb88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fb8c:	f043 0318 	orr.w	r3, r3, #24
 800fb90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800fb92:	697b      	ldr	r3, [r7, #20]
 800fb94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fb98:	691b      	ldr	r3, [r3, #16]
 800fb9a:	697a      	ldr	r2, [r7, #20]
 800fb9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fba0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800fba4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800fba6:	7afb      	ldrb	r3, [r7, #11]
 800fba8:	2b01      	cmp	r3, #1
 800fbaa:	d10f      	bne.n	800fbcc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800fbac:	697b      	ldr	r3, [r7, #20]
 800fbae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fbb2:	461a      	mov	r2, r3
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800fbb8:	697b      	ldr	r3, [r7, #20]
 800fbba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	697a      	ldr	r2, [r7, #20]
 800fbc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fbc6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800fbca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fbcc:	2300      	movs	r3, #0
}
 800fbce:	4618      	mov	r0, r3
 800fbd0:	371c      	adds	r7, #28
 800fbd2:	46bd      	mov	sp, r7
 800fbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd8:	4770      	bx	lr
 800fbda:	bf00      	nop
 800fbdc:	4f54300a 	.word	0x4f54300a

0800fbe0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800fbe0:	b480      	push	{r7}
 800fbe2:	b085      	sub	sp, #20
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800fbe8:	2300      	movs	r3, #0
 800fbea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	3301      	adds	r3, #1
 800fbf0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800fbf8:	d901      	bls.n	800fbfe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800fbfa:	2303      	movs	r3, #3
 800fbfc:	e01b      	b.n	800fc36 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	691b      	ldr	r3, [r3, #16]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	daf2      	bge.n	800fbec <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800fc06:	2300      	movs	r3, #0
 800fc08:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	691b      	ldr	r3, [r3, #16]
 800fc0e:	f043 0201 	orr.w	r2, r3, #1
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	3301      	adds	r3, #1
 800fc1a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800fc1c:	68fb      	ldr	r3, [r7, #12]
 800fc1e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800fc22:	d901      	bls.n	800fc28 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800fc24:	2303      	movs	r3, #3
 800fc26:	e006      	b.n	800fc36 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	691b      	ldr	r3, [r3, #16]
 800fc2c:	f003 0301 	and.w	r3, r3, #1
 800fc30:	2b01      	cmp	r3, #1
 800fc32:	d0f0      	beq.n	800fc16 <USB_CoreReset+0x36>

  return HAL_OK;
 800fc34:	2300      	movs	r3, #0
}
 800fc36:	4618      	mov	r0, r3
 800fc38:	3714      	adds	r7, #20
 800fc3a:	46bd      	mov	sp, r7
 800fc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc40:	4770      	bx	lr
	...

0800fc44 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800fc48:	4904      	ldr	r1, [pc, #16]	@ (800fc5c <MX_FATFS_Init+0x18>)
 800fc4a:	4805      	ldr	r0, [pc, #20]	@ (800fc60 <MX_FATFS_Init+0x1c>)
 800fc4c:	f002 f880 	bl	8011d50 <FATFS_LinkDriver>
 800fc50:	4603      	mov	r3, r0
 800fc52:	461a      	mov	r2, r3
 800fc54:	4b03      	ldr	r3, [pc, #12]	@ (800fc64 <MX_FATFS_Init+0x20>)
 800fc56:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800fc58:	bf00      	nop
 800fc5a:	bd80      	pop	{r7, pc}
 800fc5c:	200040a0 	.word	0x200040a0
 800fc60:	200000d4 	.word	0x200000d4
 800fc64:	2000409c 	.word	0x2000409c

0800fc68 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800fc68:	b580      	push	{r7, lr}
 800fc6a:	b082      	sub	sp, #8
 800fc6c:	af00      	add	r7, sp, #0
 800fc6e:	4603      	mov	r3, r0
 800fc70:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 800fc72:	79fb      	ldrb	r3, [r7, #7]
 800fc74:	4618      	mov	r0, r3
 800fc76:	f7f1 fc3b 	bl	80014f0 <SD_disk_initialize>
 800fc7a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800fc7c:	4618      	mov	r0, r3
 800fc7e:	3708      	adds	r7, #8
 800fc80:	46bd      	mov	sp, r7
 800fc82:	bd80      	pop	{r7, pc}

0800fc84 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b082      	sub	sp, #8
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	4603      	mov	r3, r0
 800fc8c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 800fc8e:	79fb      	ldrb	r3, [r7, #7]
 800fc90:	4618      	mov	r0, r3
 800fc92:	f7f1 fd13 	bl	80016bc <SD_disk_status>
 800fc96:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800fc98:	4618      	mov	r0, r3
 800fc9a:	3708      	adds	r7, #8
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	bd80      	pop	{r7, pc}

0800fca0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800fca0:	b580      	push	{r7, lr}
 800fca2:	b084      	sub	sp, #16
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	60b9      	str	r1, [r7, #8]
 800fca8:	607a      	str	r2, [r7, #4]
 800fcaa:	603b      	str	r3, [r7, #0]
 800fcac:	4603      	mov	r3, r0
 800fcae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 800fcb0:	7bf8      	ldrb	r0, [r7, #15]
 800fcb2:	683b      	ldr	r3, [r7, #0]
 800fcb4:	687a      	ldr	r2, [r7, #4]
 800fcb6:	68b9      	ldr	r1, [r7, #8]
 800fcb8:	f7f1 fd16 	bl	80016e8 <SD_disk_read>
 800fcbc:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	3710      	adds	r7, #16
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	bd80      	pop	{r7, pc}

0800fcc6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800fcc6:	b580      	push	{r7, lr}
 800fcc8:	b084      	sub	sp, #16
 800fcca:	af00      	add	r7, sp, #0
 800fccc:	60b9      	str	r1, [r7, #8]
 800fcce:	607a      	str	r2, [r7, #4]
 800fcd0:	603b      	str	r3, [r7, #0]
 800fcd2:	4603      	mov	r3, r0
 800fcd4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 800fcd6:	7bf8      	ldrb	r0, [r7, #15]
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	687a      	ldr	r2, [r7, #4]
 800fcdc:	68b9      	ldr	r1, [r7, #8]
 800fcde:	f7f1 fd6d 	bl	80017bc <SD_disk_write>
 800fce2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800fce4:	4618      	mov	r0, r3
 800fce6:	3710      	adds	r7, #16
 800fce8:	46bd      	mov	sp, r7
 800fcea:	bd80      	pop	{r7, pc}

0800fcec <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800fcec:	b580      	push	{r7, lr}
 800fcee:	b082      	sub	sp, #8
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	4603      	mov	r3, r0
 800fcf4:	603a      	str	r2, [r7, #0]
 800fcf6:	71fb      	strb	r3, [r7, #7]
 800fcf8:	460b      	mov	r3, r1
 800fcfa:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 800fcfc:	79b9      	ldrb	r1, [r7, #6]
 800fcfe:	79fb      	ldrb	r3, [r7, #7]
 800fd00:	683a      	ldr	r2, [r7, #0]
 800fd02:	4618      	mov	r0, r3
 800fd04:	f7f1 fdde 	bl	80018c4 <SD_disk_ioctl>
 800fd08:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	3708      	adds	r7, #8
 800fd0e:	46bd      	mov	sp, r7
 800fd10:	bd80      	pop	{r7, pc}
	...

0800fd14 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	b084      	sub	sp, #16
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
 800fd1c:	460b      	mov	r3, r1
 800fd1e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800fd20:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800fd24:	f002 fcfa 	bl	801271c <USBD_static_malloc>
 800fd28:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d109      	bne.n	800fd44 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	32b0      	adds	r2, #176	@ 0xb0
 800fd3a:	2100      	movs	r1, #0
 800fd3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800fd40:	2302      	movs	r3, #2
 800fd42:	e0d4      	b.n	800feee <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800fd44:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800fd48:	2100      	movs	r1, #0
 800fd4a:	68f8      	ldr	r0, [r7, #12]
 800fd4c:	f003 fb65 	bl	801341a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	32b0      	adds	r2, #176	@ 0xb0
 800fd5a:	68f9      	ldr	r1, [r7, #12]
 800fd5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	32b0      	adds	r2, #176	@ 0xb0
 800fd6a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	7c1b      	ldrb	r3, [r3, #16]
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d138      	bne.n	800fdee <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800fd7c:	4b5e      	ldr	r3, [pc, #376]	@ (800fef8 <USBD_CDC_Init+0x1e4>)
 800fd7e:	7819      	ldrb	r1, [r3, #0]
 800fd80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fd84:	2202      	movs	r2, #2
 800fd86:	6878      	ldr	r0, [r7, #4]
 800fd88:	f002 fba5 	bl	80124d6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800fd8c:	4b5a      	ldr	r3, [pc, #360]	@ (800fef8 <USBD_CDC_Init+0x1e4>)
 800fd8e:	781b      	ldrb	r3, [r3, #0]
 800fd90:	f003 020f 	and.w	r2, r3, #15
 800fd94:	6879      	ldr	r1, [r7, #4]
 800fd96:	4613      	mov	r3, r2
 800fd98:	009b      	lsls	r3, r3, #2
 800fd9a:	4413      	add	r3, r2
 800fd9c:	009b      	lsls	r3, r3, #2
 800fd9e:	440b      	add	r3, r1
 800fda0:	3324      	adds	r3, #36	@ 0x24
 800fda2:	2201      	movs	r2, #1
 800fda4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800fda6:	4b55      	ldr	r3, [pc, #340]	@ (800fefc <USBD_CDC_Init+0x1e8>)
 800fda8:	7819      	ldrb	r1, [r3, #0]
 800fdaa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fdae:	2202      	movs	r2, #2
 800fdb0:	6878      	ldr	r0, [r7, #4]
 800fdb2:	f002 fb90 	bl	80124d6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800fdb6:	4b51      	ldr	r3, [pc, #324]	@ (800fefc <USBD_CDC_Init+0x1e8>)
 800fdb8:	781b      	ldrb	r3, [r3, #0]
 800fdba:	f003 020f 	and.w	r2, r3, #15
 800fdbe:	6879      	ldr	r1, [r7, #4]
 800fdc0:	4613      	mov	r3, r2
 800fdc2:	009b      	lsls	r3, r3, #2
 800fdc4:	4413      	add	r3, r2
 800fdc6:	009b      	lsls	r3, r3, #2
 800fdc8:	440b      	add	r3, r1
 800fdca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fdce:	2201      	movs	r2, #1
 800fdd0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fdd2:	4b4b      	ldr	r3, [pc, #300]	@ (800ff00 <USBD_CDC_Init+0x1ec>)
 800fdd4:	781b      	ldrb	r3, [r3, #0]
 800fdd6:	f003 020f 	and.w	r2, r3, #15
 800fdda:	6879      	ldr	r1, [r7, #4]
 800fddc:	4613      	mov	r3, r2
 800fdde:	009b      	lsls	r3, r3, #2
 800fde0:	4413      	add	r3, r2
 800fde2:	009b      	lsls	r3, r3, #2
 800fde4:	440b      	add	r3, r1
 800fde6:	3326      	adds	r3, #38	@ 0x26
 800fde8:	2210      	movs	r2, #16
 800fdea:	801a      	strh	r2, [r3, #0]
 800fdec:	e035      	b.n	800fe5a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800fdee:	4b42      	ldr	r3, [pc, #264]	@ (800fef8 <USBD_CDC_Init+0x1e4>)
 800fdf0:	7819      	ldrb	r1, [r3, #0]
 800fdf2:	2340      	movs	r3, #64	@ 0x40
 800fdf4:	2202      	movs	r2, #2
 800fdf6:	6878      	ldr	r0, [r7, #4]
 800fdf8:	f002 fb6d 	bl	80124d6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800fdfc:	4b3e      	ldr	r3, [pc, #248]	@ (800fef8 <USBD_CDC_Init+0x1e4>)
 800fdfe:	781b      	ldrb	r3, [r3, #0]
 800fe00:	f003 020f 	and.w	r2, r3, #15
 800fe04:	6879      	ldr	r1, [r7, #4]
 800fe06:	4613      	mov	r3, r2
 800fe08:	009b      	lsls	r3, r3, #2
 800fe0a:	4413      	add	r3, r2
 800fe0c:	009b      	lsls	r3, r3, #2
 800fe0e:	440b      	add	r3, r1
 800fe10:	3324      	adds	r3, #36	@ 0x24
 800fe12:	2201      	movs	r2, #1
 800fe14:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800fe16:	4b39      	ldr	r3, [pc, #228]	@ (800fefc <USBD_CDC_Init+0x1e8>)
 800fe18:	7819      	ldrb	r1, [r3, #0]
 800fe1a:	2340      	movs	r3, #64	@ 0x40
 800fe1c:	2202      	movs	r2, #2
 800fe1e:	6878      	ldr	r0, [r7, #4]
 800fe20:	f002 fb59 	bl	80124d6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800fe24:	4b35      	ldr	r3, [pc, #212]	@ (800fefc <USBD_CDC_Init+0x1e8>)
 800fe26:	781b      	ldrb	r3, [r3, #0]
 800fe28:	f003 020f 	and.w	r2, r3, #15
 800fe2c:	6879      	ldr	r1, [r7, #4]
 800fe2e:	4613      	mov	r3, r2
 800fe30:	009b      	lsls	r3, r3, #2
 800fe32:	4413      	add	r3, r2
 800fe34:	009b      	lsls	r3, r3, #2
 800fe36:	440b      	add	r3, r1
 800fe38:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fe3c:	2201      	movs	r2, #1
 800fe3e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800fe40:	4b2f      	ldr	r3, [pc, #188]	@ (800ff00 <USBD_CDC_Init+0x1ec>)
 800fe42:	781b      	ldrb	r3, [r3, #0]
 800fe44:	f003 020f 	and.w	r2, r3, #15
 800fe48:	6879      	ldr	r1, [r7, #4]
 800fe4a:	4613      	mov	r3, r2
 800fe4c:	009b      	lsls	r3, r3, #2
 800fe4e:	4413      	add	r3, r2
 800fe50:	009b      	lsls	r3, r3, #2
 800fe52:	440b      	add	r3, r1
 800fe54:	3326      	adds	r3, #38	@ 0x26
 800fe56:	2210      	movs	r2, #16
 800fe58:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fe5a:	4b29      	ldr	r3, [pc, #164]	@ (800ff00 <USBD_CDC_Init+0x1ec>)
 800fe5c:	7819      	ldrb	r1, [r3, #0]
 800fe5e:	2308      	movs	r3, #8
 800fe60:	2203      	movs	r2, #3
 800fe62:	6878      	ldr	r0, [r7, #4]
 800fe64:	f002 fb37 	bl	80124d6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800fe68:	4b25      	ldr	r3, [pc, #148]	@ (800ff00 <USBD_CDC_Init+0x1ec>)
 800fe6a:	781b      	ldrb	r3, [r3, #0]
 800fe6c:	f003 020f 	and.w	r2, r3, #15
 800fe70:	6879      	ldr	r1, [r7, #4]
 800fe72:	4613      	mov	r3, r2
 800fe74:	009b      	lsls	r3, r3, #2
 800fe76:	4413      	add	r3, r2
 800fe78:	009b      	lsls	r3, r3, #2
 800fe7a:	440b      	add	r3, r1
 800fe7c:	3324      	adds	r3, #36	@ 0x24
 800fe7e:	2201      	movs	r2, #1
 800fe80:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	2200      	movs	r2, #0
 800fe86:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fe90:	687a      	ldr	r2, [r7, #4]
 800fe92:	33b0      	adds	r3, #176	@ 0xb0
 800fe94:	009b      	lsls	r3, r3, #2
 800fe96:	4413      	add	r3, r2
 800fe98:	685b      	ldr	r3, [r3, #4]
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	2200      	movs	r2, #0
 800fea2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	2200      	movs	r2, #0
 800feaa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d101      	bne.n	800febc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800feb8:	2302      	movs	r3, #2
 800feba:	e018      	b.n	800feee <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	7c1b      	ldrb	r3, [r3, #16]
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d10a      	bne.n	800feda <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fec4:	4b0d      	ldr	r3, [pc, #52]	@ (800fefc <USBD_CDC_Init+0x1e8>)
 800fec6:	7819      	ldrb	r1, [r3, #0]
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fece:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fed2:	6878      	ldr	r0, [r7, #4]
 800fed4:	f002 fbee 	bl	80126b4 <USBD_LL_PrepareReceive>
 800fed8:	e008      	b.n	800feec <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800feda:	4b08      	ldr	r3, [pc, #32]	@ (800fefc <USBD_CDC_Init+0x1e8>)
 800fedc:	7819      	ldrb	r1, [r3, #0]
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fee4:	2340      	movs	r3, #64	@ 0x40
 800fee6:	6878      	ldr	r0, [r7, #4]
 800fee8:	f002 fbe4 	bl	80126b4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800feec:	2300      	movs	r3, #0
}
 800feee:	4618      	mov	r0, r3
 800fef0:	3710      	adds	r7, #16
 800fef2:	46bd      	mov	sp, r7
 800fef4:	bd80      	pop	{r7, pc}
 800fef6:	bf00      	nop
 800fef8:	2000016f 	.word	0x2000016f
 800fefc:	20000170 	.word	0x20000170
 800ff00:	20000171 	.word	0x20000171

0800ff04 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b082      	sub	sp, #8
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	6078      	str	r0, [r7, #4]
 800ff0c:	460b      	mov	r3, r1
 800ff0e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800ff10:	4b3a      	ldr	r3, [pc, #232]	@ (800fffc <USBD_CDC_DeInit+0xf8>)
 800ff12:	781b      	ldrb	r3, [r3, #0]
 800ff14:	4619      	mov	r1, r3
 800ff16:	6878      	ldr	r0, [r7, #4]
 800ff18:	f002 fb03 	bl	8012522 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800ff1c:	4b37      	ldr	r3, [pc, #220]	@ (800fffc <USBD_CDC_DeInit+0xf8>)
 800ff1e:	781b      	ldrb	r3, [r3, #0]
 800ff20:	f003 020f 	and.w	r2, r3, #15
 800ff24:	6879      	ldr	r1, [r7, #4]
 800ff26:	4613      	mov	r3, r2
 800ff28:	009b      	lsls	r3, r3, #2
 800ff2a:	4413      	add	r3, r2
 800ff2c:	009b      	lsls	r3, r3, #2
 800ff2e:	440b      	add	r3, r1
 800ff30:	3324      	adds	r3, #36	@ 0x24
 800ff32:	2200      	movs	r2, #0
 800ff34:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ff36:	4b32      	ldr	r3, [pc, #200]	@ (8010000 <USBD_CDC_DeInit+0xfc>)
 800ff38:	781b      	ldrb	r3, [r3, #0]
 800ff3a:	4619      	mov	r1, r3
 800ff3c:	6878      	ldr	r0, [r7, #4]
 800ff3e:	f002 faf0 	bl	8012522 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800ff42:	4b2f      	ldr	r3, [pc, #188]	@ (8010000 <USBD_CDC_DeInit+0xfc>)
 800ff44:	781b      	ldrb	r3, [r3, #0]
 800ff46:	f003 020f 	and.w	r2, r3, #15
 800ff4a:	6879      	ldr	r1, [r7, #4]
 800ff4c:	4613      	mov	r3, r2
 800ff4e:	009b      	lsls	r3, r3, #2
 800ff50:	4413      	add	r3, r2
 800ff52:	009b      	lsls	r3, r3, #2
 800ff54:	440b      	add	r3, r1
 800ff56:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800ff5e:	4b29      	ldr	r3, [pc, #164]	@ (8010004 <USBD_CDC_DeInit+0x100>)
 800ff60:	781b      	ldrb	r3, [r3, #0]
 800ff62:	4619      	mov	r1, r3
 800ff64:	6878      	ldr	r0, [r7, #4]
 800ff66:	f002 fadc 	bl	8012522 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800ff6a:	4b26      	ldr	r3, [pc, #152]	@ (8010004 <USBD_CDC_DeInit+0x100>)
 800ff6c:	781b      	ldrb	r3, [r3, #0]
 800ff6e:	f003 020f 	and.w	r2, r3, #15
 800ff72:	6879      	ldr	r1, [r7, #4]
 800ff74:	4613      	mov	r3, r2
 800ff76:	009b      	lsls	r3, r3, #2
 800ff78:	4413      	add	r3, r2
 800ff7a:	009b      	lsls	r3, r3, #2
 800ff7c:	440b      	add	r3, r1
 800ff7e:	3324      	adds	r3, #36	@ 0x24
 800ff80:	2200      	movs	r2, #0
 800ff82:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800ff84:	4b1f      	ldr	r3, [pc, #124]	@ (8010004 <USBD_CDC_DeInit+0x100>)
 800ff86:	781b      	ldrb	r3, [r3, #0]
 800ff88:	f003 020f 	and.w	r2, r3, #15
 800ff8c:	6879      	ldr	r1, [r7, #4]
 800ff8e:	4613      	mov	r3, r2
 800ff90:	009b      	lsls	r3, r3, #2
 800ff92:	4413      	add	r3, r2
 800ff94:	009b      	lsls	r3, r3, #2
 800ff96:	440b      	add	r3, r1
 800ff98:	3326      	adds	r3, #38	@ 0x26
 800ff9a:	2200      	movs	r2, #0
 800ff9c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	32b0      	adds	r2, #176	@ 0xb0
 800ffa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d01f      	beq.n	800fff0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ffb6:	687a      	ldr	r2, [r7, #4]
 800ffb8:	33b0      	adds	r3, #176	@ 0xb0
 800ffba:	009b      	lsls	r3, r3, #2
 800ffbc:	4413      	add	r3, r2
 800ffbe:	685b      	ldr	r3, [r3, #4]
 800ffc0:	685b      	ldr	r3, [r3, #4]
 800ffc2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	32b0      	adds	r2, #176	@ 0xb0
 800ffce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ffd2:	4618      	mov	r0, r3
 800ffd4:	f002 fbb0 	bl	8012738 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	32b0      	adds	r2, #176	@ 0xb0
 800ffe2:	2100      	movs	r1, #0
 800ffe4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	2200      	movs	r2, #0
 800ffec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800fff0:	2300      	movs	r3, #0
}
 800fff2:	4618      	mov	r0, r3
 800fff4:	3708      	adds	r7, #8
 800fff6:	46bd      	mov	sp, r7
 800fff8:	bd80      	pop	{r7, pc}
 800fffa:	bf00      	nop
 800fffc:	2000016f 	.word	0x2000016f
 8010000:	20000170 	.word	0x20000170
 8010004:	20000171 	.word	0x20000171

08010008 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8010008:	b580      	push	{r7, lr}
 801000a:	b086      	sub	sp, #24
 801000c:	af00      	add	r7, sp, #0
 801000e:	6078      	str	r0, [r7, #4]
 8010010:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	32b0      	adds	r2, #176	@ 0xb0
 801001c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010020:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8010022:	2300      	movs	r3, #0
 8010024:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8010026:	2300      	movs	r3, #0
 8010028:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801002a:	2300      	movs	r3, #0
 801002c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801002e:	693b      	ldr	r3, [r7, #16]
 8010030:	2b00      	cmp	r3, #0
 8010032:	d101      	bne.n	8010038 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8010034:	2303      	movs	r3, #3
 8010036:	e0bf      	b.n	80101b8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010038:	683b      	ldr	r3, [r7, #0]
 801003a:	781b      	ldrb	r3, [r3, #0]
 801003c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010040:	2b00      	cmp	r3, #0
 8010042:	d050      	beq.n	80100e6 <USBD_CDC_Setup+0xde>
 8010044:	2b20      	cmp	r3, #32
 8010046:	f040 80af 	bne.w	80101a8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801004a:	683b      	ldr	r3, [r7, #0]
 801004c:	88db      	ldrh	r3, [r3, #6]
 801004e:	2b00      	cmp	r3, #0
 8010050:	d03a      	beq.n	80100c8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8010052:	683b      	ldr	r3, [r7, #0]
 8010054:	781b      	ldrb	r3, [r3, #0]
 8010056:	b25b      	sxtb	r3, r3
 8010058:	2b00      	cmp	r3, #0
 801005a:	da1b      	bge.n	8010094 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010062:	687a      	ldr	r2, [r7, #4]
 8010064:	33b0      	adds	r3, #176	@ 0xb0
 8010066:	009b      	lsls	r3, r3, #2
 8010068:	4413      	add	r3, r2
 801006a:	685b      	ldr	r3, [r3, #4]
 801006c:	689b      	ldr	r3, [r3, #8]
 801006e:	683a      	ldr	r2, [r7, #0]
 8010070:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8010072:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8010074:	683a      	ldr	r2, [r7, #0]
 8010076:	88d2      	ldrh	r2, [r2, #6]
 8010078:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801007a:	683b      	ldr	r3, [r7, #0]
 801007c:	88db      	ldrh	r3, [r3, #6]
 801007e:	2b07      	cmp	r3, #7
 8010080:	bf28      	it	cs
 8010082:	2307      	movcs	r3, #7
 8010084:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8010086:	693b      	ldr	r3, [r7, #16]
 8010088:	89fa      	ldrh	r2, [r7, #14]
 801008a:	4619      	mov	r1, r3
 801008c:	6878      	ldr	r0, [r7, #4]
 801008e:	f001 fd93 	bl	8011bb8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8010092:	e090      	b.n	80101b6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8010094:	683b      	ldr	r3, [r7, #0]
 8010096:	785a      	ldrb	r2, [r3, #1]
 8010098:	693b      	ldr	r3, [r7, #16]
 801009a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 801009e:	683b      	ldr	r3, [r7, #0]
 80100a0:	88db      	ldrh	r3, [r3, #6]
 80100a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80100a4:	d803      	bhi.n	80100ae <USBD_CDC_Setup+0xa6>
 80100a6:	683b      	ldr	r3, [r7, #0]
 80100a8:	88db      	ldrh	r3, [r3, #6]
 80100aa:	b2da      	uxtb	r2, r3
 80100ac:	e000      	b.n	80100b0 <USBD_CDC_Setup+0xa8>
 80100ae:	2240      	movs	r2, #64	@ 0x40
 80100b0:	693b      	ldr	r3, [r7, #16]
 80100b2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80100b6:	6939      	ldr	r1, [r7, #16]
 80100b8:	693b      	ldr	r3, [r7, #16]
 80100ba:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80100be:	461a      	mov	r2, r3
 80100c0:	6878      	ldr	r0, [r7, #4]
 80100c2:	f001 fda5 	bl	8011c10 <USBD_CtlPrepareRx>
      break;
 80100c6:	e076      	b.n	80101b6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80100ce:	687a      	ldr	r2, [r7, #4]
 80100d0:	33b0      	adds	r3, #176	@ 0xb0
 80100d2:	009b      	lsls	r3, r3, #2
 80100d4:	4413      	add	r3, r2
 80100d6:	685b      	ldr	r3, [r3, #4]
 80100d8:	689b      	ldr	r3, [r3, #8]
 80100da:	683a      	ldr	r2, [r7, #0]
 80100dc:	7850      	ldrb	r0, [r2, #1]
 80100de:	2200      	movs	r2, #0
 80100e0:	6839      	ldr	r1, [r7, #0]
 80100e2:	4798      	blx	r3
      break;
 80100e4:	e067      	b.n	80101b6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80100e6:	683b      	ldr	r3, [r7, #0]
 80100e8:	785b      	ldrb	r3, [r3, #1]
 80100ea:	2b0b      	cmp	r3, #11
 80100ec:	d851      	bhi.n	8010192 <USBD_CDC_Setup+0x18a>
 80100ee:	a201      	add	r2, pc, #4	@ (adr r2, 80100f4 <USBD_CDC_Setup+0xec>)
 80100f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100f4:	08010125 	.word	0x08010125
 80100f8:	080101a1 	.word	0x080101a1
 80100fc:	08010193 	.word	0x08010193
 8010100:	08010193 	.word	0x08010193
 8010104:	08010193 	.word	0x08010193
 8010108:	08010193 	.word	0x08010193
 801010c:	08010193 	.word	0x08010193
 8010110:	08010193 	.word	0x08010193
 8010114:	08010193 	.word	0x08010193
 8010118:	08010193 	.word	0x08010193
 801011c:	0801014f 	.word	0x0801014f
 8010120:	08010179 	.word	0x08010179
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801012a:	b2db      	uxtb	r3, r3
 801012c:	2b03      	cmp	r3, #3
 801012e:	d107      	bne.n	8010140 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8010130:	f107 030a 	add.w	r3, r7, #10
 8010134:	2202      	movs	r2, #2
 8010136:	4619      	mov	r1, r3
 8010138:	6878      	ldr	r0, [r7, #4]
 801013a:	f001 fd3d 	bl	8011bb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801013e:	e032      	b.n	80101a6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8010140:	6839      	ldr	r1, [r7, #0]
 8010142:	6878      	ldr	r0, [r7, #4]
 8010144:	f001 fcbb 	bl	8011abe <USBD_CtlError>
            ret = USBD_FAIL;
 8010148:	2303      	movs	r3, #3
 801014a:	75fb      	strb	r3, [r7, #23]
          break;
 801014c:	e02b      	b.n	80101a6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010154:	b2db      	uxtb	r3, r3
 8010156:	2b03      	cmp	r3, #3
 8010158:	d107      	bne.n	801016a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801015a:	f107 030d 	add.w	r3, r7, #13
 801015e:	2201      	movs	r2, #1
 8010160:	4619      	mov	r1, r3
 8010162:	6878      	ldr	r0, [r7, #4]
 8010164:	f001 fd28 	bl	8011bb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010168:	e01d      	b.n	80101a6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801016a:	6839      	ldr	r1, [r7, #0]
 801016c:	6878      	ldr	r0, [r7, #4]
 801016e:	f001 fca6 	bl	8011abe <USBD_CtlError>
            ret = USBD_FAIL;
 8010172:	2303      	movs	r3, #3
 8010174:	75fb      	strb	r3, [r7, #23]
          break;
 8010176:	e016      	b.n	80101a6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801017e:	b2db      	uxtb	r3, r3
 8010180:	2b03      	cmp	r3, #3
 8010182:	d00f      	beq.n	80101a4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8010184:	6839      	ldr	r1, [r7, #0]
 8010186:	6878      	ldr	r0, [r7, #4]
 8010188:	f001 fc99 	bl	8011abe <USBD_CtlError>
            ret = USBD_FAIL;
 801018c:	2303      	movs	r3, #3
 801018e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8010190:	e008      	b.n	80101a4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8010192:	6839      	ldr	r1, [r7, #0]
 8010194:	6878      	ldr	r0, [r7, #4]
 8010196:	f001 fc92 	bl	8011abe <USBD_CtlError>
          ret = USBD_FAIL;
 801019a:	2303      	movs	r3, #3
 801019c:	75fb      	strb	r3, [r7, #23]
          break;
 801019e:	e002      	b.n	80101a6 <USBD_CDC_Setup+0x19e>
          break;
 80101a0:	bf00      	nop
 80101a2:	e008      	b.n	80101b6 <USBD_CDC_Setup+0x1ae>
          break;
 80101a4:	bf00      	nop
      }
      break;
 80101a6:	e006      	b.n	80101b6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80101a8:	6839      	ldr	r1, [r7, #0]
 80101aa:	6878      	ldr	r0, [r7, #4]
 80101ac:	f001 fc87 	bl	8011abe <USBD_CtlError>
      ret = USBD_FAIL;
 80101b0:	2303      	movs	r3, #3
 80101b2:	75fb      	strb	r3, [r7, #23]
      break;
 80101b4:	bf00      	nop
  }

  return (uint8_t)ret;
 80101b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80101b8:	4618      	mov	r0, r3
 80101ba:	3718      	adds	r7, #24
 80101bc:	46bd      	mov	sp, r7
 80101be:	bd80      	pop	{r7, pc}

080101c0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b084      	sub	sp, #16
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	6078      	str	r0, [r7, #4]
 80101c8:	460b      	mov	r3, r1
 80101ca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80101d2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	32b0      	adds	r2, #176	@ 0xb0
 80101de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d101      	bne.n	80101ea <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80101e6:	2303      	movs	r3, #3
 80101e8:	e065      	b.n	80102b6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	32b0      	adds	r2, #176	@ 0xb0
 80101f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80101f8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80101fa:	78fb      	ldrb	r3, [r7, #3]
 80101fc:	f003 020f 	and.w	r2, r3, #15
 8010200:	6879      	ldr	r1, [r7, #4]
 8010202:	4613      	mov	r3, r2
 8010204:	009b      	lsls	r3, r3, #2
 8010206:	4413      	add	r3, r2
 8010208:	009b      	lsls	r3, r3, #2
 801020a:	440b      	add	r3, r1
 801020c:	3318      	adds	r3, #24
 801020e:	681b      	ldr	r3, [r3, #0]
 8010210:	2b00      	cmp	r3, #0
 8010212:	d02f      	beq.n	8010274 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8010214:	78fb      	ldrb	r3, [r7, #3]
 8010216:	f003 020f 	and.w	r2, r3, #15
 801021a:	6879      	ldr	r1, [r7, #4]
 801021c:	4613      	mov	r3, r2
 801021e:	009b      	lsls	r3, r3, #2
 8010220:	4413      	add	r3, r2
 8010222:	009b      	lsls	r3, r3, #2
 8010224:	440b      	add	r3, r1
 8010226:	3318      	adds	r3, #24
 8010228:	681a      	ldr	r2, [r3, #0]
 801022a:	78fb      	ldrb	r3, [r7, #3]
 801022c:	f003 010f 	and.w	r1, r3, #15
 8010230:	68f8      	ldr	r0, [r7, #12]
 8010232:	460b      	mov	r3, r1
 8010234:	00db      	lsls	r3, r3, #3
 8010236:	440b      	add	r3, r1
 8010238:	009b      	lsls	r3, r3, #2
 801023a:	4403      	add	r3, r0
 801023c:	331c      	adds	r3, #28
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	fbb2 f1f3 	udiv	r1, r2, r3
 8010244:	fb01 f303 	mul.w	r3, r1, r3
 8010248:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801024a:	2b00      	cmp	r3, #0
 801024c:	d112      	bne.n	8010274 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 801024e:	78fb      	ldrb	r3, [r7, #3]
 8010250:	f003 020f 	and.w	r2, r3, #15
 8010254:	6879      	ldr	r1, [r7, #4]
 8010256:	4613      	mov	r3, r2
 8010258:	009b      	lsls	r3, r3, #2
 801025a:	4413      	add	r3, r2
 801025c:	009b      	lsls	r3, r3, #2
 801025e:	440b      	add	r3, r1
 8010260:	3318      	adds	r3, #24
 8010262:	2200      	movs	r2, #0
 8010264:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8010266:	78f9      	ldrb	r1, [r7, #3]
 8010268:	2300      	movs	r3, #0
 801026a:	2200      	movs	r2, #0
 801026c:	6878      	ldr	r0, [r7, #4]
 801026e:	f002 fa00 	bl	8012672 <USBD_LL_Transmit>
 8010272:	e01f      	b.n	80102b4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8010274:	68bb      	ldr	r3, [r7, #8]
 8010276:	2200      	movs	r2, #0
 8010278:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010282:	687a      	ldr	r2, [r7, #4]
 8010284:	33b0      	adds	r3, #176	@ 0xb0
 8010286:	009b      	lsls	r3, r3, #2
 8010288:	4413      	add	r3, r2
 801028a:	685b      	ldr	r3, [r3, #4]
 801028c:	691b      	ldr	r3, [r3, #16]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d010      	beq.n	80102b4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010298:	687a      	ldr	r2, [r7, #4]
 801029a:	33b0      	adds	r3, #176	@ 0xb0
 801029c:	009b      	lsls	r3, r3, #2
 801029e:	4413      	add	r3, r2
 80102a0:	685b      	ldr	r3, [r3, #4]
 80102a2:	691b      	ldr	r3, [r3, #16]
 80102a4:	68ba      	ldr	r2, [r7, #8]
 80102a6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80102aa:	68ba      	ldr	r2, [r7, #8]
 80102ac:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80102b0:	78fa      	ldrb	r2, [r7, #3]
 80102b2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80102b4:	2300      	movs	r3, #0
}
 80102b6:	4618      	mov	r0, r3
 80102b8:	3710      	adds	r7, #16
 80102ba:	46bd      	mov	sp, r7
 80102bc:	bd80      	pop	{r7, pc}

080102be <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80102be:	b580      	push	{r7, lr}
 80102c0:	b084      	sub	sp, #16
 80102c2:	af00      	add	r7, sp, #0
 80102c4:	6078      	str	r0, [r7, #4]
 80102c6:	460b      	mov	r3, r1
 80102c8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	32b0      	adds	r2, #176	@ 0xb0
 80102d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80102d8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	32b0      	adds	r2, #176	@ 0xb0
 80102e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d101      	bne.n	80102f0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80102ec:	2303      	movs	r3, #3
 80102ee:	e01a      	b.n	8010326 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80102f0:	78fb      	ldrb	r3, [r7, #3]
 80102f2:	4619      	mov	r1, r3
 80102f4:	6878      	ldr	r0, [r7, #4]
 80102f6:	f002 f9fe 	bl	80126f6 <USBD_LL_GetRxDataSize>
 80102fa:	4602      	mov	r2, r0
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010308:	687a      	ldr	r2, [r7, #4]
 801030a:	33b0      	adds	r3, #176	@ 0xb0
 801030c:	009b      	lsls	r3, r3, #2
 801030e:	4413      	add	r3, r2
 8010310:	685b      	ldr	r3, [r3, #4]
 8010312:	68db      	ldr	r3, [r3, #12]
 8010314:	68fa      	ldr	r2, [r7, #12]
 8010316:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801031a:	68fa      	ldr	r2, [r7, #12]
 801031c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8010320:	4611      	mov	r1, r2
 8010322:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8010324:	2300      	movs	r3, #0
}
 8010326:	4618      	mov	r0, r3
 8010328:	3710      	adds	r7, #16
 801032a:	46bd      	mov	sp, r7
 801032c:	bd80      	pop	{r7, pc}

0801032e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801032e:	b580      	push	{r7, lr}
 8010330:	b084      	sub	sp, #16
 8010332:	af00      	add	r7, sp, #0
 8010334:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	32b0      	adds	r2, #176	@ 0xb0
 8010340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010344:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010346:	68fb      	ldr	r3, [r7, #12]
 8010348:	2b00      	cmp	r3, #0
 801034a:	d101      	bne.n	8010350 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801034c:	2303      	movs	r3, #3
 801034e:	e024      	b.n	801039a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010356:	687a      	ldr	r2, [r7, #4]
 8010358:	33b0      	adds	r3, #176	@ 0xb0
 801035a:	009b      	lsls	r3, r3, #2
 801035c:	4413      	add	r3, r2
 801035e:	685b      	ldr	r3, [r3, #4]
 8010360:	2b00      	cmp	r3, #0
 8010362:	d019      	beq.n	8010398 <USBD_CDC_EP0_RxReady+0x6a>
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801036a:	2bff      	cmp	r3, #255	@ 0xff
 801036c:	d014      	beq.n	8010398 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010374:	687a      	ldr	r2, [r7, #4]
 8010376:	33b0      	adds	r3, #176	@ 0xb0
 8010378:	009b      	lsls	r3, r3, #2
 801037a:	4413      	add	r3, r2
 801037c:	685b      	ldr	r3, [r3, #4]
 801037e:	689b      	ldr	r3, [r3, #8]
 8010380:	68fa      	ldr	r2, [r7, #12]
 8010382:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8010386:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8010388:	68fa      	ldr	r2, [r7, #12]
 801038a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801038e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	22ff      	movs	r2, #255	@ 0xff
 8010394:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8010398:	2300      	movs	r3, #0
}
 801039a:	4618      	mov	r0, r3
 801039c:	3710      	adds	r7, #16
 801039e:	46bd      	mov	sp, r7
 80103a0:	bd80      	pop	{r7, pc}
	...

080103a4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80103a4:	b580      	push	{r7, lr}
 80103a6:	b086      	sub	sp, #24
 80103a8:	af00      	add	r7, sp, #0
 80103aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80103ac:	2182      	movs	r1, #130	@ 0x82
 80103ae:	4818      	ldr	r0, [pc, #96]	@ (8010410 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80103b0:	f000 fd4f 	bl	8010e52 <USBD_GetEpDesc>
 80103b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80103b6:	2101      	movs	r1, #1
 80103b8:	4815      	ldr	r0, [pc, #84]	@ (8010410 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80103ba:	f000 fd4a 	bl	8010e52 <USBD_GetEpDesc>
 80103be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80103c0:	2181      	movs	r1, #129	@ 0x81
 80103c2:	4813      	ldr	r0, [pc, #76]	@ (8010410 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80103c4:	f000 fd45 	bl	8010e52 <USBD_GetEpDesc>
 80103c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80103ca:	697b      	ldr	r3, [r7, #20]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	d002      	beq.n	80103d6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80103d0:	697b      	ldr	r3, [r7, #20]
 80103d2:	2210      	movs	r2, #16
 80103d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80103d6:	693b      	ldr	r3, [r7, #16]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d006      	beq.n	80103ea <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80103dc:	693b      	ldr	r3, [r7, #16]
 80103de:	2200      	movs	r2, #0
 80103e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80103e4:	711a      	strb	r2, [r3, #4]
 80103e6:	2200      	movs	r2, #0
 80103e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d006      	beq.n	80103fe <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	2200      	movs	r2, #0
 80103f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80103f8:	711a      	strb	r2, [r3, #4]
 80103fa:	2200      	movs	r2, #0
 80103fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	2243      	movs	r2, #67	@ 0x43
 8010402:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010404:	4b02      	ldr	r3, [pc, #8]	@ (8010410 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8010406:	4618      	mov	r0, r3
 8010408:	3718      	adds	r7, #24
 801040a:	46bd      	mov	sp, r7
 801040c:	bd80      	pop	{r7, pc}
 801040e:	bf00      	nop
 8010410:	2000012c 	.word	0x2000012c

08010414 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8010414:	b580      	push	{r7, lr}
 8010416:	b086      	sub	sp, #24
 8010418:	af00      	add	r7, sp, #0
 801041a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801041c:	2182      	movs	r1, #130	@ 0x82
 801041e:	4818      	ldr	r0, [pc, #96]	@ (8010480 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8010420:	f000 fd17 	bl	8010e52 <USBD_GetEpDesc>
 8010424:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010426:	2101      	movs	r1, #1
 8010428:	4815      	ldr	r0, [pc, #84]	@ (8010480 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801042a:	f000 fd12 	bl	8010e52 <USBD_GetEpDesc>
 801042e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010430:	2181      	movs	r1, #129	@ 0x81
 8010432:	4813      	ldr	r0, [pc, #76]	@ (8010480 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8010434:	f000 fd0d 	bl	8010e52 <USBD_GetEpDesc>
 8010438:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801043a:	697b      	ldr	r3, [r7, #20]
 801043c:	2b00      	cmp	r3, #0
 801043e:	d002      	beq.n	8010446 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8010440:	697b      	ldr	r3, [r7, #20]
 8010442:	2210      	movs	r2, #16
 8010444:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010446:	693b      	ldr	r3, [r7, #16]
 8010448:	2b00      	cmp	r3, #0
 801044a:	d006      	beq.n	801045a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801044c:	693b      	ldr	r3, [r7, #16]
 801044e:	2200      	movs	r2, #0
 8010450:	711a      	strb	r2, [r3, #4]
 8010452:	2200      	movs	r2, #0
 8010454:	f042 0202 	orr.w	r2, r2, #2
 8010458:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d006      	beq.n	801046e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	2200      	movs	r2, #0
 8010464:	711a      	strb	r2, [r3, #4]
 8010466:	2200      	movs	r2, #0
 8010468:	f042 0202 	orr.w	r2, r2, #2
 801046c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	2243      	movs	r2, #67	@ 0x43
 8010472:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010474:	4b02      	ldr	r3, [pc, #8]	@ (8010480 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8010476:	4618      	mov	r0, r3
 8010478:	3718      	adds	r7, #24
 801047a:	46bd      	mov	sp, r7
 801047c:	bd80      	pop	{r7, pc}
 801047e:	bf00      	nop
 8010480:	2000012c 	.word	0x2000012c

08010484 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8010484:	b580      	push	{r7, lr}
 8010486:	b086      	sub	sp, #24
 8010488:	af00      	add	r7, sp, #0
 801048a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801048c:	2182      	movs	r1, #130	@ 0x82
 801048e:	4818      	ldr	r0, [pc, #96]	@ (80104f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8010490:	f000 fcdf 	bl	8010e52 <USBD_GetEpDesc>
 8010494:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010496:	2101      	movs	r1, #1
 8010498:	4815      	ldr	r0, [pc, #84]	@ (80104f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801049a:	f000 fcda 	bl	8010e52 <USBD_GetEpDesc>
 801049e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80104a0:	2181      	movs	r1, #129	@ 0x81
 80104a2:	4813      	ldr	r0, [pc, #76]	@ (80104f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80104a4:	f000 fcd5 	bl	8010e52 <USBD_GetEpDesc>
 80104a8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80104aa:	697b      	ldr	r3, [r7, #20]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d002      	beq.n	80104b6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80104b0:	697b      	ldr	r3, [r7, #20]
 80104b2:	2210      	movs	r2, #16
 80104b4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80104b6:	693b      	ldr	r3, [r7, #16]
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d006      	beq.n	80104ca <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80104bc:	693b      	ldr	r3, [r7, #16]
 80104be:	2200      	movs	r2, #0
 80104c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80104c4:	711a      	strb	r2, [r3, #4]
 80104c6:	2200      	movs	r2, #0
 80104c8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d006      	beq.n	80104de <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	2200      	movs	r2, #0
 80104d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80104d8:	711a      	strb	r2, [r3, #4]
 80104da:	2200      	movs	r2, #0
 80104dc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	2243      	movs	r2, #67	@ 0x43
 80104e2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80104e4:	4b02      	ldr	r3, [pc, #8]	@ (80104f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80104e6:	4618      	mov	r0, r3
 80104e8:	3718      	adds	r7, #24
 80104ea:	46bd      	mov	sp, r7
 80104ec:	bd80      	pop	{r7, pc}
 80104ee:	bf00      	nop
 80104f0:	2000012c 	.word	0x2000012c

080104f4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80104f4:	b480      	push	{r7}
 80104f6:	b083      	sub	sp, #12
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	220a      	movs	r2, #10
 8010500:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8010502:	4b03      	ldr	r3, [pc, #12]	@ (8010510 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8010504:	4618      	mov	r0, r3
 8010506:	370c      	adds	r7, #12
 8010508:	46bd      	mov	sp, r7
 801050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801050e:	4770      	bx	lr
 8010510:	200000e8 	.word	0x200000e8

08010514 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8010514:	b480      	push	{r7}
 8010516:	b083      	sub	sp, #12
 8010518:	af00      	add	r7, sp, #0
 801051a:	6078      	str	r0, [r7, #4]
 801051c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801051e:	683b      	ldr	r3, [r7, #0]
 8010520:	2b00      	cmp	r3, #0
 8010522:	d101      	bne.n	8010528 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010524:	2303      	movs	r3, #3
 8010526:	e009      	b.n	801053c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801052e:	687a      	ldr	r2, [r7, #4]
 8010530:	33b0      	adds	r3, #176	@ 0xb0
 8010532:	009b      	lsls	r3, r3, #2
 8010534:	4413      	add	r3, r2
 8010536:	683a      	ldr	r2, [r7, #0]
 8010538:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801053a:	2300      	movs	r3, #0
}
 801053c:	4618      	mov	r0, r3
 801053e:	370c      	adds	r7, #12
 8010540:	46bd      	mov	sp, r7
 8010542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010546:	4770      	bx	lr

08010548 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8010548:	b480      	push	{r7}
 801054a:	b087      	sub	sp, #28
 801054c:	af00      	add	r7, sp, #0
 801054e:	60f8      	str	r0, [r7, #12]
 8010550:	60b9      	str	r1, [r7, #8]
 8010552:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010554:	68fb      	ldr	r3, [r7, #12]
 8010556:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	32b0      	adds	r2, #176	@ 0xb0
 801055e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010562:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8010564:	697b      	ldr	r3, [r7, #20]
 8010566:	2b00      	cmp	r3, #0
 8010568:	d101      	bne.n	801056e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801056a:	2303      	movs	r3, #3
 801056c:	e008      	b.n	8010580 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 801056e:	697b      	ldr	r3, [r7, #20]
 8010570:	68ba      	ldr	r2, [r7, #8]
 8010572:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8010576:	697b      	ldr	r3, [r7, #20]
 8010578:	687a      	ldr	r2, [r7, #4]
 801057a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801057e:	2300      	movs	r3, #0
}
 8010580:	4618      	mov	r0, r3
 8010582:	371c      	adds	r7, #28
 8010584:	46bd      	mov	sp, r7
 8010586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801058a:	4770      	bx	lr

0801058c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801058c:	b480      	push	{r7}
 801058e:	b085      	sub	sp, #20
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
 8010594:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	32b0      	adds	r2, #176	@ 0xb0
 80105a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80105a4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d101      	bne.n	80105b0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80105ac:	2303      	movs	r3, #3
 80105ae:	e004      	b.n	80105ba <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	683a      	ldr	r2, [r7, #0]
 80105b4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80105b8:	2300      	movs	r3, #0
}
 80105ba:	4618      	mov	r0, r3
 80105bc:	3714      	adds	r7, #20
 80105be:	46bd      	mov	sp, r7
 80105c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c4:	4770      	bx	lr
	...

080105c8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80105c8:	b580      	push	{r7, lr}
 80105ca:	b084      	sub	sp, #16
 80105cc:	af00      	add	r7, sp, #0
 80105ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	32b0      	adds	r2, #176	@ 0xb0
 80105da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80105de:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80105e0:	2301      	movs	r3, #1
 80105e2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80105e4:	68bb      	ldr	r3, [r7, #8]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d101      	bne.n	80105ee <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80105ea:	2303      	movs	r3, #3
 80105ec:	e025      	b.n	801063a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80105ee:	68bb      	ldr	r3, [r7, #8]
 80105f0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d11f      	bne.n	8010638 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80105f8:	68bb      	ldr	r3, [r7, #8]
 80105fa:	2201      	movs	r2, #1
 80105fc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8010600:	4b10      	ldr	r3, [pc, #64]	@ (8010644 <USBD_CDC_TransmitPacket+0x7c>)
 8010602:	781b      	ldrb	r3, [r3, #0]
 8010604:	f003 020f 	and.w	r2, r3, #15
 8010608:	68bb      	ldr	r3, [r7, #8]
 801060a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 801060e:	6878      	ldr	r0, [r7, #4]
 8010610:	4613      	mov	r3, r2
 8010612:	009b      	lsls	r3, r3, #2
 8010614:	4413      	add	r3, r2
 8010616:	009b      	lsls	r3, r3, #2
 8010618:	4403      	add	r3, r0
 801061a:	3318      	adds	r3, #24
 801061c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 801061e:	4b09      	ldr	r3, [pc, #36]	@ (8010644 <USBD_CDC_TransmitPacket+0x7c>)
 8010620:	7819      	ldrb	r1, [r3, #0]
 8010622:	68bb      	ldr	r3, [r7, #8]
 8010624:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8010628:	68bb      	ldr	r3, [r7, #8]
 801062a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801062e:	6878      	ldr	r0, [r7, #4]
 8010630:	f002 f81f 	bl	8012672 <USBD_LL_Transmit>

    ret = USBD_OK;
 8010634:	2300      	movs	r3, #0
 8010636:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8010638:	7bfb      	ldrb	r3, [r7, #15]
}
 801063a:	4618      	mov	r0, r3
 801063c:	3710      	adds	r7, #16
 801063e:	46bd      	mov	sp, r7
 8010640:	bd80      	pop	{r7, pc}
 8010642:	bf00      	nop
 8010644:	2000016f 	.word	0x2000016f

08010648 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8010648:	b580      	push	{r7, lr}
 801064a:	b084      	sub	sp, #16
 801064c:	af00      	add	r7, sp, #0
 801064e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	32b0      	adds	r2, #176	@ 0xb0
 801065a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801065e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	32b0      	adds	r2, #176	@ 0xb0
 801066a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801066e:	2b00      	cmp	r3, #0
 8010670:	d101      	bne.n	8010676 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8010672:	2303      	movs	r3, #3
 8010674:	e018      	b.n	80106a8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	7c1b      	ldrb	r3, [r3, #16]
 801067a:	2b00      	cmp	r3, #0
 801067c:	d10a      	bne.n	8010694 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801067e:	4b0c      	ldr	r3, [pc, #48]	@ (80106b0 <USBD_CDC_ReceivePacket+0x68>)
 8010680:	7819      	ldrb	r1, [r3, #0]
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010688:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801068c:	6878      	ldr	r0, [r7, #4]
 801068e:	f002 f811 	bl	80126b4 <USBD_LL_PrepareReceive>
 8010692:	e008      	b.n	80106a6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8010694:	4b06      	ldr	r3, [pc, #24]	@ (80106b0 <USBD_CDC_ReceivePacket+0x68>)
 8010696:	7819      	ldrb	r1, [r3, #0]
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801069e:	2340      	movs	r3, #64	@ 0x40
 80106a0:	6878      	ldr	r0, [r7, #4]
 80106a2:	f002 f807 	bl	80126b4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80106a6:	2300      	movs	r3, #0
}
 80106a8:	4618      	mov	r0, r3
 80106aa:	3710      	adds	r7, #16
 80106ac:	46bd      	mov	sp, r7
 80106ae:	bd80      	pop	{r7, pc}
 80106b0:	20000170 	.word	0x20000170

080106b4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80106b4:	b580      	push	{r7, lr}
 80106b6:	b086      	sub	sp, #24
 80106b8:	af00      	add	r7, sp, #0
 80106ba:	60f8      	str	r0, [r7, #12]
 80106bc:	60b9      	str	r1, [r7, #8]
 80106be:	4613      	mov	r3, r2
 80106c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80106c2:	68fb      	ldr	r3, [r7, #12]
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d101      	bne.n	80106cc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80106c8:	2303      	movs	r3, #3
 80106ca:	e01f      	b.n	801070c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80106cc:	68fb      	ldr	r3, [r7, #12]
 80106ce:	2200      	movs	r2, #0
 80106d0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80106d4:	68fb      	ldr	r3, [r7, #12]
 80106d6:	2200      	movs	r2, #0
 80106d8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	2200      	movs	r2, #0
 80106e0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80106e4:	68bb      	ldr	r3, [r7, #8]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d003      	beq.n	80106f2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	68ba      	ldr	r2, [r7, #8]
 80106ee:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	2201      	movs	r2, #1
 80106f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	79fa      	ldrb	r2, [r7, #7]
 80106fe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010700:	68f8      	ldr	r0, [r7, #12]
 8010702:	f001 fe81 	bl	8012408 <USBD_LL_Init>
 8010706:	4603      	mov	r3, r0
 8010708:	75fb      	strb	r3, [r7, #23]

  return ret;
 801070a:	7dfb      	ldrb	r3, [r7, #23]
}
 801070c:	4618      	mov	r0, r3
 801070e:	3718      	adds	r7, #24
 8010710:	46bd      	mov	sp, r7
 8010712:	bd80      	pop	{r7, pc}

08010714 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010714:	b580      	push	{r7, lr}
 8010716:	b084      	sub	sp, #16
 8010718:	af00      	add	r7, sp, #0
 801071a:	6078      	str	r0, [r7, #4]
 801071c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801071e:	2300      	movs	r3, #0
 8010720:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010722:	683b      	ldr	r3, [r7, #0]
 8010724:	2b00      	cmp	r3, #0
 8010726:	d101      	bne.n	801072c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010728:	2303      	movs	r3, #3
 801072a:	e025      	b.n	8010778 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	683a      	ldr	r2, [r7, #0]
 8010730:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	32ae      	adds	r2, #174	@ 0xae
 801073e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010744:	2b00      	cmp	r3, #0
 8010746:	d00f      	beq.n	8010768 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	32ae      	adds	r2, #174	@ 0xae
 8010752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010758:	f107 020e 	add.w	r2, r7, #14
 801075c:	4610      	mov	r0, r2
 801075e:	4798      	blx	r3
 8010760:	4602      	mov	r2, r0
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801076e:	1c5a      	adds	r2, r3, #1
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8010776:	2300      	movs	r3, #0
}
 8010778:	4618      	mov	r0, r3
 801077a:	3710      	adds	r7, #16
 801077c:	46bd      	mov	sp, r7
 801077e:	bd80      	pop	{r7, pc}

08010780 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8010780:	b580      	push	{r7, lr}
 8010782:	b082      	sub	sp, #8
 8010784:	af00      	add	r7, sp, #0
 8010786:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010788:	6878      	ldr	r0, [r7, #4]
 801078a:	f001 fe89 	bl	80124a0 <USBD_LL_Start>
 801078e:	4603      	mov	r3, r0
}
 8010790:	4618      	mov	r0, r3
 8010792:	3708      	adds	r7, #8
 8010794:	46bd      	mov	sp, r7
 8010796:	bd80      	pop	{r7, pc}

08010798 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8010798:	b480      	push	{r7}
 801079a:	b083      	sub	sp, #12
 801079c:	af00      	add	r7, sp, #0
 801079e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80107a0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80107a2:	4618      	mov	r0, r3
 80107a4:	370c      	adds	r7, #12
 80107a6:	46bd      	mov	sp, r7
 80107a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ac:	4770      	bx	lr

080107ae <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80107ae:	b580      	push	{r7, lr}
 80107b0:	b084      	sub	sp, #16
 80107b2:	af00      	add	r7, sp, #0
 80107b4:	6078      	str	r0, [r7, #4]
 80107b6:	460b      	mov	r3, r1
 80107b8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80107ba:	2300      	movs	r3, #0
 80107bc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d009      	beq.n	80107dc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	78fa      	ldrb	r2, [r7, #3]
 80107d2:	4611      	mov	r1, r2
 80107d4:	6878      	ldr	r0, [r7, #4]
 80107d6:	4798      	blx	r3
 80107d8:	4603      	mov	r3, r0
 80107da:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80107dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80107de:	4618      	mov	r0, r3
 80107e0:	3710      	adds	r7, #16
 80107e2:	46bd      	mov	sp, r7
 80107e4:	bd80      	pop	{r7, pc}

080107e6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80107e6:	b580      	push	{r7, lr}
 80107e8:	b084      	sub	sp, #16
 80107ea:	af00      	add	r7, sp, #0
 80107ec:	6078      	str	r0, [r7, #4]
 80107ee:	460b      	mov	r3, r1
 80107f0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80107f2:	2300      	movs	r3, #0
 80107f4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107fc:	685b      	ldr	r3, [r3, #4]
 80107fe:	78fa      	ldrb	r2, [r7, #3]
 8010800:	4611      	mov	r1, r2
 8010802:	6878      	ldr	r0, [r7, #4]
 8010804:	4798      	blx	r3
 8010806:	4603      	mov	r3, r0
 8010808:	2b00      	cmp	r3, #0
 801080a:	d001      	beq.n	8010810 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801080c:	2303      	movs	r3, #3
 801080e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010810:	7bfb      	ldrb	r3, [r7, #15]
}
 8010812:	4618      	mov	r0, r3
 8010814:	3710      	adds	r7, #16
 8010816:	46bd      	mov	sp, r7
 8010818:	bd80      	pop	{r7, pc}

0801081a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801081a:	b580      	push	{r7, lr}
 801081c:	b084      	sub	sp, #16
 801081e:	af00      	add	r7, sp, #0
 8010820:	6078      	str	r0, [r7, #4]
 8010822:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801082a:	6839      	ldr	r1, [r7, #0]
 801082c:	4618      	mov	r0, r3
 801082e:	f001 f90c 	bl	8011a4a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	2201      	movs	r2, #1
 8010836:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8010840:	461a      	mov	r2, r3
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801084e:	f003 031f 	and.w	r3, r3, #31
 8010852:	2b02      	cmp	r3, #2
 8010854:	d01a      	beq.n	801088c <USBD_LL_SetupStage+0x72>
 8010856:	2b02      	cmp	r3, #2
 8010858:	d822      	bhi.n	80108a0 <USBD_LL_SetupStage+0x86>
 801085a:	2b00      	cmp	r3, #0
 801085c:	d002      	beq.n	8010864 <USBD_LL_SetupStage+0x4a>
 801085e:	2b01      	cmp	r3, #1
 8010860:	d00a      	beq.n	8010878 <USBD_LL_SetupStage+0x5e>
 8010862:	e01d      	b.n	80108a0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801086a:	4619      	mov	r1, r3
 801086c:	6878      	ldr	r0, [r7, #4]
 801086e:	f000 fb63 	bl	8010f38 <USBD_StdDevReq>
 8010872:	4603      	mov	r3, r0
 8010874:	73fb      	strb	r3, [r7, #15]
      break;
 8010876:	e020      	b.n	80108ba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801087e:	4619      	mov	r1, r3
 8010880:	6878      	ldr	r0, [r7, #4]
 8010882:	f000 fbcb 	bl	801101c <USBD_StdItfReq>
 8010886:	4603      	mov	r3, r0
 8010888:	73fb      	strb	r3, [r7, #15]
      break;
 801088a:	e016      	b.n	80108ba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010892:	4619      	mov	r1, r3
 8010894:	6878      	ldr	r0, [r7, #4]
 8010896:	f000 fc2d 	bl	80110f4 <USBD_StdEPReq>
 801089a:	4603      	mov	r3, r0
 801089c:	73fb      	strb	r3, [r7, #15]
      break;
 801089e:	e00c      	b.n	80108ba <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80108a6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80108aa:	b2db      	uxtb	r3, r3
 80108ac:	4619      	mov	r1, r3
 80108ae:	6878      	ldr	r0, [r7, #4]
 80108b0:	f001 fe56 	bl	8012560 <USBD_LL_StallEP>
 80108b4:	4603      	mov	r3, r0
 80108b6:	73fb      	strb	r3, [r7, #15]
      break;
 80108b8:	bf00      	nop
  }

  return ret;
 80108ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80108bc:	4618      	mov	r0, r3
 80108be:	3710      	adds	r7, #16
 80108c0:	46bd      	mov	sp, r7
 80108c2:	bd80      	pop	{r7, pc}

080108c4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80108c4:	b580      	push	{r7, lr}
 80108c6:	b086      	sub	sp, #24
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	60f8      	str	r0, [r7, #12]
 80108cc:	460b      	mov	r3, r1
 80108ce:	607a      	str	r2, [r7, #4]
 80108d0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80108d2:	2300      	movs	r3, #0
 80108d4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80108d6:	7afb      	ldrb	r3, [r7, #11]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d16e      	bne.n	80109ba <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80108e2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80108ea:	2b03      	cmp	r3, #3
 80108ec:	f040 8098 	bne.w	8010a20 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80108f0:	693b      	ldr	r3, [r7, #16]
 80108f2:	689a      	ldr	r2, [r3, #8]
 80108f4:	693b      	ldr	r3, [r7, #16]
 80108f6:	68db      	ldr	r3, [r3, #12]
 80108f8:	429a      	cmp	r2, r3
 80108fa:	d913      	bls.n	8010924 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80108fc:	693b      	ldr	r3, [r7, #16]
 80108fe:	689a      	ldr	r2, [r3, #8]
 8010900:	693b      	ldr	r3, [r7, #16]
 8010902:	68db      	ldr	r3, [r3, #12]
 8010904:	1ad2      	subs	r2, r2, r3
 8010906:	693b      	ldr	r3, [r7, #16]
 8010908:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801090a:	693b      	ldr	r3, [r7, #16]
 801090c:	68da      	ldr	r2, [r3, #12]
 801090e:	693b      	ldr	r3, [r7, #16]
 8010910:	689b      	ldr	r3, [r3, #8]
 8010912:	4293      	cmp	r3, r2
 8010914:	bf28      	it	cs
 8010916:	4613      	movcs	r3, r2
 8010918:	461a      	mov	r2, r3
 801091a:	6879      	ldr	r1, [r7, #4]
 801091c:	68f8      	ldr	r0, [r7, #12]
 801091e:	f001 f994 	bl	8011c4a <USBD_CtlContinueRx>
 8010922:	e07d      	b.n	8010a20 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801092a:	f003 031f 	and.w	r3, r3, #31
 801092e:	2b02      	cmp	r3, #2
 8010930:	d014      	beq.n	801095c <USBD_LL_DataOutStage+0x98>
 8010932:	2b02      	cmp	r3, #2
 8010934:	d81d      	bhi.n	8010972 <USBD_LL_DataOutStage+0xae>
 8010936:	2b00      	cmp	r3, #0
 8010938:	d002      	beq.n	8010940 <USBD_LL_DataOutStage+0x7c>
 801093a:	2b01      	cmp	r3, #1
 801093c:	d003      	beq.n	8010946 <USBD_LL_DataOutStage+0x82>
 801093e:	e018      	b.n	8010972 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8010940:	2300      	movs	r3, #0
 8010942:	75bb      	strb	r3, [r7, #22]
            break;
 8010944:	e018      	b.n	8010978 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801094c:	b2db      	uxtb	r3, r3
 801094e:	4619      	mov	r1, r3
 8010950:	68f8      	ldr	r0, [r7, #12]
 8010952:	f000 fa64 	bl	8010e1e <USBD_CoreFindIF>
 8010956:	4603      	mov	r3, r0
 8010958:	75bb      	strb	r3, [r7, #22]
            break;
 801095a:	e00d      	b.n	8010978 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010962:	b2db      	uxtb	r3, r3
 8010964:	4619      	mov	r1, r3
 8010966:	68f8      	ldr	r0, [r7, #12]
 8010968:	f000 fa66 	bl	8010e38 <USBD_CoreFindEP>
 801096c:	4603      	mov	r3, r0
 801096e:	75bb      	strb	r3, [r7, #22]
            break;
 8010970:	e002      	b.n	8010978 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8010972:	2300      	movs	r3, #0
 8010974:	75bb      	strb	r3, [r7, #22]
            break;
 8010976:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8010978:	7dbb      	ldrb	r3, [r7, #22]
 801097a:	2b00      	cmp	r3, #0
 801097c:	d119      	bne.n	80109b2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801097e:	68fb      	ldr	r3, [r7, #12]
 8010980:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010984:	b2db      	uxtb	r3, r3
 8010986:	2b03      	cmp	r3, #3
 8010988:	d113      	bne.n	80109b2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801098a:	7dba      	ldrb	r2, [r7, #22]
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	32ae      	adds	r2, #174	@ 0xae
 8010990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010994:	691b      	ldr	r3, [r3, #16]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d00b      	beq.n	80109b2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801099a:	7dba      	ldrb	r2, [r7, #22]
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80109a2:	7dba      	ldrb	r2, [r7, #22]
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	32ae      	adds	r2, #174	@ 0xae
 80109a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80109ac:	691b      	ldr	r3, [r3, #16]
 80109ae:	68f8      	ldr	r0, [r7, #12]
 80109b0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80109b2:	68f8      	ldr	r0, [r7, #12]
 80109b4:	f001 f95a 	bl	8011c6c <USBD_CtlSendStatus>
 80109b8:	e032      	b.n	8010a20 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80109ba:	7afb      	ldrb	r3, [r7, #11]
 80109bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80109c0:	b2db      	uxtb	r3, r3
 80109c2:	4619      	mov	r1, r3
 80109c4:	68f8      	ldr	r0, [r7, #12]
 80109c6:	f000 fa37 	bl	8010e38 <USBD_CoreFindEP>
 80109ca:	4603      	mov	r3, r0
 80109cc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80109ce:	7dbb      	ldrb	r3, [r7, #22]
 80109d0:	2bff      	cmp	r3, #255	@ 0xff
 80109d2:	d025      	beq.n	8010a20 <USBD_LL_DataOutStage+0x15c>
 80109d4:	7dbb      	ldrb	r3, [r7, #22]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d122      	bne.n	8010a20 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80109e0:	b2db      	uxtb	r3, r3
 80109e2:	2b03      	cmp	r3, #3
 80109e4:	d117      	bne.n	8010a16 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80109e6:	7dba      	ldrb	r2, [r7, #22]
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	32ae      	adds	r2, #174	@ 0xae
 80109ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80109f0:	699b      	ldr	r3, [r3, #24]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d00f      	beq.n	8010a16 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80109f6:	7dba      	ldrb	r2, [r7, #22]
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80109fe:	7dba      	ldrb	r2, [r7, #22]
 8010a00:	68fb      	ldr	r3, [r7, #12]
 8010a02:	32ae      	adds	r2, #174	@ 0xae
 8010a04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a08:	699b      	ldr	r3, [r3, #24]
 8010a0a:	7afa      	ldrb	r2, [r7, #11]
 8010a0c:	4611      	mov	r1, r2
 8010a0e:	68f8      	ldr	r0, [r7, #12]
 8010a10:	4798      	blx	r3
 8010a12:	4603      	mov	r3, r0
 8010a14:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8010a16:	7dfb      	ldrb	r3, [r7, #23]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d001      	beq.n	8010a20 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8010a1c:	7dfb      	ldrb	r3, [r7, #23]
 8010a1e:	e000      	b.n	8010a22 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8010a20:	2300      	movs	r3, #0
}
 8010a22:	4618      	mov	r0, r3
 8010a24:	3718      	adds	r7, #24
 8010a26:	46bd      	mov	sp, r7
 8010a28:	bd80      	pop	{r7, pc}

08010a2a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010a2a:	b580      	push	{r7, lr}
 8010a2c:	b086      	sub	sp, #24
 8010a2e:	af00      	add	r7, sp, #0
 8010a30:	60f8      	str	r0, [r7, #12]
 8010a32:	460b      	mov	r3, r1
 8010a34:	607a      	str	r2, [r7, #4]
 8010a36:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8010a38:	7afb      	ldrb	r3, [r7, #11]
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d16f      	bne.n	8010b1e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	3314      	adds	r3, #20
 8010a42:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010a4a:	2b02      	cmp	r3, #2
 8010a4c:	d15a      	bne.n	8010b04 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8010a4e:	693b      	ldr	r3, [r7, #16]
 8010a50:	689a      	ldr	r2, [r3, #8]
 8010a52:	693b      	ldr	r3, [r7, #16]
 8010a54:	68db      	ldr	r3, [r3, #12]
 8010a56:	429a      	cmp	r2, r3
 8010a58:	d914      	bls.n	8010a84 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010a5a:	693b      	ldr	r3, [r7, #16]
 8010a5c:	689a      	ldr	r2, [r3, #8]
 8010a5e:	693b      	ldr	r3, [r7, #16]
 8010a60:	68db      	ldr	r3, [r3, #12]
 8010a62:	1ad2      	subs	r2, r2, r3
 8010a64:	693b      	ldr	r3, [r7, #16]
 8010a66:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010a68:	693b      	ldr	r3, [r7, #16]
 8010a6a:	689b      	ldr	r3, [r3, #8]
 8010a6c:	461a      	mov	r2, r3
 8010a6e:	6879      	ldr	r1, [r7, #4]
 8010a70:	68f8      	ldr	r0, [r7, #12]
 8010a72:	f001 f8bc 	bl	8011bee <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010a76:	2300      	movs	r3, #0
 8010a78:	2200      	movs	r2, #0
 8010a7a:	2100      	movs	r1, #0
 8010a7c:	68f8      	ldr	r0, [r7, #12]
 8010a7e:	f001 fe19 	bl	80126b4 <USBD_LL_PrepareReceive>
 8010a82:	e03f      	b.n	8010b04 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010a84:	693b      	ldr	r3, [r7, #16]
 8010a86:	68da      	ldr	r2, [r3, #12]
 8010a88:	693b      	ldr	r3, [r7, #16]
 8010a8a:	689b      	ldr	r3, [r3, #8]
 8010a8c:	429a      	cmp	r2, r3
 8010a8e:	d11c      	bne.n	8010aca <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010a90:	693b      	ldr	r3, [r7, #16]
 8010a92:	685a      	ldr	r2, [r3, #4]
 8010a94:	693b      	ldr	r3, [r7, #16]
 8010a96:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010a98:	429a      	cmp	r2, r3
 8010a9a:	d316      	bcc.n	8010aca <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8010a9c:	693b      	ldr	r3, [r7, #16]
 8010a9e:	685a      	ldr	r2, [r3, #4]
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010aa6:	429a      	cmp	r2, r3
 8010aa8:	d20f      	bcs.n	8010aca <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8010aaa:	2200      	movs	r2, #0
 8010aac:	2100      	movs	r1, #0
 8010aae:	68f8      	ldr	r0, [r7, #12]
 8010ab0:	f001 f89d 	bl	8011bee <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	2200      	movs	r2, #0
 8010ab8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010abc:	2300      	movs	r3, #0
 8010abe:	2200      	movs	r2, #0
 8010ac0:	2100      	movs	r1, #0
 8010ac2:	68f8      	ldr	r0, [r7, #12]
 8010ac4:	f001 fdf6 	bl	80126b4 <USBD_LL_PrepareReceive>
 8010ac8:	e01c      	b.n	8010b04 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010ad0:	b2db      	uxtb	r3, r3
 8010ad2:	2b03      	cmp	r3, #3
 8010ad4:	d10f      	bne.n	8010af6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010adc:	68db      	ldr	r3, [r3, #12]
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d009      	beq.n	8010af6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	2200      	movs	r2, #0
 8010ae6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010af0:	68db      	ldr	r3, [r3, #12]
 8010af2:	68f8      	ldr	r0, [r7, #12]
 8010af4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010af6:	2180      	movs	r1, #128	@ 0x80
 8010af8:	68f8      	ldr	r0, [r7, #12]
 8010afa:	f001 fd31 	bl	8012560 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010afe:	68f8      	ldr	r0, [r7, #12]
 8010b00:	f001 f8c7 	bl	8011c92 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d03a      	beq.n	8010b84 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8010b0e:	68f8      	ldr	r0, [r7, #12]
 8010b10:	f7ff fe42 	bl	8010798 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	2200      	movs	r2, #0
 8010b18:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8010b1c:	e032      	b.n	8010b84 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8010b1e:	7afb      	ldrb	r3, [r7, #11]
 8010b20:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010b24:	b2db      	uxtb	r3, r3
 8010b26:	4619      	mov	r1, r3
 8010b28:	68f8      	ldr	r0, [r7, #12]
 8010b2a:	f000 f985 	bl	8010e38 <USBD_CoreFindEP>
 8010b2e:	4603      	mov	r3, r0
 8010b30:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010b32:	7dfb      	ldrb	r3, [r7, #23]
 8010b34:	2bff      	cmp	r3, #255	@ 0xff
 8010b36:	d025      	beq.n	8010b84 <USBD_LL_DataInStage+0x15a>
 8010b38:	7dfb      	ldrb	r3, [r7, #23]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d122      	bne.n	8010b84 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b44:	b2db      	uxtb	r3, r3
 8010b46:	2b03      	cmp	r3, #3
 8010b48:	d11c      	bne.n	8010b84 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8010b4a:	7dfa      	ldrb	r2, [r7, #23]
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	32ae      	adds	r2, #174	@ 0xae
 8010b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b54:	695b      	ldr	r3, [r3, #20]
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d014      	beq.n	8010b84 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8010b5a:	7dfa      	ldrb	r2, [r7, #23]
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8010b62:	7dfa      	ldrb	r2, [r7, #23]
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	32ae      	adds	r2, #174	@ 0xae
 8010b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b6c:	695b      	ldr	r3, [r3, #20]
 8010b6e:	7afa      	ldrb	r2, [r7, #11]
 8010b70:	4611      	mov	r1, r2
 8010b72:	68f8      	ldr	r0, [r7, #12]
 8010b74:	4798      	blx	r3
 8010b76:	4603      	mov	r3, r0
 8010b78:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8010b7a:	7dbb      	ldrb	r3, [r7, #22]
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d001      	beq.n	8010b84 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8010b80:	7dbb      	ldrb	r3, [r7, #22]
 8010b82:	e000      	b.n	8010b86 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8010b84:	2300      	movs	r3, #0
}
 8010b86:	4618      	mov	r0, r3
 8010b88:	3718      	adds	r7, #24
 8010b8a:	46bd      	mov	sp, r7
 8010b8c:	bd80      	pop	{r7, pc}

08010b8e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010b8e:	b580      	push	{r7, lr}
 8010b90:	b084      	sub	sp, #16
 8010b92:	af00      	add	r7, sp, #0
 8010b94:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8010b96:	2300      	movs	r3, #0
 8010b98:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	2201      	movs	r2, #1
 8010b9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	2200      	movs	r2, #0
 8010ba6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	2200      	movs	r2, #0
 8010bae:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	2200      	movs	r2, #0
 8010bb4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	2200      	movs	r2, #0
 8010bbc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d014      	beq.n	8010bf4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010bd0:	685b      	ldr	r3, [r3, #4]
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d00e      	beq.n	8010bf4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010bdc:	685b      	ldr	r3, [r3, #4]
 8010bde:	687a      	ldr	r2, [r7, #4]
 8010be0:	6852      	ldr	r2, [r2, #4]
 8010be2:	b2d2      	uxtb	r2, r2
 8010be4:	4611      	mov	r1, r2
 8010be6:	6878      	ldr	r0, [r7, #4]
 8010be8:	4798      	blx	r3
 8010bea:	4603      	mov	r3, r0
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d001      	beq.n	8010bf4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8010bf0:	2303      	movs	r3, #3
 8010bf2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010bf4:	2340      	movs	r3, #64	@ 0x40
 8010bf6:	2200      	movs	r2, #0
 8010bf8:	2100      	movs	r1, #0
 8010bfa:	6878      	ldr	r0, [r7, #4]
 8010bfc:	f001 fc6b 	bl	80124d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	2201      	movs	r2, #1
 8010c04:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	2240      	movs	r2, #64	@ 0x40
 8010c0c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010c10:	2340      	movs	r3, #64	@ 0x40
 8010c12:	2200      	movs	r2, #0
 8010c14:	2180      	movs	r1, #128	@ 0x80
 8010c16:	6878      	ldr	r0, [r7, #4]
 8010c18:	f001 fc5d 	bl	80124d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	2201      	movs	r2, #1
 8010c20:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	2240      	movs	r2, #64	@ 0x40
 8010c26:	621a      	str	r2, [r3, #32]

  return ret;
 8010c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	3710      	adds	r7, #16
 8010c2e:	46bd      	mov	sp, r7
 8010c30:	bd80      	pop	{r7, pc}

08010c32 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010c32:	b480      	push	{r7}
 8010c34:	b083      	sub	sp, #12
 8010c36:	af00      	add	r7, sp, #0
 8010c38:	6078      	str	r0, [r7, #4]
 8010c3a:	460b      	mov	r3, r1
 8010c3c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	78fa      	ldrb	r2, [r7, #3]
 8010c42:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010c44:	2300      	movs	r3, #0
}
 8010c46:	4618      	mov	r0, r3
 8010c48:	370c      	adds	r7, #12
 8010c4a:	46bd      	mov	sp, r7
 8010c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c50:	4770      	bx	lr

08010c52 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010c52:	b480      	push	{r7}
 8010c54:	b083      	sub	sp, #12
 8010c56:	af00      	add	r7, sp, #0
 8010c58:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010c60:	b2db      	uxtb	r3, r3
 8010c62:	2b04      	cmp	r3, #4
 8010c64:	d006      	beq.n	8010c74 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010c6c:	b2da      	uxtb	r2, r3
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	2204      	movs	r2, #4
 8010c78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8010c7c:	2300      	movs	r3, #0
}
 8010c7e:	4618      	mov	r0, r3
 8010c80:	370c      	adds	r7, #12
 8010c82:	46bd      	mov	sp, r7
 8010c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c88:	4770      	bx	lr

08010c8a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010c8a:	b480      	push	{r7}
 8010c8c:	b083      	sub	sp, #12
 8010c8e:	af00      	add	r7, sp, #0
 8010c90:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010c98:	b2db      	uxtb	r3, r3
 8010c9a:	2b04      	cmp	r3, #4
 8010c9c:	d106      	bne.n	8010cac <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8010ca4:	b2da      	uxtb	r2, r3
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8010cac:	2300      	movs	r3, #0
}
 8010cae:	4618      	mov	r0, r3
 8010cb0:	370c      	adds	r7, #12
 8010cb2:	46bd      	mov	sp, r7
 8010cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cb8:	4770      	bx	lr

08010cba <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010cba:	b580      	push	{r7, lr}
 8010cbc:	b082      	sub	sp, #8
 8010cbe:	af00      	add	r7, sp, #0
 8010cc0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010cc8:	b2db      	uxtb	r3, r3
 8010cca:	2b03      	cmp	r3, #3
 8010ccc:	d110      	bne.n	8010cf0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d00b      	beq.n	8010cf0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010cde:	69db      	ldr	r3, [r3, #28]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d005      	beq.n	8010cf0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010cea:	69db      	ldr	r3, [r3, #28]
 8010cec:	6878      	ldr	r0, [r7, #4]
 8010cee:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8010cf0:	2300      	movs	r3, #0
}
 8010cf2:	4618      	mov	r0, r3
 8010cf4:	3708      	adds	r7, #8
 8010cf6:	46bd      	mov	sp, r7
 8010cf8:	bd80      	pop	{r7, pc}

08010cfa <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8010cfa:	b580      	push	{r7, lr}
 8010cfc:	b082      	sub	sp, #8
 8010cfe:	af00      	add	r7, sp, #0
 8010d00:	6078      	str	r0, [r7, #4]
 8010d02:	460b      	mov	r3, r1
 8010d04:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	32ae      	adds	r2, #174	@ 0xae
 8010d10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d101      	bne.n	8010d1c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8010d18:	2303      	movs	r3, #3
 8010d1a:	e01c      	b.n	8010d56 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d22:	b2db      	uxtb	r3, r3
 8010d24:	2b03      	cmp	r3, #3
 8010d26:	d115      	bne.n	8010d54 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	32ae      	adds	r2, #174	@ 0xae
 8010d32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d36:	6a1b      	ldr	r3, [r3, #32]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d00b      	beq.n	8010d54 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	32ae      	adds	r2, #174	@ 0xae
 8010d46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d4a:	6a1b      	ldr	r3, [r3, #32]
 8010d4c:	78fa      	ldrb	r2, [r7, #3]
 8010d4e:	4611      	mov	r1, r2
 8010d50:	6878      	ldr	r0, [r7, #4]
 8010d52:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010d54:	2300      	movs	r3, #0
}
 8010d56:	4618      	mov	r0, r3
 8010d58:	3708      	adds	r7, #8
 8010d5a:	46bd      	mov	sp, r7
 8010d5c:	bd80      	pop	{r7, pc}

08010d5e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8010d5e:	b580      	push	{r7, lr}
 8010d60:	b082      	sub	sp, #8
 8010d62:	af00      	add	r7, sp, #0
 8010d64:	6078      	str	r0, [r7, #4]
 8010d66:	460b      	mov	r3, r1
 8010d68:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	32ae      	adds	r2, #174	@ 0xae
 8010d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d101      	bne.n	8010d80 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8010d7c:	2303      	movs	r3, #3
 8010d7e:	e01c      	b.n	8010dba <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d86:	b2db      	uxtb	r3, r3
 8010d88:	2b03      	cmp	r3, #3
 8010d8a:	d115      	bne.n	8010db8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	32ae      	adds	r2, #174	@ 0xae
 8010d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d00b      	beq.n	8010db8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	32ae      	adds	r2, #174	@ 0xae
 8010daa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010db0:	78fa      	ldrb	r2, [r7, #3]
 8010db2:	4611      	mov	r1, r2
 8010db4:	6878      	ldr	r0, [r7, #4]
 8010db6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010db8:	2300      	movs	r3, #0
}
 8010dba:	4618      	mov	r0, r3
 8010dbc:	3708      	adds	r7, #8
 8010dbe:	46bd      	mov	sp, r7
 8010dc0:	bd80      	pop	{r7, pc}

08010dc2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8010dc2:	b480      	push	{r7}
 8010dc4:	b083      	sub	sp, #12
 8010dc6:	af00      	add	r7, sp, #0
 8010dc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010dca:	2300      	movs	r3, #0
}
 8010dcc:	4618      	mov	r0, r3
 8010dce:	370c      	adds	r7, #12
 8010dd0:	46bd      	mov	sp, r7
 8010dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dd6:	4770      	bx	lr

08010dd8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b084      	sub	sp, #16
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8010de0:	2300      	movs	r3, #0
 8010de2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	2201      	movs	r2, #1
 8010de8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d00e      	beq.n	8010e14 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010dfc:	685b      	ldr	r3, [r3, #4]
 8010dfe:	687a      	ldr	r2, [r7, #4]
 8010e00:	6852      	ldr	r2, [r2, #4]
 8010e02:	b2d2      	uxtb	r2, r2
 8010e04:	4611      	mov	r1, r2
 8010e06:	6878      	ldr	r0, [r7, #4]
 8010e08:	4798      	blx	r3
 8010e0a:	4603      	mov	r3, r0
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d001      	beq.n	8010e14 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8010e10:	2303      	movs	r3, #3
 8010e12:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e16:	4618      	mov	r0, r3
 8010e18:	3710      	adds	r7, #16
 8010e1a:	46bd      	mov	sp, r7
 8010e1c:	bd80      	pop	{r7, pc}

08010e1e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010e1e:	b480      	push	{r7}
 8010e20:	b083      	sub	sp, #12
 8010e22:	af00      	add	r7, sp, #0
 8010e24:	6078      	str	r0, [r7, #4]
 8010e26:	460b      	mov	r3, r1
 8010e28:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010e2a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010e2c:	4618      	mov	r0, r3
 8010e2e:	370c      	adds	r7, #12
 8010e30:	46bd      	mov	sp, r7
 8010e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e36:	4770      	bx	lr

08010e38 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010e38:	b480      	push	{r7}
 8010e3a:	b083      	sub	sp, #12
 8010e3c:	af00      	add	r7, sp, #0
 8010e3e:	6078      	str	r0, [r7, #4]
 8010e40:	460b      	mov	r3, r1
 8010e42:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010e44:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010e46:	4618      	mov	r0, r3
 8010e48:	370c      	adds	r7, #12
 8010e4a:	46bd      	mov	sp, r7
 8010e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e50:	4770      	bx	lr

08010e52 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8010e52:	b580      	push	{r7, lr}
 8010e54:	b086      	sub	sp, #24
 8010e56:	af00      	add	r7, sp, #0
 8010e58:	6078      	str	r0, [r7, #4]
 8010e5a:	460b      	mov	r3, r1
 8010e5c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8010e66:	2300      	movs	r3, #0
 8010e68:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	885b      	ldrh	r3, [r3, #2]
 8010e6e:	b29b      	uxth	r3, r3
 8010e70:	68fa      	ldr	r2, [r7, #12]
 8010e72:	7812      	ldrb	r2, [r2, #0]
 8010e74:	4293      	cmp	r3, r2
 8010e76:	d91f      	bls.n	8010eb8 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8010e78:	68fb      	ldr	r3, [r7, #12]
 8010e7a:	781b      	ldrb	r3, [r3, #0]
 8010e7c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8010e7e:	e013      	b.n	8010ea8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8010e80:	f107 030a 	add.w	r3, r7, #10
 8010e84:	4619      	mov	r1, r3
 8010e86:	6978      	ldr	r0, [r7, #20]
 8010e88:	f000 f81b 	bl	8010ec2 <USBD_GetNextDesc>
 8010e8c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010e8e:	697b      	ldr	r3, [r7, #20]
 8010e90:	785b      	ldrb	r3, [r3, #1]
 8010e92:	2b05      	cmp	r3, #5
 8010e94:	d108      	bne.n	8010ea8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8010e96:	697b      	ldr	r3, [r7, #20]
 8010e98:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8010e9a:	693b      	ldr	r3, [r7, #16]
 8010e9c:	789b      	ldrb	r3, [r3, #2]
 8010e9e:	78fa      	ldrb	r2, [r7, #3]
 8010ea0:	429a      	cmp	r2, r3
 8010ea2:	d008      	beq.n	8010eb6 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8010ea4:	2300      	movs	r3, #0
 8010ea6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8010ea8:	68fb      	ldr	r3, [r7, #12]
 8010eaa:	885b      	ldrh	r3, [r3, #2]
 8010eac:	b29a      	uxth	r2, r3
 8010eae:	897b      	ldrh	r3, [r7, #10]
 8010eb0:	429a      	cmp	r2, r3
 8010eb2:	d8e5      	bhi.n	8010e80 <USBD_GetEpDesc+0x2e>
 8010eb4:	e000      	b.n	8010eb8 <USBD_GetEpDesc+0x66>
          break;
 8010eb6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8010eb8:	693b      	ldr	r3, [r7, #16]
}
 8010eba:	4618      	mov	r0, r3
 8010ebc:	3718      	adds	r7, #24
 8010ebe:	46bd      	mov	sp, r7
 8010ec0:	bd80      	pop	{r7, pc}

08010ec2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8010ec2:	b480      	push	{r7}
 8010ec4:	b085      	sub	sp, #20
 8010ec6:	af00      	add	r7, sp, #0
 8010ec8:	6078      	str	r0, [r7, #4]
 8010eca:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8010ed0:	683b      	ldr	r3, [r7, #0]
 8010ed2:	881b      	ldrh	r3, [r3, #0]
 8010ed4:	68fa      	ldr	r2, [r7, #12]
 8010ed6:	7812      	ldrb	r2, [r2, #0]
 8010ed8:	4413      	add	r3, r2
 8010eda:	b29a      	uxth	r2, r3
 8010edc:	683b      	ldr	r3, [r7, #0]
 8010ede:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	781b      	ldrb	r3, [r3, #0]
 8010ee4:	461a      	mov	r2, r3
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	4413      	add	r3, r2
 8010eea:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8010eec:	68fb      	ldr	r3, [r7, #12]
}
 8010eee:	4618      	mov	r0, r3
 8010ef0:	3714      	adds	r7, #20
 8010ef2:	46bd      	mov	sp, r7
 8010ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef8:	4770      	bx	lr

08010efa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010efa:	b480      	push	{r7}
 8010efc:	b087      	sub	sp, #28
 8010efe:	af00      	add	r7, sp, #0
 8010f00:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010f06:	697b      	ldr	r3, [r7, #20]
 8010f08:	781b      	ldrb	r3, [r3, #0]
 8010f0a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010f0c:	697b      	ldr	r3, [r7, #20]
 8010f0e:	3301      	adds	r3, #1
 8010f10:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010f12:	697b      	ldr	r3, [r7, #20]
 8010f14:	781b      	ldrb	r3, [r3, #0]
 8010f16:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010f18:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8010f1c:	021b      	lsls	r3, r3, #8
 8010f1e:	b21a      	sxth	r2, r3
 8010f20:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010f24:	4313      	orrs	r3, r2
 8010f26:	b21b      	sxth	r3, r3
 8010f28:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010f2a:	89fb      	ldrh	r3, [r7, #14]
}
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	371c      	adds	r7, #28
 8010f30:	46bd      	mov	sp, r7
 8010f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f36:	4770      	bx	lr

08010f38 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010f38:	b580      	push	{r7, lr}
 8010f3a:	b084      	sub	sp, #16
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
 8010f40:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010f42:	2300      	movs	r3, #0
 8010f44:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010f46:	683b      	ldr	r3, [r7, #0]
 8010f48:	781b      	ldrb	r3, [r3, #0]
 8010f4a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010f4e:	2b40      	cmp	r3, #64	@ 0x40
 8010f50:	d005      	beq.n	8010f5e <USBD_StdDevReq+0x26>
 8010f52:	2b40      	cmp	r3, #64	@ 0x40
 8010f54:	d857      	bhi.n	8011006 <USBD_StdDevReq+0xce>
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d00f      	beq.n	8010f7a <USBD_StdDevReq+0x42>
 8010f5a:	2b20      	cmp	r3, #32
 8010f5c:	d153      	bne.n	8011006 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	32ae      	adds	r2, #174	@ 0xae
 8010f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f6c:	689b      	ldr	r3, [r3, #8]
 8010f6e:	6839      	ldr	r1, [r7, #0]
 8010f70:	6878      	ldr	r0, [r7, #4]
 8010f72:	4798      	blx	r3
 8010f74:	4603      	mov	r3, r0
 8010f76:	73fb      	strb	r3, [r7, #15]
      break;
 8010f78:	e04a      	b.n	8011010 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010f7a:	683b      	ldr	r3, [r7, #0]
 8010f7c:	785b      	ldrb	r3, [r3, #1]
 8010f7e:	2b09      	cmp	r3, #9
 8010f80:	d83b      	bhi.n	8010ffa <USBD_StdDevReq+0xc2>
 8010f82:	a201      	add	r2, pc, #4	@ (adr r2, 8010f88 <USBD_StdDevReq+0x50>)
 8010f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f88:	08010fdd 	.word	0x08010fdd
 8010f8c:	08010ff1 	.word	0x08010ff1
 8010f90:	08010ffb 	.word	0x08010ffb
 8010f94:	08010fe7 	.word	0x08010fe7
 8010f98:	08010ffb 	.word	0x08010ffb
 8010f9c:	08010fbb 	.word	0x08010fbb
 8010fa0:	08010fb1 	.word	0x08010fb1
 8010fa4:	08010ffb 	.word	0x08010ffb
 8010fa8:	08010fd3 	.word	0x08010fd3
 8010fac:	08010fc5 	.word	0x08010fc5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010fb0:	6839      	ldr	r1, [r7, #0]
 8010fb2:	6878      	ldr	r0, [r7, #4]
 8010fb4:	f000 fa3c 	bl	8011430 <USBD_GetDescriptor>
          break;
 8010fb8:	e024      	b.n	8011004 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8010fba:	6839      	ldr	r1, [r7, #0]
 8010fbc:	6878      	ldr	r0, [r7, #4]
 8010fbe:	f000 fba1 	bl	8011704 <USBD_SetAddress>
          break;
 8010fc2:	e01f      	b.n	8011004 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010fc4:	6839      	ldr	r1, [r7, #0]
 8010fc6:	6878      	ldr	r0, [r7, #4]
 8010fc8:	f000 fbe0 	bl	801178c <USBD_SetConfig>
 8010fcc:	4603      	mov	r3, r0
 8010fce:	73fb      	strb	r3, [r7, #15]
          break;
 8010fd0:	e018      	b.n	8011004 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010fd2:	6839      	ldr	r1, [r7, #0]
 8010fd4:	6878      	ldr	r0, [r7, #4]
 8010fd6:	f000 fc83 	bl	80118e0 <USBD_GetConfig>
          break;
 8010fda:	e013      	b.n	8011004 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010fdc:	6839      	ldr	r1, [r7, #0]
 8010fde:	6878      	ldr	r0, [r7, #4]
 8010fe0:	f000 fcb4 	bl	801194c <USBD_GetStatus>
          break;
 8010fe4:	e00e      	b.n	8011004 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010fe6:	6839      	ldr	r1, [r7, #0]
 8010fe8:	6878      	ldr	r0, [r7, #4]
 8010fea:	f000 fce3 	bl	80119b4 <USBD_SetFeature>
          break;
 8010fee:	e009      	b.n	8011004 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010ff0:	6839      	ldr	r1, [r7, #0]
 8010ff2:	6878      	ldr	r0, [r7, #4]
 8010ff4:	f000 fd07 	bl	8011a06 <USBD_ClrFeature>
          break;
 8010ff8:	e004      	b.n	8011004 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8010ffa:	6839      	ldr	r1, [r7, #0]
 8010ffc:	6878      	ldr	r0, [r7, #4]
 8010ffe:	f000 fd5e 	bl	8011abe <USBD_CtlError>
          break;
 8011002:	bf00      	nop
      }
      break;
 8011004:	e004      	b.n	8011010 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8011006:	6839      	ldr	r1, [r7, #0]
 8011008:	6878      	ldr	r0, [r7, #4]
 801100a:	f000 fd58 	bl	8011abe <USBD_CtlError>
      break;
 801100e:	bf00      	nop
  }

  return ret;
 8011010:	7bfb      	ldrb	r3, [r7, #15]
}
 8011012:	4618      	mov	r0, r3
 8011014:	3710      	adds	r7, #16
 8011016:	46bd      	mov	sp, r7
 8011018:	bd80      	pop	{r7, pc}
 801101a:	bf00      	nop

0801101c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b084      	sub	sp, #16
 8011020:	af00      	add	r7, sp, #0
 8011022:	6078      	str	r0, [r7, #4]
 8011024:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011026:	2300      	movs	r3, #0
 8011028:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801102a:	683b      	ldr	r3, [r7, #0]
 801102c:	781b      	ldrb	r3, [r3, #0]
 801102e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011032:	2b40      	cmp	r3, #64	@ 0x40
 8011034:	d005      	beq.n	8011042 <USBD_StdItfReq+0x26>
 8011036:	2b40      	cmp	r3, #64	@ 0x40
 8011038:	d852      	bhi.n	80110e0 <USBD_StdItfReq+0xc4>
 801103a:	2b00      	cmp	r3, #0
 801103c:	d001      	beq.n	8011042 <USBD_StdItfReq+0x26>
 801103e:	2b20      	cmp	r3, #32
 8011040:	d14e      	bne.n	80110e0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011048:	b2db      	uxtb	r3, r3
 801104a:	3b01      	subs	r3, #1
 801104c:	2b02      	cmp	r3, #2
 801104e:	d840      	bhi.n	80110d2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011050:	683b      	ldr	r3, [r7, #0]
 8011052:	889b      	ldrh	r3, [r3, #4]
 8011054:	b2db      	uxtb	r3, r3
 8011056:	2b01      	cmp	r3, #1
 8011058:	d836      	bhi.n	80110c8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801105a:	683b      	ldr	r3, [r7, #0]
 801105c:	889b      	ldrh	r3, [r3, #4]
 801105e:	b2db      	uxtb	r3, r3
 8011060:	4619      	mov	r1, r3
 8011062:	6878      	ldr	r0, [r7, #4]
 8011064:	f7ff fedb 	bl	8010e1e <USBD_CoreFindIF>
 8011068:	4603      	mov	r3, r0
 801106a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801106c:	7bbb      	ldrb	r3, [r7, #14]
 801106e:	2bff      	cmp	r3, #255	@ 0xff
 8011070:	d01d      	beq.n	80110ae <USBD_StdItfReq+0x92>
 8011072:	7bbb      	ldrb	r3, [r7, #14]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d11a      	bne.n	80110ae <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8011078:	7bba      	ldrb	r2, [r7, #14]
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	32ae      	adds	r2, #174	@ 0xae
 801107e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011082:	689b      	ldr	r3, [r3, #8]
 8011084:	2b00      	cmp	r3, #0
 8011086:	d00f      	beq.n	80110a8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8011088:	7bba      	ldrb	r2, [r7, #14]
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011090:	7bba      	ldrb	r2, [r7, #14]
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	32ae      	adds	r2, #174	@ 0xae
 8011096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801109a:	689b      	ldr	r3, [r3, #8]
 801109c:	6839      	ldr	r1, [r7, #0]
 801109e:	6878      	ldr	r0, [r7, #4]
 80110a0:	4798      	blx	r3
 80110a2:	4603      	mov	r3, r0
 80110a4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80110a6:	e004      	b.n	80110b2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80110a8:	2303      	movs	r3, #3
 80110aa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80110ac:	e001      	b.n	80110b2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80110ae:	2303      	movs	r3, #3
 80110b0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80110b2:	683b      	ldr	r3, [r7, #0]
 80110b4:	88db      	ldrh	r3, [r3, #6]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d110      	bne.n	80110dc <USBD_StdItfReq+0xc0>
 80110ba:	7bfb      	ldrb	r3, [r7, #15]
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d10d      	bne.n	80110dc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80110c0:	6878      	ldr	r0, [r7, #4]
 80110c2:	f000 fdd3 	bl	8011c6c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80110c6:	e009      	b.n	80110dc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80110c8:	6839      	ldr	r1, [r7, #0]
 80110ca:	6878      	ldr	r0, [r7, #4]
 80110cc:	f000 fcf7 	bl	8011abe <USBD_CtlError>
          break;
 80110d0:	e004      	b.n	80110dc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80110d2:	6839      	ldr	r1, [r7, #0]
 80110d4:	6878      	ldr	r0, [r7, #4]
 80110d6:	f000 fcf2 	bl	8011abe <USBD_CtlError>
          break;
 80110da:	e000      	b.n	80110de <USBD_StdItfReq+0xc2>
          break;
 80110dc:	bf00      	nop
      }
      break;
 80110de:	e004      	b.n	80110ea <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80110e0:	6839      	ldr	r1, [r7, #0]
 80110e2:	6878      	ldr	r0, [r7, #4]
 80110e4:	f000 fceb 	bl	8011abe <USBD_CtlError>
      break;
 80110e8:	bf00      	nop
  }

  return ret;
 80110ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80110ec:	4618      	mov	r0, r3
 80110ee:	3710      	adds	r7, #16
 80110f0:	46bd      	mov	sp, r7
 80110f2:	bd80      	pop	{r7, pc}

080110f4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80110f4:	b580      	push	{r7, lr}
 80110f6:	b084      	sub	sp, #16
 80110f8:	af00      	add	r7, sp, #0
 80110fa:	6078      	str	r0, [r7, #4]
 80110fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80110fe:	2300      	movs	r3, #0
 8011100:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8011102:	683b      	ldr	r3, [r7, #0]
 8011104:	889b      	ldrh	r3, [r3, #4]
 8011106:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011108:	683b      	ldr	r3, [r7, #0]
 801110a:	781b      	ldrb	r3, [r3, #0]
 801110c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011110:	2b40      	cmp	r3, #64	@ 0x40
 8011112:	d007      	beq.n	8011124 <USBD_StdEPReq+0x30>
 8011114:	2b40      	cmp	r3, #64	@ 0x40
 8011116:	f200 817f 	bhi.w	8011418 <USBD_StdEPReq+0x324>
 801111a:	2b00      	cmp	r3, #0
 801111c:	d02a      	beq.n	8011174 <USBD_StdEPReq+0x80>
 801111e:	2b20      	cmp	r3, #32
 8011120:	f040 817a 	bne.w	8011418 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8011124:	7bbb      	ldrb	r3, [r7, #14]
 8011126:	4619      	mov	r1, r3
 8011128:	6878      	ldr	r0, [r7, #4]
 801112a:	f7ff fe85 	bl	8010e38 <USBD_CoreFindEP>
 801112e:	4603      	mov	r3, r0
 8011130:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011132:	7b7b      	ldrb	r3, [r7, #13]
 8011134:	2bff      	cmp	r3, #255	@ 0xff
 8011136:	f000 8174 	beq.w	8011422 <USBD_StdEPReq+0x32e>
 801113a:	7b7b      	ldrb	r3, [r7, #13]
 801113c:	2b00      	cmp	r3, #0
 801113e:	f040 8170 	bne.w	8011422 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8011142:	7b7a      	ldrb	r2, [r7, #13]
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801114a:	7b7a      	ldrb	r2, [r7, #13]
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	32ae      	adds	r2, #174	@ 0xae
 8011150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011154:	689b      	ldr	r3, [r3, #8]
 8011156:	2b00      	cmp	r3, #0
 8011158:	f000 8163 	beq.w	8011422 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 801115c:	7b7a      	ldrb	r2, [r7, #13]
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	32ae      	adds	r2, #174	@ 0xae
 8011162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011166:	689b      	ldr	r3, [r3, #8]
 8011168:	6839      	ldr	r1, [r7, #0]
 801116a:	6878      	ldr	r0, [r7, #4]
 801116c:	4798      	blx	r3
 801116e:	4603      	mov	r3, r0
 8011170:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8011172:	e156      	b.n	8011422 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011174:	683b      	ldr	r3, [r7, #0]
 8011176:	785b      	ldrb	r3, [r3, #1]
 8011178:	2b03      	cmp	r3, #3
 801117a:	d008      	beq.n	801118e <USBD_StdEPReq+0x9a>
 801117c:	2b03      	cmp	r3, #3
 801117e:	f300 8145 	bgt.w	801140c <USBD_StdEPReq+0x318>
 8011182:	2b00      	cmp	r3, #0
 8011184:	f000 809b 	beq.w	80112be <USBD_StdEPReq+0x1ca>
 8011188:	2b01      	cmp	r3, #1
 801118a:	d03c      	beq.n	8011206 <USBD_StdEPReq+0x112>
 801118c:	e13e      	b.n	801140c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011194:	b2db      	uxtb	r3, r3
 8011196:	2b02      	cmp	r3, #2
 8011198:	d002      	beq.n	80111a0 <USBD_StdEPReq+0xac>
 801119a:	2b03      	cmp	r3, #3
 801119c:	d016      	beq.n	80111cc <USBD_StdEPReq+0xd8>
 801119e:	e02c      	b.n	80111fa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80111a0:	7bbb      	ldrb	r3, [r7, #14]
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d00d      	beq.n	80111c2 <USBD_StdEPReq+0xce>
 80111a6:	7bbb      	ldrb	r3, [r7, #14]
 80111a8:	2b80      	cmp	r3, #128	@ 0x80
 80111aa:	d00a      	beq.n	80111c2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80111ac:	7bbb      	ldrb	r3, [r7, #14]
 80111ae:	4619      	mov	r1, r3
 80111b0:	6878      	ldr	r0, [r7, #4]
 80111b2:	f001 f9d5 	bl	8012560 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80111b6:	2180      	movs	r1, #128	@ 0x80
 80111b8:	6878      	ldr	r0, [r7, #4]
 80111ba:	f001 f9d1 	bl	8012560 <USBD_LL_StallEP>
 80111be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80111c0:	e020      	b.n	8011204 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80111c2:	6839      	ldr	r1, [r7, #0]
 80111c4:	6878      	ldr	r0, [r7, #4]
 80111c6:	f000 fc7a 	bl	8011abe <USBD_CtlError>
              break;
 80111ca:	e01b      	b.n	8011204 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80111cc:	683b      	ldr	r3, [r7, #0]
 80111ce:	885b      	ldrh	r3, [r3, #2]
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d10e      	bne.n	80111f2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80111d4:	7bbb      	ldrb	r3, [r7, #14]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d00b      	beq.n	80111f2 <USBD_StdEPReq+0xfe>
 80111da:	7bbb      	ldrb	r3, [r7, #14]
 80111dc:	2b80      	cmp	r3, #128	@ 0x80
 80111de:	d008      	beq.n	80111f2 <USBD_StdEPReq+0xfe>
 80111e0:	683b      	ldr	r3, [r7, #0]
 80111e2:	88db      	ldrh	r3, [r3, #6]
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d104      	bne.n	80111f2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80111e8:	7bbb      	ldrb	r3, [r7, #14]
 80111ea:	4619      	mov	r1, r3
 80111ec:	6878      	ldr	r0, [r7, #4]
 80111ee:	f001 f9b7 	bl	8012560 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80111f2:	6878      	ldr	r0, [r7, #4]
 80111f4:	f000 fd3a 	bl	8011c6c <USBD_CtlSendStatus>

              break;
 80111f8:	e004      	b.n	8011204 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80111fa:	6839      	ldr	r1, [r7, #0]
 80111fc:	6878      	ldr	r0, [r7, #4]
 80111fe:	f000 fc5e 	bl	8011abe <USBD_CtlError>
              break;
 8011202:	bf00      	nop
          }
          break;
 8011204:	e107      	b.n	8011416 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801120c:	b2db      	uxtb	r3, r3
 801120e:	2b02      	cmp	r3, #2
 8011210:	d002      	beq.n	8011218 <USBD_StdEPReq+0x124>
 8011212:	2b03      	cmp	r3, #3
 8011214:	d016      	beq.n	8011244 <USBD_StdEPReq+0x150>
 8011216:	e04b      	b.n	80112b0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011218:	7bbb      	ldrb	r3, [r7, #14]
 801121a:	2b00      	cmp	r3, #0
 801121c:	d00d      	beq.n	801123a <USBD_StdEPReq+0x146>
 801121e:	7bbb      	ldrb	r3, [r7, #14]
 8011220:	2b80      	cmp	r3, #128	@ 0x80
 8011222:	d00a      	beq.n	801123a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011224:	7bbb      	ldrb	r3, [r7, #14]
 8011226:	4619      	mov	r1, r3
 8011228:	6878      	ldr	r0, [r7, #4]
 801122a:	f001 f999 	bl	8012560 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801122e:	2180      	movs	r1, #128	@ 0x80
 8011230:	6878      	ldr	r0, [r7, #4]
 8011232:	f001 f995 	bl	8012560 <USBD_LL_StallEP>
 8011236:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011238:	e040      	b.n	80112bc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801123a:	6839      	ldr	r1, [r7, #0]
 801123c:	6878      	ldr	r0, [r7, #4]
 801123e:	f000 fc3e 	bl	8011abe <USBD_CtlError>
              break;
 8011242:	e03b      	b.n	80112bc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011244:	683b      	ldr	r3, [r7, #0]
 8011246:	885b      	ldrh	r3, [r3, #2]
 8011248:	2b00      	cmp	r3, #0
 801124a:	d136      	bne.n	80112ba <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801124c:	7bbb      	ldrb	r3, [r7, #14]
 801124e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011252:	2b00      	cmp	r3, #0
 8011254:	d004      	beq.n	8011260 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011256:	7bbb      	ldrb	r3, [r7, #14]
 8011258:	4619      	mov	r1, r3
 801125a:	6878      	ldr	r0, [r7, #4]
 801125c:	f001 f99f 	bl	801259e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011260:	6878      	ldr	r0, [r7, #4]
 8011262:	f000 fd03 	bl	8011c6c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8011266:	7bbb      	ldrb	r3, [r7, #14]
 8011268:	4619      	mov	r1, r3
 801126a:	6878      	ldr	r0, [r7, #4]
 801126c:	f7ff fde4 	bl	8010e38 <USBD_CoreFindEP>
 8011270:	4603      	mov	r3, r0
 8011272:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011274:	7b7b      	ldrb	r3, [r7, #13]
 8011276:	2bff      	cmp	r3, #255	@ 0xff
 8011278:	d01f      	beq.n	80112ba <USBD_StdEPReq+0x1c6>
 801127a:	7b7b      	ldrb	r3, [r7, #13]
 801127c:	2b00      	cmp	r3, #0
 801127e:	d11c      	bne.n	80112ba <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8011280:	7b7a      	ldrb	r2, [r7, #13]
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8011288:	7b7a      	ldrb	r2, [r7, #13]
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	32ae      	adds	r2, #174	@ 0xae
 801128e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011292:	689b      	ldr	r3, [r3, #8]
 8011294:	2b00      	cmp	r3, #0
 8011296:	d010      	beq.n	80112ba <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011298:	7b7a      	ldrb	r2, [r7, #13]
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	32ae      	adds	r2, #174	@ 0xae
 801129e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80112a2:	689b      	ldr	r3, [r3, #8]
 80112a4:	6839      	ldr	r1, [r7, #0]
 80112a6:	6878      	ldr	r0, [r7, #4]
 80112a8:	4798      	blx	r3
 80112aa:	4603      	mov	r3, r0
 80112ac:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80112ae:	e004      	b.n	80112ba <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80112b0:	6839      	ldr	r1, [r7, #0]
 80112b2:	6878      	ldr	r0, [r7, #4]
 80112b4:	f000 fc03 	bl	8011abe <USBD_CtlError>
              break;
 80112b8:	e000      	b.n	80112bc <USBD_StdEPReq+0x1c8>
              break;
 80112ba:	bf00      	nop
          }
          break;
 80112bc:	e0ab      	b.n	8011416 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80112c4:	b2db      	uxtb	r3, r3
 80112c6:	2b02      	cmp	r3, #2
 80112c8:	d002      	beq.n	80112d0 <USBD_StdEPReq+0x1dc>
 80112ca:	2b03      	cmp	r3, #3
 80112cc:	d032      	beq.n	8011334 <USBD_StdEPReq+0x240>
 80112ce:	e097      	b.n	8011400 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80112d0:	7bbb      	ldrb	r3, [r7, #14]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d007      	beq.n	80112e6 <USBD_StdEPReq+0x1f2>
 80112d6:	7bbb      	ldrb	r3, [r7, #14]
 80112d8:	2b80      	cmp	r3, #128	@ 0x80
 80112da:	d004      	beq.n	80112e6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80112dc:	6839      	ldr	r1, [r7, #0]
 80112de:	6878      	ldr	r0, [r7, #4]
 80112e0:	f000 fbed 	bl	8011abe <USBD_CtlError>
                break;
 80112e4:	e091      	b.n	801140a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80112e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	da0b      	bge.n	8011306 <USBD_StdEPReq+0x212>
 80112ee:	7bbb      	ldrb	r3, [r7, #14]
 80112f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80112f4:	4613      	mov	r3, r2
 80112f6:	009b      	lsls	r3, r3, #2
 80112f8:	4413      	add	r3, r2
 80112fa:	009b      	lsls	r3, r3, #2
 80112fc:	3310      	adds	r3, #16
 80112fe:	687a      	ldr	r2, [r7, #4]
 8011300:	4413      	add	r3, r2
 8011302:	3304      	adds	r3, #4
 8011304:	e00b      	b.n	801131e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011306:	7bbb      	ldrb	r3, [r7, #14]
 8011308:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801130c:	4613      	mov	r3, r2
 801130e:	009b      	lsls	r3, r3, #2
 8011310:	4413      	add	r3, r2
 8011312:	009b      	lsls	r3, r3, #2
 8011314:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011318:	687a      	ldr	r2, [r7, #4]
 801131a:	4413      	add	r3, r2
 801131c:	3304      	adds	r3, #4
 801131e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011320:	68bb      	ldr	r3, [r7, #8]
 8011322:	2200      	movs	r2, #0
 8011324:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011326:	68bb      	ldr	r3, [r7, #8]
 8011328:	2202      	movs	r2, #2
 801132a:	4619      	mov	r1, r3
 801132c:	6878      	ldr	r0, [r7, #4]
 801132e:	f000 fc43 	bl	8011bb8 <USBD_CtlSendData>
              break;
 8011332:	e06a      	b.n	801140a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011334:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011338:	2b00      	cmp	r3, #0
 801133a:	da11      	bge.n	8011360 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801133c:	7bbb      	ldrb	r3, [r7, #14]
 801133e:	f003 020f 	and.w	r2, r3, #15
 8011342:	6879      	ldr	r1, [r7, #4]
 8011344:	4613      	mov	r3, r2
 8011346:	009b      	lsls	r3, r3, #2
 8011348:	4413      	add	r3, r2
 801134a:	009b      	lsls	r3, r3, #2
 801134c:	440b      	add	r3, r1
 801134e:	3324      	adds	r3, #36	@ 0x24
 8011350:	881b      	ldrh	r3, [r3, #0]
 8011352:	2b00      	cmp	r3, #0
 8011354:	d117      	bne.n	8011386 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8011356:	6839      	ldr	r1, [r7, #0]
 8011358:	6878      	ldr	r0, [r7, #4]
 801135a:	f000 fbb0 	bl	8011abe <USBD_CtlError>
                  break;
 801135e:	e054      	b.n	801140a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011360:	7bbb      	ldrb	r3, [r7, #14]
 8011362:	f003 020f 	and.w	r2, r3, #15
 8011366:	6879      	ldr	r1, [r7, #4]
 8011368:	4613      	mov	r3, r2
 801136a:	009b      	lsls	r3, r3, #2
 801136c:	4413      	add	r3, r2
 801136e:	009b      	lsls	r3, r3, #2
 8011370:	440b      	add	r3, r1
 8011372:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011376:	881b      	ldrh	r3, [r3, #0]
 8011378:	2b00      	cmp	r3, #0
 801137a:	d104      	bne.n	8011386 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801137c:	6839      	ldr	r1, [r7, #0]
 801137e:	6878      	ldr	r0, [r7, #4]
 8011380:	f000 fb9d 	bl	8011abe <USBD_CtlError>
                  break;
 8011384:	e041      	b.n	801140a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011386:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801138a:	2b00      	cmp	r3, #0
 801138c:	da0b      	bge.n	80113a6 <USBD_StdEPReq+0x2b2>
 801138e:	7bbb      	ldrb	r3, [r7, #14]
 8011390:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011394:	4613      	mov	r3, r2
 8011396:	009b      	lsls	r3, r3, #2
 8011398:	4413      	add	r3, r2
 801139a:	009b      	lsls	r3, r3, #2
 801139c:	3310      	adds	r3, #16
 801139e:	687a      	ldr	r2, [r7, #4]
 80113a0:	4413      	add	r3, r2
 80113a2:	3304      	adds	r3, #4
 80113a4:	e00b      	b.n	80113be <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80113a6:	7bbb      	ldrb	r3, [r7, #14]
 80113a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80113ac:	4613      	mov	r3, r2
 80113ae:	009b      	lsls	r3, r3, #2
 80113b0:	4413      	add	r3, r2
 80113b2:	009b      	lsls	r3, r3, #2
 80113b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80113b8:	687a      	ldr	r2, [r7, #4]
 80113ba:	4413      	add	r3, r2
 80113bc:	3304      	adds	r3, #4
 80113be:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80113c0:	7bbb      	ldrb	r3, [r7, #14]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d002      	beq.n	80113cc <USBD_StdEPReq+0x2d8>
 80113c6:	7bbb      	ldrb	r3, [r7, #14]
 80113c8:	2b80      	cmp	r3, #128	@ 0x80
 80113ca:	d103      	bne.n	80113d4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80113cc:	68bb      	ldr	r3, [r7, #8]
 80113ce:	2200      	movs	r2, #0
 80113d0:	601a      	str	r2, [r3, #0]
 80113d2:	e00e      	b.n	80113f2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80113d4:	7bbb      	ldrb	r3, [r7, #14]
 80113d6:	4619      	mov	r1, r3
 80113d8:	6878      	ldr	r0, [r7, #4]
 80113da:	f001 f8ff 	bl	80125dc <USBD_LL_IsStallEP>
 80113de:	4603      	mov	r3, r0
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d003      	beq.n	80113ec <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80113e4:	68bb      	ldr	r3, [r7, #8]
 80113e6:	2201      	movs	r2, #1
 80113e8:	601a      	str	r2, [r3, #0]
 80113ea:	e002      	b.n	80113f2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80113ec:	68bb      	ldr	r3, [r7, #8]
 80113ee:	2200      	movs	r2, #0
 80113f0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80113f2:	68bb      	ldr	r3, [r7, #8]
 80113f4:	2202      	movs	r2, #2
 80113f6:	4619      	mov	r1, r3
 80113f8:	6878      	ldr	r0, [r7, #4]
 80113fa:	f000 fbdd 	bl	8011bb8 <USBD_CtlSendData>
              break;
 80113fe:	e004      	b.n	801140a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8011400:	6839      	ldr	r1, [r7, #0]
 8011402:	6878      	ldr	r0, [r7, #4]
 8011404:	f000 fb5b 	bl	8011abe <USBD_CtlError>
              break;
 8011408:	bf00      	nop
          }
          break;
 801140a:	e004      	b.n	8011416 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801140c:	6839      	ldr	r1, [r7, #0]
 801140e:	6878      	ldr	r0, [r7, #4]
 8011410:	f000 fb55 	bl	8011abe <USBD_CtlError>
          break;
 8011414:	bf00      	nop
      }
      break;
 8011416:	e005      	b.n	8011424 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8011418:	6839      	ldr	r1, [r7, #0]
 801141a:	6878      	ldr	r0, [r7, #4]
 801141c:	f000 fb4f 	bl	8011abe <USBD_CtlError>
      break;
 8011420:	e000      	b.n	8011424 <USBD_StdEPReq+0x330>
      break;
 8011422:	bf00      	nop
  }

  return ret;
 8011424:	7bfb      	ldrb	r3, [r7, #15]
}
 8011426:	4618      	mov	r0, r3
 8011428:	3710      	adds	r7, #16
 801142a:	46bd      	mov	sp, r7
 801142c:	bd80      	pop	{r7, pc}
	...

08011430 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011430:	b580      	push	{r7, lr}
 8011432:	b084      	sub	sp, #16
 8011434:	af00      	add	r7, sp, #0
 8011436:	6078      	str	r0, [r7, #4]
 8011438:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801143a:	2300      	movs	r3, #0
 801143c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801143e:	2300      	movs	r3, #0
 8011440:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011442:	2300      	movs	r3, #0
 8011444:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011446:	683b      	ldr	r3, [r7, #0]
 8011448:	885b      	ldrh	r3, [r3, #2]
 801144a:	0a1b      	lsrs	r3, r3, #8
 801144c:	b29b      	uxth	r3, r3
 801144e:	3b01      	subs	r3, #1
 8011450:	2b06      	cmp	r3, #6
 8011452:	f200 8128 	bhi.w	80116a6 <USBD_GetDescriptor+0x276>
 8011456:	a201      	add	r2, pc, #4	@ (adr r2, 801145c <USBD_GetDescriptor+0x2c>)
 8011458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801145c:	08011479 	.word	0x08011479
 8011460:	08011491 	.word	0x08011491
 8011464:	080114d1 	.word	0x080114d1
 8011468:	080116a7 	.word	0x080116a7
 801146c:	080116a7 	.word	0x080116a7
 8011470:	08011647 	.word	0x08011647
 8011474:	08011673 	.word	0x08011673
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	687a      	ldr	r2, [r7, #4]
 8011482:	7c12      	ldrb	r2, [r2, #16]
 8011484:	f107 0108 	add.w	r1, r7, #8
 8011488:	4610      	mov	r0, r2
 801148a:	4798      	blx	r3
 801148c:	60f8      	str	r0, [r7, #12]
      break;
 801148e:	e112      	b.n	80116b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	7c1b      	ldrb	r3, [r3, #16]
 8011494:	2b00      	cmp	r3, #0
 8011496:	d10d      	bne.n	80114b4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801149e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114a0:	f107 0208 	add.w	r2, r7, #8
 80114a4:	4610      	mov	r0, r2
 80114a6:	4798      	blx	r3
 80114a8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	3301      	adds	r3, #1
 80114ae:	2202      	movs	r2, #2
 80114b0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80114b2:	e100      	b.n	80116b6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80114ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114bc:	f107 0208 	add.w	r2, r7, #8
 80114c0:	4610      	mov	r0, r2
 80114c2:	4798      	blx	r3
 80114c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	3301      	adds	r3, #1
 80114ca:	2202      	movs	r2, #2
 80114cc:	701a      	strb	r2, [r3, #0]
      break;
 80114ce:	e0f2      	b.n	80116b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80114d0:	683b      	ldr	r3, [r7, #0]
 80114d2:	885b      	ldrh	r3, [r3, #2]
 80114d4:	b2db      	uxtb	r3, r3
 80114d6:	2b05      	cmp	r3, #5
 80114d8:	f200 80ac 	bhi.w	8011634 <USBD_GetDescriptor+0x204>
 80114dc:	a201      	add	r2, pc, #4	@ (adr r2, 80114e4 <USBD_GetDescriptor+0xb4>)
 80114de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80114e2:	bf00      	nop
 80114e4:	080114fd 	.word	0x080114fd
 80114e8:	08011531 	.word	0x08011531
 80114ec:	08011565 	.word	0x08011565
 80114f0:	08011599 	.word	0x08011599
 80114f4:	080115cd 	.word	0x080115cd
 80114f8:	08011601 	.word	0x08011601
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011502:	685b      	ldr	r3, [r3, #4]
 8011504:	2b00      	cmp	r3, #0
 8011506:	d00b      	beq.n	8011520 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801150e:	685b      	ldr	r3, [r3, #4]
 8011510:	687a      	ldr	r2, [r7, #4]
 8011512:	7c12      	ldrb	r2, [r2, #16]
 8011514:	f107 0108 	add.w	r1, r7, #8
 8011518:	4610      	mov	r0, r2
 801151a:	4798      	blx	r3
 801151c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801151e:	e091      	b.n	8011644 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011520:	6839      	ldr	r1, [r7, #0]
 8011522:	6878      	ldr	r0, [r7, #4]
 8011524:	f000 facb 	bl	8011abe <USBD_CtlError>
            err++;
 8011528:	7afb      	ldrb	r3, [r7, #11]
 801152a:	3301      	adds	r3, #1
 801152c:	72fb      	strb	r3, [r7, #11]
          break;
 801152e:	e089      	b.n	8011644 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011536:	689b      	ldr	r3, [r3, #8]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d00b      	beq.n	8011554 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011542:	689b      	ldr	r3, [r3, #8]
 8011544:	687a      	ldr	r2, [r7, #4]
 8011546:	7c12      	ldrb	r2, [r2, #16]
 8011548:	f107 0108 	add.w	r1, r7, #8
 801154c:	4610      	mov	r0, r2
 801154e:	4798      	blx	r3
 8011550:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011552:	e077      	b.n	8011644 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011554:	6839      	ldr	r1, [r7, #0]
 8011556:	6878      	ldr	r0, [r7, #4]
 8011558:	f000 fab1 	bl	8011abe <USBD_CtlError>
            err++;
 801155c:	7afb      	ldrb	r3, [r7, #11]
 801155e:	3301      	adds	r3, #1
 8011560:	72fb      	strb	r3, [r7, #11]
          break;
 8011562:	e06f      	b.n	8011644 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801156a:	68db      	ldr	r3, [r3, #12]
 801156c:	2b00      	cmp	r3, #0
 801156e:	d00b      	beq.n	8011588 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011576:	68db      	ldr	r3, [r3, #12]
 8011578:	687a      	ldr	r2, [r7, #4]
 801157a:	7c12      	ldrb	r2, [r2, #16]
 801157c:	f107 0108 	add.w	r1, r7, #8
 8011580:	4610      	mov	r0, r2
 8011582:	4798      	blx	r3
 8011584:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011586:	e05d      	b.n	8011644 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011588:	6839      	ldr	r1, [r7, #0]
 801158a:	6878      	ldr	r0, [r7, #4]
 801158c:	f000 fa97 	bl	8011abe <USBD_CtlError>
            err++;
 8011590:	7afb      	ldrb	r3, [r7, #11]
 8011592:	3301      	adds	r3, #1
 8011594:	72fb      	strb	r3, [r7, #11]
          break;
 8011596:	e055      	b.n	8011644 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801159e:	691b      	ldr	r3, [r3, #16]
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d00b      	beq.n	80115bc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80115aa:	691b      	ldr	r3, [r3, #16]
 80115ac:	687a      	ldr	r2, [r7, #4]
 80115ae:	7c12      	ldrb	r2, [r2, #16]
 80115b0:	f107 0108 	add.w	r1, r7, #8
 80115b4:	4610      	mov	r0, r2
 80115b6:	4798      	blx	r3
 80115b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80115ba:	e043      	b.n	8011644 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80115bc:	6839      	ldr	r1, [r7, #0]
 80115be:	6878      	ldr	r0, [r7, #4]
 80115c0:	f000 fa7d 	bl	8011abe <USBD_CtlError>
            err++;
 80115c4:	7afb      	ldrb	r3, [r7, #11]
 80115c6:	3301      	adds	r3, #1
 80115c8:	72fb      	strb	r3, [r7, #11]
          break;
 80115ca:	e03b      	b.n	8011644 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80115d2:	695b      	ldr	r3, [r3, #20]
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d00b      	beq.n	80115f0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80115de:	695b      	ldr	r3, [r3, #20]
 80115e0:	687a      	ldr	r2, [r7, #4]
 80115e2:	7c12      	ldrb	r2, [r2, #16]
 80115e4:	f107 0108 	add.w	r1, r7, #8
 80115e8:	4610      	mov	r0, r2
 80115ea:	4798      	blx	r3
 80115ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80115ee:	e029      	b.n	8011644 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80115f0:	6839      	ldr	r1, [r7, #0]
 80115f2:	6878      	ldr	r0, [r7, #4]
 80115f4:	f000 fa63 	bl	8011abe <USBD_CtlError>
            err++;
 80115f8:	7afb      	ldrb	r3, [r7, #11]
 80115fa:	3301      	adds	r3, #1
 80115fc:	72fb      	strb	r3, [r7, #11]
          break;
 80115fe:	e021      	b.n	8011644 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011606:	699b      	ldr	r3, [r3, #24]
 8011608:	2b00      	cmp	r3, #0
 801160a:	d00b      	beq.n	8011624 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011612:	699b      	ldr	r3, [r3, #24]
 8011614:	687a      	ldr	r2, [r7, #4]
 8011616:	7c12      	ldrb	r2, [r2, #16]
 8011618:	f107 0108 	add.w	r1, r7, #8
 801161c:	4610      	mov	r0, r2
 801161e:	4798      	blx	r3
 8011620:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011622:	e00f      	b.n	8011644 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011624:	6839      	ldr	r1, [r7, #0]
 8011626:	6878      	ldr	r0, [r7, #4]
 8011628:	f000 fa49 	bl	8011abe <USBD_CtlError>
            err++;
 801162c:	7afb      	ldrb	r3, [r7, #11]
 801162e:	3301      	adds	r3, #1
 8011630:	72fb      	strb	r3, [r7, #11]
          break;
 8011632:	e007      	b.n	8011644 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8011634:	6839      	ldr	r1, [r7, #0]
 8011636:	6878      	ldr	r0, [r7, #4]
 8011638:	f000 fa41 	bl	8011abe <USBD_CtlError>
          err++;
 801163c:	7afb      	ldrb	r3, [r7, #11]
 801163e:	3301      	adds	r3, #1
 8011640:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8011642:	bf00      	nop
      }
      break;
 8011644:	e037      	b.n	80116b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	7c1b      	ldrb	r3, [r3, #16]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d109      	bne.n	8011662 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011654:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011656:	f107 0208 	add.w	r2, r7, #8
 801165a:	4610      	mov	r0, r2
 801165c:	4798      	blx	r3
 801165e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011660:	e029      	b.n	80116b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8011662:	6839      	ldr	r1, [r7, #0]
 8011664:	6878      	ldr	r0, [r7, #4]
 8011666:	f000 fa2a 	bl	8011abe <USBD_CtlError>
        err++;
 801166a:	7afb      	ldrb	r3, [r7, #11]
 801166c:	3301      	adds	r3, #1
 801166e:	72fb      	strb	r3, [r7, #11]
      break;
 8011670:	e021      	b.n	80116b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	7c1b      	ldrb	r3, [r3, #16]
 8011676:	2b00      	cmp	r3, #0
 8011678:	d10d      	bne.n	8011696 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011682:	f107 0208 	add.w	r2, r7, #8
 8011686:	4610      	mov	r0, r2
 8011688:	4798      	blx	r3
 801168a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	3301      	adds	r3, #1
 8011690:	2207      	movs	r2, #7
 8011692:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011694:	e00f      	b.n	80116b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8011696:	6839      	ldr	r1, [r7, #0]
 8011698:	6878      	ldr	r0, [r7, #4]
 801169a:	f000 fa10 	bl	8011abe <USBD_CtlError>
        err++;
 801169e:	7afb      	ldrb	r3, [r7, #11]
 80116a0:	3301      	adds	r3, #1
 80116a2:	72fb      	strb	r3, [r7, #11]
      break;
 80116a4:	e007      	b.n	80116b6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80116a6:	6839      	ldr	r1, [r7, #0]
 80116a8:	6878      	ldr	r0, [r7, #4]
 80116aa:	f000 fa08 	bl	8011abe <USBD_CtlError>
      err++;
 80116ae:	7afb      	ldrb	r3, [r7, #11]
 80116b0:	3301      	adds	r3, #1
 80116b2:	72fb      	strb	r3, [r7, #11]
      break;
 80116b4:	bf00      	nop
  }

  if (err != 0U)
 80116b6:	7afb      	ldrb	r3, [r7, #11]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d11e      	bne.n	80116fa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80116bc:	683b      	ldr	r3, [r7, #0]
 80116be:	88db      	ldrh	r3, [r3, #6]
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d016      	beq.n	80116f2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80116c4:	893b      	ldrh	r3, [r7, #8]
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d00e      	beq.n	80116e8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80116ca:	683b      	ldr	r3, [r7, #0]
 80116cc:	88da      	ldrh	r2, [r3, #6]
 80116ce:	893b      	ldrh	r3, [r7, #8]
 80116d0:	4293      	cmp	r3, r2
 80116d2:	bf28      	it	cs
 80116d4:	4613      	movcs	r3, r2
 80116d6:	b29b      	uxth	r3, r3
 80116d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80116da:	893b      	ldrh	r3, [r7, #8]
 80116dc:	461a      	mov	r2, r3
 80116de:	68f9      	ldr	r1, [r7, #12]
 80116e0:	6878      	ldr	r0, [r7, #4]
 80116e2:	f000 fa69 	bl	8011bb8 <USBD_CtlSendData>
 80116e6:	e009      	b.n	80116fc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80116e8:	6839      	ldr	r1, [r7, #0]
 80116ea:	6878      	ldr	r0, [r7, #4]
 80116ec:	f000 f9e7 	bl	8011abe <USBD_CtlError>
 80116f0:	e004      	b.n	80116fc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80116f2:	6878      	ldr	r0, [r7, #4]
 80116f4:	f000 faba 	bl	8011c6c <USBD_CtlSendStatus>
 80116f8:	e000      	b.n	80116fc <USBD_GetDescriptor+0x2cc>
    return;
 80116fa:	bf00      	nop
  }
}
 80116fc:	3710      	adds	r7, #16
 80116fe:	46bd      	mov	sp, r7
 8011700:	bd80      	pop	{r7, pc}
 8011702:	bf00      	nop

08011704 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011704:	b580      	push	{r7, lr}
 8011706:	b084      	sub	sp, #16
 8011708:	af00      	add	r7, sp, #0
 801170a:	6078      	str	r0, [r7, #4]
 801170c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801170e:	683b      	ldr	r3, [r7, #0]
 8011710:	889b      	ldrh	r3, [r3, #4]
 8011712:	2b00      	cmp	r3, #0
 8011714:	d131      	bne.n	801177a <USBD_SetAddress+0x76>
 8011716:	683b      	ldr	r3, [r7, #0]
 8011718:	88db      	ldrh	r3, [r3, #6]
 801171a:	2b00      	cmp	r3, #0
 801171c:	d12d      	bne.n	801177a <USBD_SetAddress+0x76>
 801171e:	683b      	ldr	r3, [r7, #0]
 8011720:	885b      	ldrh	r3, [r3, #2]
 8011722:	2b7f      	cmp	r3, #127	@ 0x7f
 8011724:	d829      	bhi.n	801177a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8011726:	683b      	ldr	r3, [r7, #0]
 8011728:	885b      	ldrh	r3, [r3, #2]
 801172a:	b2db      	uxtb	r3, r3
 801172c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011730:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011738:	b2db      	uxtb	r3, r3
 801173a:	2b03      	cmp	r3, #3
 801173c:	d104      	bne.n	8011748 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801173e:	6839      	ldr	r1, [r7, #0]
 8011740:	6878      	ldr	r0, [r7, #4]
 8011742:	f000 f9bc 	bl	8011abe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011746:	e01d      	b.n	8011784 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	7bfa      	ldrb	r2, [r7, #15]
 801174c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011750:	7bfb      	ldrb	r3, [r7, #15]
 8011752:	4619      	mov	r1, r3
 8011754:	6878      	ldr	r0, [r7, #4]
 8011756:	f000 ff6d 	bl	8012634 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801175a:	6878      	ldr	r0, [r7, #4]
 801175c:	f000 fa86 	bl	8011c6c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011760:	7bfb      	ldrb	r3, [r7, #15]
 8011762:	2b00      	cmp	r3, #0
 8011764:	d004      	beq.n	8011770 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	2202      	movs	r2, #2
 801176a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801176e:	e009      	b.n	8011784 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	2201      	movs	r2, #1
 8011774:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011778:	e004      	b.n	8011784 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801177a:	6839      	ldr	r1, [r7, #0]
 801177c:	6878      	ldr	r0, [r7, #4]
 801177e:	f000 f99e 	bl	8011abe <USBD_CtlError>
  }
}
 8011782:	bf00      	nop
 8011784:	bf00      	nop
 8011786:	3710      	adds	r7, #16
 8011788:	46bd      	mov	sp, r7
 801178a:	bd80      	pop	{r7, pc}

0801178c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801178c:	b580      	push	{r7, lr}
 801178e:	b084      	sub	sp, #16
 8011790:	af00      	add	r7, sp, #0
 8011792:	6078      	str	r0, [r7, #4]
 8011794:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011796:	2300      	movs	r3, #0
 8011798:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801179a:	683b      	ldr	r3, [r7, #0]
 801179c:	885b      	ldrh	r3, [r3, #2]
 801179e:	b2da      	uxtb	r2, r3
 80117a0:	4b4e      	ldr	r3, [pc, #312]	@ (80118dc <USBD_SetConfig+0x150>)
 80117a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80117a4:	4b4d      	ldr	r3, [pc, #308]	@ (80118dc <USBD_SetConfig+0x150>)
 80117a6:	781b      	ldrb	r3, [r3, #0]
 80117a8:	2b01      	cmp	r3, #1
 80117aa:	d905      	bls.n	80117b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80117ac:	6839      	ldr	r1, [r7, #0]
 80117ae:	6878      	ldr	r0, [r7, #4]
 80117b0:	f000 f985 	bl	8011abe <USBD_CtlError>
    return USBD_FAIL;
 80117b4:	2303      	movs	r3, #3
 80117b6:	e08c      	b.n	80118d2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80117be:	b2db      	uxtb	r3, r3
 80117c0:	2b02      	cmp	r3, #2
 80117c2:	d002      	beq.n	80117ca <USBD_SetConfig+0x3e>
 80117c4:	2b03      	cmp	r3, #3
 80117c6:	d029      	beq.n	801181c <USBD_SetConfig+0x90>
 80117c8:	e075      	b.n	80118b6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80117ca:	4b44      	ldr	r3, [pc, #272]	@ (80118dc <USBD_SetConfig+0x150>)
 80117cc:	781b      	ldrb	r3, [r3, #0]
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d020      	beq.n	8011814 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80117d2:	4b42      	ldr	r3, [pc, #264]	@ (80118dc <USBD_SetConfig+0x150>)
 80117d4:	781b      	ldrb	r3, [r3, #0]
 80117d6:	461a      	mov	r2, r3
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80117dc:	4b3f      	ldr	r3, [pc, #252]	@ (80118dc <USBD_SetConfig+0x150>)
 80117de:	781b      	ldrb	r3, [r3, #0]
 80117e0:	4619      	mov	r1, r3
 80117e2:	6878      	ldr	r0, [r7, #4]
 80117e4:	f7fe ffe3 	bl	80107ae <USBD_SetClassConfig>
 80117e8:	4603      	mov	r3, r0
 80117ea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80117ec:	7bfb      	ldrb	r3, [r7, #15]
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d008      	beq.n	8011804 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80117f2:	6839      	ldr	r1, [r7, #0]
 80117f4:	6878      	ldr	r0, [r7, #4]
 80117f6:	f000 f962 	bl	8011abe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	2202      	movs	r2, #2
 80117fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011802:	e065      	b.n	80118d0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011804:	6878      	ldr	r0, [r7, #4]
 8011806:	f000 fa31 	bl	8011c6c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	2203      	movs	r2, #3
 801180e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011812:	e05d      	b.n	80118d0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011814:	6878      	ldr	r0, [r7, #4]
 8011816:	f000 fa29 	bl	8011c6c <USBD_CtlSendStatus>
      break;
 801181a:	e059      	b.n	80118d0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801181c:	4b2f      	ldr	r3, [pc, #188]	@ (80118dc <USBD_SetConfig+0x150>)
 801181e:	781b      	ldrb	r3, [r3, #0]
 8011820:	2b00      	cmp	r3, #0
 8011822:	d112      	bne.n	801184a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	2202      	movs	r2, #2
 8011828:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 801182c:	4b2b      	ldr	r3, [pc, #172]	@ (80118dc <USBD_SetConfig+0x150>)
 801182e:	781b      	ldrb	r3, [r3, #0]
 8011830:	461a      	mov	r2, r3
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011836:	4b29      	ldr	r3, [pc, #164]	@ (80118dc <USBD_SetConfig+0x150>)
 8011838:	781b      	ldrb	r3, [r3, #0]
 801183a:	4619      	mov	r1, r3
 801183c:	6878      	ldr	r0, [r7, #4]
 801183e:	f7fe ffd2 	bl	80107e6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8011842:	6878      	ldr	r0, [r7, #4]
 8011844:	f000 fa12 	bl	8011c6c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011848:	e042      	b.n	80118d0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801184a:	4b24      	ldr	r3, [pc, #144]	@ (80118dc <USBD_SetConfig+0x150>)
 801184c:	781b      	ldrb	r3, [r3, #0]
 801184e:	461a      	mov	r2, r3
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	685b      	ldr	r3, [r3, #4]
 8011854:	429a      	cmp	r2, r3
 8011856:	d02a      	beq.n	80118ae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	685b      	ldr	r3, [r3, #4]
 801185c:	b2db      	uxtb	r3, r3
 801185e:	4619      	mov	r1, r3
 8011860:	6878      	ldr	r0, [r7, #4]
 8011862:	f7fe ffc0 	bl	80107e6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8011866:	4b1d      	ldr	r3, [pc, #116]	@ (80118dc <USBD_SetConfig+0x150>)
 8011868:	781b      	ldrb	r3, [r3, #0]
 801186a:	461a      	mov	r2, r3
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011870:	4b1a      	ldr	r3, [pc, #104]	@ (80118dc <USBD_SetConfig+0x150>)
 8011872:	781b      	ldrb	r3, [r3, #0]
 8011874:	4619      	mov	r1, r3
 8011876:	6878      	ldr	r0, [r7, #4]
 8011878:	f7fe ff99 	bl	80107ae <USBD_SetClassConfig>
 801187c:	4603      	mov	r3, r0
 801187e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011880:	7bfb      	ldrb	r3, [r7, #15]
 8011882:	2b00      	cmp	r3, #0
 8011884:	d00f      	beq.n	80118a6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8011886:	6839      	ldr	r1, [r7, #0]
 8011888:	6878      	ldr	r0, [r7, #4]
 801188a:	f000 f918 	bl	8011abe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	685b      	ldr	r3, [r3, #4]
 8011892:	b2db      	uxtb	r3, r3
 8011894:	4619      	mov	r1, r3
 8011896:	6878      	ldr	r0, [r7, #4]
 8011898:	f7fe ffa5 	bl	80107e6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	2202      	movs	r2, #2
 80118a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80118a4:	e014      	b.n	80118d0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80118a6:	6878      	ldr	r0, [r7, #4]
 80118a8:	f000 f9e0 	bl	8011c6c <USBD_CtlSendStatus>
      break;
 80118ac:	e010      	b.n	80118d0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80118ae:	6878      	ldr	r0, [r7, #4]
 80118b0:	f000 f9dc 	bl	8011c6c <USBD_CtlSendStatus>
      break;
 80118b4:	e00c      	b.n	80118d0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80118b6:	6839      	ldr	r1, [r7, #0]
 80118b8:	6878      	ldr	r0, [r7, #4]
 80118ba:	f000 f900 	bl	8011abe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80118be:	4b07      	ldr	r3, [pc, #28]	@ (80118dc <USBD_SetConfig+0x150>)
 80118c0:	781b      	ldrb	r3, [r3, #0]
 80118c2:	4619      	mov	r1, r3
 80118c4:	6878      	ldr	r0, [r7, #4]
 80118c6:	f7fe ff8e 	bl	80107e6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80118ca:	2303      	movs	r3, #3
 80118cc:	73fb      	strb	r3, [r7, #15]
      break;
 80118ce:	bf00      	nop
  }

  return ret;
 80118d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80118d2:	4618      	mov	r0, r3
 80118d4:	3710      	adds	r7, #16
 80118d6:	46bd      	mov	sp, r7
 80118d8:	bd80      	pop	{r7, pc}
 80118da:	bf00      	nop
 80118dc:	200040a4 	.word	0x200040a4

080118e0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80118e0:	b580      	push	{r7, lr}
 80118e2:	b082      	sub	sp, #8
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	6078      	str	r0, [r7, #4]
 80118e8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80118ea:	683b      	ldr	r3, [r7, #0]
 80118ec:	88db      	ldrh	r3, [r3, #6]
 80118ee:	2b01      	cmp	r3, #1
 80118f0:	d004      	beq.n	80118fc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80118f2:	6839      	ldr	r1, [r7, #0]
 80118f4:	6878      	ldr	r0, [r7, #4]
 80118f6:	f000 f8e2 	bl	8011abe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80118fa:	e023      	b.n	8011944 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011902:	b2db      	uxtb	r3, r3
 8011904:	2b02      	cmp	r3, #2
 8011906:	dc02      	bgt.n	801190e <USBD_GetConfig+0x2e>
 8011908:	2b00      	cmp	r3, #0
 801190a:	dc03      	bgt.n	8011914 <USBD_GetConfig+0x34>
 801190c:	e015      	b.n	801193a <USBD_GetConfig+0x5a>
 801190e:	2b03      	cmp	r3, #3
 8011910:	d00b      	beq.n	801192a <USBD_GetConfig+0x4a>
 8011912:	e012      	b.n	801193a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	2200      	movs	r2, #0
 8011918:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	3308      	adds	r3, #8
 801191e:	2201      	movs	r2, #1
 8011920:	4619      	mov	r1, r3
 8011922:	6878      	ldr	r0, [r7, #4]
 8011924:	f000 f948 	bl	8011bb8 <USBD_CtlSendData>
        break;
 8011928:	e00c      	b.n	8011944 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	3304      	adds	r3, #4
 801192e:	2201      	movs	r2, #1
 8011930:	4619      	mov	r1, r3
 8011932:	6878      	ldr	r0, [r7, #4]
 8011934:	f000 f940 	bl	8011bb8 <USBD_CtlSendData>
        break;
 8011938:	e004      	b.n	8011944 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801193a:	6839      	ldr	r1, [r7, #0]
 801193c:	6878      	ldr	r0, [r7, #4]
 801193e:	f000 f8be 	bl	8011abe <USBD_CtlError>
        break;
 8011942:	bf00      	nop
}
 8011944:	bf00      	nop
 8011946:	3708      	adds	r7, #8
 8011948:	46bd      	mov	sp, r7
 801194a:	bd80      	pop	{r7, pc}

0801194c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801194c:	b580      	push	{r7, lr}
 801194e:	b082      	sub	sp, #8
 8011950:	af00      	add	r7, sp, #0
 8011952:	6078      	str	r0, [r7, #4]
 8011954:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801195c:	b2db      	uxtb	r3, r3
 801195e:	3b01      	subs	r3, #1
 8011960:	2b02      	cmp	r3, #2
 8011962:	d81e      	bhi.n	80119a2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011964:	683b      	ldr	r3, [r7, #0]
 8011966:	88db      	ldrh	r3, [r3, #6]
 8011968:	2b02      	cmp	r3, #2
 801196a:	d004      	beq.n	8011976 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801196c:	6839      	ldr	r1, [r7, #0]
 801196e:	6878      	ldr	r0, [r7, #4]
 8011970:	f000 f8a5 	bl	8011abe <USBD_CtlError>
        break;
 8011974:	e01a      	b.n	80119ac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	2201      	movs	r2, #1
 801197a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011982:	2b00      	cmp	r3, #0
 8011984:	d005      	beq.n	8011992 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	68db      	ldr	r3, [r3, #12]
 801198a:	f043 0202 	orr.w	r2, r3, #2
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	330c      	adds	r3, #12
 8011996:	2202      	movs	r2, #2
 8011998:	4619      	mov	r1, r3
 801199a:	6878      	ldr	r0, [r7, #4]
 801199c:	f000 f90c 	bl	8011bb8 <USBD_CtlSendData>
      break;
 80119a0:	e004      	b.n	80119ac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80119a2:	6839      	ldr	r1, [r7, #0]
 80119a4:	6878      	ldr	r0, [r7, #4]
 80119a6:	f000 f88a 	bl	8011abe <USBD_CtlError>
      break;
 80119aa:	bf00      	nop
  }
}
 80119ac:	bf00      	nop
 80119ae:	3708      	adds	r7, #8
 80119b0:	46bd      	mov	sp, r7
 80119b2:	bd80      	pop	{r7, pc}

080119b4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80119b4:	b580      	push	{r7, lr}
 80119b6:	b082      	sub	sp, #8
 80119b8:	af00      	add	r7, sp, #0
 80119ba:	6078      	str	r0, [r7, #4]
 80119bc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80119be:	683b      	ldr	r3, [r7, #0]
 80119c0:	885b      	ldrh	r3, [r3, #2]
 80119c2:	2b01      	cmp	r3, #1
 80119c4:	d107      	bne.n	80119d6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	2201      	movs	r2, #1
 80119ca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80119ce:	6878      	ldr	r0, [r7, #4]
 80119d0:	f000 f94c 	bl	8011c6c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80119d4:	e013      	b.n	80119fe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80119d6:	683b      	ldr	r3, [r7, #0]
 80119d8:	885b      	ldrh	r3, [r3, #2]
 80119da:	2b02      	cmp	r3, #2
 80119dc:	d10b      	bne.n	80119f6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80119de:	683b      	ldr	r3, [r7, #0]
 80119e0:	889b      	ldrh	r3, [r3, #4]
 80119e2:	0a1b      	lsrs	r3, r3, #8
 80119e4:	b29b      	uxth	r3, r3
 80119e6:	b2da      	uxtb	r2, r3
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80119ee:	6878      	ldr	r0, [r7, #4]
 80119f0:	f000 f93c 	bl	8011c6c <USBD_CtlSendStatus>
}
 80119f4:	e003      	b.n	80119fe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80119f6:	6839      	ldr	r1, [r7, #0]
 80119f8:	6878      	ldr	r0, [r7, #4]
 80119fa:	f000 f860 	bl	8011abe <USBD_CtlError>
}
 80119fe:	bf00      	nop
 8011a00:	3708      	adds	r7, #8
 8011a02:	46bd      	mov	sp, r7
 8011a04:	bd80      	pop	{r7, pc}

08011a06 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011a06:	b580      	push	{r7, lr}
 8011a08:	b082      	sub	sp, #8
 8011a0a:	af00      	add	r7, sp, #0
 8011a0c:	6078      	str	r0, [r7, #4]
 8011a0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011a16:	b2db      	uxtb	r3, r3
 8011a18:	3b01      	subs	r3, #1
 8011a1a:	2b02      	cmp	r3, #2
 8011a1c:	d80b      	bhi.n	8011a36 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011a1e:	683b      	ldr	r3, [r7, #0]
 8011a20:	885b      	ldrh	r3, [r3, #2]
 8011a22:	2b01      	cmp	r3, #1
 8011a24:	d10c      	bne.n	8011a40 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	2200      	movs	r2, #0
 8011a2a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011a2e:	6878      	ldr	r0, [r7, #4]
 8011a30:	f000 f91c 	bl	8011c6c <USBD_CtlSendStatus>
      }
      break;
 8011a34:	e004      	b.n	8011a40 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8011a36:	6839      	ldr	r1, [r7, #0]
 8011a38:	6878      	ldr	r0, [r7, #4]
 8011a3a:	f000 f840 	bl	8011abe <USBD_CtlError>
      break;
 8011a3e:	e000      	b.n	8011a42 <USBD_ClrFeature+0x3c>
      break;
 8011a40:	bf00      	nop
  }
}
 8011a42:	bf00      	nop
 8011a44:	3708      	adds	r7, #8
 8011a46:	46bd      	mov	sp, r7
 8011a48:	bd80      	pop	{r7, pc}

08011a4a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011a4a:	b580      	push	{r7, lr}
 8011a4c:	b084      	sub	sp, #16
 8011a4e:	af00      	add	r7, sp, #0
 8011a50:	6078      	str	r0, [r7, #4]
 8011a52:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8011a54:	683b      	ldr	r3, [r7, #0]
 8011a56:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	781a      	ldrb	r2, [r3, #0]
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	3301      	adds	r3, #1
 8011a64:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	781a      	ldrb	r2, [r3, #0]
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	3301      	adds	r3, #1
 8011a72:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011a74:	68f8      	ldr	r0, [r7, #12]
 8011a76:	f7ff fa40 	bl	8010efa <SWAPBYTE>
 8011a7a:	4603      	mov	r3, r0
 8011a7c:	461a      	mov	r2, r3
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011a82:	68fb      	ldr	r3, [r7, #12]
 8011a84:	3301      	adds	r3, #1
 8011a86:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	3301      	adds	r3, #1
 8011a8c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011a8e:	68f8      	ldr	r0, [r7, #12]
 8011a90:	f7ff fa33 	bl	8010efa <SWAPBYTE>
 8011a94:	4603      	mov	r3, r0
 8011a96:	461a      	mov	r2, r3
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	3301      	adds	r3, #1
 8011aa0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011aa2:	68fb      	ldr	r3, [r7, #12]
 8011aa4:	3301      	adds	r3, #1
 8011aa6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011aa8:	68f8      	ldr	r0, [r7, #12]
 8011aaa:	f7ff fa26 	bl	8010efa <SWAPBYTE>
 8011aae:	4603      	mov	r3, r0
 8011ab0:	461a      	mov	r2, r3
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	80da      	strh	r2, [r3, #6]
}
 8011ab6:	bf00      	nop
 8011ab8:	3710      	adds	r7, #16
 8011aba:	46bd      	mov	sp, r7
 8011abc:	bd80      	pop	{r7, pc}

08011abe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011abe:	b580      	push	{r7, lr}
 8011ac0:	b082      	sub	sp, #8
 8011ac2:	af00      	add	r7, sp, #0
 8011ac4:	6078      	str	r0, [r7, #4]
 8011ac6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8011ac8:	2180      	movs	r1, #128	@ 0x80
 8011aca:	6878      	ldr	r0, [r7, #4]
 8011acc:	f000 fd48 	bl	8012560 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011ad0:	2100      	movs	r1, #0
 8011ad2:	6878      	ldr	r0, [r7, #4]
 8011ad4:	f000 fd44 	bl	8012560 <USBD_LL_StallEP>
}
 8011ad8:	bf00      	nop
 8011ada:	3708      	adds	r7, #8
 8011adc:	46bd      	mov	sp, r7
 8011ade:	bd80      	pop	{r7, pc}

08011ae0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011ae0:	b580      	push	{r7, lr}
 8011ae2:	b086      	sub	sp, #24
 8011ae4:	af00      	add	r7, sp, #0
 8011ae6:	60f8      	str	r0, [r7, #12]
 8011ae8:	60b9      	str	r1, [r7, #8]
 8011aea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8011aec:	2300      	movs	r3, #0
 8011aee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d042      	beq.n	8011b7c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8011afa:	6938      	ldr	r0, [r7, #16]
 8011afc:	f000 f842 	bl	8011b84 <USBD_GetLen>
 8011b00:	4603      	mov	r3, r0
 8011b02:	3301      	adds	r3, #1
 8011b04:	005b      	lsls	r3, r3, #1
 8011b06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011b0a:	d808      	bhi.n	8011b1e <USBD_GetString+0x3e>
 8011b0c:	6938      	ldr	r0, [r7, #16]
 8011b0e:	f000 f839 	bl	8011b84 <USBD_GetLen>
 8011b12:	4603      	mov	r3, r0
 8011b14:	3301      	adds	r3, #1
 8011b16:	b29b      	uxth	r3, r3
 8011b18:	005b      	lsls	r3, r3, #1
 8011b1a:	b29a      	uxth	r2, r3
 8011b1c:	e001      	b.n	8011b22 <USBD_GetString+0x42>
 8011b1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011b26:	7dfb      	ldrb	r3, [r7, #23]
 8011b28:	68ba      	ldr	r2, [r7, #8]
 8011b2a:	4413      	add	r3, r2
 8011b2c:	687a      	ldr	r2, [r7, #4]
 8011b2e:	7812      	ldrb	r2, [r2, #0]
 8011b30:	701a      	strb	r2, [r3, #0]
  idx++;
 8011b32:	7dfb      	ldrb	r3, [r7, #23]
 8011b34:	3301      	adds	r3, #1
 8011b36:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011b38:	7dfb      	ldrb	r3, [r7, #23]
 8011b3a:	68ba      	ldr	r2, [r7, #8]
 8011b3c:	4413      	add	r3, r2
 8011b3e:	2203      	movs	r2, #3
 8011b40:	701a      	strb	r2, [r3, #0]
  idx++;
 8011b42:	7dfb      	ldrb	r3, [r7, #23]
 8011b44:	3301      	adds	r3, #1
 8011b46:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011b48:	e013      	b.n	8011b72 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8011b4a:	7dfb      	ldrb	r3, [r7, #23]
 8011b4c:	68ba      	ldr	r2, [r7, #8]
 8011b4e:	4413      	add	r3, r2
 8011b50:	693a      	ldr	r2, [r7, #16]
 8011b52:	7812      	ldrb	r2, [r2, #0]
 8011b54:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011b56:	693b      	ldr	r3, [r7, #16]
 8011b58:	3301      	adds	r3, #1
 8011b5a:	613b      	str	r3, [r7, #16]
    idx++;
 8011b5c:	7dfb      	ldrb	r3, [r7, #23]
 8011b5e:	3301      	adds	r3, #1
 8011b60:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011b62:	7dfb      	ldrb	r3, [r7, #23]
 8011b64:	68ba      	ldr	r2, [r7, #8]
 8011b66:	4413      	add	r3, r2
 8011b68:	2200      	movs	r2, #0
 8011b6a:	701a      	strb	r2, [r3, #0]
    idx++;
 8011b6c:	7dfb      	ldrb	r3, [r7, #23]
 8011b6e:	3301      	adds	r3, #1
 8011b70:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011b72:	693b      	ldr	r3, [r7, #16]
 8011b74:	781b      	ldrb	r3, [r3, #0]
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d1e7      	bne.n	8011b4a <USBD_GetString+0x6a>
 8011b7a:	e000      	b.n	8011b7e <USBD_GetString+0x9e>
    return;
 8011b7c:	bf00      	nop
  }
}
 8011b7e:	3718      	adds	r7, #24
 8011b80:	46bd      	mov	sp, r7
 8011b82:	bd80      	pop	{r7, pc}

08011b84 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011b84:	b480      	push	{r7}
 8011b86:	b085      	sub	sp, #20
 8011b88:	af00      	add	r7, sp, #0
 8011b8a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011b8c:	2300      	movs	r3, #0
 8011b8e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011b94:	e005      	b.n	8011ba2 <USBD_GetLen+0x1e>
  {
    len++;
 8011b96:	7bfb      	ldrb	r3, [r7, #15]
 8011b98:	3301      	adds	r3, #1
 8011b9a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011b9c:	68bb      	ldr	r3, [r7, #8]
 8011b9e:	3301      	adds	r3, #1
 8011ba0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011ba2:	68bb      	ldr	r3, [r7, #8]
 8011ba4:	781b      	ldrb	r3, [r3, #0]
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d1f5      	bne.n	8011b96 <USBD_GetLen+0x12>
  }

  return len;
 8011baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8011bac:	4618      	mov	r0, r3
 8011bae:	3714      	adds	r7, #20
 8011bb0:	46bd      	mov	sp, r7
 8011bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb6:	4770      	bx	lr

08011bb8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b084      	sub	sp, #16
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	60f8      	str	r0, [r7, #12]
 8011bc0:	60b9      	str	r1, [r7, #8]
 8011bc2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	2202      	movs	r2, #2
 8011bc8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	687a      	ldr	r2, [r7, #4]
 8011bd0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	687a      	ldr	r2, [r7, #4]
 8011bd6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	68ba      	ldr	r2, [r7, #8]
 8011bdc:	2100      	movs	r1, #0
 8011bde:	68f8      	ldr	r0, [r7, #12]
 8011be0:	f000 fd47 	bl	8012672 <USBD_LL_Transmit>

  return USBD_OK;
 8011be4:	2300      	movs	r3, #0
}
 8011be6:	4618      	mov	r0, r3
 8011be8:	3710      	adds	r7, #16
 8011bea:	46bd      	mov	sp, r7
 8011bec:	bd80      	pop	{r7, pc}

08011bee <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8011bee:	b580      	push	{r7, lr}
 8011bf0:	b084      	sub	sp, #16
 8011bf2:	af00      	add	r7, sp, #0
 8011bf4:	60f8      	str	r0, [r7, #12]
 8011bf6:	60b9      	str	r1, [r7, #8]
 8011bf8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	68ba      	ldr	r2, [r7, #8]
 8011bfe:	2100      	movs	r1, #0
 8011c00:	68f8      	ldr	r0, [r7, #12]
 8011c02:	f000 fd36 	bl	8012672 <USBD_LL_Transmit>

  return USBD_OK;
 8011c06:	2300      	movs	r3, #0
}
 8011c08:	4618      	mov	r0, r3
 8011c0a:	3710      	adds	r7, #16
 8011c0c:	46bd      	mov	sp, r7
 8011c0e:	bd80      	pop	{r7, pc}

08011c10 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8011c10:	b580      	push	{r7, lr}
 8011c12:	b084      	sub	sp, #16
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	60f8      	str	r0, [r7, #12]
 8011c18:	60b9      	str	r1, [r7, #8]
 8011c1a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8011c1c:	68fb      	ldr	r3, [r7, #12]
 8011c1e:	2203      	movs	r2, #3
 8011c20:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	687a      	ldr	r2, [r7, #4]
 8011c28:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	687a      	ldr	r2, [r7, #4]
 8011c30:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	68ba      	ldr	r2, [r7, #8]
 8011c38:	2100      	movs	r1, #0
 8011c3a:	68f8      	ldr	r0, [r7, #12]
 8011c3c:	f000 fd3a 	bl	80126b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011c40:	2300      	movs	r3, #0
}
 8011c42:	4618      	mov	r0, r3
 8011c44:	3710      	adds	r7, #16
 8011c46:	46bd      	mov	sp, r7
 8011c48:	bd80      	pop	{r7, pc}

08011c4a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011c4a:	b580      	push	{r7, lr}
 8011c4c:	b084      	sub	sp, #16
 8011c4e:	af00      	add	r7, sp, #0
 8011c50:	60f8      	str	r0, [r7, #12]
 8011c52:	60b9      	str	r1, [r7, #8]
 8011c54:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	68ba      	ldr	r2, [r7, #8]
 8011c5a:	2100      	movs	r1, #0
 8011c5c:	68f8      	ldr	r0, [r7, #12]
 8011c5e:	f000 fd29 	bl	80126b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011c62:	2300      	movs	r3, #0
}
 8011c64:	4618      	mov	r0, r3
 8011c66:	3710      	adds	r7, #16
 8011c68:	46bd      	mov	sp, r7
 8011c6a:	bd80      	pop	{r7, pc}

08011c6c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b082      	sub	sp, #8
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	2204      	movs	r2, #4
 8011c78:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011c7c:	2300      	movs	r3, #0
 8011c7e:	2200      	movs	r2, #0
 8011c80:	2100      	movs	r1, #0
 8011c82:	6878      	ldr	r0, [r7, #4]
 8011c84:	f000 fcf5 	bl	8012672 <USBD_LL_Transmit>

  return USBD_OK;
 8011c88:	2300      	movs	r3, #0
}
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	3708      	adds	r7, #8
 8011c8e:	46bd      	mov	sp, r7
 8011c90:	bd80      	pop	{r7, pc}

08011c92 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011c92:	b580      	push	{r7, lr}
 8011c94:	b082      	sub	sp, #8
 8011c96:	af00      	add	r7, sp, #0
 8011c98:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	2205      	movs	r2, #5
 8011c9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011ca2:	2300      	movs	r3, #0
 8011ca4:	2200      	movs	r2, #0
 8011ca6:	2100      	movs	r1, #0
 8011ca8:	6878      	ldr	r0, [r7, #4]
 8011caa:	f000 fd03 	bl	80126b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011cae:	2300      	movs	r3, #0
}
 8011cb0:	4618      	mov	r0, r3
 8011cb2:	3708      	adds	r7, #8
 8011cb4:	46bd      	mov	sp, r7
 8011cb6:	bd80      	pop	{r7, pc}

08011cb8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011cb8:	b480      	push	{r7}
 8011cba:	b087      	sub	sp, #28
 8011cbc:	af00      	add	r7, sp, #0
 8011cbe:	60f8      	str	r0, [r7, #12]
 8011cc0:	60b9      	str	r1, [r7, #8]
 8011cc2:	4613      	mov	r3, r2
 8011cc4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011cc6:	2301      	movs	r3, #1
 8011cc8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011cca:	2300      	movs	r3, #0
 8011ccc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011cce:	4b1f      	ldr	r3, [pc, #124]	@ (8011d4c <FATFS_LinkDriverEx+0x94>)
 8011cd0:	7a5b      	ldrb	r3, [r3, #9]
 8011cd2:	b2db      	uxtb	r3, r3
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d131      	bne.n	8011d3c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011cd8:	4b1c      	ldr	r3, [pc, #112]	@ (8011d4c <FATFS_LinkDriverEx+0x94>)
 8011cda:	7a5b      	ldrb	r3, [r3, #9]
 8011cdc:	b2db      	uxtb	r3, r3
 8011cde:	461a      	mov	r2, r3
 8011ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8011d4c <FATFS_LinkDriverEx+0x94>)
 8011ce2:	2100      	movs	r1, #0
 8011ce4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011ce6:	4b19      	ldr	r3, [pc, #100]	@ (8011d4c <FATFS_LinkDriverEx+0x94>)
 8011ce8:	7a5b      	ldrb	r3, [r3, #9]
 8011cea:	b2db      	uxtb	r3, r3
 8011cec:	4a17      	ldr	r2, [pc, #92]	@ (8011d4c <FATFS_LinkDriverEx+0x94>)
 8011cee:	009b      	lsls	r3, r3, #2
 8011cf0:	4413      	add	r3, r2
 8011cf2:	68fa      	ldr	r2, [r7, #12]
 8011cf4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011cf6:	4b15      	ldr	r3, [pc, #84]	@ (8011d4c <FATFS_LinkDriverEx+0x94>)
 8011cf8:	7a5b      	ldrb	r3, [r3, #9]
 8011cfa:	b2db      	uxtb	r3, r3
 8011cfc:	461a      	mov	r2, r3
 8011cfe:	4b13      	ldr	r3, [pc, #76]	@ (8011d4c <FATFS_LinkDriverEx+0x94>)
 8011d00:	4413      	add	r3, r2
 8011d02:	79fa      	ldrb	r2, [r7, #7]
 8011d04:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011d06:	4b11      	ldr	r3, [pc, #68]	@ (8011d4c <FATFS_LinkDriverEx+0x94>)
 8011d08:	7a5b      	ldrb	r3, [r3, #9]
 8011d0a:	b2db      	uxtb	r3, r3
 8011d0c:	1c5a      	adds	r2, r3, #1
 8011d0e:	b2d1      	uxtb	r1, r2
 8011d10:	4a0e      	ldr	r2, [pc, #56]	@ (8011d4c <FATFS_LinkDriverEx+0x94>)
 8011d12:	7251      	strb	r1, [r2, #9]
 8011d14:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011d16:	7dbb      	ldrb	r3, [r7, #22]
 8011d18:	3330      	adds	r3, #48	@ 0x30
 8011d1a:	b2da      	uxtb	r2, r3
 8011d1c:	68bb      	ldr	r3, [r7, #8]
 8011d1e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011d20:	68bb      	ldr	r3, [r7, #8]
 8011d22:	3301      	adds	r3, #1
 8011d24:	223a      	movs	r2, #58	@ 0x3a
 8011d26:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011d28:	68bb      	ldr	r3, [r7, #8]
 8011d2a:	3302      	adds	r3, #2
 8011d2c:	222f      	movs	r2, #47	@ 0x2f
 8011d2e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011d30:	68bb      	ldr	r3, [r7, #8]
 8011d32:	3303      	adds	r3, #3
 8011d34:	2200      	movs	r2, #0
 8011d36:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011d38:	2300      	movs	r3, #0
 8011d3a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011d3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8011d3e:	4618      	mov	r0, r3
 8011d40:	371c      	adds	r7, #28
 8011d42:	46bd      	mov	sp, r7
 8011d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d48:	4770      	bx	lr
 8011d4a:	bf00      	nop
 8011d4c:	200040a8 	.word	0x200040a8

08011d50 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011d50:	b580      	push	{r7, lr}
 8011d52:	b082      	sub	sp, #8
 8011d54:	af00      	add	r7, sp, #0
 8011d56:	6078      	str	r0, [r7, #4]
 8011d58:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	6839      	ldr	r1, [r7, #0]
 8011d5e:	6878      	ldr	r0, [r7, #4]
 8011d60:	f7ff ffaa 	bl	8011cb8 <FATFS_LinkDriverEx>
 8011d64:	4603      	mov	r3, r0
}
 8011d66:	4618      	mov	r0, r3
 8011d68:	3708      	adds	r7, #8
 8011d6a:	46bd      	mov	sp, r7
 8011d6c:	bd80      	pop	{r7, pc}
	...

08011d70 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011d70:	b580      	push	{r7, lr}
 8011d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8011d74:	2200      	movs	r2, #0
 8011d76:	4912      	ldr	r1, [pc, #72]	@ (8011dc0 <MX_USB_DEVICE_Init+0x50>)
 8011d78:	4812      	ldr	r0, [pc, #72]	@ (8011dc4 <MX_USB_DEVICE_Init+0x54>)
 8011d7a:	f7fe fc9b 	bl	80106b4 <USBD_Init>
 8011d7e:	4603      	mov	r3, r0
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d001      	beq.n	8011d88 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8011d84:	f7f2 fd44 	bl	8004810 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8011d88:	490f      	ldr	r1, [pc, #60]	@ (8011dc8 <MX_USB_DEVICE_Init+0x58>)
 8011d8a:	480e      	ldr	r0, [pc, #56]	@ (8011dc4 <MX_USB_DEVICE_Init+0x54>)
 8011d8c:	f7fe fcc2 	bl	8010714 <USBD_RegisterClass>
 8011d90:	4603      	mov	r3, r0
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d001      	beq.n	8011d9a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8011d96:	f7f2 fd3b 	bl	8004810 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8011d9a:	490c      	ldr	r1, [pc, #48]	@ (8011dcc <MX_USB_DEVICE_Init+0x5c>)
 8011d9c:	4809      	ldr	r0, [pc, #36]	@ (8011dc4 <MX_USB_DEVICE_Init+0x54>)
 8011d9e:	f7fe fbb9 	bl	8010514 <USBD_CDC_RegisterInterface>
 8011da2:	4603      	mov	r3, r0
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	d001      	beq.n	8011dac <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8011da8:	f7f2 fd32 	bl	8004810 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8011dac:	4805      	ldr	r0, [pc, #20]	@ (8011dc4 <MX_USB_DEVICE_Init+0x54>)
 8011dae:	f7fe fce7 	bl	8010780 <USBD_Start>
 8011db2:	4603      	mov	r3, r0
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d001      	beq.n	8011dbc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011db8:	f7f2 fd2a 	bl	8004810 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011dbc:	bf00      	nop
 8011dbe:	bd80      	pop	{r7, pc}
 8011dc0:	20000188 	.word	0x20000188
 8011dc4:	200040b4 	.word	0x200040b4
 8011dc8:	200000f4 	.word	0x200000f4
 8011dcc:	20000174 	.word	0x20000174

08011dd0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011dd0:	b580      	push	{r7, lr}
 8011dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011dd4:	2200      	movs	r2, #0
 8011dd6:	4905      	ldr	r1, [pc, #20]	@ (8011dec <CDC_Init_FS+0x1c>)
 8011dd8:	4805      	ldr	r0, [pc, #20]	@ (8011df0 <CDC_Init_FS+0x20>)
 8011dda:	f7fe fbb5 	bl	8010548 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011dde:	4905      	ldr	r1, [pc, #20]	@ (8011df4 <CDC_Init_FS+0x24>)
 8011de0:	4803      	ldr	r0, [pc, #12]	@ (8011df0 <CDC_Init_FS+0x20>)
 8011de2:	f7fe fbd3 	bl	801058c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011de6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011de8:	4618      	mov	r0, r3
 8011dea:	bd80      	pop	{r7, pc}
 8011dec:	20004b90 	.word	0x20004b90
 8011df0:	200040b4 	.word	0x200040b4
 8011df4:	20004390 	.word	0x20004390

08011df8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011df8:	b480      	push	{r7}
 8011dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011dfc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011dfe:	4618      	mov	r0, r3
 8011e00:	46bd      	mov	sp, r7
 8011e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e06:	4770      	bx	lr

08011e08 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011e08:	b480      	push	{r7}
 8011e0a:	b083      	sub	sp, #12
 8011e0c:	af00      	add	r7, sp, #0
 8011e0e:	4603      	mov	r3, r0
 8011e10:	6039      	str	r1, [r7, #0]
 8011e12:	71fb      	strb	r3, [r7, #7]
 8011e14:	4613      	mov	r3, r2
 8011e16:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011e18:	79fb      	ldrb	r3, [r7, #7]
 8011e1a:	2b23      	cmp	r3, #35	@ 0x23
 8011e1c:	d84a      	bhi.n	8011eb4 <CDC_Control_FS+0xac>
 8011e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8011e24 <CDC_Control_FS+0x1c>)
 8011e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e24:	08011eb5 	.word	0x08011eb5
 8011e28:	08011eb5 	.word	0x08011eb5
 8011e2c:	08011eb5 	.word	0x08011eb5
 8011e30:	08011eb5 	.word	0x08011eb5
 8011e34:	08011eb5 	.word	0x08011eb5
 8011e38:	08011eb5 	.word	0x08011eb5
 8011e3c:	08011eb5 	.word	0x08011eb5
 8011e40:	08011eb5 	.word	0x08011eb5
 8011e44:	08011eb5 	.word	0x08011eb5
 8011e48:	08011eb5 	.word	0x08011eb5
 8011e4c:	08011eb5 	.word	0x08011eb5
 8011e50:	08011eb5 	.word	0x08011eb5
 8011e54:	08011eb5 	.word	0x08011eb5
 8011e58:	08011eb5 	.word	0x08011eb5
 8011e5c:	08011eb5 	.word	0x08011eb5
 8011e60:	08011eb5 	.word	0x08011eb5
 8011e64:	08011eb5 	.word	0x08011eb5
 8011e68:	08011eb5 	.word	0x08011eb5
 8011e6c:	08011eb5 	.word	0x08011eb5
 8011e70:	08011eb5 	.word	0x08011eb5
 8011e74:	08011eb5 	.word	0x08011eb5
 8011e78:	08011eb5 	.word	0x08011eb5
 8011e7c:	08011eb5 	.word	0x08011eb5
 8011e80:	08011eb5 	.word	0x08011eb5
 8011e84:	08011eb5 	.word	0x08011eb5
 8011e88:	08011eb5 	.word	0x08011eb5
 8011e8c:	08011eb5 	.word	0x08011eb5
 8011e90:	08011eb5 	.word	0x08011eb5
 8011e94:	08011eb5 	.word	0x08011eb5
 8011e98:	08011eb5 	.word	0x08011eb5
 8011e9c:	08011eb5 	.word	0x08011eb5
 8011ea0:	08011eb5 	.word	0x08011eb5
 8011ea4:	08011eb5 	.word	0x08011eb5
 8011ea8:	08011eb5 	.word	0x08011eb5
 8011eac:	08011eb5 	.word	0x08011eb5
 8011eb0:	08011eb5 	.word	0x08011eb5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011eb4:	bf00      	nop
  }

  return (USBD_OK);
 8011eb6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011eb8:	4618      	mov	r0, r3
 8011eba:	370c      	adds	r7, #12
 8011ebc:	46bd      	mov	sp, r7
 8011ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ec2:	4770      	bx	lr

08011ec4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b082      	sub	sp, #8
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	6078      	str	r0, [r7, #4]
 8011ecc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011ece:	6879      	ldr	r1, [r7, #4]
 8011ed0:	4805      	ldr	r0, [pc, #20]	@ (8011ee8 <CDC_Receive_FS+0x24>)
 8011ed2:	f7fe fb5b 	bl	801058c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011ed6:	4804      	ldr	r0, [pc, #16]	@ (8011ee8 <CDC_Receive_FS+0x24>)
 8011ed8:	f7fe fbb6 	bl	8010648 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011edc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011ede:	4618      	mov	r0, r3
 8011ee0:	3708      	adds	r7, #8
 8011ee2:	46bd      	mov	sp, r7
 8011ee4:	bd80      	pop	{r7, pc}
 8011ee6:	bf00      	nop
 8011ee8:	200040b4 	.word	0x200040b4

08011eec <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011eec:	b580      	push	{r7, lr}
 8011eee:	b084      	sub	sp, #16
 8011ef0:	af00      	add	r7, sp, #0
 8011ef2:	6078      	str	r0, [r7, #4]
 8011ef4:	460b      	mov	r3, r1
 8011ef6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011ef8:	2300      	movs	r3, #0
 8011efa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011efc:	4b0d      	ldr	r3, [pc, #52]	@ (8011f34 <CDC_Transmit_FS+0x48>)
 8011efe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011f02:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011f04:	68bb      	ldr	r3, [r7, #8]
 8011f06:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d001      	beq.n	8011f12 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8011f0e:	2301      	movs	r3, #1
 8011f10:	e00b      	b.n	8011f2a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8011f12:	887b      	ldrh	r3, [r7, #2]
 8011f14:	461a      	mov	r2, r3
 8011f16:	6879      	ldr	r1, [r7, #4]
 8011f18:	4806      	ldr	r0, [pc, #24]	@ (8011f34 <CDC_Transmit_FS+0x48>)
 8011f1a:	f7fe fb15 	bl	8010548 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8011f1e:	4805      	ldr	r0, [pc, #20]	@ (8011f34 <CDC_Transmit_FS+0x48>)
 8011f20:	f7fe fb52 	bl	80105c8 <USBD_CDC_TransmitPacket>
 8011f24:	4603      	mov	r3, r0
 8011f26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f2a:	4618      	mov	r0, r3
 8011f2c:	3710      	adds	r7, #16
 8011f2e:	46bd      	mov	sp, r7
 8011f30:	bd80      	pop	{r7, pc}
 8011f32:	bf00      	nop
 8011f34:	200040b4 	.word	0x200040b4

08011f38 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011f38:	b480      	push	{r7}
 8011f3a:	b087      	sub	sp, #28
 8011f3c:	af00      	add	r7, sp, #0
 8011f3e:	60f8      	str	r0, [r7, #12]
 8011f40:	60b9      	str	r1, [r7, #8]
 8011f42:	4613      	mov	r3, r2
 8011f44:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8011f46:	2300      	movs	r3, #0
 8011f48:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8011f4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011f4e:	4618      	mov	r0, r3
 8011f50:	371c      	adds	r7, #28
 8011f52:	46bd      	mov	sp, r7
 8011f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f58:	4770      	bx	lr
	...

08011f5c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011f5c:	b480      	push	{r7}
 8011f5e:	b083      	sub	sp, #12
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	4603      	mov	r3, r0
 8011f64:	6039      	str	r1, [r7, #0]
 8011f66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011f68:	683b      	ldr	r3, [r7, #0]
 8011f6a:	2212      	movs	r2, #18
 8011f6c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011f6e:	4b03      	ldr	r3, [pc, #12]	@ (8011f7c <USBD_FS_DeviceDescriptor+0x20>)
}
 8011f70:	4618      	mov	r0, r3
 8011f72:	370c      	adds	r7, #12
 8011f74:	46bd      	mov	sp, r7
 8011f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f7a:	4770      	bx	lr
 8011f7c:	200001a4 	.word	0x200001a4

08011f80 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011f80:	b480      	push	{r7}
 8011f82:	b083      	sub	sp, #12
 8011f84:	af00      	add	r7, sp, #0
 8011f86:	4603      	mov	r3, r0
 8011f88:	6039      	str	r1, [r7, #0]
 8011f8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011f8c:	683b      	ldr	r3, [r7, #0]
 8011f8e:	2204      	movs	r2, #4
 8011f90:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011f92:	4b03      	ldr	r3, [pc, #12]	@ (8011fa0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8011f94:	4618      	mov	r0, r3
 8011f96:	370c      	adds	r7, #12
 8011f98:	46bd      	mov	sp, r7
 8011f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f9e:	4770      	bx	lr
 8011fa0:	200001b8 	.word	0x200001b8

08011fa4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011fa4:	b580      	push	{r7, lr}
 8011fa6:	b082      	sub	sp, #8
 8011fa8:	af00      	add	r7, sp, #0
 8011faa:	4603      	mov	r3, r0
 8011fac:	6039      	str	r1, [r7, #0]
 8011fae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011fb0:	79fb      	ldrb	r3, [r7, #7]
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d105      	bne.n	8011fc2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011fb6:	683a      	ldr	r2, [r7, #0]
 8011fb8:	4907      	ldr	r1, [pc, #28]	@ (8011fd8 <USBD_FS_ProductStrDescriptor+0x34>)
 8011fba:	4808      	ldr	r0, [pc, #32]	@ (8011fdc <USBD_FS_ProductStrDescriptor+0x38>)
 8011fbc:	f7ff fd90 	bl	8011ae0 <USBD_GetString>
 8011fc0:	e004      	b.n	8011fcc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011fc2:	683a      	ldr	r2, [r7, #0]
 8011fc4:	4904      	ldr	r1, [pc, #16]	@ (8011fd8 <USBD_FS_ProductStrDescriptor+0x34>)
 8011fc6:	4805      	ldr	r0, [pc, #20]	@ (8011fdc <USBD_FS_ProductStrDescriptor+0x38>)
 8011fc8:	f7ff fd8a 	bl	8011ae0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011fcc:	4b02      	ldr	r3, [pc, #8]	@ (8011fd8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011fce:	4618      	mov	r0, r3
 8011fd0:	3708      	adds	r7, #8
 8011fd2:	46bd      	mov	sp, r7
 8011fd4:	bd80      	pop	{r7, pc}
 8011fd6:	bf00      	nop
 8011fd8:	20005390 	.word	0x20005390
 8011fdc:	08015bb0 	.word	0x08015bb0

08011fe0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011fe0:	b580      	push	{r7, lr}
 8011fe2:	b082      	sub	sp, #8
 8011fe4:	af00      	add	r7, sp, #0
 8011fe6:	4603      	mov	r3, r0
 8011fe8:	6039      	str	r1, [r7, #0]
 8011fea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011fec:	683a      	ldr	r2, [r7, #0]
 8011fee:	4904      	ldr	r1, [pc, #16]	@ (8012000 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011ff0:	4804      	ldr	r0, [pc, #16]	@ (8012004 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8011ff2:	f7ff fd75 	bl	8011ae0 <USBD_GetString>
  return USBD_StrDesc;
 8011ff6:	4b02      	ldr	r3, [pc, #8]	@ (8012000 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011ff8:	4618      	mov	r0, r3
 8011ffa:	3708      	adds	r7, #8
 8011ffc:	46bd      	mov	sp, r7
 8011ffe:	bd80      	pop	{r7, pc}
 8012000:	20005390 	.word	0x20005390
 8012004:	08015bc8 	.word	0x08015bc8

08012008 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012008:	b580      	push	{r7, lr}
 801200a:	b082      	sub	sp, #8
 801200c:	af00      	add	r7, sp, #0
 801200e:	4603      	mov	r3, r0
 8012010:	6039      	str	r1, [r7, #0]
 8012012:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012014:	683b      	ldr	r3, [r7, #0]
 8012016:	221a      	movs	r2, #26
 8012018:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801201a:	f000 f843 	bl	80120a4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801201e:	4b02      	ldr	r3, [pc, #8]	@ (8012028 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012020:	4618      	mov	r0, r3
 8012022:	3708      	adds	r7, #8
 8012024:	46bd      	mov	sp, r7
 8012026:	bd80      	pop	{r7, pc}
 8012028:	200001bc 	.word	0x200001bc

0801202c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801202c:	b580      	push	{r7, lr}
 801202e:	b082      	sub	sp, #8
 8012030:	af00      	add	r7, sp, #0
 8012032:	4603      	mov	r3, r0
 8012034:	6039      	str	r1, [r7, #0]
 8012036:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012038:	79fb      	ldrb	r3, [r7, #7]
 801203a:	2b00      	cmp	r3, #0
 801203c:	d105      	bne.n	801204a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801203e:	683a      	ldr	r2, [r7, #0]
 8012040:	4907      	ldr	r1, [pc, #28]	@ (8012060 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012042:	4808      	ldr	r0, [pc, #32]	@ (8012064 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012044:	f7ff fd4c 	bl	8011ae0 <USBD_GetString>
 8012048:	e004      	b.n	8012054 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801204a:	683a      	ldr	r2, [r7, #0]
 801204c:	4904      	ldr	r1, [pc, #16]	@ (8012060 <USBD_FS_ConfigStrDescriptor+0x34>)
 801204e:	4805      	ldr	r0, [pc, #20]	@ (8012064 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012050:	f7ff fd46 	bl	8011ae0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012054:	4b02      	ldr	r3, [pc, #8]	@ (8012060 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012056:	4618      	mov	r0, r3
 8012058:	3708      	adds	r7, #8
 801205a:	46bd      	mov	sp, r7
 801205c:	bd80      	pop	{r7, pc}
 801205e:	bf00      	nop
 8012060:	20005390 	.word	0x20005390
 8012064:	08015bdc 	.word	0x08015bdc

08012068 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012068:	b580      	push	{r7, lr}
 801206a:	b082      	sub	sp, #8
 801206c:	af00      	add	r7, sp, #0
 801206e:	4603      	mov	r3, r0
 8012070:	6039      	str	r1, [r7, #0]
 8012072:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012074:	79fb      	ldrb	r3, [r7, #7]
 8012076:	2b00      	cmp	r3, #0
 8012078:	d105      	bne.n	8012086 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801207a:	683a      	ldr	r2, [r7, #0]
 801207c:	4907      	ldr	r1, [pc, #28]	@ (801209c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801207e:	4808      	ldr	r0, [pc, #32]	@ (80120a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012080:	f7ff fd2e 	bl	8011ae0 <USBD_GetString>
 8012084:	e004      	b.n	8012090 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012086:	683a      	ldr	r2, [r7, #0]
 8012088:	4904      	ldr	r1, [pc, #16]	@ (801209c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801208a:	4805      	ldr	r0, [pc, #20]	@ (80120a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801208c:	f7ff fd28 	bl	8011ae0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012090:	4b02      	ldr	r3, [pc, #8]	@ (801209c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012092:	4618      	mov	r0, r3
 8012094:	3708      	adds	r7, #8
 8012096:	46bd      	mov	sp, r7
 8012098:	bd80      	pop	{r7, pc}
 801209a:	bf00      	nop
 801209c:	20005390 	.word	0x20005390
 80120a0:	08015be8 	.word	0x08015be8

080120a4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80120a4:	b580      	push	{r7, lr}
 80120a6:	b084      	sub	sp, #16
 80120a8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80120aa:	4b0f      	ldr	r3, [pc, #60]	@ (80120e8 <Get_SerialNum+0x44>)
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80120b0:	4b0e      	ldr	r3, [pc, #56]	@ (80120ec <Get_SerialNum+0x48>)
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80120b6:	4b0e      	ldr	r3, [pc, #56]	@ (80120f0 <Get_SerialNum+0x4c>)
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80120bc:	68fa      	ldr	r2, [r7, #12]
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	4413      	add	r3, r2
 80120c2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80120c4:	68fb      	ldr	r3, [r7, #12]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d009      	beq.n	80120de <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80120ca:	2208      	movs	r2, #8
 80120cc:	4909      	ldr	r1, [pc, #36]	@ (80120f4 <Get_SerialNum+0x50>)
 80120ce:	68f8      	ldr	r0, [r7, #12]
 80120d0:	f000 f814 	bl	80120fc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80120d4:	2204      	movs	r2, #4
 80120d6:	4908      	ldr	r1, [pc, #32]	@ (80120f8 <Get_SerialNum+0x54>)
 80120d8:	68b8      	ldr	r0, [r7, #8]
 80120da:	f000 f80f 	bl	80120fc <IntToUnicode>
  }
}
 80120de:	bf00      	nop
 80120e0:	3710      	adds	r7, #16
 80120e2:	46bd      	mov	sp, r7
 80120e4:	bd80      	pop	{r7, pc}
 80120e6:	bf00      	nop
 80120e8:	1fff7a10 	.word	0x1fff7a10
 80120ec:	1fff7a14 	.word	0x1fff7a14
 80120f0:	1fff7a18 	.word	0x1fff7a18
 80120f4:	200001be 	.word	0x200001be
 80120f8:	200001ce 	.word	0x200001ce

080120fc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80120fc:	b480      	push	{r7}
 80120fe:	b087      	sub	sp, #28
 8012100:	af00      	add	r7, sp, #0
 8012102:	60f8      	str	r0, [r7, #12]
 8012104:	60b9      	str	r1, [r7, #8]
 8012106:	4613      	mov	r3, r2
 8012108:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801210a:	2300      	movs	r3, #0
 801210c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801210e:	2300      	movs	r3, #0
 8012110:	75fb      	strb	r3, [r7, #23]
 8012112:	e027      	b.n	8012164 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	0f1b      	lsrs	r3, r3, #28
 8012118:	2b09      	cmp	r3, #9
 801211a:	d80b      	bhi.n	8012134 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801211c:	68fb      	ldr	r3, [r7, #12]
 801211e:	0f1b      	lsrs	r3, r3, #28
 8012120:	b2da      	uxtb	r2, r3
 8012122:	7dfb      	ldrb	r3, [r7, #23]
 8012124:	005b      	lsls	r3, r3, #1
 8012126:	4619      	mov	r1, r3
 8012128:	68bb      	ldr	r3, [r7, #8]
 801212a:	440b      	add	r3, r1
 801212c:	3230      	adds	r2, #48	@ 0x30
 801212e:	b2d2      	uxtb	r2, r2
 8012130:	701a      	strb	r2, [r3, #0]
 8012132:	e00a      	b.n	801214a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	0f1b      	lsrs	r3, r3, #28
 8012138:	b2da      	uxtb	r2, r3
 801213a:	7dfb      	ldrb	r3, [r7, #23]
 801213c:	005b      	lsls	r3, r3, #1
 801213e:	4619      	mov	r1, r3
 8012140:	68bb      	ldr	r3, [r7, #8]
 8012142:	440b      	add	r3, r1
 8012144:	3237      	adds	r2, #55	@ 0x37
 8012146:	b2d2      	uxtb	r2, r2
 8012148:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	011b      	lsls	r3, r3, #4
 801214e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012150:	7dfb      	ldrb	r3, [r7, #23]
 8012152:	005b      	lsls	r3, r3, #1
 8012154:	3301      	adds	r3, #1
 8012156:	68ba      	ldr	r2, [r7, #8]
 8012158:	4413      	add	r3, r2
 801215a:	2200      	movs	r2, #0
 801215c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801215e:	7dfb      	ldrb	r3, [r7, #23]
 8012160:	3301      	adds	r3, #1
 8012162:	75fb      	strb	r3, [r7, #23]
 8012164:	7dfa      	ldrb	r2, [r7, #23]
 8012166:	79fb      	ldrb	r3, [r7, #7]
 8012168:	429a      	cmp	r2, r3
 801216a:	d3d3      	bcc.n	8012114 <IntToUnicode+0x18>
  }
}
 801216c:	bf00      	nop
 801216e:	bf00      	nop
 8012170:	371c      	adds	r7, #28
 8012172:	46bd      	mov	sp, r7
 8012174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012178:	4770      	bx	lr
	...

0801217c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801217c:	b580      	push	{r7, lr}
 801217e:	b08a      	sub	sp, #40	@ 0x28
 8012180:	af00      	add	r7, sp, #0
 8012182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012184:	f107 0314 	add.w	r3, r7, #20
 8012188:	2200      	movs	r2, #0
 801218a:	601a      	str	r2, [r3, #0]
 801218c:	605a      	str	r2, [r3, #4]
 801218e:	609a      	str	r2, [r3, #8]
 8012190:	60da      	str	r2, [r3, #12]
 8012192:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801219c:	d13a      	bne.n	8012214 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801219e:	2300      	movs	r3, #0
 80121a0:	613b      	str	r3, [r7, #16]
 80121a2:	4b1e      	ldr	r3, [pc, #120]	@ (801221c <HAL_PCD_MspInit+0xa0>)
 80121a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80121a6:	4a1d      	ldr	r2, [pc, #116]	@ (801221c <HAL_PCD_MspInit+0xa0>)
 80121a8:	f043 0301 	orr.w	r3, r3, #1
 80121ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80121ae:	4b1b      	ldr	r3, [pc, #108]	@ (801221c <HAL_PCD_MspInit+0xa0>)
 80121b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80121b2:	f003 0301 	and.w	r3, r3, #1
 80121b6:	613b      	str	r3, [r7, #16]
 80121b8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80121ba:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80121be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80121c0:	2302      	movs	r3, #2
 80121c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80121c4:	2300      	movs	r3, #0
 80121c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80121c8:	2303      	movs	r3, #3
 80121ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80121cc:	230a      	movs	r3, #10
 80121ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80121d0:	f107 0314 	add.w	r3, r7, #20
 80121d4:	4619      	mov	r1, r3
 80121d6:	4812      	ldr	r0, [pc, #72]	@ (8012220 <HAL_PCD_MspInit+0xa4>)
 80121d8:	f7f5 f886 	bl	80072e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80121dc:	4b0f      	ldr	r3, [pc, #60]	@ (801221c <HAL_PCD_MspInit+0xa0>)
 80121de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80121e0:	4a0e      	ldr	r2, [pc, #56]	@ (801221c <HAL_PCD_MspInit+0xa0>)
 80121e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80121e6:	6353      	str	r3, [r2, #52]	@ 0x34
 80121e8:	2300      	movs	r3, #0
 80121ea:	60fb      	str	r3, [r7, #12]
 80121ec:	4b0b      	ldr	r3, [pc, #44]	@ (801221c <HAL_PCD_MspInit+0xa0>)
 80121ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80121f0:	4a0a      	ldr	r2, [pc, #40]	@ (801221c <HAL_PCD_MspInit+0xa0>)
 80121f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80121f6:	6453      	str	r3, [r2, #68]	@ 0x44
 80121f8:	4b08      	ldr	r3, [pc, #32]	@ (801221c <HAL_PCD_MspInit+0xa0>)
 80121fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80121fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012200:	60fb      	str	r3, [r7, #12]
 8012202:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8012204:	2200      	movs	r2, #0
 8012206:	2100      	movs	r1, #0
 8012208:	2043      	movs	r0, #67	@ 0x43
 801220a:	f7f4 fbbe 	bl	800698a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801220e:	2043      	movs	r0, #67	@ 0x43
 8012210:	f7f4 fbd7 	bl	80069c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012214:	bf00      	nop
 8012216:	3728      	adds	r7, #40	@ 0x28
 8012218:	46bd      	mov	sp, r7
 801221a:	bd80      	pop	{r7, pc}
 801221c:	40023800 	.word	0x40023800
 8012220:	40020000 	.word	0x40020000

08012224 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012224:	b580      	push	{r7, lr}
 8012226:	b082      	sub	sp, #8
 8012228:	af00      	add	r7, sp, #0
 801222a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8012238:	4619      	mov	r1, r3
 801223a:	4610      	mov	r0, r2
 801223c:	f7fe faed 	bl	801081a <USBD_LL_SetupStage>
}
 8012240:	bf00      	nop
 8012242:	3708      	adds	r7, #8
 8012244:	46bd      	mov	sp, r7
 8012246:	bd80      	pop	{r7, pc}

08012248 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012248:	b580      	push	{r7, lr}
 801224a:	b082      	sub	sp, #8
 801224c:	af00      	add	r7, sp, #0
 801224e:	6078      	str	r0, [r7, #4]
 8012250:	460b      	mov	r3, r1
 8012252:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801225a:	78fa      	ldrb	r2, [r7, #3]
 801225c:	6879      	ldr	r1, [r7, #4]
 801225e:	4613      	mov	r3, r2
 8012260:	00db      	lsls	r3, r3, #3
 8012262:	4413      	add	r3, r2
 8012264:	009b      	lsls	r3, r3, #2
 8012266:	440b      	add	r3, r1
 8012268:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801226c:	681a      	ldr	r2, [r3, #0]
 801226e:	78fb      	ldrb	r3, [r7, #3]
 8012270:	4619      	mov	r1, r3
 8012272:	f7fe fb27 	bl	80108c4 <USBD_LL_DataOutStage>
}
 8012276:	bf00      	nop
 8012278:	3708      	adds	r7, #8
 801227a:	46bd      	mov	sp, r7
 801227c:	bd80      	pop	{r7, pc}

0801227e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801227e:	b580      	push	{r7, lr}
 8012280:	b082      	sub	sp, #8
 8012282:	af00      	add	r7, sp, #0
 8012284:	6078      	str	r0, [r7, #4]
 8012286:	460b      	mov	r3, r1
 8012288:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8012290:	78fa      	ldrb	r2, [r7, #3]
 8012292:	6879      	ldr	r1, [r7, #4]
 8012294:	4613      	mov	r3, r2
 8012296:	00db      	lsls	r3, r3, #3
 8012298:	4413      	add	r3, r2
 801229a:	009b      	lsls	r3, r3, #2
 801229c:	440b      	add	r3, r1
 801229e:	3320      	adds	r3, #32
 80122a0:	681a      	ldr	r2, [r3, #0]
 80122a2:	78fb      	ldrb	r3, [r7, #3]
 80122a4:	4619      	mov	r1, r3
 80122a6:	f7fe fbc0 	bl	8010a2a <USBD_LL_DataInStage>
}
 80122aa:	bf00      	nop
 80122ac:	3708      	adds	r7, #8
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}

080122b2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80122b2:	b580      	push	{r7, lr}
 80122b4:	b082      	sub	sp, #8
 80122b6:	af00      	add	r7, sp, #0
 80122b8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80122c0:	4618      	mov	r0, r3
 80122c2:	f7fe fcfa 	bl	8010cba <USBD_LL_SOF>
}
 80122c6:	bf00      	nop
 80122c8:	3708      	adds	r7, #8
 80122ca:	46bd      	mov	sp, r7
 80122cc:	bd80      	pop	{r7, pc}

080122ce <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80122ce:	b580      	push	{r7, lr}
 80122d0:	b084      	sub	sp, #16
 80122d2:	af00      	add	r7, sp, #0
 80122d4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80122d6:	2301      	movs	r3, #1
 80122d8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	79db      	ldrb	r3, [r3, #7]
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d102      	bne.n	80122e8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80122e2:	2300      	movs	r3, #0
 80122e4:	73fb      	strb	r3, [r7, #15]
 80122e6:	e008      	b.n	80122fa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	79db      	ldrb	r3, [r3, #7]
 80122ec:	2b02      	cmp	r3, #2
 80122ee:	d102      	bne.n	80122f6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80122f0:	2301      	movs	r3, #1
 80122f2:	73fb      	strb	r3, [r7, #15]
 80122f4:	e001      	b.n	80122fa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80122f6:	f7f2 fa8b 	bl	8004810 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8012300:	7bfa      	ldrb	r2, [r7, #15]
 8012302:	4611      	mov	r1, r2
 8012304:	4618      	mov	r0, r3
 8012306:	f7fe fc94 	bl	8010c32 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8012310:	4618      	mov	r0, r3
 8012312:	f7fe fc3c 	bl	8010b8e <USBD_LL_Reset>
}
 8012316:	bf00      	nop
 8012318:	3710      	adds	r7, #16
 801231a:	46bd      	mov	sp, r7
 801231c:	bd80      	pop	{r7, pc}
	...

08012320 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012320:	b580      	push	{r7, lr}
 8012322:	b082      	sub	sp, #8
 8012324:	af00      	add	r7, sp, #0
 8012326:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801232e:	4618      	mov	r0, r3
 8012330:	f7fe fc8f 	bl	8010c52 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	687a      	ldr	r2, [r7, #4]
 8012340:	6812      	ldr	r2, [r2, #0]
 8012342:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8012346:	f043 0301 	orr.w	r3, r3, #1
 801234a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	7adb      	ldrb	r3, [r3, #11]
 8012350:	2b00      	cmp	r3, #0
 8012352:	d005      	beq.n	8012360 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012354:	4b04      	ldr	r3, [pc, #16]	@ (8012368 <HAL_PCD_SuspendCallback+0x48>)
 8012356:	691b      	ldr	r3, [r3, #16]
 8012358:	4a03      	ldr	r2, [pc, #12]	@ (8012368 <HAL_PCD_SuspendCallback+0x48>)
 801235a:	f043 0306 	orr.w	r3, r3, #6
 801235e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012360:	bf00      	nop
 8012362:	3708      	adds	r7, #8
 8012364:	46bd      	mov	sp, r7
 8012366:	bd80      	pop	{r7, pc}
 8012368:	e000ed00 	.word	0xe000ed00

0801236c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801236c:	b580      	push	{r7, lr}
 801236e:	b082      	sub	sp, #8
 8012370:	af00      	add	r7, sp, #0
 8012372:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801237a:	4618      	mov	r0, r3
 801237c:	f7fe fc85 	bl	8010c8a <USBD_LL_Resume>
}
 8012380:	bf00      	nop
 8012382:	3708      	adds	r7, #8
 8012384:	46bd      	mov	sp, r7
 8012386:	bd80      	pop	{r7, pc}

08012388 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012388:	b580      	push	{r7, lr}
 801238a:	b082      	sub	sp, #8
 801238c:	af00      	add	r7, sp, #0
 801238e:	6078      	str	r0, [r7, #4]
 8012390:	460b      	mov	r3, r1
 8012392:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801239a:	78fa      	ldrb	r2, [r7, #3]
 801239c:	4611      	mov	r1, r2
 801239e:	4618      	mov	r0, r3
 80123a0:	f7fe fcdd 	bl	8010d5e <USBD_LL_IsoOUTIncomplete>
}
 80123a4:	bf00      	nop
 80123a6:	3708      	adds	r7, #8
 80123a8:	46bd      	mov	sp, r7
 80123aa:	bd80      	pop	{r7, pc}

080123ac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80123ac:	b580      	push	{r7, lr}
 80123ae:	b082      	sub	sp, #8
 80123b0:	af00      	add	r7, sp, #0
 80123b2:	6078      	str	r0, [r7, #4]
 80123b4:	460b      	mov	r3, r1
 80123b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80123be:	78fa      	ldrb	r2, [r7, #3]
 80123c0:	4611      	mov	r1, r2
 80123c2:	4618      	mov	r0, r3
 80123c4:	f7fe fc99 	bl	8010cfa <USBD_LL_IsoINIncomplete>
}
 80123c8:	bf00      	nop
 80123ca:	3708      	adds	r7, #8
 80123cc:	46bd      	mov	sp, r7
 80123ce:	bd80      	pop	{r7, pc}

080123d0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80123d0:	b580      	push	{r7, lr}
 80123d2:	b082      	sub	sp, #8
 80123d4:	af00      	add	r7, sp, #0
 80123d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80123de:	4618      	mov	r0, r3
 80123e0:	f7fe fcef 	bl	8010dc2 <USBD_LL_DevConnected>
}
 80123e4:	bf00      	nop
 80123e6:	3708      	adds	r7, #8
 80123e8:	46bd      	mov	sp, r7
 80123ea:	bd80      	pop	{r7, pc}

080123ec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80123ec:	b580      	push	{r7, lr}
 80123ee:	b082      	sub	sp, #8
 80123f0:	af00      	add	r7, sp, #0
 80123f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80123fa:	4618      	mov	r0, r3
 80123fc:	f7fe fcec 	bl	8010dd8 <USBD_LL_DevDisconnected>
}
 8012400:	bf00      	nop
 8012402:	3708      	adds	r7, #8
 8012404:	46bd      	mov	sp, r7
 8012406:	bd80      	pop	{r7, pc}

08012408 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012408:	b580      	push	{r7, lr}
 801240a:	b082      	sub	sp, #8
 801240c:	af00      	add	r7, sp, #0
 801240e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	781b      	ldrb	r3, [r3, #0]
 8012414:	2b00      	cmp	r3, #0
 8012416:	d13c      	bne.n	8012492 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8012418:	4a20      	ldr	r2, [pc, #128]	@ (801249c <USBD_LL_Init+0x94>)
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	4a1e      	ldr	r2, [pc, #120]	@ (801249c <USBD_LL_Init+0x94>)
 8012424:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8012428:	4b1c      	ldr	r3, [pc, #112]	@ (801249c <USBD_LL_Init+0x94>)
 801242a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 801242e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8012430:	4b1a      	ldr	r3, [pc, #104]	@ (801249c <USBD_LL_Init+0x94>)
 8012432:	2204      	movs	r2, #4
 8012434:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8012436:	4b19      	ldr	r3, [pc, #100]	@ (801249c <USBD_LL_Init+0x94>)
 8012438:	2202      	movs	r2, #2
 801243a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801243c:	4b17      	ldr	r3, [pc, #92]	@ (801249c <USBD_LL_Init+0x94>)
 801243e:	2200      	movs	r2, #0
 8012440:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8012442:	4b16      	ldr	r3, [pc, #88]	@ (801249c <USBD_LL_Init+0x94>)
 8012444:	2202      	movs	r2, #2
 8012446:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8012448:	4b14      	ldr	r3, [pc, #80]	@ (801249c <USBD_LL_Init+0x94>)
 801244a:	2200      	movs	r2, #0
 801244c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801244e:	4b13      	ldr	r3, [pc, #76]	@ (801249c <USBD_LL_Init+0x94>)
 8012450:	2200      	movs	r2, #0
 8012452:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8012454:	4b11      	ldr	r3, [pc, #68]	@ (801249c <USBD_LL_Init+0x94>)
 8012456:	2200      	movs	r2, #0
 8012458:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801245a:	4b10      	ldr	r3, [pc, #64]	@ (801249c <USBD_LL_Init+0x94>)
 801245c:	2200      	movs	r2, #0
 801245e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8012460:	4b0e      	ldr	r3, [pc, #56]	@ (801249c <USBD_LL_Init+0x94>)
 8012462:	2200      	movs	r2, #0
 8012464:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8012466:	480d      	ldr	r0, [pc, #52]	@ (801249c <USBD_LL_Init+0x94>)
 8012468:	f7f7 f98b 	bl	8009782 <HAL_PCD_Init>
 801246c:	4603      	mov	r3, r0
 801246e:	2b00      	cmp	r3, #0
 8012470:	d001      	beq.n	8012476 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8012472:	f7f2 f9cd 	bl	8004810 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8012476:	2180      	movs	r1, #128	@ 0x80
 8012478:	4808      	ldr	r0, [pc, #32]	@ (801249c <USBD_LL_Init+0x94>)
 801247a:	f7f8 fbb8 	bl	800abee <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801247e:	2240      	movs	r2, #64	@ 0x40
 8012480:	2100      	movs	r1, #0
 8012482:	4806      	ldr	r0, [pc, #24]	@ (801249c <USBD_LL_Init+0x94>)
 8012484:	f7f8 fb6c 	bl	800ab60 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8012488:	2280      	movs	r2, #128	@ 0x80
 801248a:	2101      	movs	r1, #1
 801248c:	4803      	ldr	r0, [pc, #12]	@ (801249c <USBD_LL_Init+0x94>)
 801248e:	f7f8 fb67 	bl	800ab60 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8012492:	2300      	movs	r3, #0
}
 8012494:	4618      	mov	r0, r3
 8012496:	3708      	adds	r7, #8
 8012498:	46bd      	mov	sp, r7
 801249a:	bd80      	pop	{r7, pc}
 801249c:	20005590 	.word	0x20005590

080124a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80124a0:	b580      	push	{r7, lr}
 80124a2:	b084      	sub	sp, #16
 80124a4:	af00      	add	r7, sp, #0
 80124a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80124a8:	2300      	movs	r3, #0
 80124aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80124ac:	2300      	movs	r3, #0
 80124ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80124b6:	4618      	mov	r0, r3
 80124b8:	f7f7 fa72 	bl	80099a0 <HAL_PCD_Start>
 80124bc:	4603      	mov	r3, r0
 80124be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80124c0:	7bfb      	ldrb	r3, [r7, #15]
 80124c2:	4618      	mov	r0, r3
 80124c4:	f000 f942 	bl	801274c <USBD_Get_USB_Status>
 80124c8:	4603      	mov	r3, r0
 80124ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80124cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80124ce:	4618      	mov	r0, r3
 80124d0:	3710      	adds	r7, #16
 80124d2:	46bd      	mov	sp, r7
 80124d4:	bd80      	pop	{r7, pc}

080124d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80124d6:	b580      	push	{r7, lr}
 80124d8:	b084      	sub	sp, #16
 80124da:	af00      	add	r7, sp, #0
 80124dc:	6078      	str	r0, [r7, #4]
 80124de:	4608      	mov	r0, r1
 80124e0:	4611      	mov	r1, r2
 80124e2:	461a      	mov	r2, r3
 80124e4:	4603      	mov	r3, r0
 80124e6:	70fb      	strb	r3, [r7, #3]
 80124e8:	460b      	mov	r3, r1
 80124ea:	70bb      	strb	r3, [r7, #2]
 80124ec:	4613      	mov	r3, r2
 80124ee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80124f0:	2300      	movs	r3, #0
 80124f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80124f4:	2300      	movs	r3, #0
 80124f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80124fe:	78bb      	ldrb	r3, [r7, #2]
 8012500:	883a      	ldrh	r2, [r7, #0]
 8012502:	78f9      	ldrb	r1, [r7, #3]
 8012504:	f7f7 ff46 	bl	800a394 <HAL_PCD_EP_Open>
 8012508:	4603      	mov	r3, r0
 801250a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801250c:	7bfb      	ldrb	r3, [r7, #15]
 801250e:	4618      	mov	r0, r3
 8012510:	f000 f91c 	bl	801274c <USBD_Get_USB_Status>
 8012514:	4603      	mov	r3, r0
 8012516:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012518:	7bbb      	ldrb	r3, [r7, #14]
}
 801251a:	4618      	mov	r0, r3
 801251c:	3710      	adds	r7, #16
 801251e:	46bd      	mov	sp, r7
 8012520:	bd80      	pop	{r7, pc}

08012522 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012522:	b580      	push	{r7, lr}
 8012524:	b084      	sub	sp, #16
 8012526:	af00      	add	r7, sp, #0
 8012528:	6078      	str	r0, [r7, #4]
 801252a:	460b      	mov	r3, r1
 801252c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801252e:	2300      	movs	r3, #0
 8012530:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012532:	2300      	movs	r3, #0
 8012534:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801253c:	78fa      	ldrb	r2, [r7, #3]
 801253e:	4611      	mov	r1, r2
 8012540:	4618      	mov	r0, r3
 8012542:	f7f7 ff91 	bl	800a468 <HAL_PCD_EP_Close>
 8012546:	4603      	mov	r3, r0
 8012548:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801254a:	7bfb      	ldrb	r3, [r7, #15]
 801254c:	4618      	mov	r0, r3
 801254e:	f000 f8fd 	bl	801274c <USBD_Get_USB_Status>
 8012552:	4603      	mov	r3, r0
 8012554:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012556:	7bbb      	ldrb	r3, [r7, #14]
}
 8012558:	4618      	mov	r0, r3
 801255a:	3710      	adds	r7, #16
 801255c:	46bd      	mov	sp, r7
 801255e:	bd80      	pop	{r7, pc}

08012560 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012560:	b580      	push	{r7, lr}
 8012562:	b084      	sub	sp, #16
 8012564:	af00      	add	r7, sp, #0
 8012566:	6078      	str	r0, [r7, #4]
 8012568:	460b      	mov	r3, r1
 801256a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801256c:	2300      	movs	r3, #0
 801256e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012570:	2300      	movs	r3, #0
 8012572:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801257a:	78fa      	ldrb	r2, [r7, #3]
 801257c:	4611      	mov	r1, r2
 801257e:	4618      	mov	r0, r3
 8012580:	f7f8 f849 	bl	800a616 <HAL_PCD_EP_SetStall>
 8012584:	4603      	mov	r3, r0
 8012586:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012588:	7bfb      	ldrb	r3, [r7, #15]
 801258a:	4618      	mov	r0, r3
 801258c:	f000 f8de 	bl	801274c <USBD_Get_USB_Status>
 8012590:	4603      	mov	r3, r0
 8012592:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012594:	7bbb      	ldrb	r3, [r7, #14]
}
 8012596:	4618      	mov	r0, r3
 8012598:	3710      	adds	r7, #16
 801259a:	46bd      	mov	sp, r7
 801259c:	bd80      	pop	{r7, pc}

0801259e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801259e:	b580      	push	{r7, lr}
 80125a0:	b084      	sub	sp, #16
 80125a2:	af00      	add	r7, sp, #0
 80125a4:	6078      	str	r0, [r7, #4]
 80125a6:	460b      	mov	r3, r1
 80125a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80125aa:	2300      	movs	r3, #0
 80125ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80125ae:	2300      	movs	r3, #0
 80125b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80125b8:	78fa      	ldrb	r2, [r7, #3]
 80125ba:	4611      	mov	r1, r2
 80125bc:	4618      	mov	r0, r3
 80125be:	f7f8 f88d 	bl	800a6dc <HAL_PCD_EP_ClrStall>
 80125c2:	4603      	mov	r3, r0
 80125c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80125c6:	7bfb      	ldrb	r3, [r7, #15]
 80125c8:	4618      	mov	r0, r3
 80125ca:	f000 f8bf 	bl	801274c <USBD_Get_USB_Status>
 80125ce:	4603      	mov	r3, r0
 80125d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80125d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80125d4:	4618      	mov	r0, r3
 80125d6:	3710      	adds	r7, #16
 80125d8:	46bd      	mov	sp, r7
 80125da:	bd80      	pop	{r7, pc}

080125dc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80125dc:	b480      	push	{r7}
 80125de:	b085      	sub	sp, #20
 80125e0:	af00      	add	r7, sp, #0
 80125e2:	6078      	str	r0, [r7, #4]
 80125e4:	460b      	mov	r3, r1
 80125e6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80125ee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80125f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	da0b      	bge.n	8012610 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80125f8:	78fb      	ldrb	r3, [r7, #3]
 80125fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80125fe:	68f9      	ldr	r1, [r7, #12]
 8012600:	4613      	mov	r3, r2
 8012602:	00db      	lsls	r3, r3, #3
 8012604:	4413      	add	r3, r2
 8012606:	009b      	lsls	r3, r3, #2
 8012608:	440b      	add	r3, r1
 801260a:	3316      	adds	r3, #22
 801260c:	781b      	ldrb	r3, [r3, #0]
 801260e:	e00b      	b.n	8012628 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8012610:	78fb      	ldrb	r3, [r7, #3]
 8012612:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012616:	68f9      	ldr	r1, [r7, #12]
 8012618:	4613      	mov	r3, r2
 801261a:	00db      	lsls	r3, r3, #3
 801261c:	4413      	add	r3, r2
 801261e:	009b      	lsls	r3, r3, #2
 8012620:	440b      	add	r3, r1
 8012622:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8012626:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012628:	4618      	mov	r0, r3
 801262a:	3714      	adds	r7, #20
 801262c:	46bd      	mov	sp, r7
 801262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012632:	4770      	bx	lr

08012634 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b084      	sub	sp, #16
 8012638:	af00      	add	r7, sp, #0
 801263a:	6078      	str	r0, [r7, #4]
 801263c:	460b      	mov	r3, r1
 801263e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012640:	2300      	movs	r3, #0
 8012642:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012644:	2300      	movs	r3, #0
 8012646:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801264e:	78fa      	ldrb	r2, [r7, #3]
 8012650:	4611      	mov	r1, r2
 8012652:	4618      	mov	r0, r3
 8012654:	f7f7 fe7a 	bl	800a34c <HAL_PCD_SetAddress>
 8012658:	4603      	mov	r3, r0
 801265a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801265c:	7bfb      	ldrb	r3, [r7, #15]
 801265e:	4618      	mov	r0, r3
 8012660:	f000 f874 	bl	801274c <USBD_Get_USB_Status>
 8012664:	4603      	mov	r3, r0
 8012666:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012668:	7bbb      	ldrb	r3, [r7, #14]
}
 801266a:	4618      	mov	r0, r3
 801266c:	3710      	adds	r7, #16
 801266e:	46bd      	mov	sp, r7
 8012670:	bd80      	pop	{r7, pc}

08012672 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012672:	b580      	push	{r7, lr}
 8012674:	b086      	sub	sp, #24
 8012676:	af00      	add	r7, sp, #0
 8012678:	60f8      	str	r0, [r7, #12]
 801267a:	607a      	str	r2, [r7, #4]
 801267c:	603b      	str	r3, [r7, #0]
 801267e:	460b      	mov	r3, r1
 8012680:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012682:	2300      	movs	r3, #0
 8012684:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012686:	2300      	movs	r3, #0
 8012688:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8012690:	7af9      	ldrb	r1, [r7, #11]
 8012692:	683b      	ldr	r3, [r7, #0]
 8012694:	687a      	ldr	r2, [r7, #4]
 8012696:	f7f7 ff84 	bl	800a5a2 <HAL_PCD_EP_Transmit>
 801269a:	4603      	mov	r3, r0
 801269c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801269e:	7dfb      	ldrb	r3, [r7, #23]
 80126a0:	4618      	mov	r0, r3
 80126a2:	f000 f853 	bl	801274c <USBD_Get_USB_Status>
 80126a6:	4603      	mov	r3, r0
 80126a8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80126aa:	7dbb      	ldrb	r3, [r7, #22]
}
 80126ac:	4618      	mov	r0, r3
 80126ae:	3718      	adds	r7, #24
 80126b0:	46bd      	mov	sp, r7
 80126b2:	bd80      	pop	{r7, pc}

080126b4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80126b4:	b580      	push	{r7, lr}
 80126b6:	b086      	sub	sp, #24
 80126b8:	af00      	add	r7, sp, #0
 80126ba:	60f8      	str	r0, [r7, #12]
 80126bc:	607a      	str	r2, [r7, #4]
 80126be:	603b      	str	r3, [r7, #0]
 80126c0:	460b      	mov	r3, r1
 80126c2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80126c4:	2300      	movs	r3, #0
 80126c6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80126c8:	2300      	movs	r3, #0
 80126ca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80126cc:	68fb      	ldr	r3, [r7, #12]
 80126ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80126d2:	7af9      	ldrb	r1, [r7, #11]
 80126d4:	683b      	ldr	r3, [r7, #0]
 80126d6:	687a      	ldr	r2, [r7, #4]
 80126d8:	f7f7 ff10 	bl	800a4fc <HAL_PCD_EP_Receive>
 80126dc:	4603      	mov	r3, r0
 80126de:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80126e0:	7dfb      	ldrb	r3, [r7, #23]
 80126e2:	4618      	mov	r0, r3
 80126e4:	f000 f832 	bl	801274c <USBD_Get_USB_Status>
 80126e8:	4603      	mov	r3, r0
 80126ea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80126ec:	7dbb      	ldrb	r3, [r7, #22]
}
 80126ee:	4618      	mov	r0, r3
 80126f0:	3718      	adds	r7, #24
 80126f2:	46bd      	mov	sp, r7
 80126f4:	bd80      	pop	{r7, pc}

080126f6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80126f6:	b580      	push	{r7, lr}
 80126f8:	b082      	sub	sp, #8
 80126fa:	af00      	add	r7, sp, #0
 80126fc:	6078      	str	r0, [r7, #4]
 80126fe:	460b      	mov	r3, r1
 8012700:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012708:	78fa      	ldrb	r2, [r7, #3]
 801270a:	4611      	mov	r1, r2
 801270c:	4618      	mov	r0, r3
 801270e:	f7f7 ff30 	bl	800a572 <HAL_PCD_EP_GetRxCount>
 8012712:	4603      	mov	r3, r0
}
 8012714:	4618      	mov	r0, r3
 8012716:	3708      	adds	r7, #8
 8012718:	46bd      	mov	sp, r7
 801271a:	bd80      	pop	{r7, pc}

0801271c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801271c:	b480      	push	{r7}
 801271e:	b083      	sub	sp, #12
 8012720:	af00      	add	r7, sp, #0
 8012722:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012724:	4b03      	ldr	r3, [pc, #12]	@ (8012734 <USBD_static_malloc+0x18>)
}
 8012726:	4618      	mov	r0, r3
 8012728:	370c      	adds	r7, #12
 801272a:	46bd      	mov	sp, r7
 801272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012730:	4770      	bx	lr
 8012732:	bf00      	nop
 8012734:	20005a74 	.word	0x20005a74

08012738 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012738:	b480      	push	{r7}
 801273a:	b083      	sub	sp, #12
 801273c:	af00      	add	r7, sp, #0
 801273e:	6078      	str	r0, [r7, #4]

}
 8012740:	bf00      	nop
 8012742:	370c      	adds	r7, #12
 8012744:	46bd      	mov	sp, r7
 8012746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801274a:	4770      	bx	lr

0801274c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801274c:	b480      	push	{r7}
 801274e:	b085      	sub	sp, #20
 8012750:	af00      	add	r7, sp, #0
 8012752:	4603      	mov	r3, r0
 8012754:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012756:	2300      	movs	r3, #0
 8012758:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801275a:	79fb      	ldrb	r3, [r7, #7]
 801275c:	2b03      	cmp	r3, #3
 801275e:	d817      	bhi.n	8012790 <USBD_Get_USB_Status+0x44>
 8012760:	a201      	add	r2, pc, #4	@ (adr r2, 8012768 <USBD_Get_USB_Status+0x1c>)
 8012762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012766:	bf00      	nop
 8012768:	08012779 	.word	0x08012779
 801276c:	0801277f 	.word	0x0801277f
 8012770:	08012785 	.word	0x08012785
 8012774:	0801278b 	.word	0x0801278b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012778:	2300      	movs	r3, #0
 801277a:	73fb      	strb	r3, [r7, #15]
    break;
 801277c:	e00b      	b.n	8012796 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801277e:	2303      	movs	r3, #3
 8012780:	73fb      	strb	r3, [r7, #15]
    break;
 8012782:	e008      	b.n	8012796 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012784:	2301      	movs	r3, #1
 8012786:	73fb      	strb	r3, [r7, #15]
    break;
 8012788:	e005      	b.n	8012796 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801278a:	2303      	movs	r3, #3
 801278c:	73fb      	strb	r3, [r7, #15]
    break;
 801278e:	e002      	b.n	8012796 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012790:	2303      	movs	r3, #3
 8012792:	73fb      	strb	r3, [r7, #15]
    break;
 8012794:	bf00      	nop
  }
  return usb_status;
 8012796:	7bfb      	ldrb	r3, [r7, #15]
}
 8012798:	4618      	mov	r0, r3
 801279a:	3714      	adds	r7, #20
 801279c:	46bd      	mov	sp, r7
 801279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127a2:	4770      	bx	lr

080127a4 <malloc>:
 80127a4:	4b02      	ldr	r3, [pc, #8]	@ (80127b0 <malloc+0xc>)
 80127a6:	4601      	mov	r1, r0
 80127a8:	6818      	ldr	r0, [r3, #0]
 80127aa:	f000 b82d 	b.w	8012808 <_malloc_r>
 80127ae:	bf00      	nop
 80127b0:	200001e4 	.word	0x200001e4

080127b4 <free>:
 80127b4:	4b02      	ldr	r3, [pc, #8]	@ (80127c0 <free+0xc>)
 80127b6:	4601      	mov	r1, r0
 80127b8:	6818      	ldr	r0, [r3, #0]
 80127ba:	f001 bd25 	b.w	8014208 <_free_r>
 80127be:	bf00      	nop
 80127c0:	200001e4 	.word	0x200001e4

080127c4 <sbrk_aligned>:
 80127c4:	b570      	push	{r4, r5, r6, lr}
 80127c6:	4e0f      	ldr	r6, [pc, #60]	@ (8012804 <sbrk_aligned+0x40>)
 80127c8:	460c      	mov	r4, r1
 80127ca:	6831      	ldr	r1, [r6, #0]
 80127cc:	4605      	mov	r5, r0
 80127ce:	b911      	cbnz	r1, 80127d6 <sbrk_aligned+0x12>
 80127d0:	f000 fe64 	bl	801349c <_sbrk_r>
 80127d4:	6030      	str	r0, [r6, #0]
 80127d6:	4621      	mov	r1, r4
 80127d8:	4628      	mov	r0, r5
 80127da:	f000 fe5f 	bl	801349c <_sbrk_r>
 80127de:	1c43      	adds	r3, r0, #1
 80127e0:	d103      	bne.n	80127ea <sbrk_aligned+0x26>
 80127e2:	f04f 34ff 	mov.w	r4, #4294967295
 80127e6:	4620      	mov	r0, r4
 80127e8:	bd70      	pop	{r4, r5, r6, pc}
 80127ea:	1cc4      	adds	r4, r0, #3
 80127ec:	f024 0403 	bic.w	r4, r4, #3
 80127f0:	42a0      	cmp	r0, r4
 80127f2:	d0f8      	beq.n	80127e6 <sbrk_aligned+0x22>
 80127f4:	1a21      	subs	r1, r4, r0
 80127f6:	4628      	mov	r0, r5
 80127f8:	f000 fe50 	bl	801349c <_sbrk_r>
 80127fc:	3001      	adds	r0, #1
 80127fe:	d1f2      	bne.n	80127e6 <sbrk_aligned+0x22>
 8012800:	e7ef      	b.n	80127e2 <sbrk_aligned+0x1e>
 8012802:	bf00      	nop
 8012804:	20005c94 	.word	0x20005c94

08012808 <_malloc_r>:
 8012808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801280c:	1ccd      	adds	r5, r1, #3
 801280e:	f025 0503 	bic.w	r5, r5, #3
 8012812:	3508      	adds	r5, #8
 8012814:	2d0c      	cmp	r5, #12
 8012816:	bf38      	it	cc
 8012818:	250c      	movcc	r5, #12
 801281a:	2d00      	cmp	r5, #0
 801281c:	4606      	mov	r6, r0
 801281e:	db01      	blt.n	8012824 <_malloc_r+0x1c>
 8012820:	42a9      	cmp	r1, r5
 8012822:	d904      	bls.n	801282e <_malloc_r+0x26>
 8012824:	230c      	movs	r3, #12
 8012826:	6033      	str	r3, [r6, #0]
 8012828:	2000      	movs	r0, #0
 801282a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801282e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012904 <_malloc_r+0xfc>
 8012832:	f000 f869 	bl	8012908 <__malloc_lock>
 8012836:	f8d8 3000 	ldr.w	r3, [r8]
 801283a:	461c      	mov	r4, r3
 801283c:	bb44      	cbnz	r4, 8012890 <_malloc_r+0x88>
 801283e:	4629      	mov	r1, r5
 8012840:	4630      	mov	r0, r6
 8012842:	f7ff ffbf 	bl	80127c4 <sbrk_aligned>
 8012846:	1c43      	adds	r3, r0, #1
 8012848:	4604      	mov	r4, r0
 801284a:	d158      	bne.n	80128fe <_malloc_r+0xf6>
 801284c:	f8d8 4000 	ldr.w	r4, [r8]
 8012850:	4627      	mov	r7, r4
 8012852:	2f00      	cmp	r7, #0
 8012854:	d143      	bne.n	80128de <_malloc_r+0xd6>
 8012856:	2c00      	cmp	r4, #0
 8012858:	d04b      	beq.n	80128f2 <_malloc_r+0xea>
 801285a:	6823      	ldr	r3, [r4, #0]
 801285c:	4639      	mov	r1, r7
 801285e:	4630      	mov	r0, r6
 8012860:	eb04 0903 	add.w	r9, r4, r3
 8012864:	f000 fe1a 	bl	801349c <_sbrk_r>
 8012868:	4581      	cmp	r9, r0
 801286a:	d142      	bne.n	80128f2 <_malloc_r+0xea>
 801286c:	6821      	ldr	r1, [r4, #0]
 801286e:	1a6d      	subs	r5, r5, r1
 8012870:	4629      	mov	r1, r5
 8012872:	4630      	mov	r0, r6
 8012874:	f7ff ffa6 	bl	80127c4 <sbrk_aligned>
 8012878:	3001      	adds	r0, #1
 801287a:	d03a      	beq.n	80128f2 <_malloc_r+0xea>
 801287c:	6823      	ldr	r3, [r4, #0]
 801287e:	442b      	add	r3, r5
 8012880:	6023      	str	r3, [r4, #0]
 8012882:	f8d8 3000 	ldr.w	r3, [r8]
 8012886:	685a      	ldr	r2, [r3, #4]
 8012888:	bb62      	cbnz	r2, 80128e4 <_malloc_r+0xdc>
 801288a:	f8c8 7000 	str.w	r7, [r8]
 801288e:	e00f      	b.n	80128b0 <_malloc_r+0xa8>
 8012890:	6822      	ldr	r2, [r4, #0]
 8012892:	1b52      	subs	r2, r2, r5
 8012894:	d420      	bmi.n	80128d8 <_malloc_r+0xd0>
 8012896:	2a0b      	cmp	r2, #11
 8012898:	d917      	bls.n	80128ca <_malloc_r+0xc2>
 801289a:	1961      	adds	r1, r4, r5
 801289c:	42a3      	cmp	r3, r4
 801289e:	6025      	str	r5, [r4, #0]
 80128a0:	bf18      	it	ne
 80128a2:	6059      	strne	r1, [r3, #4]
 80128a4:	6863      	ldr	r3, [r4, #4]
 80128a6:	bf08      	it	eq
 80128a8:	f8c8 1000 	streq.w	r1, [r8]
 80128ac:	5162      	str	r2, [r4, r5]
 80128ae:	604b      	str	r3, [r1, #4]
 80128b0:	4630      	mov	r0, r6
 80128b2:	f000 f82f 	bl	8012914 <__malloc_unlock>
 80128b6:	f104 000b 	add.w	r0, r4, #11
 80128ba:	1d23      	adds	r3, r4, #4
 80128bc:	f020 0007 	bic.w	r0, r0, #7
 80128c0:	1ac2      	subs	r2, r0, r3
 80128c2:	bf1c      	itt	ne
 80128c4:	1a1b      	subne	r3, r3, r0
 80128c6:	50a3      	strne	r3, [r4, r2]
 80128c8:	e7af      	b.n	801282a <_malloc_r+0x22>
 80128ca:	6862      	ldr	r2, [r4, #4]
 80128cc:	42a3      	cmp	r3, r4
 80128ce:	bf0c      	ite	eq
 80128d0:	f8c8 2000 	streq.w	r2, [r8]
 80128d4:	605a      	strne	r2, [r3, #4]
 80128d6:	e7eb      	b.n	80128b0 <_malloc_r+0xa8>
 80128d8:	4623      	mov	r3, r4
 80128da:	6864      	ldr	r4, [r4, #4]
 80128dc:	e7ae      	b.n	801283c <_malloc_r+0x34>
 80128de:	463c      	mov	r4, r7
 80128e0:	687f      	ldr	r7, [r7, #4]
 80128e2:	e7b6      	b.n	8012852 <_malloc_r+0x4a>
 80128e4:	461a      	mov	r2, r3
 80128e6:	685b      	ldr	r3, [r3, #4]
 80128e8:	42a3      	cmp	r3, r4
 80128ea:	d1fb      	bne.n	80128e4 <_malloc_r+0xdc>
 80128ec:	2300      	movs	r3, #0
 80128ee:	6053      	str	r3, [r2, #4]
 80128f0:	e7de      	b.n	80128b0 <_malloc_r+0xa8>
 80128f2:	230c      	movs	r3, #12
 80128f4:	6033      	str	r3, [r6, #0]
 80128f6:	4630      	mov	r0, r6
 80128f8:	f000 f80c 	bl	8012914 <__malloc_unlock>
 80128fc:	e794      	b.n	8012828 <_malloc_r+0x20>
 80128fe:	6005      	str	r5, [r0, #0]
 8012900:	e7d6      	b.n	80128b0 <_malloc_r+0xa8>
 8012902:	bf00      	nop
 8012904:	20005c98 	.word	0x20005c98

08012908 <__malloc_lock>:
 8012908:	4801      	ldr	r0, [pc, #4]	@ (8012910 <__malloc_lock+0x8>)
 801290a:	f000 be14 	b.w	8013536 <__retarget_lock_acquire_recursive>
 801290e:	bf00      	nop
 8012910:	20005ddc 	.word	0x20005ddc

08012914 <__malloc_unlock>:
 8012914:	4801      	ldr	r0, [pc, #4]	@ (801291c <__malloc_unlock+0x8>)
 8012916:	f000 be0f 	b.w	8013538 <__retarget_lock_release_recursive>
 801291a:	bf00      	nop
 801291c:	20005ddc 	.word	0x20005ddc

08012920 <__cvt>:
 8012920:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012924:	ec57 6b10 	vmov	r6, r7, d0
 8012928:	2f00      	cmp	r7, #0
 801292a:	460c      	mov	r4, r1
 801292c:	4619      	mov	r1, r3
 801292e:	463b      	mov	r3, r7
 8012930:	bfbb      	ittet	lt
 8012932:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8012936:	461f      	movlt	r7, r3
 8012938:	2300      	movge	r3, #0
 801293a:	232d      	movlt	r3, #45	@ 0x2d
 801293c:	700b      	strb	r3, [r1, #0]
 801293e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012940:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8012944:	4691      	mov	r9, r2
 8012946:	f023 0820 	bic.w	r8, r3, #32
 801294a:	bfbc      	itt	lt
 801294c:	4632      	movlt	r2, r6
 801294e:	4616      	movlt	r6, r2
 8012950:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012954:	d005      	beq.n	8012962 <__cvt+0x42>
 8012956:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801295a:	d100      	bne.n	801295e <__cvt+0x3e>
 801295c:	3401      	adds	r4, #1
 801295e:	2102      	movs	r1, #2
 8012960:	e000      	b.n	8012964 <__cvt+0x44>
 8012962:	2103      	movs	r1, #3
 8012964:	ab03      	add	r3, sp, #12
 8012966:	9301      	str	r3, [sp, #4]
 8012968:	ab02      	add	r3, sp, #8
 801296a:	9300      	str	r3, [sp, #0]
 801296c:	ec47 6b10 	vmov	d0, r6, r7
 8012970:	4653      	mov	r3, sl
 8012972:	4622      	mov	r2, r4
 8012974:	f000 fe78 	bl	8013668 <_dtoa_r>
 8012978:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801297c:	4605      	mov	r5, r0
 801297e:	d119      	bne.n	80129b4 <__cvt+0x94>
 8012980:	f019 0f01 	tst.w	r9, #1
 8012984:	d00e      	beq.n	80129a4 <__cvt+0x84>
 8012986:	eb00 0904 	add.w	r9, r0, r4
 801298a:	2200      	movs	r2, #0
 801298c:	2300      	movs	r3, #0
 801298e:	4630      	mov	r0, r6
 8012990:	4639      	mov	r1, r7
 8012992:	f7ee f899 	bl	8000ac8 <__aeabi_dcmpeq>
 8012996:	b108      	cbz	r0, 801299c <__cvt+0x7c>
 8012998:	f8cd 900c 	str.w	r9, [sp, #12]
 801299c:	2230      	movs	r2, #48	@ 0x30
 801299e:	9b03      	ldr	r3, [sp, #12]
 80129a0:	454b      	cmp	r3, r9
 80129a2:	d31e      	bcc.n	80129e2 <__cvt+0xc2>
 80129a4:	9b03      	ldr	r3, [sp, #12]
 80129a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80129a8:	1b5b      	subs	r3, r3, r5
 80129aa:	4628      	mov	r0, r5
 80129ac:	6013      	str	r3, [r2, #0]
 80129ae:	b004      	add	sp, #16
 80129b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80129b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80129b8:	eb00 0904 	add.w	r9, r0, r4
 80129bc:	d1e5      	bne.n	801298a <__cvt+0x6a>
 80129be:	7803      	ldrb	r3, [r0, #0]
 80129c0:	2b30      	cmp	r3, #48	@ 0x30
 80129c2:	d10a      	bne.n	80129da <__cvt+0xba>
 80129c4:	2200      	movs	r2, #0
 80129c6:	2300      	movs	r3, #0
 80129c8:	4630      	mov	r0, r6
 80129ca:	4639      	mov	r1, r7
 80129cc:	f7ee f87c 	bl	8000ac8 <__aeabi_dcmpeq>
 80129d0:	b918      	cbnz	r0, 80129da <__cvt+0xba>
 80129d2:	f1c4 0401 	rsb	r4, r4, #1
 80129d6:	f8ca 4000 	str.w	r4, [sl]
 80129da:	f8da 3000 	ldr.w	r3, [sl]
 80129de:	4499      	add	r9, r3
 80129e0:	e7d3      	b.n	801298a <__cvt+0x6a>
 80129e2:	1c59      	adds	r1, r3, #1
 80129e4:	9103      	str	r1, [sp, #12]
 80129e6:	701a      	strb	r2, [r3, #0]
 80129e8:	e7d9      	b.n	801299e <__cvt+0x7e>

080129ea <__exponent>:
 80129ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80129ec:	2900      	cmp	r1, #0
 80129ee:	bfba      	itte	lt
 80129f0:	4249      	neglt	r1, r1
 80129f2:	232d      	movlt	r3, #45	@ 0x2d
 80129f4:	232b      	movge	r3, #43	@ 0x2b
 80129f6:	2909      	cmp	r1, #9
 80129f8:	7002      	strb	r2, [r0, #0]
 80129fa:	7043      	strb	r3, [r0, #1]
 80129fc:	dd29      	ble.n	8012a52 <__exponent+0x68>
 80129fe:	f10d 0307 	add.w	r3, sp, #7
 8012a02:	461d      	mov	r5, r3
 8012a04:	270a      	movs	r7, #10
 8012a06:	461a      	mov	r2, r3
 8012a08:	fbb1 f6f7 	udiv	r6, r1, r7
 8012a0c:	fb07 1416 	mls	r4, r7, r6, r1
 8012a10:	3430      	adds	r4, #48	@ 0x30
 8012a12:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012a16:	460c      	mov	r4, r1
 8012a18:	2c63      	cmp	r4, #99	@ 0x63
 8012a1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8012a1e:	4631      	mov	r1, r6
 8012a20:	dcf1      	bgt.n	8012a06 <__exponent+0x1c>
 8012a22:	3130      	adds	r1, #48	@ 0x30
 8012a24:	1e94      	subs	r4, r2, #2
 8012a26:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012a2a:	1c41      	adds	r1, r0, #1
 8012a2c:	4623      	mov	r3, r4
 8012a2e:	42ab      	cmp	r3, r5
 8012a30:	d30a      	bcc.n	8012a48 <__exponent+0x5e>
 8012a32:	f10d 0309 	add.w	r3, sp, #9
 8012a36:	1a9b      	subs	r3, r3, r2
 8012a38:	42ac      	cmp	r4, r5
 8012a3a:	bf88      	it	hi
 8012a3c:	2300      	movhi	r3, #0
 8012a3e:	3302      	adds	r3, #2
 8012a40:	4403      	add	r3, r0
 8012a42:	1a18      	subs	r0, r3, r0
 8012a44:	b003      	add	sp, #12
 8012a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012a48:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012a4c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012a50:	e7ed      	b.n	8012a2e <__exponent+0x44>
 8012a52:	2330      	movs	r3, #48	@ 0x30
 8012a54:	3130      	adds	r1, #48	@ 0x30
 8012a56:	7083      	strb	r3, [r0, #2]
 8012a58:	70c1      	strb	r1, [r0, #3]
 8012a5a:	1d03      	adds	r3, r0, #4
 8012a5c:	e7f1      	b.n	8012a42 <__exponent+0x58>
	...

08012a60 <_printf_float>:
 8012a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a64:	b08d      	sub	sp, #52	@ 0x34
 8012a66:	460c      	mov	r4, r1
 8012a68:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012a6c:	4616      	mov	r6, r2
 8012a6e:	461f      	mov	r7, r3
 8012a70:	4605      	mov	r5, r0
 8012a72:	f000 fcdb 	bl	801342c <_localeconv_r>
 8012a76:	6803      	ldr	r3, [r0, #0]
 8012a78:	9304      	str	r3, [sp, #16]
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	f7ed fbf8 	bl	8000270 <strlen>
 8012a80:	2300      	movs	r3, #0
 8012a82:	930a      	str	r3, [sp, #40]	@ 0x28
 8012a84:	f8d8 3000 	ldr.w	r3, [r8]
 8012a88:	9005      	str	r0, [sp, #20]
 8012a8a:	3307      	adds	r3, #7
 8012a8c:	f023 0307 	bic.w	r3, r3, #7
 8012a90:	f103 0208 	add.w	r2, r3, #8
 8012a94:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012a98:	f8d4 b000 	ldr.w	fp, [r4]
 8012a9c:	f8c8 2000 	str.w	r2, [r8]
 8012aa0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012aa4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012aa8:	9307      	str	r3, [sp, #28]
 8012aaa:	f8cd 8018 	str.w	r8, [sp, #24]
 8012aae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8012ab2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012ab6:	4b9c      	ldr	r3, [pc, #624]	@ (8012d28 <_printf_float+0x2c8>)
 8012ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8012abc:	f7ee f836 	bl	8000b2c <__aeabi_dcmpun>
 8012ac0:	bb70      	cbnz	r0, 8012b20 <_printf_float+0xc0>
 8012ac2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012ac6:	4b98      	ldr	r3, [pc, #608]	@ (8012d28 <_printf_float+0x2c8>)
 8012ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8012acc:	f7ee f810 	bl	8000af0 <__aeabi_dcmple>
 8012ad0:	bb30      	cbnz	r0, 8012b20 <_printf_float+0xc0>
 8012ad2:	2200      	movs	r2, #0
 8012ad4:	2300      	movs	r3, #0
 8012ad6:	4640      	mov	r0, r8
 8012ad8:	4649      	mov	r1, r9
 8012ada:	f7ed ffff 	bl	8000adc <__aeabi_dcmplt>
 8012ade:	b110      	cbz	r0, 8012ae6 <_printf_float+0x86>
 8012ae0:	232d      	movs	r3, #45	@ 0x2d
 8012ae2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012ae6:	4a91      	ldr	r2, [pc, #580]	@ (8012d2c <_printf_float+0x2cc>)
 8012ae8:	4b91      	ldr	r3, [pc, #580]	@ (8012d30 <_printf_float+0x2d0>)
 8012aea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012aee:	bf8c      	ite	hi
 8012af0:	4690      	movhi	r8, r2
 8012af2:	4698      	movls	r8, r3
 8012af4:	2303      	movs	r3, #3
 8012af6:	6123      	str	r3, [r4, #16]
 8012af8:	f02b 0304 	bic.w	r3, fp, #4
 8012afc:	6023      	str	r3, [r4, #0]
 8012afe:	f04f 0900 	mov.w	r9, #0
 8012b02:	9700      	str	r7, [sp, #0]
 8012b04:	4633      	mov	r3, r6
 8012b06:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012b08:	4621      	mov	r1, r4
 8012b0a:	4628      	mov	r0, r5
 8012b0c:	f000 f9d2 	bl	8012eb4 <_printf_common>
 8012b10:	3001      	adds	r0, #1
 8012b12:	f040 808d 	bne.w	8012c30 <_printf_float+0x1d0>
 8012b16:	f04f 30ff 	mov.w	r0, #4294967295
 8012b1a:	b00d      	add	sp, #52	@ 0x34
 8012b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b20:	4642      	mov	r2, r8
 8012b22:	464b      	mov	r3, r9
 8012b24:	4640      	mov	r0, r8
 8012b26:	4649      	mov	r1, r9
 8012b28:	f7ee f800 	bl	8000b2c <__aeabi_dcmpun>
 8012b2c:	b140      	cbz	r0, 8012b40 <_printf_float+0xe0>
 8012b2e:	464b      	mov	r3, r9
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	bfbc      	itt	lt
 8012b34:	232d      	movlt	r3, #45	@ 0x2d
 8012b36:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012b3a:	4a7e      	ldr	r2, [pc, #504]	@ (8012d34 <_printf_float+0x2d4>)
 8012b3c:	4b7e      	ldr	r3, [pc, #504]	@ (8012d38 <_printf_float+0x2d8>)
 8012b3e:	e7d4      	b.n	8012aea <_printf_float+0x8a>
 8012b40:	6863      	ldr	r3, [r4, #4]
 8012b42:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8012b46:	9206      	str	r2, [sp, #24]
 8012b48:	1c5a      	adds	r2, r3, #1
 8012b4a:	d13b      	bne.n	8012bc4 <_printf_float+0x164>
 8012b4c:	2306      	movs	r3, #6
 8012b4e:	6063      	str	r3, [r4, #4]
 8012b50:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8012b54:	2300      	movs	r3, #0
 8012b56:	6022      	str	r2, [r4, #0]
 8012b58:	9303      	str	r3, [sp, #12]
 8012b5a:	ab0a      	add	r3, sp, #40	@ 0x28
 8012b5c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012b60:	ab09      	add	r3, sp, #36	@ 0x24
 8012b62:	9300      	str	r3, [sp, #0]
 8012b64:	6861      	ldr	r1, [r4, #4]
 8012b66:	ec49 8b10 	vmov	d0, r8, r9
 8012b6a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012b6e:	4628      	mov	r0, r5
 8012b70:	f7ff fed6 	bl	8012920 <__cvt>
 8012b74:	9b06      	ldr	r3, [sp, #24]
 8012b76:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012b78:	2b47      	cmp	r3, #71	@ 0x47
 8012b7a:	4680      	mov	r8, r0
 8012b7c:	d129      	bne.n	8012bd2 <_printf_float+0x172>
 8012b7e:	1cc8      	adds	r0, r1, #3
 8012b80:	db02      	blt.n	8012b88 <_printf_float+0x128>
 8012b82:	6863      	ldr	r3, [r4, #4]
 8012b84:	4299      	cmp	r1, r3
 8012b86:	dd41      	ble.n	8012c0c <_printf_float+0x1ac>
 8012b88:	f1aa 0a02 	sub.w	sl, sl, #2
 8012b8c:	fa5f fa8a 	uxtb.w	sl, sl
 8012b90:	3901      	subs	r1, #1
 8012b92:	4652      	mov	r2, sl
 8012b94:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012b98:	9109      	str	r1, [sp, #36]	@ 0x24
 8012b9a:	f7ff ff26 	bl	80129ea <__exponent>
 8012b9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012ba0:	1813      	adds	r3, r2, r0
 8012ba2:	2a01      	cmp	r2, #1
 8012ba4:	4681      	mov	r9, r0
 8012ba6:	6123      	str	r3, [r4, #16]
 8012ba8:	dc02      	bgt.n	8012bb0 <_printf_float+0x150>
 8012baa:	6822      	ldr	r2, [r4, #0]
 8012bac:	07d2      	lsls	r2, r2, #31
 8012bae:	d501      	bpl.n	8012bb4 <_printf_float+0x154>
 8012bb0:	3301      	adds	r3, #1
 8012bb2:	6123      	str	r3, [r4, #16]
 8012bb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	d0a2      	beq.n	8012b02 <_printf_float+0xa2>
 8012bbc:	232d      	movs	r3, #45	@ 0x2d
 8012bbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012bc2:	e79e      	b.n	8012b02 <_printf_float+0xa2>
 8012bc4:	9a06      	ldr	r2, [sp, #24]
 8012bc6:	2a47      	cmp	r2, #71	@ 0x47
 8012bc8:	d1c2      	bne.n	8012b50 <_printf_float+0xf0>
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d1c0      	bne.n	8012b50 <_printf_float+0xf0>
 8012bce:	2301      	movs	r3, #1
 8012bd0:	e7bd      	b.n	8012b4e <_printf_float+0xee>
 8012bd2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012bd6:	d9db      	bls.n	8012b90 <_printf_float+0x130>
 8012bd8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012bdc:	d118      	bne.n	8012c10 <_printf_float+0x1b0>
 8012bde:	2900      	cmp	r1, #0
 8012be0:	6863      	ldr	r3, [r4, #4]
 8012be2:	dd0b      	ble.n	8012bfc <_printf_float+0x19c>
 8012be4:	6121      	str	r1, [r4, #16]
 8012be6:	b913      	cbnz	r3, 8012bee <_printf_float+0x18e>
 8012be8:	6822      	ldr	r2, [r4, #0]
 8012bea:	07d0      	lsls	r0, r2, #31
 8012bec:	d502      	bpl.n	8012bf4 <_printf_float+0x194>
 8012bee:	3301      	adds	r3, #1
 8012bf0:	440b      	add	r3, r1
 8012bf2:	6123      	str	r3, [r4, #16]
 8012bf4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012bf6:	f04f 0900 	mov.w	r9, #0
 8012bfa:	e7db      	b.n	8012bb4 <_printf_float+0x154>
 8012bfc:	b913      	cbnz	r3, 8012c04 <_printf_float+0x1a4>
 8012bfe:	6822      	ldr	r2, [r4, #0]
 8012c00:	07d2      	lsls	r2, r2, #31
 8012c02:	d501      	bpl.n	8012c08 <_printf_float+0x1a8>
 8012c04:	3302      	adds	r3, #2
 8012c06:	e7f4      	b.n	8012bf2 <_printf_float+0x192>
 8012c08:	2301      	movs	r3, #1
 8012c0a:	e7f2      	b.n	8012bf2 <_printf_float+0x192>
 8012c0c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012c10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012c12:	4299      	cmp	r1, r3
 8012c14:	db05      	blt.n	8012c22 <_printf_float+0x1c2>
 8012c16:	6823      	ldr	r3, [r4, #0]
 8012c18:	6121      	str	r1, [r4, #16]
 8012c1a:	07d8      	lsls	r0, r3, #31
 8012c1c:	d5ea      	bpl.n	8012bf4 <_printf_float+0x194>
 8012c1e:	1c4b      	adds	r3, r1, #1
 8012c20:	e7e7      	b.n	8012bf2 <_printf_float+0x192>
 8012c22:	2900      	cmp	r1, #0
 8012c24:	bfd4      	ite	le
 8012c26:	f1c1 0202 	rsble	r2, r1, #2
 8012c2a:	2201      	movgt	r2, #1
 8012c2c:	4413      	add	r3, r2
 8012c2e:	e7e0      	b.n	8012bf2 <_printf_float+0x192>
 8012c30:	6823      	ldr	r3, [r4, #0]
 8012c32:	055a      	lsls	r2, r3, #21
 8012c34:	d407      	bmi.n	8012c46 <_printf_float+0x1e6>
 8012c36:	6923      	ldr	r3, [r4, #16]
 8012c38:	4642      	mov	r2, r8
 8012c3a:	4631      	mov	r1, r6
 8012c3c:	4628      	mov	r0, r5
 8012c3e:	47b8      	blx	r7
 8012c40:	3001      	adds	r0, #1
 8012c42:	d12b      	bne.n	8012c9c <_printf_float+0x23c>
 8012c44:	e767      	b.n	8012b16 <_printf_float+0xb6>
 8012c46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012c4a:	f240 80dd 	bls.w	8012e08 <_printf_float+0x3a8>
 8012c4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012c52:	2200      	movs	r2, #0
 8012c54:	2300      	movs	r3, #0
 8012c56:	f7ed ff37 	bl	8000ac8 <__aeabi_dcmpeq>
 8012c5a:	2800      	cmp	r0, #0
 8012c5c:	d033      	beq.n	8012cc6 <_printf_float+0x266>
 8012c5e:	4a37      	ldr	r2, [pc, #220]	@ (8012d3c <_printf_float+0x2dc>)
 8012c60:	2301      	movs	r3, #1
 8012c62:	4631      	mov	r1, r6
 8012c64:	4628      	mov	r0, r5
 8012c66:	47b8      	blx	r7
 8012c68:	3001      	adds	r0, #1
 8012c6a:	f43f af54 	beq.w	8012b16 <_printf_float+0xb6>
 8012c6e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8012c72:	4543      	cmp	r3, r8
 8012c74:	db02      	blt.n	8012c7c <_printf_float+0x21c>
 8012c76:	6823      	ldr	r3, [r4, #0]
 8012c78:	07d8      	lsls	r0, r3, #31
 8012c7a:	d50f      	bpl.n	8012c9c <_printf_float+0x23c>
 8012c7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012c80:	4631      	mov	r1, r6
 8012c82:	4628      	mov	r0, r5
 8012c84:	47b8      	blx	r7
 8012c86:	3001      	adds	r0, #1
 8012c88:	f43f af45 	beq.w	8012b16 <_printf_float+0xb6>
 8012c8c:	f04f 0900 	mov.w	r9, #0
 8012c90:	f108 38ff 	add.w	r8, r8, #4294967295
 8012c94:	f104 0a1a 	add.w	sl, r4, #26
 8012c98:	45c8      	cmp	r8, r9
 8012c9a:	dc09      	bgt.n	8012cb0 <_printf_float+0x250>
 8012c9c:	6823      	ldr	r3, [r4, #0]
 8012c9e:	079b      	lsls	r3, r3, #30
 8012ca0:	f100 8103 	bmi.w	8012eaa <_printf_float+0x44a>
 8012ca4:	68e0      	ldr	r0, [r4, #12]
 8012ca6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012ca8:	4298      	cmp	r0, r3
 8012caa:	bfb8      	it	lt
 8012cac:	4618      	movlt	r0, r3
 8012cae:	e734      	b.n	8012b1a <_printf_float+0xba>
 8012cb0:	2301      	movs	r3, #1
 8012cb2:	4652      	mov	r2, sl
 8012cb4:	4631      	mov	r1, r6
 8012cb6:	4628      	mov	r0, r5
 8012cb8:	47b8      	blx	r7
 8012cba:	3001      	adds	r0, #1
 8012cbc:	f43f af2b 	beq.w	8012b16 <_printf_float+0xb6>
 8012cc0:	f109 0901 	add.w	r9, r9, #1
 8012cc4:	e7e8      	b.n	8012c98 <_printf_float+0x238>
 8012cc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	dc39      	bgt.n	8012d40 <_printf_float+0x2e0>
 8012ccc:	4a1b      	ldr	r2, [pc, #108]	@ (8012d3c <_printf_float+0x2dc>)
 8012cce:	2301      	movs	r3, #1
 8012cd0:	4631      	mov	r1, r6
 8012cd2:	4628      	mov	r0, r5
 8012cd4:	47b8      	blx	r7
 8012cd6:	3001      	adds	r0, #1
 8012cd8:	f43f af1d 	beq.w	8012b16 <_printf_float+0xb6>
 8012cdc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012ce0:	ea59 0303 	orrs.w	r3, r9, r3
 8012ce4:	d102      	bne.n	8012cec <_printf_float+0x28c>
 8012ce6:	6823      	ldr	r3, [r4, #0]
 8012ce8:	07d9      	lsls	r1, r3, #31
 8012cea:	d5d7      	bpl.n	8012c9c <_printf_float+0x23c>
 8012cec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012cf0:	4631      	mov	r1, r6
 8012cf2:	4628      	mov	r0, r5
 8012cf4:	47b8      	blx	r7
 8012cf6:	3001      	adds	r0, #1
 8012cf8:	f43f af0d 	beq.w	8012b16 <_printf_float+0xb6>
 8012cfc:	f04f 0a00 	mov.w	sl, #0
 8012d00:	f104 0b1a 	add.w	fp, r4, #26
 8012d04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d06:	425b      	negs	r3, r3
 8012d08:	4553      	cmp	r3, sl
 8012d0a:	dc01      	bgt.n	8012d10 <_printf_float+0x2b0>
 8012d0c:	464b      	mov	r3, r9
 8012d0e:	e793      	b.n	8012c38 <_printf_float+0x1d8>
 8012d10:	2301      	movs	r3, #1
 8012d12:	465a      	mov	r2, fp
 8012d14:	4631      	mov	r1, r6
 8012d16:	4628      	mov	r0, r5
 8012d18:	47b8      	blx	r7
 8012d1a:	3001      	adds	r0, #1
 8012d1c:	f43f aefb 	beq.w	8012b16 <_printf_float+0xb6>
 8012d20:	f10a 0a01 	add.w	sl, sl, #1
 8012d24:	e7ee      	b.n	8012d04 <_printf_float+0x2a4>
 8012d26:	bf00      	nop
 8012d28:	7fefffff 	.word	0x7fefffff
 8012d2c:	08015c1c 	.word	0x08015c1c
 8012d30:	08015c18 	.word	0x08015c18
 8012d34:	08015c24 	.word	0x08015c24
 8012d38:	08015c20 	.word	0x08015c20
 8012d3c:	08015c28 	.word	0x08015c28
 8012d40:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012d42:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012d46:	4553      	cmp	r3, sl
 8012d48:	bfa8      	it	ge
 8012d4a:	4653      	movge	r3, sl
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	4699      	mov	r9, r3
 8012d50:	dc36      	bgt.n	8012dc0 <_printf_float+0x360>
 8012d52:	f04f 0b00 	mov.w	fp, #0
 8012d56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012d5a:	f104 021a 	add.w	r2, r4, #26
 8012d5e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012d60:	9306      	str	r3, [sp, #24]
 8012d62:	eba3 0309 	sub.w	r3, r3, r9
 8012d66:	455b      	cmp	r3, fp
 8012d68:	dc31      	bgt.n	8012dce <_printf_float+0x36e>
 8012d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d6c:	459a      	cmp	sl, r3
 8012d6e:	dc3a      	bgt.n	8012de6 <_printf_float+0x386>
 8012d70:	6823      	ldr	r3, [r4, #0]
 8012d72:	07da      	lsls	r2, r3, #31
 8012d74:	d437      	bmi.n	8012de6 <_printf_float+0x386>
 8012d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d78:	ebaa 0903 	sub.w	r9, sl, r3
 8012d7c:	9b06      	ldr	r3, [sp, #24]
 8012d7e:	ebaa 0303 	sub.w	r3, sl, r3
 8012d82:	4599      	cmp	r9, r3
 8012d84:	bfa8      	it	ge
 8012d86:	4699      	movge	r9, r3
 8012d88:	f1b9 0f00 	cmp.w	r9, #0
 8012d8c:	dc33      	bgt.n	8012df6 <_printf_float+0x396>
 8012d8e:	f04f 0800 	mov.w	r8, #0
 8012d92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012d96:	f104 0b1a 	add.w	fp, r4, #26
 8012d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d9c:	ebaa 0303 	sub.w	r3, sl, r3
 8012da0:	eba3 0309 	sub.w	r3, r3, r9
 8012da4:	4543      	cmp	r3, r8
 8012da6:	f77f af79 	ble.w	8012c9c <_printf_float+0x23c>
 8012daa:	2301      	movs	r3, #1
 8012dac:	465a      	mov	r2, fp
 8012dae:	4631      	mov	r1, r6
 8012db0:	4628      	mov	r0, r5
 8012db2:	47b8      	blx	r7
 8012db4:	3001      	adds	r0, #1
 8012db6:	f43f aeae 	beq.w	8012b16 <_printf_float+0xb6>
 8012dba:	f108 0801 	add.w	r8, r8, #1
 8012dbe:	e7ec      	b.n	8012d9a <_printf_float+0x33a>
 8012dc0:	4642      	mov	r2, r8
 8012dc2:	4631      	mov	r1, r6
 8012dc4:	4628      	mov	r0, r5
 8012dc6:	47b8      	blx	r7
 8012dc8:	3001      	adds	r0, #1
 8012dca:	d1c2      	bne.n	8012d52 <_printf_float+0x2f2>
 8012dcc:	e6a3      	b.n	8012b16 <_printf_float+0xb6>
 8012dce:	2301      	movs	r3, #1
 8012dd0:	4631      	mov	r1, r6
 8012dd2:	4628      	mov	r0, r5
 8012dd4:	9206      	str	r2, [sp, #24]
 8012dd6:	47b8      	blx	r7
 8012dd8:	3001      	adds	r0, #1
 8012dda:	f43f ae9c 	beq.w	8012b16 <_printf_float+0xb6>
 8012dde:	9a06      	ldr	r2, [sp, #24]
 8012de0:	f10b 0b01 	add.w	fp, fp, #1
 8012de4:	e7bb      	b.n	8012d5e <_printf_float+0x2fe>
 8012de6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012dea:	4631      	mov	r1, r6
 8012dec:	4628      	mov	r0, r5
 8012dee:	47b8      	blx	r7
 8012df0:	3001      	adds	r0, #1
 8012df2:	d1c0      	bne.n	8012d76 <_printf_float+0x316>
 8012df4:	e68f      	b.n	8012b16 <_printf_float+0xb6>
 8012df6:	9a06      	ldr	r2, [sp, #24]
 8012df8:	464b      	mov	r3, r9
 8012dfa:	4442      	add	r2, r8
 8012dfc:	4631      	mov	r1, r6
 8012dfe:	4628      	mov	r0, r5
 8012e00:	47b8      	blx	r7
 8012e02:	3001      	adds	r0, #1
 8012e04:	d1c3      	bne.n	8012d8e <_printf_float+0x32e>
 8012e06:	e686      	b.n	8012b16 <_printf_float+0xb6>
 8012e08:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012e0c:	f1ba 0f01 	cmp.w	sl, #1
 8012e10:	dc01      	bgt.n	8012e16 <_printf_float+0x3b6>
 8012e12:	07db      	lsls	r3, r3, #31
 8012e14:	d536      	bpl.n	8012e84 <_printf_float+0x424>
 8012e16:	2301      	movs	r3, #1
 8012e18:	4642      	mov	r2, r8
 8012e1a:	4631      	mov	r1, r6
 8012e1c:	4628      	mov	r0, r5
 8012e1e:	47b8      	blx	r7
 8012e20:	3001      	adds	r0, #1
 8012e22:	f43f ae78 	beq.w	8012b16 <_printf_float+0xb6>
 8012e26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e2a:	4631      	mov	r1, r6
 8012e2c:	4628      	mov	r0, r5
 8012e2e:	47b8      	blx	r7
 8012e30:	3001      	adds	r0, #1
 8012e32:	f43f ae70 	beq.w	8012b16 <_printf_float+0xb6>
 8012e36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012e3a:	2200      	movs	r2, #0
 8012e3c:	2300      	movs	r3, #0
 8012e3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012e42:	f7ed fe41 	bl	8000ac8 <__aeabi_dcmpeq>
 8012e46:	b9c0      	cbnz	r0, 8012e7a <_printf_float+0x41a>
 8012e48:	4653      	mov	r3, sl
 8012e4a:	f108 0201 	add.w	r2, r8, #1
 8012e4e:	4631      	mov	r1, r6
 8012e50:	4628      	mov	r0, r5
 8012e52:	47b8      	blx	r7
 8012e54:	3001      	adds	r0, #1
 8012e56:	d10c      	bne.n	8012e72 <_printf_float+0x412>
 8012e58:	e65d      	b.n	8012b16 <_printf_float+0xb6>
 8012e5a:	2301      	movs	r3, #1
 8012e5c:	465a      	mov	r2, fp
 8012e5e:	4631      	mov	r1, r6
 8012e60:	4628      	mov	r0, r5
 8012e62:	47b8      	blx	r7
 8012e64:	3001      	adds	r0, #1
 8012e66:	f43f ae56 	beq.w	8012b16 <_printf_float+0xb6>
 8012e6a:	f108 0801 	add.w	r8, r8, #1
 8012e6e:	45d0      	cmp	r8, sl
 8012e70:	dbf3      	blt.n	8012e5a <_printf_float+0x3fa>
 8012e72:	464b      	mov	r3, r9
 8012e74:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012e78:	e6df      	b.n	8012c3a <_printf_float+0x1da>
 8012e7a:	f04f 0800 	mov.w	r8, #0
 8012e7e:	f104 0b1a 	add.w	fp, r4, #26
 8012e82:	e7f4      	b.n	8012e6e <_printf_float+0x40e>
 8012e84:	2301      	movs	r3, #1
 8012e86:	4642      	mov	r2, r8
 8012e88:	e7e1      	b.n	8012e4e <_printf_float+0x3ee>
 8012e8a:	2301      	movs	r3, #1
 8012e8c:	464a      	mov	r2, r9
 8012e8e:	4631      	mov	r1, r6
 8012e90:	4628      	mov	r0, r5
 8012e92:	47b8      	blx	r7
 8012e94:	3001      	adds	r0, #1
 8012e96:	f43f ae3e 	beq.w	8012b16 <_printf_float+0xb6>
 8012e9a:	f108 0801 	add.w	r8, r8, #1
 8012e9e:	68e3      	ldr	r3, [r4, #12]
 8012ea0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012ea2:	1a5b      	subs	r3, r3, r1
 8012ea4:	4543      	cmp	r3, r8
 8012ea6:	dcf0      	bgt.n	8012e8a <_printf_float+0x42a>
 8012ea8:	e6fc      	b.n	8012ca4 <_printf_float+0x244>
 8012eaa:	f04f 0800 	mov.w	r8, #0
 8012eae:	f104 0919 	add.w	r9, r4, #25
 8012eb2:	e7f4      	b.n	8012e9e <_printf_float+0x43e>

08012eb4 <_printf_common>:
 8012eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012eb8:	4616      	mov	r6, r2
 8012eba:	4698      	mov	r8, r3
 8012ebc:	688a      	ldr	r2, [r1, #8]
 8012ebe:	690b      	ldr	r3, [r1, #16]
 8012ec0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012ec4:	4293      	cmp	r3, r2
 8012ec6:	bfb8      	it	lt
 8012ec8:	4613      	movlt	r3, r2
 8012eca:	6033      	str	r3, [r6, #0]
 8012ecc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012ed0:	4607      	mov	r7, r0
 8012ed2:	460c      	mov	r4, r1
 8012ed4:	b10a      	cbz	r2, 8012eda <_printf_common+0x26>
 8012ed6:	3301      	adds	r3, #1
 8012ed8:	6033      	str	r3, [r6, #0]
 8012eda:	6823      	ldr	r3, [r4, #0]
 8012edc:	0699      	lsls	r1, r3, #26
 8012ede:	bf42      	ittt	mi
 8012ee0:	6833      	ldrmi	r3, [r6, #0]
 8012ee2:	3302      	addmi	r3, #2
 8012ee4:	6033      	strmi	r3, [r6, #0]
 8012ee6:	6825      	ldr	r5, [r4, #0]
 8012ee8:	f015 0506 	ands.w	r5, r5, #6
 8012eec:	d106      	bne.n	8012efc <_printf_common+0x48>
 8012eee:	f104 0a19 	add.w	sl, r4, #25
 8012ef2:	68e3      	ldr	r3, [r4, #12]
 8012ef4:	6832      	ldr	r2, [r6, #0]
 8012ef6:	1a9b      	subs	r3, r3, r2
 8012ef8:	42ab      	cmp	r3, r5
 8012efa:	dc26      	bgt.n	8012f4a <_printf_common+0x96>
 8012efc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012f00:	6822      	ldr	r2, [r4, #0]
 8012f02:	3b00      	subs	r3, #0
 8012f04:	bf18      	it	ne
 8012f06:	2301      	movne	r3, #1
 8012f08:	0692      	lsls	r2, r2, #26
 8012f0a:	d42b      	bmi.n	8012f64 <_printf_common+0xb0>
 8012f0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012f10:	4641      	mov	r1, r8
 8012f12:	4638      	mov	r0, r7
 8012f14:	47c8      	blx	r9
 8012f16:	3001      	adds	r0, #1
 8012f18:	d01e      	beq.n	8012f58 <_printf_common+0xa4>
 8012f1a:	6823      	ldr	r3, [r4, #0]
 8012f1c:	6922      	ldr	r2, [r4, #16]
 8012f1e:	f003 0306 	and.w	r3, r3, #6
 8012f22:	2b04      	cmp	r3, #4
 8012f24:	bf02      	ittt	eq
 8012f26:	68e5      	ldreq	r5, [r4, #12]
 8012f28:	6833      	ldreq	r3, [r6, #0]
 8012f2a:	1aed      	subeq	r5, r5, r3
 8012f2c:	68a3      	ldr	r3, [r4, #8]
 8012f2e:	bf0c      	ite	eq
 8012f30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012f34:	2500      	movne	r5, #0
 8012f36:	4293      	cmp	r3, r2
 8012f38:	bfc4      	itt	gt
 8012f3a:	1a9b      	subgt	r3, r3, r2
 8012f3c:	18ed      	addgt	r5, r5, r3
 8012f3e:	2600      	movs	r6, #0
 8012f40:	341a      	adds	r4, #26
 8012f42:	42b5      	cmp	r5, r6
 8012f44:	d11a      	bne.n	8012f7c <_printf_common+0xc8>
 8012f46:	2000      	movs	r0, #0
 8012f48:	e008      	b.n	8012f5c <_printf_common+0xa8>
 8012f4a:	2301      	movs	r3, #1
 8012f4c:	4652      	mov	r2, sl
 8012f4e:	4641      	mov	r1, r8
 8012f50:	4638      	mov	r0, r7
 8012f52:	47c8      	blx	r9
 8012f54:	3001      	adds	r0, #1
 8012f56:	d103      	bne.n	8012f60 <_printf_common+0xac>
 8012f58:	f04f 30ff 	mov.w	r0, #4294967295
 8012f5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f60:	3501      	adds	r5, #1
 8012f62:	e7c6      	b.n	8012ef2 <_printf_common+0x3e>
 8012f64:	18e1      	adds	r1, r4, r3
 8012f66:	1c5a      	adds	r2, r3, #1
 8012f68:	2030      	movs	r0, #48	@ 0x30
 8012f6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012f6e:	4422      	add	r2, r4
 8012f70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012f74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012f78:	3302      	adds	r3, #2
 8012f7a:	e7c7      	b.n	8012f0c <_printf_common+0x58>
 8012f7c:	2301      	movs	r3, #1
 8012f7e:	4622      	mov	r2, r4
 8012f80:	4641      	mov	r1, r8
 8012f82:	4638      	mov	r0, r7
 8012f84:	47c8      	blx	r9
 8012f86:	3001      	adds	r0, #1
 8012f88:	d0e6      	beq.n	8012f58 <_printf_common+0xa4>
 8012f8a:	3601      	adds	r6, #1
 8012f8c:	e7d9      	b.n	8012f42 <_printf_common+0x8e>
	...

08012f90 <_printf_i>:
 8012f90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012f94:	7e0f      	ldrb	r7, [r1, #24]
 8012f96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012f98:	2f78      	cmp	r7, #120	@ 0x78
 8012f9a:	4691      	mov	r9, r2
 8012f9c:	4680      	mov	r8, r0
 8012f9e:	460c      	mov	r4, r1
 8012fa0:	469a      	mov	sl, r3
 8012fa2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012fa6:	d807      	bhi.n	8012fb8 <_printf_i+0x28>
 8012fa8:	2f62      	cmp	r7, #98	@ 0x62
 8012faa:	d80a      	bhi.n	8012fc2 <_printf_i+0x32>
 8012fac:	2f00      	cmp	r7, #0
 8012fae:	f000 80d1 	beq.w	8013154 <_printf_i+0x1c4>
 8012fb2:	2f58      	cmp	r7, #88	@ 0x58
 8012fb4:	f000 80b8 	beq.w	8013128 <_printf_i+0x198>
 8012fb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012fbc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012fc0:	e03a      	b.n	8013038 <_printf_i+0xa8>
 8012fc2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012fc6:	2b15      	cmp	r3, #21
 8012fc8:	d8f6      	bhi.n	8012fb8 <_printf_i+0x28>
 8012fca:	a101      	add	r1, pc, #4	@ (adr r1, 8012fd0 <_printf_i+0x40>)
 8012fcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012fd0:	08013029 	.word	0x08013029
 8012fd4:	0801303d 	.word	0x0801303d
 8012fd8:	08012fb9 	.word	0x08012fb9
 8012fdc:	08012fb9 	.word	0x08012fb9
 8012fe0:	08012fb9 	.word	0x08012fb9
 8012fe4:	08012fb9 	.word	0x08012fb9
 8012fe8:	0801303d 	.word	0x0801303d
 8012fec:	08012fb9 	.word	0x08012fb9
 8012ff0:	08012fb9 	.word	0x08012fb9
 8012ff4:	08012fb9 	.word	0x08012fb9
 8012ff8:	08012fb9 	.word	0x08012fb9
 8012ffc:	0801313b 	.word	0x0801313b
 8013000:	08013067 	.word	0x08013067
 8013004:	080130f5 	.word	0x080130f5
 8013008:	08012fb9 	.word	0x08012fb9
 801300c:	08012fb9 	.word	0x08012fb9
 8013010:	0801315d 	.word	0x0801315d
 8013014:	08012fb9 	.word	0x08012fb9
 8013018:	08013067 	.word	0x08013067
 801301c:	08012fb9 	.word	0x08012fb9
 8013020:	08012fb9 	.word	0x08012fb9
 8013024:	080130fd 	.word	0x080130fd
 8013028:	6833      	ldr	r3, [r6, #0]
 801302a:	1d1a      	adds	r2, r3, #4
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	6032      	str	r2, [r6, #0]
 8013030:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013034:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013038:	2301      	movs	r3, #1
 801303a:	e09c      	b.n	8013176 <_printf_i+0x1e6>
 801303c:	6833      	ldr	r3, [r6, #0]
 801303e:	6820      	ldr	r0, [r4, #0]
 8013040:	1d19      	adds	r1, r3, #4
 8013042:	6031      	str	r1, [r6, #0]
 8013044:	0606      	lsls	r6, r0, #24
 8013046:	d501      	bpl.n	801304c <_printf_i+0xbc>
 8013048:	681d      	ldr	r5, [r3, #0]
 801304a:	e003      	b.n	8013054 <_printf_i+0xc4>
 801304c:	0645      	lsls	r5, r0, #25
 801304e:	d5fb      	bpl.n	8013048 <_printf_i+0xb8>
 8013050:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013054:	2d00      	cmp	r5, #0
 8013056:	da03      	bge.n	8013060 <_printf_i+0xd0>
 8013058:	232d      	movs	r3, #45	@ 0x2d
 801305a:	426d      	negs	r5, r5
 801305c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013060:	4858      	ldr	r0, [pc, #352]	@ (80131c4 <_printf_i+0x234>)
 8013062:	230a      	movs	r3, #10
 8013064:	e011      	b.n	801308a <_printf_i+0xfa>
 8013066:	6821      	ldr	r1, [r4, #0]
 8013068:	6833      	ldr	r3, [r6, #0]
 801306a:	0608      	lsls	r0, r1, #24
 801306c:	f853 5b04 	ldr.w	r5, [r3], #4
 8013070:	d402      	bmi.n	8013078 <_printf_i+0xe8>
 8013072:	0649      	lsls	r1, r1, #25
 8013074:	bf48      	it	mi
 8013076:	b2ad      	uxthmi	r5, r5
 8013078:	2f6f      	cmp	r7, #111	@ 0x6f
 801307a:	4852      	ldr	r0, [pc, #328]	@ (80131c4 <_printf_i+0x234>)
 801307c:	6033      	str	r3, [r6, #0]
 801307e:	bf14      	ite	ne
 8013080:	230a      	movne	r3, #10
 8013082:	2308      	moveq	r3, #8
 8013084:	2100      	movs	r1, #0
 8013086:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801308a:	6866      	ldr	r6, [r4, #4]
 801308c:	60a6      	str	r6, [r4, #8]
 801308e:	2e00      	cmp	r6, #0
 8013090:	db05      	blt.n	801309e <_printf_i+0x10e>
 8013092:	6821      	ldr	r1, [r4, #0]
 8013094:	432e      	orrs	r6, r5
 8013096:	f021 0104 	bic.w	r1, r1, #4
 801309a:	6021      	str	r1, [r4, #0]
 801309c:	d04b      	beq.n	8013136 <_printf_i+0x1a6>
 801309e:	4616      	mov	r6, r2
 80130a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80130a4:	fb03 5711 	mls	r7, r3, r1, r5
 80130a8:	5dc7      	ldrb	r7, [r0, r7]
 80130aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80130ae:	462f      	mov	r7, r5
 80130b0:	42bb      	cmp	r3, r7
 80130b2:	460d      	mov	r5, r1
 80130b4:	d9f4      	bls.n	80130a0 <_printf_i+0x110>
 80130b6:	2b08      	cmp	r3, #8
 80130b8:	d10b      	bne.n	80130d2 <_printf_i+0x142>
 80130ba:	6823      	ldr	r3, [r4, #0]
 80130bc:	07df      	lsls	r7, r3, #31
 80130be:	d508      	bpl.n	80130d2 <_printf_i+0x142>
 80130c0:	6923      	ldr	r3, [r4, #16]
 80130c2:	6861      	ldr	r1, [r4, #4]
 80130c4:	4299      	cmp	r1, r3
 80130c6:	bfde      	ittt	le
 80130c8:	2330      	movle	r3, #48	@ 0x30
 80130ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80130ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80130d2:	1b92      	subs	r2, r2, r6
 80130d4:	6122      	str	r2, [r4, #16]
 80130d6:	f8cd a000 	str.w	sl, [sp]
 80130da:	464b      	mov	r3, r9
 80130dc:	aa03      	add	r2, sp, #12
 80130de:	4621      	mov	r1, r4
 80130e0:	4640      	mov	r0, r8
 80130e2:	f7ff fee7 	bl	8012eb4 <_printf_common>
 80130e6:	3001      	adds	r0, #1
 80130e8:	d14a      	bne.n	8013180 <_printf_i+0x1f0>
 80130ea:	f04f 30ff 	mov.w	r0, #4294967295
 80130ee:	b004      	add	sp, #16
 80130f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80130f4:	6823      	ldr	r3, [r4, #0]
 80130f6:	f043 0320 	orr.w	r3, r3, #32
 80130fa:	6023      	str	r3, [r4, #0]
 80130fc:	4832      	ldr	r0, [pc, #200]	@ (80131c8 <_printf_i+0x238>)
 80130fe:	2778      	movs	r7, #120	@ 0x78
 8013100:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013104:	6823      	ldr	r3, [r4, #0]
 8013106:	6831      	ldr	r1, [r6, #0]
 8013108:	061f      	lsls	r7, r3, #24
 801310a:	f851 5b04 	ldr.w	r5, [r1], #4
 801310e:	d402      	bmi.n	8013116 <_printf_i+0x186>
 8013110:	065f      	lsls	r7, r3, #25
 8013112:	bf48      	it	mi
 8013114:	b2ad      	uxthmi	r5, r5
 8013116:	6031      	str	r1, [r6, #0]
 8013118:	07d9      	lsls	r1, r3, #31
 801311a:	bf44      	itt	mi
 801311c:	f043 0320 	orrmi.w	r3, r3, #32
 8013120:	6023      	strmi	r3, [r4, #0]
 8013122:	b11d      	cbz	r5, 801312c <_printf_i+0x19c>
 8013124:	2310      	movs	r3, #16
 8013126:	e7ad      	b.n	8013084 <_printf_i+0xf4>
 8013128:	4826      	ldr	r0, [pc, #152]	@ (80131c4 <_printf_i+0x234>)
 801312a:	e7e9      	b.n	8013100 <_printf_i+0x170>
 801312c:	6823      	ldr	r3, [r4, #0]
 801312e:	f023 0320 	bic.w	r3, r3, #32
 8013132:	6023      	str	r3, [r4, #0]
 8013134:	e7f6      	b.n	8013124 <_printf_i+0x194>
 8013136:	4616      	mov	r6, r2
 8013138:	e7bd      	b.n	80130b6 <_printf_i+0x126>
 801313a:	6833      	ldr	r3, [r6, #0]
 801313c:	6825      	ldr	r5, [r4, #0]
 801313e:	6961      	ldr	r1, [r4, #20]
 8013140:	1d18      	adds	r0, r3, #4
 8013142:	6030      	str	r0, [r6, #0]
 8013144:	062e      	lsls	r6, r5, #24
 8013146:	681b      	ldr	r3, [r3, #0]
 8013148:	d501      	bpl.n	801314e <_printf_i+0x1be>
 801314a:	6019      	str	r1, [r3, #0]
 801314c:	e002      	b.n	8013154 <_printf_i+0x1c4>
 801314e:	0668      	lsls	r0, r5, #25
 8013150:	d5fb      	bpl.n	801314a <_printf_i+0x1ba>
 8013152:	8019      	strh	r1, [r3, #0]
 8013154:	2300      	movs	r3, #0
 8013156:	6123      	str	r3, [r4, #16]
 8013158:	4616      	mov	r6, r2
 801315a:	e7bc      	b.n	80130d6 <_printf_i+0x146>
 801315c:	6833      	ldr	r3, [r6, #0]
 801315e:	1d1a      	adds	r2, r3, #4
 8013160:	6032      	str	r2, [r6, #0]
 8013162:	681e      	ldr	r6, [r3, #0]
 8013164:	6862      	ldr	r2, [r4, #4]
 8013166:	2100      	movs	r1, #0
 8013168:	4630      	mov	r0, r6
 801316a:	f7ed f831 	bl	80001d0 <memchr>
 801316e:	b108      	cbz	r0, 8013174 <_printf_i+0x1e4>
 8013170:	1b80      	subs	r0, r0, r6
 8013172:	6060      	str	r0, [r4, #4]
 8013174:	6863      	ldr	r3, [r4, #4]
 8013176:	6123      	str	r3, [r4, #16]
 8013178:	2300      	movs	r3, #0
 801317a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801317e:	e7aa      	b.n	80130d6 <_printf_i+0x146>
 8013180:	6923      	ldr	r3, [r4, #16]
 8013182:	4632      	mov	r2, r6
 8013184:	4649      	mov	r1, r9
 8013186:	4640      	mov	r0, r8
 8013188:	47d0      	blx	sl
 801318a:	3001      	adds	r0, #1
 801318c:	d0ad      	beq.n	80130ea <_printf_i+0x15a>
 801318e:	6823      	ldr	r3, [r4, #0]
 8013190:	079b      	lsls	r3, r3, #30
 8013192:	d413      	bmi.n	80131bc <_printf_i+0x22c>
 8013194:	68e0      	ldr	r0, [r4, #12]
 8013196:	9b03      	ldr	r3, [sp, #12]
 8013198:	4298      	cmp	r0, r3
 801319a:	bfb8      	it	lt
 801319c:	4618      	movlt	r0, r3
 801319e:	e7a6      	b.n	80130ee <_printf_i+0x15e>
 80131a0:	2301      	movs	r3, #1
 80131a2:	4632      	mov	r2, r6
 80131a4:	4649      	mov	r1, r9
 80131a6:	4640      	mov	r0, r8
 80131a8:	47d0      	blx	sl
 80131aa:	3001      	adds	r0, #1
 80131ac:	d09d      	beq.n	80130ea <_printf_i+0x15a>
 80131ae:	3501      	adds	r5, #1
 80131b0:	68e3      	ldr	r3, [r4, #12]
 80131b2:	9903      	ldr	r1, [sp, #12]
 80131b4:	1a5b      	subs	r3, r3, r1
 80131b6:	42ab      	cmp	r3, r5
 80131b8:	dcf2      	bgt.n	80131a0 <_printf_i+0x210>
 80131ba:	e7eb      	b.n	8013194 <_printf_i+0x204>
 80131bc:	2500      	movs	r5, #0
 80131be:	f104 0619 	add.w	r6, r4, #25
 80131c2:	e7f5      	b.n	80131b0 <_printf_i+0x220>
 80131c4:	08015c2a 	.word	0x08015c2a
 80131c8:	08015c3b 	.word	0x08015c3b

080131cc <std>:
 80131cc:	2300      	movs	r3, #0
 80131ce:	b510      	push	{r4, lr}
 80131d0:	4604      	mov	r4, r0
 80131d2:	e9c0 3300 	strd	r3, r3, [r0]
 80131d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80131da:	6083      	str	r3, [r0, #8]
 80131dc:	8181      	strh	r1, [r0, #12]
 80131de:	6643      	str	r3, [r0, #100]	@ 0x64
 80131e0:	81c2      	strh	r2, [r0, #14]
 80131e2:	6183      	str	r3, [r0, #24]
 80131e4:	4619      	mov	r1, r3
 80131e6:	2208      	movs	r2, #8
 80131e8:	305c      	adds	r0, #92	@ 0x5c
 80131ea:	f000 f916 	bl	801341a <memset>
 80131ee:	4b0d      	ldr	r3, [pc, #52]	@ (8013224 <std+0x58>)
 80131f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80131f2:	4b0d      	ldr	r3, [pc, #52]	@ (8013228 <std+0x5c>)
 80131f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80131f6:	4b0d      	ldr	r3, [pc, #52]	@ (801322c <std+0x60>)
 80131f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80131fa:	4b0d      	ldr	r3, [pc, #52]	@ (8013230 <std+0x64>)
 80131fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80131fe:	4b0d      	ldr	r3, [pc, #52]	@ (8013234 <std+0x68>)
 8013200:	6224      	str	r4, [r4, #32]
 8013202:	429c      	cmp	r4, r3
 8013204:	d006      	beq.n	8013214 <std+0x48>
 8013206:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801320a:	4294      	cmp	r4, r2
 801320c:	d002      	beq.n	8013214 <std+0x48>
 801320e:	33d0      	adds	r3, #208	@ 0xd0
 8013210:	429c      	cmp	r4, r3
 8013212:	d105      	bne.n	8013220 <std+0x54>
 8013214:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013218:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801321c:	f000 b98a 	b.w	8013534 <__retarget_lock_init_recursive>
 8013220:	bd10      	pop	{r4, pc}
 8013222:	bf00      	nop
 8013224:	08013395 	.word	0x08013395
 8013228:	080133b7 	.word	0x080133b7
 801322c:	080133ef 	.word	0x080133ef
 8013230:	08013413 	.word	0x08013413
 8013234:	20005c9c 	.word	0x20005c9c

08013238 <stdio_exit_handler>:
 8013238:	4a02      	ldr	r2, [pc, #8]	@ (8013244 <stdio_exit_handler+0xc>)
 801323a:	4903      	ldr	r1, [pc, #12]	@ (8013248 <stdio_exit_handler+0x10>)
 801323c:	4803      	ldr	r0, [pc, #12]	@ (801324c <stdio_exit_handler+0x14>)
 801323e:	f000 b869 	b.w	8013314 <_fwalk_sglue>
 8013242:	bf00      	nop
 8013244:	200001d8 	.word	0x200001d8
 8013248:	08014d49 	.word	0x08014d49
 801324c:	200001e8 	.word	0x200001e8

08013250 <cleanup_stdio>:
 8013250:	6841      	ldr	r1, [r0, #4]
 8013252:	4b0c      	ldr	r3, [pc, #48]	@ (8013284 <cleanup_stdio+0x34>)
 8013254:	4299      	cmp	r1, r3
 8013256:	b510      	push	{r4, lr}
 8013258:	4604      	mov	r4, r0
 801325a:	d001      	beq.n	8013260 <cleanup_stdio+0x10>
 801325c:	f001 fd74 	bl	8014d48 <_fflush_r>
 8013260:	68a1      	ldr	r1, [r4, #8]
 8013262:	4b09      	ldr	r3, [pc, #36]	@ (8013288 <cleanup_stdio+0x38>)
 8013264:	4299      	cmp	r1, r3
 8013266:	d002      	beq.n	801326e <cleanup_stdio+0x1e>
 8013268:	4620      	mov	r0, r4
 801326a:	f001 fd6d 	bl	8014d48 <_fflush_r>
 801326e:	68e1      	ldr	r1, [r4, #12]
 8013270:	4b06      	ldr	r3, [pc, #24]	@ (801328c <cleanup_stdio+0x3c>)
 8013272:	4299      	cmp	r1, r3
 8013274:	d004      	beq.n	8013280 <cleanup_stdio+0x30>
 8013276:	4620      	mov	r0, r4
 8013278:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801327c:	f001 bd64 	b.w	8014d48 <_fflush_r>
 8013280:	bd10      	pop	{r4, pc}
 8013282:	bf00      	nop
 8013284:	20005c9c 	.word	0x20005c9c
 8013288:	20005d04 	.word	0x20005d04
 801328c:	20005d6c 	.word	0x20005d6c

08013290 <global_stdio_init.part.0>:
 8013290:	b510      	push	{r4, lr}
 8013292:	4b0b      	ldr	r3, [pc, #44]	@ (80132c0 <global_stdio_init.part.0+0x30>)
 8013294:	4c0b      	ldr	r4, [pc, #44]	@ (80132c4 <global_stdio_init.part.0+0x34>)
 8013296:	4a0c      	ldr	r2, [pc, #48]	@ (80132c8 <global_stdio_init.part.0+0x38>)
 8013298:	601a      	str	r2, [r3, #0]
 801329a:	4620      	mov	r0, r4
 801329c:	2200      	movs	r2, #0
 801329e:	2104      	movs	r1, #4
 80132a0:	f7ff ff94 	bl	80131cc <std>
 80132a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80132a8:	2201      	movs	r2, #1
 80132aa:	2109      	movs	r1, #9
 80132ac:	f7ff ff8e 	bl	80131cc <std>
 80132b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80132b4:	2202      	movs	r2, #2
 80132b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80132ba:	2112      	movs	r1, #18
 80132bc:	f7ff bf86 	b.w	80131cc <std>
 80132c0:	20005dd4 	.word	0x20005dd4
 80132c4:	20005c9c 	.word	0x20005c9c
 80132c8:	08013239 	.word	0x08013239

080132cc <__sfp_lock_acquire>:
 80132cc:	4801      	ldr	r0, [pc, #4]	@ (80132d4 <__sfp_lock_acquire+0x8>)
 80132ce:	f000 b932 	b.w	8013536 <__retarget_lock_acquire_recursive>
 80132d2:	bf00      	nop
 80132d4:	20005ddd 	.word	0x20005ddd

080132d8 <__sfp_lock_release>:
 80132d8:	4801      	ldr	r0, [pc, #4]	@ (80132e0 <__sfp_lock_release+0x8>)
 80132da:	f000 b92d 	b.w	8013538 <__retarget_lock_release_recursive>
 80132de:	bf00      	nop
 80132e0:	20005ddd 	.word	0x20005ddd

080132e4 <__sinit>:
 80132e4:	b510      	push	{r4, lr}
 80132e6:	4604      	mov	r4, r0
 80132e8:	f7ff fff0 	bl	80132cc <__sfp_lock_acquire>
 80132ec:	6a23      	ldr	r3, [r4, #32]
 80132ee:	b11b      	cbz	r3, 80132f8 <__sinit+0x14>
 80132f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80132f4:	f7ff bff0 	b.w	80132d8 <__sfp_lock_release>
 80132f8:	4b04      	ldr	r3, [pc, #16]	@ (801330c <__sinit+0x28>)
 80132fa:	6223      	str	r3, [r4, #32]
 80132fc:	4b04      	ldr	r3, [pc, #16]	@ (8013310 <__sinit+0x2c>)
 80132fe:	681b      	ldr	r3, [r3, #0]
 8013300:	2b00      	cmp	r3, #0
 8013302:	d1f5      	bne.n	80132f0 <__sinit+0xc>
 8013304:	f7ff ffc4 	bl	8013290 <global_stdio_init.part.0>
 8013308:	e7f2      	b.n	80132f0 <__sinit+0xc>
 801330a:	bf00      	nop
 801330c:	08013251 	.word	0x08013251
 8013310:	20005dd4 	.word	0x20005dd4

08013314 <_fwalk_sglue>:
 8013314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013318:	4607      	mov	r7, r0
 801331a:	4688      	mov	r8, r1
 801331c:	4614      	mov	r4, r2
 801331e:	2600      	movs	r6, #0
 8013320:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013324:	f1b9 0901 	subs.w	r9, r9, #1
 8013328:	d505      	bpl.n	8013336 <_fwalk_sglue+0x22>
 801332a:	6824      	ldr	r4, [r4, #0]
 801332c:	2c00      	cmp	r4, #0
 801332e:	d1f7      	bne.n	8013320 <_fwalk_sglue+0xc>
 8013330:	4630      	mov	r0, r6
 8013332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013336:	89ab      	ldrh	r3, [r5, #12]
 8013338:	2b01      	cmp	r3, #1
 801333a:	d907      	bls.n	801334c <_fwalk_sglue+0x38>
 801333c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013340:	3301      	adds	r3, #1
 8013342:	d003      	beq.n	801334c <_fwalk_sglue+0x38>
 8013344:	4629      	mov	r1, r5
 8013346:	4638      	mov	r0, r7
 8013348:	47c0      	blx	r8
 801334a:	4306      	orrs	r6, r0
 801334c:	3568      	adds	r5, #104	@ 0x68
 801334e:	e7e9      	b.n	8013324 <_fwalk_sglue+0x10>

08013350 <siprintf>:
 8013350:	b40e      	push	{r1, r2, r3}
 8013352:	b510      	push	{r4, lr}
 8013354:	b09d      	sub	sp, #116	@ 0x74
 8013356:	ab1f      	add	r3, sp, #124	@ 0x7c
 8013358:	9002      	str	r0, [sp, #8]
 801335a:	9006      	str	r0, [sp, #24]
 801335c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013360:	480a      	ldr	r0, [pc, #40]	@ (801338c <siprintf+0x3c>)
 8013362:	9107      	str	r1, [sp, #28]
 8013364:	9104      	str	r1, [sp, #16]
 8013366:	490a      	ldr	r1, [pc, #40]	@ (8013390 <siprintf+0x40>)
 8013368:	f853 2b04 	ldr.w	r2, [r3], #4
 801336c:	9105      	str	r1, [sp, #20]
 801336e:	2400      	movs	r4, #0
 8013370:	a902      	add	r1, sp, #8
 8013372:	6800      	ldr	r0, [r0, #0]
 8013374:	9301      	str	r3, [sp, #4]
 8013376:	941b      	str	r4, [sp, #108]	@ 0x6c
 8013378:	f001 fb66 	bl	8014a48 <_svfiprintf_r>
 801337c:	9b02      	ldr	r3, [sp, #8]
 801337e:	701c      	strb	r4, [r3, #0]
 8013380:	b01d      	add	sp, #116	@ 0x74
 8013382:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013386:	b003      	add	sp, #12
 8013388:	4770      	bx	lr
 801338a:	bf00      	nop
 801338c:	200001e4 	.word	0x200001e4
 8013390:	ffff0208 	.word	0xffff0208

08013394 <__sread>:
 8013394:	b510      	push	{r4, lr}
 8013396:	460c      	mov	r4, r1
 8013398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801339c:	f000 f86c 	bl	8013478 <_read_r>
 80133a0:	2800      	cmp	r0, #0
 80133a2:	bfab      	itete	ge
 80133a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80133a6:	89a3      	ldrhlt	r3, [r4, #12]
 80133a8:	181b      	addge	r3, r3, r0
 80133aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80133ae:	bfac      	ite	ge
 80133b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80133b2:	81a3      	strhlt	r3, [r4, #12]
 80133b4:	bd10      	pop	{r4, pc}

080133b6 <__swrite>:
 80133b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80133ba:	461f      	mov	r7, r3
 80133bc:	898b      	ldrh	r3, [r1, #12]
 80133be:	05db      	lsls	r3, r3, #23
 80133c0:	4605      	mov	r5, r0
 80133c2:	460c      	mov	r4, r1
 80133c4:	4616      	mov	r6, r2
 80133c6:	d505      	bpl.n	80133d4 <__swrite+0x1e>
 80133c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80133cc:	2302      	movs	r3, #2
 80133ce:	2200      	movs	r2, #0
 80133d0:	f000 f840 	bl	8013454 <_lseek_r>
 80133d4:	89a3      	ldrh	r3, [r4, #12]
 80133d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80133da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80133de:	81a3      	strh	r3, [r4, #12]
 80133e0:	4632      	mov	r2, r6
 80133e2:	463b      	mov	r3, r7
 80133e4:	4628      	mov	r0, r5
 80133e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80133ea:	f000 b867 	b.w	80134bc <_write_r>

080133ee <__sseek>:
 80133ee:	b510      	push	{r4, lr}
 80133f0:	460c      	mov	r4, r1
 80133f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80133f6:	f000 f82d 	bl	8013454 <_lseek_r>
 80133fa:	1c43      	adds	r3, r0, #1
 80133fc:	89a3      	ldrh	r3, [r4, #12]
 80133fe:	bf15      	itete	ne
 8013400:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013402:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013406:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801340a:	81a3      	strheq	r3, [r4, #12]
 801340c:	bf18      	it	ne
 801340e:	81a3      	strhne	r3, [r4, #12]
 8013410:	bd10      	pop	{r4, pc}

08013412 <__sclose>:
 8013412:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013416:	f000 b80d 	b.w	8013434 <_close_r>

0801341a <memset>:
 801341a:	4402      	add	r2, r0
 801341c:	4603      	mov	r3, r0
 801341e:	4293      	cmp	r3, r2
 8013420:	d100      	bne.n	8013424 <memset+0xa>
 8013422:	4770      	bx	lr
 8013424:	f803 1b01 	strb.w	r1, [r3], #1
 8013428:	e7f9      	b.n	801341e <memset+0x4>
	...

0801342c <_localeconv_r>:
 801342c:	4800      	ldr	r0, [pc, #0]	@ (8013430 <_localeconv_r+0x4>)
 801342e:	4770      	bx	lr
 8013430:	20000324 	.word	0x20000324

08013434 <_close_r>:
 8013434:	b538      	push	{r3, r4, r5, lr}
 8013436:	4d06      	ldr	r5, [pc, #24]	@ (8013450 <_close_r+0x1c>)
 8013438:	2300      	movs	r3, #0
 801343a:	4604      	mov	r4, r0
 801343c:	4608      	mov	r0, r1
 801343e:	602b      	str	r3, [r5, #0]
 8013440:	f7f2 f828 	bl	8005494 <_close>
 8013444:	1c43      	adds	r3, r0, #1
 8013446:	d102      	bne.n	801344e <_close_r+0x1a>
 8013448:	682b      	ldr	r3, [r5, #0]
 801344a:	b103      	cbz	r3, 801344e <_close_r+0x1a>
 801344c:	6023      	str	r3, [r4, #0]
 801344e:	bd38      	pop	{r3, r4, r5, pc}
 8013450:	20005dd8 	.word	0x20005dd8

08013454 <_lseek_r>:
 8013454:	b538      	push	{r3, r4, r5, lr}
 8013456:	4d07      	ldr	r5, [pc, #28]	@ (8013474 <_lseek_r+0x20>)
 8013458:	4604      	mov	r4, r0
 801345a:	4608      	mov	r0, r1
 801345c:	4611      	mov	r1, r2
 801345e:	2200      	movs	r2, #0
 8013460:	602a      	str	r2, [r5, #0]
 8013462:	461a      	mov	r2, r3
 8013464:	f7f2 f83d 	bl	80054e2 <_lseek>
 8013468:	1c43      	adds	r3, r0, #1
 801346a:	d102      	bne.n	8013472 <_lseek_r+0x1e>
 801346c:	682b      	ldr	r3, [r5, #0]
 801346e:	b103      	cbz	r3, 8013472 <_lseek_r+0x1e>
 8013470:	6023      	str	r3, [r4, #0]
 8013472:	bd38      	pop	{r3, r4, r5, pc}
 8013474:	20005dd8 	.word	0x20005dd8

08013478 <_read_r>:
 8013478:	b538      	push	{r3, r4, r5, lr}
 801347a:	4d07      	ldr	r5, [pc, #28]	@ (8013498 <_read_r+0x20>)
 801347c:	4604      	mov	r4, r0
 801347e:	4608      	mov	r0, r1
 8013480:	4611      	mov	r1, r2
 8013482:	2200      	movs	r2, #0
 8013484:	602a      	str	r2, [r5, #0]
 8013486:	461a      	mov	r2, r3
 8013488:	f7f1 ffcb 	bl	8005422 <_read>
 801348c:	1c43      	adds	r3, r0, #1
 801348e:	d102      	bne.n	8013496 <_read_r+0x1e>
 8013490:	682b      	ldr	r3, [r5, #0]
 8013492:	b103      	cbz	r3, 8013496 <_read_r+0x1e>
 8013494:	6023      	str	r3, [r4, #0]
 8013496:	bd38      	pop	{r3, r4, r5, pc}
 8013498:	20005dd8 	.word	0x20005dd8

0801349c <_sbrk_r>:
 801349c:	b538      	push	{r3, r4, r5, lr}
 801349e:	4d06      	ldr	r5, [pc, #24]	@ (80134b8 <_sbrk_r+0x1c>)
 80134a0:	2300      	movs	r3, #0
 80134a2:	4604      	mov	r4, r0
 80134a4:	4608      	mov	r0, r1
 80134a6:	602b      	str	r3, [r5, #0]
 80134a8:	f7f2 f828 	bl	80054fc <_sbrk>
 80134ac:	1c43      	adds	r3, r0, #1
 80134ae:	d102      	bne.n	80134b6 <_sbrk_r+0x1a>
 80134b0:	682b      	ldr	r3, [r5, #0]
 80134b2:	b103      	cbz	r3, 80134b6 <_sbrk_r+0x1a>
 80134b4:	6023      	str	r3, [r4, #0]
 80134b6:	bd38      	pop	{r3, r4, r5, pc}
 80134b8:	20005dd8 	.word	0x20005dd8

080134bc <_write_r>:
 80134bc:	b538      	push	{r3, r4, r5, lr}
 80134be:	4d07      	ldr	r5, [pc, #28]	@ (80134dc <_write_r+0x20>)
 80134c0:	4604      	mov	r4, r0
 80134c2:	4608      	mov	r0, r1
 80134c4:	4611      	mov	r1, r2
 80134c6:	2200      	movs	r2, #0
 80134c8:	602a      	str	r2, [r5, #0]
 80134ca:	461a      	mov	r2, r3
 80134cc:	f7f1 ffc6 	bl	800545c <_write>
 80134d0:	1c43      	adds	r3, r0, #1
 80134d2:	d102      	bne.n	80134da <_write_r+0x1e>
 80134d4:	682b      	ldr	r3, [r5, #0]
 80134d6:	b103      	cbz	r3, 80134da <_write_r+0x1e>
 80134d8:	6023      	str	r3, [r4, #0]
 80134da:	bd38      	pop	{r3, r4, r5, pc}
 80134dc:	20005dd8 	.word	0x20005dd8

080134e0 <__errno>:
 80134e0:	4b01      	ldr	r3, [pc, #4]	@ (80134e8 <__errno+0x8>)
 80134e2:	6818      	ldr	r0, [r3, #0]
 80134e4:	4770      	bx	lr
 80134e6:	bf00      	nop
 80134e8:	200001e4 	.word	0x200001e4

080134ec <__libc_init_array>:
 80134ec:	b570      	push	{r4, r5, r6, lr}
 80134ee:	4d0d      	ldr	r5, [pc, #52]	@ (8013524 <__libc_init_array+0x38>)
 80134f0:	4c0d      	ldr	r4, [pc, #52]	@ (8013528 <__libc_init_array+0x3c>)
 80134f2:	1b64      	subs	r4, r4, r5
 80134f4:	10a4      	asrs	r4, r4, #2
 80134f6:	2600      	movs	r6, #0
 80134f8:	42a6      	cmp	r6, r4
 80134fa:	d109      	bne.n	8013510 <__libc_init_array+0x24>
 80134fc:	4d0b      	ldr	r5, [pc, #44]	@ (801352c <__libc_init_array+0x40>)
 80134fe:	4c0c      	ldr	r4, [pc, #48]	@ (8013530 <__libc_init_array+0x44>)
 8013500:	f002 fb3c 	bl	8015b7c <_init>
 8013504:	1b64      	subs	r4, r4, r5
 8013506:	10a4      	asrs	r4, r4, #2
 8013508:	2600      	movs	r6, #0
 801350a:	42a6      	cmp	r6, r4
 801350c:	d105      	bne.n	801351a <__libc_init_array+0x2e>
 801350e:	bd70      	pop	{r4, r5, r6, pc}
 8013510:	f855 3b04 	ldr.w	r3, [r5], #4
 8013514:	4798      	blx	r3
 8013516:	3601      	adds	r6, #1
 8013518:	e7ee      	b.n	80134f8 <__libc_init_array+0xc>
 801351a:	f855 3b04 	ldr.w	r3, [r5], #4
 801351e:	4798      	blx	r3
 8013520:	3601      	adds	r6, #1
 8013522:	e7f2      	b.n	801350a <__libc_init_array+0x1e>
 8013524:	08015fe0 	.word	0x08015fe0
 8013528:	08015fe0 	.word	0x08015fe0
 801352c:	08015fe0 	.word	0x08015fe0
 8013530:	08015fe4 	.word	0x08015fe4

08013534 <__retarget_lock_init_recursive>:
 8013534:	4770      	bx	lr

08013536 <__retarget_lock_acquire_recursive>:
 8013536:	4770      	bx	lr

08013538 <__retarget_lock_release_recursive>:
 8013538:	4770      	bx	lr

0801353a <memcpy>:
 801353a:	440a      	add	r2, r1
 801353c:	4291      	cmp	r1, r2
 801353e:	f100 33ff 	add.w	r3, r0, #4294967295
 8013542:	d100      	bne.n	8013546 <memcpy+0xc>
 8013544:	4770      	bx	lr
 8013546:	b510      	push	{r4, lr}
 8013548:	f811 4b01 	ldrb.w	r4, [r1], #1
 801354c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013550:	4291      	cmp	r1, r2
 8013552:	d1f9      	bne.n	8013548 <memcpy+0xe>
 8013554:	bd10      	pop	{r4, pc}

08013556 <quorem>:
 8013556:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801355a:	6903      	ldr	r3, [r0, #16]
 801355c:	690c      	ldr	r4, [r1, #16]
 801355e:	42a3      	cmp	r3, r4
 8013560:	4607      	mov	r7, r0
 8013562:	db7e      	blt.n	8013662 <quorem+0x10c>
 8013564:	3c01      	subs	r4, #1
 8013566:	f101 0814 	add.w	r8, r1, #20
 801356a:	00a3      	lsls	r3, r4, #2
 801356c:	f100 0514 	add.w	r5, r0, #20
 8013570:	9300      	str	r3, [sp, #0]
 8013572:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013576:	9301      	str	r3, [sp, #4]
 8013578:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801357c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013580:	3301      	adds	r3, #1
 8013582:	429a      	cmp	r2, r3
 8013584:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013588:	fbb2 f6f3 	udiv	r6, r2, r3
 801358c:	d32e      	bcc.n	80135ec <quorem+0x96>
 801358e:	f04f 0a00 	mov.w	sl, #0
 8013592:	46c4      	mov	ip, r8
 8013594:	46ae      	mov	lr, r5
 8013596:	46d3      	mov	fp, sl
 8013598:	f85c 3b04 	ldr.w	r3, [ip], #4
 801359c:	b298      	uxth	r0, r3
 801359e:	fb06 a000 	mla	r0, r6, r0, sl
 80135a2:	0c02      	lsrs	r2, r0, #16
 80135a4:	0c1b      	lsrs	r3, r3, #16
 80135a6:	fb06 2303 	mla	r3, r6, r3, r2
 80135aa:	f8de 2000 	ldr.w	r2, [lr]
 80135ae:	b280      	uxth	r0, r0
 80135b0:	b292      	uxth	r2, r2
 80135b2:	1a12      	subs	r2, r2, r0
 80135b4:	445a      	add	r2, fp
 80135b6:	f8de 0000 	ldr.w	r0, [lr]
 80135ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80135be:	b29b      	uxth	r3, r3
 80135c0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80135c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80135c8:	b292      	uxth	r2, r2
 80135ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80135ce:	45e1      	cmp	r9, ip
 80135d0:	f84e 2b04 	str.w	r2, [lr], #4
 80135d4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80135d8:	d2de      	bcs.n	8013598 <quorem+0x42>
 80135da:	9b00      	ldr	r3, [sp, #0]
 80135dc:	58eb      	ldr	r3, [r5, r3]
 80135de:	b92b      	cbnz	r3, 80135ec <quorem+0x96>
 80135e0:	9b01      	ldr	r3, [sp, #4]
 80135e2:	3b04      	subs	r3, #4
 80135e4:	429d      	cmp	r5, r3
 80135e6:	461a      	mov	r2, r3
 80135e8:	d32f      	bcc.n	801364a <quorem+0xf4>
 80135ea:	613c      	str	r4, [r7, #16]
 80135ec:	4638      	mov	r0, r7
 80135ee:	f001 f8c7 	bl	8014780 <__mcmp>
 80135f2:	2800      	cmp	r0, #0
 80135f4:	db25      	blt.n	8013642 <quorem+0xec>
 80135f6:	4629      	mov	r1, r5
 80135f8:	2000      	movs	r0, #0
 80135fa:	f858 2b04 	ldr.w	r2, [r8], #4
 80135fe:	f8d1 c000 	ldr.w	ip, [r1]
 8013602:	fa1f fe82 	uxth.w	lr, r2
 8013606:	fa1f f38c 	uxth.w	r3, ip
 801360a:	eba3 030e 	sub.w	r3, r3, lr
 801360e:	4403      	add	r3, r0
 8013610:	0c12      	lsrs	r2, r2, #16
 8013612:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013616:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801361a:	b29b      	uxth	r3, r3
 801361c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013620:	45c1      	cmp	r9, r8
 8013622:	f841 3b04 	str.w	r3, [r1], #4
 8013626:	ea4f 4022 	mov.w	r0, r2, asr #16
 801362a:	d2e6      	bcs.n	80135fa <quorem+0xa4>
 801362c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013630:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013634:	b922      	cbnz	r2, 8013640 <quorem+0xea>
 8013636:	3b04      	subs	r3, #4
 8013638:	429d      	cmp	r5, r3
 801363a:	461a      	mov	r2, r3
 801363c:	d30b      	bcc.n	8013656 <quorem+0x100>
 801363e:	613c      	str	r4, [r7, #16]
 8013640:	3601      	adds	r6, #1
 8013642:	4630      	mov	r0, r6
 8013644:	b003      	add	sp, #12
 8013646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801364a:	6812      	ldr	r2, [r2, #0]
 801364c:	3b04      	subs	r3, #4
 801364e:	2a00      	cmp	r2, #0
 8013650:	d1cb      	bne.n	80135ea <quorem+0x94>
 8013652:	3c01      	subs	r4, #1
 8013654:	e7c6      	b.n	80135e4 <quorem+0x8e>
 8013656:	6812      	ldr	r2, [r2, #0]
 8013658:	3b04      	subs	r3, #4
 801365a:	2a00      	cmp	r2, #0
 801365c:	d1ef      	bne.n	801363e <quorem+0xe8>
 801365e:	3c01      	subs	r4, #1
 8013660:	e7ea      	b.n	8013638 <quorem+0xe2>
 8013662:	2000      	movs	r0, #0
 8013664:	e7ee      	b.n	8013644 <quorem+0xee>
	...

08013668 <_dtoa_r>:
 8013668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801366c:	69c7      	ldr	r7, [r0, #28]
 801366e:	b097      	sub	sp, #92	@ 0x5c
 8013670:	ed8d 0b04 	vstr	d0, [sp, #16]
 8013674:	ec55 4b10 	vmov	r4, r5, d0
 8013678:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801367a:	9107      	str	r1, [sp, #28]
 801367c:	4681      	mov	r9, r0
 801367e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013680:	9311      	str	r3, [sp, #68]	@ 0x44
 8013682:	b97f      	cbnz	r7, 80136a4 <_dtoa_r+0x3c>
 8013684:	2010      	movs	r0, #16
 8013686:	f7ff f88d 	bl	80127a4 <malloc>
 801368a:	4602      	mov	r2, r0
 801368c:	f8c9 001c 	str.w	r0, [r9, #28]
 8013690:	b920      	cbnz	r0, 801369c <_dtoa_r+0x34>
 8013692:	4ba9      	ldr	r3, [pc, #676]	@ (8013938 <_dtoa_r+0x2d0>)
 8013694:	21ef      	movs	r1, #239	@ 0xef
 8013696:	48a9      	ldr	r0, [pc, #676]	@ (801393c <_dtoa_r+0x2d4>)
 8013698:	f001 fb98 	bl	8014dcc <__assert_func>
 801369c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80136a0:	6007      	str	r7, [r0, #0]
 80136a2:	60c7      	str	r7, [r0, #12]
 80136a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80136a8:	6819      	ldr	r1, [r3, #0]
 80136aa:	b159      	cbz	r1, 80136c4 <_dtoa_r+0x5c>
 80136ac:	685a      	ldr	r2, [r3, #4]
 80136ae:	604a      	str	r2, [r1, #4]
 80136b0:	2301      	movs	r3, #1
 80136b2:	4093      	lsls	r3, r2
 80136b4:	608b      	str	r3, [r1, #8]
 80136b6:	4648      	mov	r0, r9
 80136b8:	f000 fe30 	bl	801431c <_Bfree>
 80136bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80136c0:	2200      	movs	r2, #0
 80136c2:	601a      	str	r2, [r3, #0]
 80136c4:	1e2b      	subs	r3, r5, #0
 80136c6:	bfb9      	ittee	lt
 80136c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80136cc:	9305      	strlt	r3, [sp, #20]
 80136ce:	2300      	movge	r3, #0
 80136d0:	6033      	strge	r3, [r6, #0]
 80136d2:	9f05      	ldr	r7, [sp, #20]
 80136d4:	4b9a      	ldr	r3, [pc, #616]	@ (8013940 <_dtoa_r+0x2d8>)
 80136d6:	bfbc      	itt	lt
 80136d8:	2201      	movlt	r2, #1
 80136da:	6032      	strlt	r2, [r6, #0]
 80136dc:	43bb      	bics	r3, r7
 80136de:	d112      	bne.n	8013706 <_dtoa_r+0x9e>
 80136e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80136e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80136e6:	6013      	str	r3, [r2, #0]
 80136e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80136ec:	4323      	orrs	r3, r4
 80136ee:	f000 855a 	beq.w	80141a6 <_dtoa_r+0xb3e>
 80136f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80136f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8013954 <_dtoa_r+0x2ec>
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	f000 855c 	beq.w	80141b6 <_dtoa_r+0xb4e>
 80136fe:	f10a 0303 	add.w	r3, sl, #3
 8013702:	f000 bd56 	b.w	80141b2 <_dtoa_r+0xb4a>
 8013706:	ed9d 7b04 	vldr	d7, [sp, #16]
 801370a:	2200      	movs	r2, #0
 801370c:	ec51 0b17 	vmov	r0, r1, d7
 8013710:	2300      	movs	r3, #0
 8013712:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8013716:	f7ed f9d7 	bl	8000ac8 <__aeabi_dcmpeq>
 801371a:	4680      	mov	r8, r0
 801371c:	b158      	cbz	r0, 8013736 <_dtoa_r+0xce>
 801371e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013720:	2301      	movs	r3, #1
 8013722:	6013      	str	r3, [r2, #0]
 8013724:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013726:	b113      	cbz	r3, 801372e <_dtoa_r+0xc6>
 8013728:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801372a:	4b86      	ldr	r3, [pc, #536]	@ (8013944 <_dtoa_r+0x2dc>)
 801372c:	6013      	str	r3, [r2, #0]
 801372e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013958 <_dtoa_r+0x2f0>
 8013732:	f000 bd40 	b.w	80141b6 <_dtoa_r+0xb4e>
 8013736:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801373a:	aa14      	add	r2, sp, #80	@ 0x50
 801373c:	a915      	add	r1, sp, #84	@ 0x54
 801373e:	4648      	mov	r0, r9
 8013740:	f001 f8ce 	bl	80148e0 <__d2b>
 8013744:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8013748:	9002      	str	r0, [sp, #8]
 801374a:	2e00      	cmp	r6, #0
 801374c:	d078      	beq.n	8013840 <_dtoa_r+0x1d8>
 801374e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013750:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8013754:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013758:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801375c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013760:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013764:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013768:	4619      	mov	r1, r3
 801376a:	2200      	movs	r2, #0
 801376c:	4b76      	ldr	r3, [pc, #472]	@ (8013948 <_dtoa_r+0x2e0>)
 801376e:	f7ec fd8b 	bl	8000288 <__aeabi_dsub>
 8013772:	a36b      	add	r3, pc, #428	@ (adr r3, 8013920 <_dtoa_r+0x2b8>)
 8013774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013778:	f7ec ff3e 	bl	80005f8 <__aeabi_dmul>
 801377c:	a36a      	add	r3, pc, #424	@ (adr r3, 8013928 <_dtoa_r+0x2c0>)
 801377e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013782:	f7ec fd83 	bl	800028c <__adddf3>
 8013786:	4604      	mov	r4, r0
 8013788:	4630      	mov	r0, r6
 801378a:	460d      	mov	r5, r1
 801378c:	f7ec feca 	bl	8000524 <__aeabi_i2d>
 8013790:	a367      	add	r3, pc, #412	@ (adr r3, 8013930 <_dtoa_r+0x2c8>)
 8013792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013796:	f7ec ff2f 	bl	80005f8 <__aeabi_dmul>
 801379a:	4602      	mov	r2, r0
 801379c:	460b      	mov	r3, r1
 801379e:	4620      	mov	r0, r4
 80137a0:	4629      	mov	r1, r5
 80137a2:	f7ec fd73 	bl	800028c <__adddf3>
 80137a6:	4604      	mov	r4, r0
 80137a8:	460d      	mov	r5, r1
 80137aa:	f7ed f9d5 	bl	8000b58 <__aeabi_d2iz>
 80137ae:	2200      	movs	r2, #0
 80137b0:	4607      	mov	r7, r0
 80137b2:	2300      	movs	r3, #0
 80137b4:	4620      	mov	r0, r4
 80137b6:	4629      	mov	r1, r5
 80137b8:	f7ed f990 	bl	8000adc <__aeabi_dcmplt>
 80137bc:	b140      	cbz	r0, 80137d0 <_dtoa_r+0x168>
 80137be:	4638      	mov	r0, r7
 80137c0:	f7ec feb0 	bl	8000524 <__aeabi_i2d>
 80137c4:	4622      	mov	r2, r4
 80137c6:	462b      	mov	r3, r5
 80137c8:	f7ed f97e 	bl	8000ac8 <__aeabi_dcmpeq>
 80137cc:	b900      	cbnz	r0, 80137d0 <_dtoa_r+0x168>
 80137ce:	3f01      	subs	r7, #1
 80137d0:	2f16      	cmp	r7, #22
 80137d2:	d852      	bhi.n	801387a <_dtoa_r+0x212>
 80137d4:	4b5d      	ldr	r3, [pc, #372]	@ (801394c <_dtoa_r+0x2e4>)
 80137d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80137da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80137e2:	f7ed f97b 	bl	8000adc <__aeabi_dcmplt>
 80137e6:	2800      	cmp	r0, #0
 80137e8:	d049      	beq.n	801387e <_dtoa_r+0x216>
 80137ea:	3f01      	subs	r7, #1
 80137ec:	2300      	movs	r3, #0
 80137ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80137f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80137f2:	1b9b      	subs	r3, r3, r6
 80137f4:	1e5a      	subs	r2, r3, #1
 80137f6:	bf45      	ittet	mi
 80137f8:	f1c3 0301 	rsbmi	r3, r3, #1
 80137fc:	9300      	strmi	r3, [sp, #0]
 80137fe:	2300      	movpl	r3, #0
 8013800:	2300      	movmi	r3, #0
 8013802:	9206      	str	r2, [sp, #24]
 8013804:	bf54      	ite	pl
 8013806:	9300      	strpl	r3, [sp, #0]
 8013808:	9306      	strmi	r3, [sp, #24]
 801380a:	2f00      	cmp	r7, #0
 801380c:	db39      	blt.n	8013882 <_dtoa_r+0x21a>
 801380e:	9b06      	ldr	r3, [sp, #24]
 8013810:	970d      	str	r7, [sp, #52]	@ 0x34
 8013812:	443b      	add	r3, r7
 8013814:	9306      	str	r3, [sp, #24]
 8013816:	2300      	movs	r3, #0
 8013818:	9308      	str	r3, [sp, #32]
 801381a:	9b07      	ldr	r3, [sp, #28]
 801381c:	2b09      	cmp	r3, #9
 801381e:	d863      	bhi.n	80138e8 <_dtoa_r+0x280>
 8013820:	2b05      	cmp	r3, #5
 8013822:	bfc4      	itt	gt
 8013824:	3b04      	subgt	r3, #4
 8013826:	9307      	strgt	r3, [sp, #28]
 8013828:	9b07      	ldr	r3, [sp, #28]
 801382a:	f1a3 0302 	sub.w	r3, r3, #2
 801382e:	bfcc      	ite	gt
 8013830:	2400      	movgt	r4, #0
 8013832:	2401      	movle	r4, #1
 8013834:	2b03      	cmp	r3, #3
 8013836:	d863      	bhi.n	8013900 <_dtoa_r+0x298>
 8013838:	e8df f003 	tbb	[pc, r3]
 801383c:	2b375452 	.word	0x2b375452
 8013840:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8013844:	441e      	add	r6, r3
 8013846:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801384a:	2b20      	cmp	r3, #32
 801384c:	bfc1      	itttt	gt
 801384e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013852:	409f      	lslgt	r7, r3
 8013854:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013858:	fa24 f303 	lsrgt.w	r3, r4, r3
 801385c:	bfd6      	itet	le
 801385e:	f1c3 0320 	rsble	r3, r3, #32
 8013862:	ea47 0003 	orrgt.w	r0, r7, r3
 8013866:	fa04 f003 	lslle.w	r0, r4, r3
 801386a:	f7ec fe4b 	bl	8000504 <__aeabi_ui2d>
 801386e:	2201      	movs	r2, #1
 8013870:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013874:	3e01      	subs	r6, #1
 8013876:	9212      	str	r2, [sp, #72]	@ 0x48
 8013878:	e776      	b.n	8013768 <_dtoa_r+0x100>
 801387a:	2301      	movs	r3, #1
 801387c:	e7b7      	b.n	80137ee <_dtoa_r+0x186>
 801387e:	9010      	str	r0, [sp, #64]	@ 0x40
 8013880:	e7b6      	b.n	80137f0 <_dtoa_r+0x188>
 8013882:	9b00      	ldr	r3, [sp, #0]
 8013884:	1bdb      	subs	r3, r3, r7
 8013886:	9300      	str	r3, [sp, #0]
 8013888:	427b      	negs	r3, r7
 801388a:	9308      	str	r3, [sp, #32]
 801388c:	2300      	movs	r3, #0
 801388e:	930d      	str	r3, [sp, #52]	@ 0x34
 8013890:	e7c3      	b.n	801381a <_dtoa_r+0x1b2>
 8013892:	2301      	movs	r3, #1
 8013894:	9309      	str	r3, [sp, #36]	@ 0x24
 8013896:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013898:	eb07 0b03 	add.w	fp, r7, r3
 801389c:	f10b 0301 	add.w	r3, fp, #1
 80138a0:	2b01      	cmp	r3, #1
 80138a2:	9303      	str	r3, [sp, #12]
 80138a4:	bfb8      	it	lt
 80138a6:	2301      	movlt	r3, #1
 80138a8:	e006      	b.n	80138b8 <_dtoa_r+0x250>
 80138aa:	2301      	movs	r3, #1
 80138ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80138ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	dd28      	ble.n	8013906 <_dtoa_r+0x29e>
 80138b4:	469b      	mov	fp, r3
 80138b6:	9303      	str	r3, [sp, #12]
 80138b8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80138bc:	2100      	movs	r1, #0
 80138be:	2204      	movs	r2, #4
 80138c0:	f102 0514 	add.w	r5, r2, #20
 80138c4:	429d      	cmp	r5, r3
 80138c6:	d926      	bls.n	8013916 <_dtoa_r+0x2ae>
 80138c8:	6041      	str	r1, [r0, #4]
 80138ca:	4648      	mov	r0, r9
 80138cc:	f000 fce6 	bl	801429c <_Balloc>
 80138d0:	4682      	mov	sl, r0
 80138d2:	2800      	cmp	r0, #0
 80138d4:	d142      	bne.n	801395c <_dtoa_r+0x2f4>
 80138d6:	4b1e      	ldr	r3, [pc, #120]	@ (8013950 <_dtoa_r+0x2e8>)
 80138d8:	4602      	mov	r2, r0
 80138da:	f240 11af 	movw	r1, #431	@ 0x1af
 80138de:	e6da      	b.n	8013696 <_dtoa_r+0x2e>
 80138e0:	2300      	movs	r3, #0
 80138e2:	e7e3      	b.n	80138ac <_dtoa_r+0x244>
 80138e4:	2300      	movs	r3, #0
 80138e6:	e7d5      	b.n	8013894 <_dtoa_r+0x22c>
 80138e8:	2401      	movs	r4, #1
 80138ea:	2300      	movs	r3, #0
 80138ec:	9307      	str	r3, [sp, #28]
 80138ee:	9409      	str	r4, [sp, #36]	@ 0x24
 80138f0:	f04f 3bff 	mov.w	fp, #4294967295
 80138f4:	2200      	movs	r2, #0
 80138f6:	f8cd b00c 	str.w	fp, [sp, #12]
 80138fa:	2312      	movs	r3, #18
 80138fc:	920c      	str	r2, [sp, #48]	@ 0x30
 80138fe:	e7db      	b.n	80138b8 <_dtoa_r+0x250>
 8013900:	2301      	movs	r3, #1
 8013902:	9309      	str	r3, [sp, #36]	@ 0x24
 8013904:	e7f4      	b.n	80138f0 <_dtoa_r+0x288>
 8013906:	f04f 0b01 	mov.w	fp, #1
 801390a:	f8cd b00c 	str.w	fp, [sp, #12]
 801390e:	465b      	mov	r3, fp
 8013910:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8013914:	e7d0      	b.n	80138b8 <_dtoa_r+0x250>
 8013916:	3101      	adds	r1, #1
 8013918:	0052      	lsls	r2, r2, #1
 801391a:	e7d1      	b.n	80138c0 <_dtoa_r+0x258>
 801391c:	f3af 8000 	nop.w
 8013920:	636f4361 	.word	0x636f4361
 8013924:	3fd287a7 	.word	0x3fd287a7
 8013928:	8b60c8b3 	.word	0x8b60c8b3
 801392c:	3fc68a28 	.word	0x3fc68a28
 8013930:	509f79fb 	.word	0x509f79fb
 8013934:	3fd34413 	.word	0x3fd34413
 8013938:	08015c59 	.word	0x08015c59
 801393c:	08015c70 	.word	0x08015c70
 8013940:	7ff00000 	.word	0x7ff00000
 8013944:	08015c29 	.word	0x08015c29
 8013948:	3ff80000 	.word	0x3ff80000
 801394c:	08015dc0 	.word	0x08015dc0
 8013950:	08015cc8 	.word	0x08015cc8
 8013954:	08015c55 	.word	0x08015c55
 8013958:	08015c28 	.word	0x08015c28
 801395c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013960:	6018      	str	r0, [r3, #0]
 8013962:	9b03      	ldr	r3, [sp, #12]
 8013964:	2b0e      	cmp	r3, #14
 8013966:	f200 80a1 	bhi.w	8013aac <_dtoa_r+0x444>
 801396a:	2c00      	cmp	r4, #0
 801396c:	f000 809e 	beq.w	8013aac <_dtoa_r+0x444>
 8013970:	2f00      	cmp	r7, #0
 8013972:	dd33      	ble.n	80139dc <_dtoa_r+0x374>
 8013974:	4b9c      	ldr	r3, [pc, #624]	@ (8013be8 <_dtoa_r+0x580>)
 8013976:	f007 020f 	and.w	r2, r7, #15
 801397a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801397e:	ed93 7b00 	vldr	d7, [r3]
 8013982:	05f8      	lsls	r0, r7, #23
 8013984:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013988:	ea4f 1427 	mov.w	r4, r7, asr #4
 801398c:	d516      	bpl.n	80139bc <_dtoa_r+0x354>
 801398e:	4b97      	ldr	r3, [pc, #604]	@ (8013bec <_dtoa_r+0x584>)
 8013990:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013994:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013998:	f7ec ff58 	bl	800084c <__aeabi_ddiv>
 801399c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80139a0:	f004 040f 	and.w	r4, r4, #15
 80139a4:	2603      	movs	r6, #3
 80139a6:	4d91      	ldr	r5, [pc, #580]	@ (8013bec <_dtoa_r+0x584>)
 80139a8:	b954      	cbnz	r4, 80139c0 <_dtoa_r+0x358>
 80139aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80139ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80139b2:	f7ec ff4b 	bl	800084c <__aeabi_ddiv>
 80139b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80139ba:	e028      	b.n	8013a0e <_dtoa_r+0x3a6>
 80139bc:	2602      	movs	r6, #2
 80139be:	e7f2      	b.n	80139a6 <_dtoa_r+0x33e>
 80139c0:	07e1      	lsls	r1, r4, #31
 80139c2:	d508      	bpl.n	80139d6 <_dtoa_r+0x36e>
 80139c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80139c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80139cc:	f7ec fe14 	bl	80005f8 <__aeabi_dmul>
 80139d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80139d4:	3601      	adds	r6, #1
 80139d6:	1064      	asrs	r4, r4, #1
 80139d8:	3508      	adds	r5, #8
 80139da:	e7e5      	b.n	80139a8 <_dtoa_r+0x340>
 80139dc:	f000 80af 	beq.w	8013b3e <_dtoa_r+0x4d6>
 80139e0:	427c      	negs	r4, r7
 80139e2:	4b81      	ldr	r3, [pc, #516]	@ (8013be8 <_dtoa_r+0x580>)
 80139e4:	4d81      	ldr	r5, [pc, #516]	@ (8013bec <_dtoa_r+0x584>)
 80139e6:	f004 020f 	and.w	r2, r4, #15
 80139ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80139ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80139f6:	f7ec fdff 	bl	80005f8 <__aeabi_dmul>
 80139fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80139fe:	1124      	asrs	r4, r4, #4
 8013a00:	2300      	movs	r3, #0
 8013a02:	2602      	movs	r6, #2
 8013a04:	2c00      	cmp	r4, #0
 8013a06:	f040 808f 	bne.w	8013b28 <_dtoa_r+0x4c0>
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d1d3      	bne.n	80139b6 <_dtoa_r+0x34e>
 8013a0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013a10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013a14:	2b00      	cmp	r3, #0
 8013a16:	f000 8094 	beq.w	8013b42 <_dtoa_r+0x4da>
 8013a1a:	4b75      	ldr	r3, [pc, #468]	@ (8013bf0 <_dtoa_r+0x588>)
 8013a1c:	2200      	movs	r2, #0
 8013a1e:	4620      	mov	r0, r4
 8013a20:	4629      	mov	r1, r5
 8013a22:	f7ed f85b 	bl	8000adc <__aeabi_dcmplt>
 8013a26:	2800      	cmp	r0, #0
 8013a28:	f000 808b 	beq.w	8013b42 <_dtoa_r+0x4da>
 8013a2c:	9b03      	ldr	r3, [sp, #12]
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	f000 8087 	beq.w	8013b42 <_dtoa_r+0x4da>
 8013a34:	f1bb 0f00 	cmp.w	fp, #0
 8013a38:	dd34      	ble.n	8013aa4 <_dtoa_r+0x43c>
 8013a3a:	4620      	mov	r0, r4
 8013a3c:	4b6d      	ldr	r3, [pc, #436]	@ (8013bf4 <_dtoa_r+0x58c>)
 8013a3e:	2200      	movs	r2, #0
 8013a40:	4629      	mov	r1, r5
 8013a42:	f7ec fdd9 	bl	80005f8 <__aeabi_dmul>
 8013a46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013a4a:	f107 38ff 	add.w	r8, r7, #4294967295
 8013a4e:	3601      	adds	r6, #1
 8013a50:	465c      	mov	r4, fp
 8013a52:	4630      	mov	r0, r6
 8013a54:	f7ec fd66 	bl	8000524 <__aeabi_i2d>
 8013a58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013a5c:	f7ec fdcc 	bl	80005f8 <__aeabi_dmul>
 8013a60:	4b65      	ldr	r3, [pc, #404]	@ (8013bf8 <_dtoa_r+0x590>)
 8013a62:	2200      	movs	r2, #0
 8013a64:	f7ec fc12 	bl	800028c <__adddf3>
 8013a68:	4605      	mov	r5, r0
 8013a6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013a6e:	2c00      	cmp	r4, #0
 8013a70:	d16a      	bne.n	8013b48 <_dtoa_r+0x4e0>
 8013a72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013a76:	4b61      	ldr	r3, [pc, #388]	@ (8013bfc <_dtoa_r+0x594>)
 8013a78:	2200      	movs	r2, #0
 8013a7a:	f7ec fc05 	bl	8000288 <__aeabi_dsub>
 8013a7e:	4602      	mov	r2, r0
 8013a80:	460b      	mov	r3, r1
 8013a82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013a86:	462a      	mov	r2, r5
 8013a88:	4633      	mov	r3, r6
 8013a8a:	f7ed f845 	bl	8000b18 <__aeabi_dcmpgt>
 8013a8e:	2800      	cmp	r0, #0
 8013a90:	f040 8298 	bne.w	8013fc4 <_dtoa_r+0x95c>
 8013a94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013a98:	462a      	mov	r2, r5
 8013a9a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013a9e:	f7ed f81d 	bl	8000adc <__aeabi_dcmplt>
 8013aa2:	bb38      	cbnz	r0, 8013af4 <_dtoa_r+0x48c>
 8013aa4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013aa8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013aac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013aae:	2b00      	cmp	r3, #0
 8013ab0:	f2c0 8157 	blt.w	8013d62 <_dtoa_r+0x6fa>
 8013ab4:	2f0e      	cmp	r7, #14
 8013ab6:	f300 8154 	bgt.w	8013d62 <_dtoa_r+0x6fa>
 8013aba:	4b4b      	ldr	r3, [pc, #300]	@ (8013be8 <_dtoa_r+0x580>)
 8013abc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013ac0:	ed93 7b00 	vldr	d7, [r3]
 8013ac4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	ed8d 7b00 	vstr	d7, [sp]
 8013acc:	f280 80e5 	bge.w	8013c9a <_dtoa_r+0x632>
 8013ad0:	9b03      	ldr	r3, [sp, #12]
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	f300 80e1 	bgt.w	8013c9a <_dtoa_r+0x632>
 8013ad8:	d10c      	bne.n	8013af4 <_dtoa_r+0x48c>
 8013ada:	4b48      	ldr	r3, [pc, #288]	@ (8013bfc <_dtoa_r+0x594>)
 8013adc:	2200      	movs	r2, #0
 8013ade:	ec51 0b17 	vmov	r0, r1, d7
 8013ae2:	f7ec fd89 	bl	80005f8 <__aeabi_dmul>
 8013ae6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013aea:	f7ed f80b 	bl	8000b04 <__aeabi_dcmpge>
 8013aee:	2800      	cmp	r0, #0
 8013af0:	f000 8266 	beq.w	8013fc0 <_dtoa_r+0x958>
 8013af4:	2400      	movs	r4, #0
 8013af6:	4625      	mov	r5, r4
 8013af8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013afa:	4656      	mov	r6, sl
 8013afc:	ea6f 0803 	mvn.w	r8, r3
 8013b00:	2700      	movs	r7, #0
 8013b02:	4621      	mov	r1, r4
 8013b04:	4648      	mov	r0, r9
 8013b06:	f000 fc09 	bl	801431c <_Bfree>
 8013b0a:	2d00      	cmp	r5, #0
 8013b0c:	f000 80bd 	beq.w	8013c8a <_dtoa_r+0x622>
 8013b10:	b12f      	cbz	r7, 8013b1e <_dtoa_r+0x4b6>
 8013b12:	42af      	cmp	r7, r5
 8013b14:	d003      	beq.n	8013b1e <_dtoa_r+0x4b6>
 8013b16:	4639      	mov	r1, r7
 8013b18:	4648      	mov	r0, r9
 8013b1a:	f000 fbff 	bl	801431c <_Bfree>
 8013b1e:	4629      	mov	r1, r5
 8013b20:	4648      	mov	r0, r9
 8013b22:	f000 fbfb 	bl	801431c <_Bfree>
 8013b26:	e0b0      	b.n	8013c8a <_dtoa_r+0x622>
 8013b28:	07e2      	lsls	r2, r4, #31
 8013b2a:	d505      	bpl.n	8013b38 <_dtoa_r+0x4d0>
 8013b2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013b30:	f7ec fd62 	bl	80005f8 <__aeabi_dmul>
 8013b34:	3601      	adds	r6, #1
 8013b36:	2301      	movs	r3, #1
 8013b38:	1064      	asrs	r4, r4, #1
 8013b3a:	3508      	adds	r5, #8
 8013b3c:	e762      	b.n	8013a04 <_dtoa_r+0x39c>
 8013b3e:	2602      	movs	r6, #2
 8013b40:	e765      	b.n	8013a0e <_dtoa_r+0x3a6>
 8013b42:	9c03      	ldr	r4, [sp, #12]
 8013b44:	46b8      	mov	r8, r7
 8013b46:	e784      	b.n	8013a52 <_dtoa_r+0x3ea>
 8013b48:	4b27      	ldr	r3, [pc, #156]	@ (8013be8 <_dtoa_r+0x580>)
 8013b4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013b4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013b50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013b54:	4454      	add	r4, sl
 8013b56:	2900      	cmp	r1, #0
 8013b58:	d054      	beq.n	8013c04 <_dtoa_r+0x59c>
 8013b5a:	4929      	ldr	r1, [pc, #164]	@ (8013c00 <_dtoa_r+0x598>)
 8013b5c:	2000      	movs	r0, #0
 8013b5e:	f7ec fe75 	bl	800084c <__aeabi_ddiv>
 8013b62:	4633      	mov	r3, r6
 8013b64:	462a      	mov	r2, r5
 8013b66:	f7ec fb8f 	bl	8000288 <__aeabi_dsub>
 8013b6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013b6e:	4656      	mov	r6, sl
 8013b70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013b74:	f7ec fff0 	bl	8000b58 <__aeabi_d2iz>
 8013b78:	4605      	mov	r5, r0
 8013b7a:	f7ec fcd3 	bl	8000524 <__aeabi_i2d>
 8013b7e:	4602      	mov	r2, r0
 8013b80:	460b      	mov	r3, r1
 8013b82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013b86:	f7ec fb7f 	bl	8000288 <__aeabi_dsub>
 8013b8a:	3530      	adds	r5, #48	@ 0x30
 8013b8c:	4602      	mov	r2, r0
 8013b8e:	460b      	mov	r3, r1
 8013b90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013b94:	f806 5b01 	strb.w	r5, [r6], #1
 8013b98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013b9c:	f7ec ff9e 	bl	8000adc <__aeabi_dcmplt>
 8013ba0:	2800      	cmp	r0, #0
 8013ba2:	d172      	bne.n	8013c8a <_dtoa_r+0x622>
 8013ba4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013ba8:	4911      	ldr	r1, [pc, #68]	@ (8013bf0 <_dtoa_r+0x588>)
 8013baa:	2000      	movs	r0, #0
 8013bac:	f7ec fb6c 	bl	8000288 <__aeabi_dsub>
 8013bb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013bb4:	f7ec ff92 	bl	8000adc <__aeabi_dcmplt>
 8013bb8:	2800      	cmp	r0, #0
 8013bba:	f040 80b4 	bne.w	8013d26 <_dtoa_r+0x6be>
 8013bbe:	42a6      	cmp	r6, r4
 8013bc0:	f43f af70 	beq.w	8013aa4 <_dtoa_r+0x43c>
 8013bc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8013bf4 <_dtoa_r+0x58c>)
 8013bca:	2200      	movs	r2, #0
 8013bcc:	f7ec fd14 	bl	80005f8 <__aeabi_dmul>
 8013bd0:	4b08      	ldr	r3, [pc, #32]	@ (8013bf4 <_dtoa_r+0x58c>)
 8013bd2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013bd6:	2200      	movs	r2, #0
 8013bd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013bdc:	f7ec fd0c 	bl	80005f8 <__aeabi_dmul>
 8013be0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013be4:	e7c4      	b.n	8013b70 <_dtoa_r+0x508>
 8013be6:	bf00      	nop
 8013be8:	08015dc0 	.word	0x08015dc0
 8013bec:	08015d98 	.word	0x08015d98
 8013bf0:	3ff00000 	.word	0x3ff00000
 8013bf4:	40240000 	.word	0x40240000
 8013bf8:	401c0000 	.word	0x401c0000
 8013bfc:	40140000 	.word	0x40140000
 8013c00:	3fe00000 	.word	0x3fe00000
 8013c04:	4631      	mov	r1, r6
 8013c06:	4628      	mov	r0, r5
 8013c08:	f7ec fcf6 	bl	80005f8 <__aeabi_dmul>
 8013c0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013c10:	9413      	str	r4, [sp, #76]	@ 0x4c
 8013c12:	4656      	mov	r6, sl
 8013c14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013c18:	f7ec ff9e 	bl	8000b58 <__aeabi_d2iz>
 8013c1c:	4605      	mov	r5, r0
 8013c1e:	f7ec fc81 	bl	8000524 <__aeabi_i2d>
 8013c22:	4602      	mov	r2, r0
 8013c24:	460b      	mov	r3, r1
 8013c26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013c2a:	f7ec fb2d 	bl	8000288 <__aeabi_dsub>
 8013c2e:	3530      	adds	r5, #48	@ 0x30
 8013c30:	f806 5b01 	strb.w	r5, [r6], #1
 8013c34:	4602      	mov	r2, r0
 8013c36:	460b      	mov	r3, r1
 8013c38:	42a6      	cmp	r6, r4
 8013c3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013c3e:	f04f 0200 	mov.w	r2, #0
 8013c42:	d124      	bne.n	8013c8e <_dtoa_r+0x626>
 8013c44:	4baf      	ldr	r3, [pc, #700]	@ (8013f04 <_dtoa_r+0x89c>)
 8013c46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013c4a:	f7ec fb1f 	bl	800028c <__adddf3>
 8013c4e:	4602      	mov	r2, r0
 8013c50:	460b      	mov	r3, r1
 8013c52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013c56:	f7ec ff5f 	bl	8000b18 <__aeabi_dcmpgt>
 8013c5a:	2800      	cmp	r0, #0
 8013c5c:	d163      	bne.n	8013d26 <_dtoa_r+0x6be>
 8013c5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013c62:	49a8      	ldr	r1, [pc, #672]	@ (8013f04 <_dtoa_r+0x89c>)
 8013c64:	2000      	movs	r0, #0
 8013c66:	f7ec fb0f 	bl	8000288 <__aeabi_dsub>
 8013c6a:	4602      	mov	r2, r0
 8013c6c:	460b      	mov	r3, r1
 8013c6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013c72:	f7ec ff33 	bl	8000adc <__aeabi_dcmplt>
 8013c76:	2800      	cmp	r0, #0
 8013c78:	f43f af14 	beq.w	8013aa4 <_dtoa_r+0x43c>
 8013c7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8013c7e:	1e73      	subs	r3, r6, #1
 8013c80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013c82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013c86:	2b30      	cmp	r3, #48	@ 0x30
 8013c88:	d0f8      	beq.n	8013c7c <_dtoa_r+0x614>
 8013c8a:	4647      	mov	r7, r8
 8013c8c:	e03b      	b.n	8013d06 <_dtoa_r+0x69e>
 8013c8e:	4b9e      	ldr	r3, [pc, #632]	@ (8013f08 <_dtoa_r+0x8a0>)
 8013c90:	f7ec fcb2 	bl	80005f8 <__aeabi_dmul>
 8013c94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013c98:	e7bc      	b.n	8013c14 <_dtoa_r+0x5ac>
 8013c9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013c9e:	4656      	mov	r6, sl
 8013ca0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013ca4:	4620      	mov	r0, r4
 8013ca6:	4629      	mov	r1, r5
 8013ca8:	f7ec fdd0 	bl	800084c <__aeabi_ddiv>
 8013cac:	f7ec ff54 	bl	8000b58 <__aeabi_d2iz>
 8013cb0:	4680      	mov	r8, r0
 8013cb2:	f7ec fc37 	bl	8000524 <__aeabi_i2d>
 8013cb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013cba:	f7ec fc9d 	bl	80005f8 <__aeabi_dmul>
 8013cbe:	4602      	mov	r2, r0
 8013cc0:	460b      	mov	r3, r1
 8013cc2:	4620      	mov	r0, r4
 8013cc4:	4629      	mov	r1, r5
 8013cc6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013cca:	f7ec fadd 	bl	8000288 <__aeabi_dsub>
 8013cce:	f806 4b01 	strb.w	r4, [r6], #1
 8013cd2:	9d03      	ldr	r5, [sp, #12]
 8013cd4:	eba6 040a 	sub.w	r4, r6, sl
 8013cd8:	42a5      	cmp	r5, r4
 8013cda:	4602      	mov	r2, r0
 8013cdc:	460b      	mov	r3, r1
 8013cde:	d133      	bne.n	8013d48 <_dtoa_r+0x6e0>
 8013ce0:	f7ec fad4 	bl	800028c <__adddf3>
 8013ce4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013ce8:	4604      	mov	r4, r0
 8013cea:	460d      	mov	r5, r1
 8013cec:	f7ec ff14 	bl	8000b18 <__aeabi_dcmpgt>
 8013cf0:	b9c0      	cbnz	r0, 8013d24 <_dtoa_r+0x6bc>
 8013cf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013cf6:	4620      	mov	r0, r4
 8013cf8:	4629      	mov	r1, r5
 8013cfa:	f7ec fee5 	bl	8000ac8 <__aeabi_dcmpeq>
 8013cfe:	b110      	cbz	r0, 8013d06 <_dtoa_r+0x69e>
 8013d00:	f018 0f01 	tst.w	r8, #1
 8013d04:	d10e      	bne.n	8013d24 <_dtoa_r+0x6bc>
 8013d06:	9902      	ldr	r1, [sp, #8]
 8013d08:	4648      	mov	r0, r9
 8013d0a:	f000 fb07 	bl	801431c <_Bfree>
 8013d0e:	2300      	movs	r3, #0
 8013d10:	7033      	strb	r3, [r6, #0]
 8013d12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013d14:	3701      	adds	r7, #1
 8013d16:	601f      	str	r7, [r3, #0]
 8013d18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	f000 824b 	beq.w	80141b6 <_dtoa_r+0xb4e>
 8013d20:	601e      	str	r6, [r3, #0]
 8013d22:	e248      	b.n	80141b6 <_dtoa_r+0xb4e>
 8013d24:	46b8      	mov	r8, r7
 8013d26:	4633      	mov	r3, r6
 8013d28:	461e      	mov	r6, r3
 8013d2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013d2e:	2a39      	cmp	r2, #57	@ 0x39
 8013d30:	d106      	bne.n	8013d40 <_dtoa_r+0x6d8>
 8013d32:	459a      	cmp	sl, r3
 8013d34:	d1f8      	bne.n	8013d28 <_dtoa_r+0x6c0>
 8013d36:	2230      	movs	r2, #48	@ 0x30
 8013d38:	f108 0801 	add.w	r8, r8, #1
 8013d3c:	f88a 2000 	strb.w	r2, [sl]
 8013d40:	781a      	ldrb	r2, [r3, #0]
 8013d42:	3201      	adds	r2, #1
 8013d44:	701a      	strb	r2, [r3, #0]
 8013d46:	e7a0      	b.n	8013c8a <_dtoa_r+0x622>
 8013d48:	4b6f      	ldr	r3, [pc, #444]	@ (8013f08 <_dtoa_r+0x8a0>)
 8013d4a:	2200      	movs	r2, #0
 8013d4c:	f7ec fc54 	bl	80005f8 <__aeabi_dmul>
 8013d50:	2200      	movs	r2, #0
 8013d52:	2300      	movs	r3, #0
 8013d54:	4604      	mov	r4, r0
 8013d56:	460d      	mov	r5, r1
 8013d58:	f7ec feb6 	bl	8000ac8 <__aeabi_dcmpeq>
 8013d5c:	2800      	cmp	r0, #0
 8013d5e:	d09f      	beq.n	8013ca0 <_dtoa_r+0x638>
 8013d60:	e7d1      	b.n	8013d06 <_dtoa_r+0x69e>
 8013d62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013d64:	2a00      	cmp	r2, #0
 8013d66:	f000 80ea 	beq.w	8013f3e <_dtoa_r+0x8d6>
 8013d6a:	9a07      	ldr	r2, [sp, #28]
 8013d6c:	2a01      	cmp	r2, #1
 8013d6e:	f300 80cd 	bgt.w	8013f0c <_dtoa_r+0x8a4>
 8013d72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013d74:	2a00      	cmp	r2, #0
 8013d76:	f000 80c1 	beq.w	8013efc <_dtoa_r+0x894>
 8013d7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013d7e:	9c08      	ldr	r4, [sp, #32]
 8013d80:	9e00      	ldr	r6, [sp, #0]
 8013d82:	9a00      	ldr	r2, [sp, #0]
 8013d84:	441a      	add	r2, r3
 8013d86:	9200      	str	r2, [sp, #0]
 8013d88:	9a06      	ldr	r2, [sp, #24]
 8013d8a:	2101      	movs	r1, #1
 8013d8c:	441a      	add	r2, r3
 8013d8e:	4648      	mov	r0, r9
 8013d90:	9206      	str	r2, [sp, #24]
 8013d92:	f000 fb77 	bl	8014484 <__i2b>
 8013d96:	4605      	mov	r5, r0
 8013d98:	b166      	cbz	r6, 8013db4 <_dtoa_r+0x74c>
 8013d9a:	9b06      	ldr	r3, [sp, #24]
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	dd09      	ble.n	8013db4 <_dtoa_r+0x74c>
 8013da0:	42b3      	cmp	r3, r6
 8013da2:	9a00      	ldr	r2, [sp, #0]
 8013da4:	bfa8      	it	ge
 8013da6:	4633      	movge	r3, r6
 8013da8:	1ad2      	subs	r2, r2, r3
 8013daa:	9200      	str	r2, [sp, #0]
 8013dac:	9a06      	ldr	r2, [sp, #24]
 8013dae:	1af6      	subs	r6, r6, r3
 8013db0:	1ad3      	subs	r3, r2, r3
 8013db2:	9306      	str	r3, [sp, #24]
 8013db4:	9b08      	ldr	r3, [sp, #32]
 8013db6:	b30b      	cbz	r3, 8013dfc <_dtoa_r+0x794>
 8013db8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	f000 80c6 	beq.w	8013f4c <_dtoa_r+0x8e4>
 8013dc0:	2c00      	cmp	r4, #0
 8013dc2:	f000 80c0 	beq.w	8013f46 <_dtoa_r+0x8de>
 8013dc6:	4629      	mov	r1, r5
 8013dc8:	4622      	mov	r2, r4
 8013dca:	4648      	mov	r0, r9
 8013dcc:	f000 fc12 	bl	80145f4 <__pow5mult>
 8013dd0:	9a02      	ldr	r2, [sp, #8]
 8013dd2:	4601      	mov	r1, r0
 8013dd4:	4605      	mov	r5, r0
 8013dd6:	4648      	mov	r0, r9
 8013dd8:	f000 fb6a 	bl	80144b0 <__multiply>
 8013ddc:	9902      	ldr	r1, [sp, #8]
 8013dde:	4680      	mov	r8, r0
 8013de0:	4648      	mov	r0, r9
 8013de2:	f000 fa9b 	bl	801431c <_Bfree>
 8013de6:	9b08      	ldr	r3, [sp, #32]
 8013de8:	1b1b      	subs	r3, r3, r4
 8013dea:	9308      	str	r3, [sp, #32]
 8013dec:	f000 80b1 	beq.w	8013f52 <_dtoa_r+0x8ea>
 8013df0:	9a08      	ldr	r2, [sp, #32]
 8013df2:	4641      	mov	r1, r8
 8013df4:	4648      	mov	r0, r9
 8013df6:	f000 fbfd 	bl	80145f4 <__pow5mult>
 8013dfa:	9002      	str	r0, [sp, #8]
 8013dfc:	2101      	movs	r1, #1
 8013dfe:	4648      	mov	r0, r9
 8013e00:	f000 fb40 	bl	8014484 <__i2b>
 8013e04:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013e06:	4604      	mov	r4, r0
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	f000 81d8 	beq.w	80141be <_dtoa_r+0xb56>
 8013e0e:	461a      	mov	r2, r3
 8013e10:	4601      	mov	r1, r0
 8013e12:	4648      	mov	r0, r9
 8013e14:	f000 fbee 	bl	80145f4 <__pow5mult>
 8013e18:	9b07      	ldr	r3, [sp, #28]
 8013e1a:	2b01      	cmp	r3, #1
 8013e1c:	4604      	mov	r4, r0
 8013e1e:	f300 809f 	bgt.w	8013f60 <_dtoa_r+0x8f8>
 8013e22:	9b04      	ldr	r3, [sp, #16]
 8013e24:	2b00      	cmp	r3, #0
 8013e26:	f040 8097 	bne.w	8013f58 <_dtoa_r+0x8f0>
 8013e2a:	9b05      	ldr	r3, [sp, #20]
 8013e2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	f040 8093 	bne.w	8013f5c <_dtoa_r+0x8f4>
 8013e36:	9b05      	ldr	r3, [sp, #20]
 8013e38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013e3c:	0d1b      	lsrs	r3, r3, #20
 8013e3e:	051b      	lsls	r3, r3, #20
 8013e40:	b133      	cbz	r3, 8013e50 <_dtoa_r+0x7e8>
 8013e42:	9b00      	ldr	r3, [sp, #0]
 8013e44:	3301      	adds	r3, #1
 8013e46:	9300      	str	r3, [sp, #0]
 8013e48:	9b06      	ldr	r3, [sp, #24]
 8013e4a:	3301      	adds	r3, #1
 8013e4c:	9306      	str	r3, [sp, #24]
 8013e4e:	2301      	movs	r3, #1
 8013e50:	9308      	str	r3, [sp, #32]
 8013e52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	f000 81b8 	beq.w	80141ca <_dtoa_r+0xb62>
 8013e5a:	6923      	ldr	r3, [r4, #16]
 8013e5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013e60:	6918      	ldr	r0, [r3, #16]
 8013e62:	f000 fac3 	bl	80143ec <__hi0bits>
 8013e66:	f1c0 0020 	rsb	r0, r0, #32
 8013e6a:	9b06      	ldr	r3, [sp, #24]
 8013e6c:	4418      	add	r0, r3
 8013e6e:	f010 001f 	ands.w	r0, r0, #31
 8013e72:	f000 8082 	beq.w	8013f7a <_dtoa_r+0x912>
 8013e76:	f1c0 0320 	rsb	r3, r0, #32
 8013e7a:	2b04      	cmp	r3, #4
 8013e7c:	dd73      	ble.n	8013f66 <_dtoa_r+0x8fe>
 8013e7e:	9b00      	ldr	r3, [sp, #0]
 8013e80:	f1c0 001c 	rsb	r0, r0, #28
 8013e84:	4403      	add	r3, r0
 8013e86:	9300      	str	r3, [sp, #0]
 8013e88:	9b06      	ldr	r3, [sp, #24]
 8013e8a:	4403      	add	r3, r0
 8013e8c:	4406      	add	r6, r0
 8013e8e:	9306      	str	r3, [sp, #24]
 8013e90:	9b00      	ldr	r3, [sp, #0]
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	dd05      	ble.n	8013ea2 <_dtoa_r+0x83a>
 8013e96:	9902      	ldr	r1, [sp, #8]
 8013e98:	461a      	mov	r2, r3
 8013e9a:	4648      	mov	r0, r9
 8013e9c:	f000 fc04 	bl	80146a8 <__lshift>
 8013ea0:	9002      	str	r0, [sp, #8]
 8013ea2:	9b06      	ldr	r3, [sp, #24]
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	dd05      	ble.n	8013eb4 <_dtoa_r+0x84c>
 8013ea8:	4621      	mov	r1, r4
 8013eaa:	461a      	mov	r2, r3
 8013eac:	4648      	mov	r0, r9
 8013eae:	f000 fbfb 	bl	80146a8 <__lshift>
 8013eb2:	4604      	mov	r4, r0
 8013eb4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013eb6:	2b00      	cmp	r3, #0
 8013eb8:	d061      	beq.n	8013f7e <_dtoa_r+0x916>
 8013eba:	9802      	ldr	r0, [sp, #8]
 8013ebc:	4621      	mov	r1, r4
 8013ebe:	f000 fc5f 	bl	8014780 <__mcmp>
 8013ec2:	2800      	cmp	r0, #0
 8013ec4:	da5b      	bge.n	8013f7e <_dtoa_r+0x916>
 8013ec6:	2300      	movs	r3, #0
 8013ec8:	9902      	ldr	r1, [sp, #8]
 8013eca:	220a      	movs	r2, #10
 8013ecc:	4648      	mov	r0, r9
 8013ece:	f000 fa47 	bl	8014360 <__multadd>
 8013ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ed4:	9002      	str	r0, [sp, #8]
 8013ed6:	f107 38ff 	add.w	r8, r7, #4294967295
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	f000 8177 	beq.w	80141ce <_dtoa_r+0xb66>
 8013ee0:	4629      	mov	r1, r5
 8013ee2:	2300      	movs	r3, #0
 8013ee4:	220a      	movs	r2, #10
 8013ee6:	4648      	mov	r0, r9
 8013ee8:	f000 fa3a 	bl	8014360 <__multadd>
 8013eec:	f1bb 0f00 	cmp.w	fp, #0
 8013ef0:	4605      	mov	r5, r0
 8013ef2:	dc6f      	bgt.n	8013fd4 <_dtoa_r+0x96c>
 8013ef4:	9b07      	ldr	r3, [sp, #28]
 8013ef6:	2b02      	cmp	r3, #2
 8013ef8:	dc49      	bgt.n	8013f8e <_dtoa_r+0x926>
 8013efa:	e06b      	b.n	8013fd4 <_dtoa_r+0x96c>
 8013efc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013efe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8013f02:	e73c      	b.n	8013d7e <_dtoa_r+0x716>
 8013f04:	3fe00000 	.word	0x3fe00000
 8013f08:	40240000 	.word	0x40240000
 8013f0c:	9b03      	ldr	r3, [sp, #12]
 8013f0e:	1e5c      	subs	r4, r3, #1
 8013f10:	9b08      	ldr	r3, [sp, #32]
 8013f12:	42a3      	cmp	r3, r4
 8013f14:	db09      	blt.n	8013f2a <_dtoa_r+0x8c2>
 8013f16:	1b1c      	subs	r4, r3, r4
 8013f18:	9b03      	ldr	r3, [sp, #12]
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	f6bf af30 	bge.w	8013d80 <_dtoa_r+0x718>
 8013f20:	9b00      	ldr	r3, [sp, #0]
 8013f22:	9a03      	ldr	r2, [sp, #12]
 8013f24:	1a9e      	subs	r6, r3, r2
 8013f26:	2300      	movs	r3, #0
 8013f28:	e72b      	b.n	8013d82 <_dtoa_r+0x71a>
 8013f2a:	9b08      	ldr	r3, [sp, #32]
 8013f2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013f2e:	9408      	str	r4, [sp, #32]
 8013f30:	1ae3      	subs	r3, r4, r3
 8013f32:	441a      	add	r2, r3
 8013f34:	9e00      	ldr	r6, [sp, #0]
 8013f36:	9b03      	ldr	r3, [sp, #12]
 8013f38:	920d      	str	r2, [sp, #52]	@ 0x34
 8013f3a:	2400      	movs	r4, #0
 8013f3c:	e721      	b.n	8013d82 <_dtoa_r+0x71a>
 8013f3e:	9c08      	ldr	r4, [sp, #32]
 8013f40:	9e00      	ldr	r6, [sp, #0]
 8013f42:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8013f44:	e728      	b.n	8013d98 <_dtoa_r+0x730>
 8013f46:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8013f4a:	e751      	b.n	8013df0 <_dtoa_r+0x788>
 8013f4c:	9a08      	ldr	r2, [sp, #32]
 8013f4e:	9902      	ldr	r1, [sp, #8]
 8013f50:	e750      	b.n	8013df4 <_dtoa_r+0x78c>
 8013f52:	f8cd 8008 	str.w	r8, [sp, #8]
 8013f56:	e751      	b.n	8013dfc <_dtoa_r+0x794>
 8013f58:	2300      	movs	r3, #0
 8013f5a:	e779      	b.n	8013e50 <_dtoa_r+0x7e8>
 8013f5c:	9b04      	ldr	r3, [sp, #16]
 8013f5e:	e777      	b.n	8013e50 <_dtoa_r+0x7e8>
 8013f60:	2300      	movs	r3, #0
 8013f62:	9308      	str	r3, [sp, #32]
 8013f64:	e779      	b.n	8013e5a <_dtoa_r+0x7f2>
 8013f66:	d093      	beq.n	8013e90 <_dtoa_r+0x828>
 8013f68:	9a00      	ldr	r2, [sp, #0]
 8013f6a:	331c      	adds	r3, #28
 8013f6c:	441a      	add	r2, r3
 8013f6e:	9200      	str	r2, [sp, #0]
 8013f70:	9a06      	ldr	r2, [sp, #24]
 8013f72:	441a      	add	r2, r3
 8013f74:	441e      	add	r6, r3
 8013f76:	9206      	str	r2, [sp, #24]
 8013f78:	e78a      	b.n	8013e90 <_dtoa_r+0x828>
 8013f7a:	4603      	mov	r3, r0
 8013f7c:	e7f4      	b.n	8013f68 <_dtoa_r+0x900>
 8013f7e:	9b03      	ldr	r3, [sp, #12]
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	46b8      	mov	r8, r7
 8013f84:	dc20      	bgt.n	8013fc8 <_dtoa_r+0x960>
 8013f86:	469b      	mov	fp, r3
 8013f88:	9b07      	ldr	r3, [sp, #28]
 8013f8a:	2b02      	cmp	r3, #2
 8013f8c:	dd1e      	ble.n	8013fcc <_dtoa_r+0x964>
 8013f8e:	f1bb 0f00 	cmp.w	fp, #0
 8013f92:	f47f adb1 	bne.w	8013af8 <_dtoa_r+0x490>
 8013f96:	4621      	mov	r1, r4
 8013f98:	465b      	mov	r3, fp
 8013f9a:	2205      	movs	r2, #5
 8013f9c:	4648      	mov	r0, r9
 8013f9e:	f000 f9df 	bl	8014360 <__multadd>
 8013fa2:	4601      	mov	r1, r0
 8013fa4:	4604      	mov	r4, r0
 8013fa6:	9802      	ldr	r0, [sp, #8]
 8013fa8:	f000 fbea 	bl	8014780 <__mcmp>
 8013fac:	2800      	cmp	r0, #0
 8013fae:	f77f ada3 	ble.w	8013af8 <_dtoa_r+0x490>
 8013fb2:	4656      	mov	r6, sl
 8013fb4:	2331      	movs	r3, #49	@ 0x31
 8013fb6:	f806 3b01 	strb.w	r3, [r6], #1
 8013fba:	f108 0801 	add.w	r8, r8, #1
 8013fbe:	e59f      	b.n	8013b00 <_dtoa_r+0x498>
 8013fc0:	9c03      	ldr	r4, [sp, #12]
 8013fc2:	46b8      	mov	r8, r7
 8013fc4:	4625      	mov	r5, r4
 8013fc6:	e7f4      	b.n	8013fb2 <_dtoa_r+0x94a>
 8013fc8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8013fcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	f000 8101 	beq.w	80141d6 <_dtoa_r+0xb6e>
 8013fd4:	2e00      	cmp	r6, #0
 8013fd6:	dd05      	ble.n	8013fe4 <_dtoa_r+0x97c>
 8013fd8:	4629      	mov	r1, r5
 8013fda:	4632      	mov	r2, r6
 8013fdc:	4648      	mov	r0, r9
 8013fde:	f000 fb63 	bl	80146a8 <__lshift>
 8013fe2:	4605      	mov	r5, r0
 8013fe4:	9b08      	ldr	r3, [sp, #32]
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d05c      	beq.n	80140a4 <_dtoa_r+0xa3c>
 8013fea:	6869      	ldr	r1, [r5, #4]
 8013fec:	4648      	mov	r0, r9
 8013fee:	f000 f955 	bl	801429c <_Balloc>
 8013ff2:	4606      	mov	r6, r0
 8013ff4:	b928      	cbnz	r0, 8014002 <_dtoa_r+0x99a>
 8013ff6:	4b82      	ldr	r3, [pc, #520]	@ (8014200 <_dtoa_r+0xb98>)
 8013ff8:	4602      	mov	r2, r0
 8013ffa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013ffe:	f7ff bb4a 	b.w	8013696 <_dtoa_r+0x2e>
 8014002:	692a      	ldr	r2, [r5, #16]
 8014004:	3202      	adds	r2, #2
 8014006:	0092      	lsls	r2, r2, #2
 8014008:	f105 010c 	add.w	r1, r5, #12
 801400c:	300c      	adds	r0, #12
 801400e:	f7ff fa94 	bl	801353a <memcpy>
 8014012:	2201      	movs	r2, #1
 8014014:	4631      	mov	r1, r6
 8014016:	4648      	mov	r0, r9
 8014018:	f000 fb46 	bl	80146a8 <__lshift>
 801401c:	f10a 0301 	add.w	r3, sl, #1
 8014020:	9300      	str	r3, [sp, #0]
 8014022:	eb0a 030b 	add.w	r3, sl, fp
 8014026:	9308      	str	r3, [sp, #32]
 8014028:	9b04      	ldr	r3, [sp, #16]
 801402a:	f003 0301 	and.w	r3, r3, #1
 801402e:	462f      	mov	r7, r5
 8014030:	9306      	str	r3, [sp, #24]
 8014032:	4605      	mov	r5, r0
 8014034:	9b00      	ldr	r3, [sp, #0]
 8014036:	9802      	ldr	r0, [sp, #8]
 8014038:	4621      	mov	r1, r4
 801403a:	f103 3bff 	add.w	fp, r3, #4294967295
 801403e:	f7ff fa8a 	bl	8013556 <quorem>
 8014042:	4603      	mov	r3, r0
 8014044:	3330      	adds	r3, #48	@ 0x30
 8014046:	9003      	str	r0, [sp, #12]
 8014048:	4639      	mov	r1, r7
 801404a:	9802      	ldr	r0, [sp, #8]
 801404c:	9309      	str	r3, [sp, #36]	@ 0x24
 801404e:	f000 fb97 	bl	8014780 <__mcmp>
 8014052:	462a      	mov	r2, r5
 8014054:	9004      	str	r0, [sp, #16]
 8014056:	4621      	mov	r1, r4
 8014058:	4648      	mov	r0, r9
 801405a:	f000 fbad 	bl	80147b8 <__mdiff>
 801405e:	68c2      	ldr	r2, [r0, #12]
 8014060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014062:	4606      	mov	r6, r0
 8014064:	bb02      	cbnz	r2, 80140a8 <_dtoa_r+0xa40>
 8014066:	4601      	mov	r1, r0
 8014068:	9802      	ldr	r0, [sp, #8]
 801406a:	f000 fb89 	bl	8014780 <__mcmp>
 801406e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014070:	4602      	mov	r2, r0
 8014072:	4631      	mov	r1, r6
 8014074:	4648      	mov	r0, r9
 8014076:	920c      	str	r2, [sp, #48]	@ 0x30
 8014078:	9309      	str	r3, [sp, #36]	@ 0x24
 801407a:	f000 f94f 	bl	801431c <_Bfree>
 801407e:	9b07      	ldr	r3, [sp, #28]
 8014080:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014082:	9e00      	ldr	r6, [sp, #0]
 8014084:	ea42 0103 	orr.w	r1, r2, r3
 8014088:	9b06      	ldr	r3, [sp, #24]
 801408a:	4319      	orrs	r1, r3
 801408c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801408e:	d10d      	bne.n	80140ac <_dtoa_r+0xa44>
 8014090:	2b39      	cmp	r3, #57	@ 0x39
 8014092:	d027      	beq.n	80140e4 <_dtoa_r+0xa7c>
 8014094:	9a04      	ldr	r2, [sp, #16]
 8014096:	2a00      	cmp	r2, #0
 8014098:	dd01      	ble.n	801409e <_dtoa_r+0xa36>
 801409a:	9b03      	ldr	r3, [sp, #12]
 801409c:	3331      	adds	r3, #49	@ 0x31
 801409e:	f88b 3000 	strb.w	r3, [fp]
 80140a2:	e52e      	b.n	8013b02 <_dtoa_r+0x49a>
 80140a4:	4628      	mov	r0, r5
 80140a6:	e7b9      	b.n	801401c <_dtoa_r+0x9b4>
 80140a8:	2201      	movs	r2, #1
 80140aa:	e7e2      	b.n	8014072 <_dtoa_r+0xa0a>
 80140ac:	9904      	ldr	r1, [sp, #16]
 80140ae:	2900      	cmp	r1, #0
 80140b0:	db04      	blt.n	80140bc <_dtoa_r+0xa54>
 80140b2:	9807      	ldr	r0, [sp, #28]
 80140b4:	4301      	orrs	r1, r0
 80140b6:	9806      	ldr	r0, [sp, #24]
 80140b8:	4301      	orrs	r1, r0
 80140ba:	d120      	bne.n	80140fe <_dtoa_r+0xa96>
 80140bc:	2a00      	cmp	r2, #0
 80140be:	ddee      	ble.n	801409e <_dtoa_r+0xa36>
 80140c0:	9902      	ldr	r1, [sp, #8]
 80140c2:	9300      	str	r3, [sp, #0]
 80140c4:	2201      	movs	r2, #1
 80140c6:	4648      	mov	r0, r9
 80140c8:	f000 faee 	bl	80146a8 <__lshift>
 80140cc:	4621      	mov	r1, r4
 80140ce:	9002      	str	r0, [sp, #8]
 80140d0:	f000 fb56 	bl	8014780 <__mcmp>
 80140d4:	2800      	cmp	r0, #0
 80140d6:	9b00      	ldr	r3, [sp, #0]
 80140d8:	dc02      	bgt.n	80140e0 <_dtoa_r+0xa78>
 80140da:	d1e0      	bne.n	801409e <_dtoa_r+0xa36>
 80140dc:	07da      	lsls	r2, r3, #31
 80140de:	d5de      	bpl.n	801409e <_dtoa_r+0xa36>
 80140e0:	2b39      	cmp	r3, #57	@ 0x39
 80140e2:	d1da      	bne.n	801409a <_dtoa_r+0xa32>
 80140e4:	2339      	movs	r3, #57	@ 0x39
 80140e6:	f88b 3000 	strb.w	r3, [fp]
 80140ea:	4633      	mov	r3, r6
 80140ec:	461e      	mov	r6, r3
 80140ee:	3b01      	subs	r3, #1
 80140f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80140f4:	2a39      	cmp	r2, #57	@ 0x39
 80140f6:	d04e      	beq.n	8014196 <_dtoa_r+0xb2e>
 80140f8:	3201      	adds	r2, #1
 80140fa:	701a      	strb	r2, [r3, #0]
 80140fc:	e501      	b.n	8013b02 <_dtoa_r+0x49a>
 80140fe:	2a00      	cmp	r2, #0
 8014100:	dd03      	ble.n	801410a <_dtoa_r+0xaa2>
 8014102:	2b39      	cmp	r3, #57	@ 0x39
 8014104:	d0ee      	beq.n	80140e4 <_dtoa_r+0xa7c>
 8014106:	3301      	adds	r3, #1
 8014108:	e7c9      	b.n	801409e <_dtoa_r+0xa36>
 801410a:	9a00      	ldr	r2, [sp, #0]
 801410c:	9908      	ldr	r1, [sp, #32]
 801410e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014112:	428a      	cmp	r2, r1
 8014114:	d028      	beq.n	8014168 <_dtoa_r+0xb00>
 8014116:	9902      	ldr	r1, [sp, #8]
 8014118:	2300      	movs	r3, #0
 801411a:	220a      	movs	r2, #10
 801411c:	4648      	mov	r0, r9
 801411e:	f000 f91f 	bl	8014360 <__multadd>
 8014122:	42af      	cmp	r7, r5
 8014124:	9002      	str	r0, [sp, #8]
 8014126:	f04f 0300 	mov.w	r3, #0
 801412a:	f04f 020a 	mov.w	r2, #10
 801412e:	4639      	mov	r1, r7
 8014130:	4648      	mov	r0, r9
 8014132:	d107      	bne.n	8014144 <_dtoa_r+0xadc>
 8014134:	f000 f914 	bl	8014360 <__multadd>
 8014138:	4607      	mov	r7, r0
 801413a:	4605      	mov	r5, r0
 801413c:	9b00      	ldr	r3, [sp, #0]
 801413e:	3301      	adds	r3, #1
 8014140:	9300      	str	r3, [sp, #0]
 8014142:	e777      	b.n	8014034 <_dtoa_r+0x9cc>
 8014144:	f000 f90c 	bl	8014360 <__multadd>
 8014148:	4629      	mov	r1, r5
 801414a:	4607      	mov	r7, r0
 801414c:	2300      	movs	r3, #0
 801414e:	220a      	movs	r2, #10
 8014150:	4648      	mov	r0, r9
 8014152:	f000 f905 	bl	8014360 <__multadd>
 8014156:	4605      	mov	r5, r0
 8014158:	e7f0      	b.n	801413c <_dtoa_r+0xad4>
 801415a:	f1bb 0f00 	cmp.w	fp, #0
 801415e:	bfcc      	ite	gt
 8014160:	465e      	movgt	r6, fp
 8014162:	2601      	movle	r6, #1
 8014164:	4456      	add	r6, sl
 8014166:	2700      	movs	r7, #0
 8014168:	9902      	ldr	r1, [sp, #8]
 801416a:	9300      	str	r3, [sp, #0]
 801416c:	2201      	movs	r2, #1
 801416e:	4648      	mov	r0, r9
 8014170:	f000 fa9a 	bl	80146a8 <__lshift>
 8014174:	4621      	mov	r1, r4
 8014176:	9002      	str	r0, [sp, #8]
 8014178:	f000 fb02 	bl	8014780 <__mcmp>
 801417c:	2800      	cmp	r0, #0
 801417e:	dcb4      	bgt.n	80140ea <_dtoa_r+0xa82>
 8014180:	d102      	bne.n	8014188 <_dtoa_r+0xb20>
 8014182:	9b00      	ldr	r3, [sp, #0]
 8014184:	07db      	lsls	r3, r3, #31
 8014186:	d4b0      	bmi.n	80140ea <_dtoa_r+0xa82>
 8014188:	4633      	mov	r3, r6
 801418a:	461e      	mov	r6, r3
 801418c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014190:	2a30      	cmp	r2, #48	@ 0x30
 8014192:	d0fa      	beq.n	801418a <_dtoa_r+0xb22>
 8014194:	e4b5      	b.n	8013b02 <_dtoa_r+0x49a>
 8014196:	459a      	cmp	sl, r3
 8014198:	d1a8      	bne.n	80140ec <_dtoa_r+0xa84>
 801419a:	2331      	movs	r3, #49	@ 0x31
 801419c:	f108 0801 	add.w	r8, r8, #1
 80141a0:	f88a 3000 	strb.w	r3, [sl]
 80141a4:	e4ad      	b.n	8013b02 <_dtoa_r+0x49a>
 80141a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80141a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8014204 <_dtoa_r+0xb9c>
 80141ac:	b11b      	cbz	r3, 80141b6 <_dtoa_r+0xb4e>
 80141ae:	f10a 0308 	add.w	r3, sl, #8
 80141b2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80141b4:	6013      	str	r3, [r2, #0]
 80141b6:	4650      	mov	r0, sl
 80141b8:	b017      	add	sp, #92	@ 0x5c
 80141ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141be:	9b07      	ldr	r3, [sp, #28]
 80141c0:	2b01      	cmp	r3, #1
 80141c2:	f77f ae2e 	ble.w	8013e22 <_dtoa_r+0x7ba>
 80141c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80141c8:	9308      	str	r3, [sp, #32]
 80141ca:	2001      	movs	r0, #1
 80141cc:	e64d      	b.n	8013e6a <_dtoa_r+0x802>
 80141ce:	f1bb 0f00 	cmp.w	fp, #0
 80141d2:	f77f aed9 	ble.w	8013f88 <_dtoa_r+0x920>
 80141d6:	4656      	mov	r6, sl
 80141d8:	9802      	ldr	r0, [sp, #8]
 80141da:	4621      	mov	r1, r4
 80141dc:	f7ff f9bb 	bl	8013556 <quorem>
 80141e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80141e4:	f806 3b01 	strb.w	r3, [r6], #1
 80141e8:	eba6 020a 	sub.w	r2, r6, sl
 80141ec:	4593      	cmp	fp, r2
 80141ee:	ddb4      	ble.n	801415a <_dtoa_r+0xaf2>
 80141f0:	9902      	ldr	r1, [sp, #8]
 80141f2:	2300      	movs	r3, #0
 80141f4:	220a      	movs	r2, #10
 80141f6:	4648      	mov	r0, r9
 80141f8:	f000 f8b2 	bl	8014360 <__multadd>
 80141fc:	9002      	str	r0, [sp, #8]
 80141fe:	e7eb      	b.n	80141d8 <_dtoa_r+0xb70>
 8014200:	08015cc8 	.word	0x08015cc8
 8014204:	08015c4c 	.word	0x08015c4c

08014208 <_free_r>:
 8014208:	b538      	push	{r3, r4, r5, lr}
 801420a:	4605      	mov	r5, r0
 801420c:	2900      	cmp	r1, #0
 801420e:	d041      	beq.n	8014294 <_free_r+0x8c>
 8014210:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014214:	1f0c      	subs	r4, r1, #4
 8014216:	2b00      	cmp	r3, #0
 8014218:	bfb8      	it	lt
 801421a:	18e4      	addlt	r4, r4, r3
 801421c:	f7fe fb74 	bl	8012908 <__malloc_lock>
 8014220:	4a1d      	ldr	r2, [pc, #116]	@ (8014298 <_free_r+0x90>)
 8014222:	6813      	ldr	r3, [r2, #0]
 8014224:	b933      	cbnz	r3, 8014234 <_free_r+0x2c>
 8014226:	6063      	str	r3, [r4, #4]
 8014228:	6014      	str	r4, [r2, #0]
 801422a:	4628      	mov	r0, r5
 801422c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014230:	f7fe bb70 	b.w	8012914 <__malloc_unlock>
 8014234:	42a3      	cmp	r3, r4
 8014236:	d908      	bls.n	801424a <_free_r+0x42>
 8014238:	6820      	ldr	r0, [r4, #0]
 801423a:	1821      	adds	r1, r4, r0
 801423c:	428b      	cmp	r3, r1
 801423e:	bf01      	itttt	eq
 8014240:	6819      	ldreq	r1, [r3, #0]
 8014242:	685b      	ldreq	r3, [r3, #4]
 8014244:	1809      	addeq	r1, r1, r0
 8014246:	6021      	streq	r1, [r4, #0]
 8014248:	e7ed      	b.n	8014226 <_free_r+0x1e>
 801424a:	461a      	mov	r2, r3
 801424c:	685b      	ldr	r3, [r3, #4]
 801424e:	b10b      	cbz	r3, 8014254 <_free_r+0x4c>
 8014250:	42a3      	cmp	r3, r4
 8014252:	d9fa      	bls.n	801424a <_free_r+0x42>
 8014254:	6811      	ldr	r1, [r2, #0]
 8014256:	1850      	adds	r0, r2, r1
 8014258:	42a0      	cmp	r0, r4
 801425a:	d10b      	bne.n	8014274 <_free_r+0x6c>
 801425c:	6820      	ldr	r0, [r4, #0]
 801425e:	4401      	add	r1, r0
 8014260:	1850      	adds	r0, r2, r1
 8014262:	4283      	cmp	r3, r0
 8014264:	6011      	str	r1, [r2, #0]
 8014266:	d1e0      	bne.n	801422a <_free_r+0x22>
 8014268:	6818      	ldr	r0, [r3, #0]
 801426a:	685b      	ldr	r3, [r3, #4]
 801426c:	6053      	str	r3, [r2, #4]
 801426e:	4408      	add	r0, r1
 8014270:	6010      	str	r0, [r2, #0]
 8014272:	e7da      	b.n	801422a <_free_r+0x22>
 8014274:	d902      	bls.n	801427c <_free_r+0x74>
 8014276:	230c      	movs	r3, #12
 8014278:	602b      	str	r3, [r5, #0]
 801427a:	e7d6      	b.n	801422a <_free_r+0x22>
 801427c:	6820      	ldr	r0, [r4, #0]
 801427e:	1821      	adds	r1, r4, r0
 8014280:	428b      	cmp	r3, r1
 8014282:	bf04      	itt	eq
 8014284:	6819      	ldreq	r1, [r3, #0]
 8014286:	685b      	ldreq	r3, [r3, #4]
 8014288:	6063      	str	r3, [r4, #4]
 801428a:	bf04      	itt	eq
 801428c:	1809      	addeq	r1, r1, r0
 801428e:	6021      	streq	r1, [r4, #0]
 8014290:	6054      	str	r4, [r2, #4]
 8014292:	e7ca      	b.n	801422a <_free_r+0x22>
 8014294:	bd38      	pop	{r3, r4, r5, pc}
 8014296:	bf00      	nop
 8014298:	20005c98 	.word	0x20005c98

0801429c <_Balloc>:
 801429c:	b570      	push	{r4, r5, r6, lr}
 801429e:	69c6      	ldr	r6, [r0, #28]
 80142a0:	4604      	mov	r4, r0
 80142a2:	460d      	mov	r5, r1
 80142a4:	b976      	cbnz	r6, 80142c4 <_Balloc+0x28>
 80142a6:	2010      	movs	r0, #16
 80142a8:	f7fe fa7c 	bl	80127a4 <malloc>
 80142ac:	4602      	mov	r2, r0
 80142ae:	61e0      	str	r0, [r4, #28]
 80142b0:	b920      	cbnz	r0, 80142bc <_Balloc+0x20>
 80142b2:	4b18      	ldr	r3, [pc, #96]	@ (8014314 <_Balloc+0x78>)
 80142b4:	4818      	ldr	r0, [pc, #96]	@ (8014318 <_Balloc+0x7c>)
 80142b6:	216b      	movs	r1, #107	@ 0x6b
 80142b8:	f000 fd88 	bl	8014dcc <__assert_func>
 80142bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80142c0:	6006      	str	r6, [r0, #0]
 80142c2:	60c6      	str	r6, [r0, #12]
 80142c4:	69e6      	ldr	r6, [r4, #28]
 80142c6:	68f3      	ldr	r3, [r6, #12]
 80142c8:	b183      	cbz	r3, 80142ec <_Balloc+0x50>
 80142ca:	69e3      	ldr	r3, [r4, #28]
 80142cc:	68db      	ldr	r3, [r3, #12]
 80142ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80142d2:	b9b8      	cbnz	r0, 8014304 <_Balloc+0x68>
 80142d4:	2101      	movs	r1, #1
 80142d6:	fa01 f605 	lsl.w	r6, r1, r5
 80142da:	1d72      	adds	r2, r6, #5
 80142dc:	0092      	lsls	r2, r2, #2
 80142de:	4620      	mov	r0, r4
 80142e0:	f000 fd92 	bl	8014e08 <_calloc_r>
 80142e4:	b160      	cbz	r0, 8014300 <_Balloc+0x64>
 80142e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80142ea:	e00e      	b.n	801430a <_Balloc+0x6e>
 80142ec:	2221      	movs	r2, #33	@ 0x21
 80142ee:	2104      	movs	r1, #4
 80142f0:	4620      	mov	r0, r4
 80142f2:	f000 fd89 	bl	8014e08 <_calloc_r>
 80142f6:	69e3      	ldr	r3, [r4, #28]
 80142f8:	60f0      	str	r0, [r6, #12]
 80142fa:	68db      	ldr	r3, [r3, #12]
 80142fc:	2b00      	cmp	r3, #0
 80142fe:	d1e4      	bne.n	80142ca <_Balloc+0x2e>
 8014300:	2000      	movs	r0, #0
 8014302:	bd70      	pop	{r4, r5, r6, pc}
 8014304:	6802      	ldr	r2, [r0, #0]
 8014306:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801430a:	2300      	movs	r3, #0
 801430c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014310:	e7f7      	b.n	8014302 <_Balloc+0x66>
 8014312:	bf00      	nop
 8014314:	08015c59 	.word	0x08015c59
 8014318:	08015cd9 	.word	0x08015cd9

0801431c <_Bfree>:
 801431c:	b570      	push	{r4, r5, r6, lr}
 801431e:	69c6      	ldr	r6, [r0, #28]
 8014320:	4605      	mov	r5, r0
 8014322:	460c      	mov	r4, r1
 8014324:	b976      	cbnz	r6, 8014344 <_Bfree+0x28>
 8014326:	2010      	movs	r0, #16
 8014328:	f7fe fa3c 	bl	80127a4 <malloc>
 801432c:	4602      	mov	r2, r0
 801432e:	61e8      	str	r0, [r5, #28]
 8014330:	b920      	cbnz	r0, 801433c <_Bfree+0x20>
 8014332:	4b09      	ldr	r3, [pc, #36]	@ (8014358 <_Bfree+0x3c>)
 8014334:	4809      	ldr	r0, [pc, #36]	@ (801435c <_Bfree+0x40>)
 8014336:	218f      	movs	r1, #143	@ 0x8f
 8014338:	f000 fd48 	bl	8014dcc <__assert_func>
 801433c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014340:	6006      	str	r6, [r0, #0]
 8014342:	60c6      	str	r6, [r0, #12]
 8014344:	b13c      	cbz	r4, 8014356 <_Bfree+0x3a>
 8014346:	69eb      	ldr	r3, [r5, #28]
 8014348:	6862      	ldr	r2, [r4, #4]
 801434a:	68db      	ldr	r3, [r3, #12]
 801434c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014350:	6021      	str	r1, [r4, #0]
 8014352:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014356:	bd70      	pop	{r4, r5, r6, pc}
 8014358:	08015c59 	.word	0x08015c59
 801435c:	08015cd9 	.word	0x08015cd9

08014360 <__multadd>:
 8014360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014364:	690d      	ldr	r5, [r1, #16]
 8014366:	4607      	mov	r7, r0
 8014368:	460c      	mov	r4, r1
 801436a:	461e      	mov	r6, r3
 801436c:	f101 0c14 	add.w	ip, r1, #20
 8014370:	2000      	movs	r0, #0
 8014372:	f8dc 3000 	ldr.w	r3, [ip]
 8014376:	b299      	uxth	r1, r3
 8014378:	fb02 6101 	mla	r1, r2, r1, r6
 801437c:	0c1e      	lsrs	r6, r3, #16
 801437e:	0c0b      	lsrs	r3, r1, #16
 8014380:	fb02 3306 	mla	r3, r2, r6, r3
 8014384:	b289      	uxth	r1, r1
 8014386:	3001      	adds	r0, #1
 8014388:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801438c:	4285      	cmp	r5, r0
 801438e:	f84c 1b04 	str.w	r1, [ip], #4
 8014392:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8014396:	dcec      	bgt.n	8014372 <__multadd+0x12>
 8014398:	b30e      	cbz	r6, 80143de <__multadd+0x7e>
 801439a:	68a3      	ldr	r3, [r4, #8]
 801439c:	42ab      	cmp	r3, r5
 801439e:	dc19      	bgt.n	80143d4 <__multadd+0x74>
 80143a0:	6861      	ldr	r1, [r4, #4]
 80143a2:	4638      	mov	r0, r7
 80143a4:	3101      	adds	r1, #1
 80143a6:	f7ff ff79 	bl	801429c <_Balloc>
 80143aa:	4680      	mov	r8, r0
 80143ac:	b928      	cbnz	r0, 80143ba <__multadd+0x5a>
 80143ae:	4602      	mov	r2, r0
 80143b0:	4b0c      	ldr	r3, [pc, #48]	@ (80143e4 <__multadd+0x84>)
 80143b2:	480d      	ldr	r0, [pc, #52]	@ (80143e8 <__multadd+0x88>)
 80143b4:	21ba      	movs	r1, #186	@ 0xba
 80143b6:	f000 fd09 	bl	8014dcc <__assert_func>
 80143ba:	6922      	ldr	r2, [r4, #16]
 80143bc:	3202      	adds	r2, #2
 80143be:	f104 010c 	add.w	r1, r4, #12
 80143c2:	0092      	lsls	r2, r2, #2
 80143c4:	300c      	adds	r0, #12
 80143c6:	f7ff f8b8 	bl	801353a <memcpy>
 80143ca:	4621      	mov	r1, r4
 80143cc:	4638      	mov	r0, r7
 80143ce:	f7ff ffa5 	bl	801431c <_Bfree>
 80143d2:	4644      	mov	r4, r8
 80143d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80143d8:	3501      	adds	r5, #1
 80143da:	615e      	str	r6, [r3, #20]
 80143dc:	6125      	str	r5, [r4, #16]
 80143de:	4620      	mov	r0, r4
 80143e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143e4:	08015cc8 	.word	0x08015cc8
 80143e8:	08015cd9 	.word	0x08015cd9

080143ec <__hi0bits>:
 80143ec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80143f0:	4603      	mov	r3, r0
 80143f2:	bf36      	itet	cc
 80143f4:	0403      	lslcc	r3, r0, #16
 80143f6:	2000      	movcs	r0, #0
 80143f8:	2010      	movcc	r0, #16
 80143fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80143fe:	bf3c      	itt	cc
 8014400:	021b      	lslcc	r3, r3, #8
 8014402:	3008      	addcc	r0, #8
 8014404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014408:	bf3c      	itt	cc
 801440a:	011b      	lslcc	r3, r3, #4
 801440c:	3004      	addcc	r0, #4
 801440e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014412:	bf3c      	itt	cc
 8014414:	009b      	lslcc	r3, r3, #2
 8014416:	3002      	addcc	r0, #2
 8014418:	2b00      	cmp	r3, #0
 801441a:	db05      	blt.n	8014428 <__hi0bits+0x3c>
 801441c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8014420:	f100 0001 	add.w	r0, r0, #1
 8014424:	bf08      	it	eq
 8014426:	2020      	moveq	r0, #32
 8014428:	4770      	bx	lr

0801442a <__lo0bits>:
 801442a:	6803      	ldr	r3, [r0, #0]
 801442c:	4602      	mov	r2, r0
 801442e:	f013 0007 	ands.w	r0, r3, #7
 8014432:	d00b      	beq.n	801444c <__lo0bits+0x22>
 8014434:	07d9      	lsls	r1, r3, #31
 8014436:	d421      	bmi.n	801447c <__lo0bits+0x52>
 8014438:	0798      	lsls	r0, r3, #30
 801443a:	bf49      	itett	mi
 801443c:	085b      	lsrmi	r3, r3, #1
 801443e:	089b      	lsrpl	r3, r3, #2
 8014440:	2001      	movmi	r0, #1
 8014442:	6013      	strmi	r3, [r2, #0]
 8014444:	bf5c      	itt	pl
 8014446:	6013      	strpl	r3, [r2, #0]
 8014448:	2002      	movpl	r0, #2
 801444a:	4770      	bx	lr
 801444c:	b299      	uxth	r1, r3
 801444e:	b909      	cbnz	r1, 8014454 <__lo0bits+0x2a>
 8014450:	0c1b      	lsrs	r3, r3, #16
 8014452:	2010      	movs	r0, #16
 8014454:	b2d9      	uxtb	r1, r3
 8014456:	b909      	cbnz	r1, 801445c <__lo0bits+0x32>
 8014458:	3008      	adds	r0, #8
 801445a:	0a1b      	lsrs	r3, r3, #8
 801445c:	0719      	lsls	r1, r3, #28
 801445e:	bf04      	itt	eq
 8014460:	091b      	lsreq	r3, r3, #4
 8014462:	3004      	addeq	r0, #4
 8014464:	0799      	lsls	r1, r3, #30
 8014466:	bf04      	itt	eq
 8014468:	089b      	lsreq	r3, r3, #2
 801446a:	3002      	addeq	r0, #2
 801446c:	07d9      	lsls	r1, r3, #31
 801446e:	d403      	bmi.n	8014478 <__lo0bits+0x4e>
 8014470:	085b      	lsrs	r3, r3, #1
 8014472:	f100 0001 	add.w	r0, r0, #1
 8014476:	d003      	beq.n	8014480 <__lo0bits+0x56>
 8014478:	6013      	str	r3, [r2, #0]
 801447a:	4770      	bx	lr
 801447c:	2000      	movs	r0, #0
 801447e:	4770      	bx	lr
 8014480:	2020      	movs	r0, #32
 8014482:	4770      	bx	lr

08014484 <__i2b>:
 8014484:	b510      	push	{r4, lr}
 8014486:	460c      	mov	r4, r1
 8014488:	2101      	movs	r1, #1
 801448a:	f7ff ff07 	bl	801429c <_Balloc>
 801448e:	4602      	mov	r2, r0
 8014490:	b928      	cbnz	r0, 801449e <__i2b+0x1a>
 8014492:	4b05      	ldr	r3, [pc, #20]	@ (80144a8 <__i2b+0x24>)
 8014494:	4805      	ldr	r0, [pc, #20]	@ (80144ac <__i2b+0x28>)
 8014496:	f240 1145 	movw	r1, #325	@ 0x145
 801449a:	f000 fc97 	bl	8014dcc <__assert_func>
 801449e:	2301      	movs	r3, #1
 80144a0:	6144      	str	r4, [r0, #20]
 80144a2:	6103      	str	r3, [r0, #16]
 80144a4:	bd10      	pop	{r4, pc}
 80144a6:	bf00      	nop
 80144a8:	08015cc8 	.word	0x08015cc8
 80144ac:	08015cd9 	.word	0x08015cd9

080144b0 <__multiply>:
 80144b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144b4:	4617      	mov	r7, r2
 80144b6:	690a      	ldr	r2, [r1, #16]
 80144b8:	693b      	ldr	r3, [r7, #16]
 80144ba:	429a      	cmp	r2, r3
 80144bc:	bfa8      	it	ge
 80144be:	463b      	movge	r3, r7
 80144c0:	4689      	mov	r9, r1
 80144c2:	bfa4      	itt	ge
 80144c4:	460f      	movge	r7, r1
 80144c6:	4699      	movge	r9, r3
 80144c8:	693d      	ldr	r5, [r7, #16]
 80144ca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80144ce:	68bb      	ldr	r3, [r7, #8]
 80144d0:	6879      	ldr	r1, [r7, #4]
 80144d2:	eb05 060a 	add.w	r6, r5, sl
 80144d6:	42b3      	cmp	r3, r6
 80144d8:	b085      	sub	sp, #20
 80144da:	bfb8      	it	lt
 80144dc:	3101      	addlt	r1, #1
 80144de:	f7ff fedd 	bl	801429c <_Balloc>
 80144e2:	b930      	cbnz	r0, 80144f2 <__multiply+0x42>
 80144e4:	4602      	mov	r2, r0
 80144e6:	4b41      	ldr	r3, [pc, #260]	@ (80145ec <__multiply+0x13c>)
 80144e8:	4841      	ldr	r0, [pc, #260]	@ (80145f0 <__multiply+0x140>)
 80144ea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80144ee:	f000 fc6d 	bl	8014dcc <__assert_func>
 80144f2:	f100 0414 	add.w	r4, r0, #20
 80144f6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80144fa:	4623      	mov	r3, r4
 80144fc:	2200      	movs	r2, #0
 80144fe:	4573      	cmp	r3, lr
 8014500:	d320      	bcc.n	8014544 <__multiply+0x94>
 8014502:	f107 0814 	add.w	r8, r7, #20
 8014506:	f109 0114 	add.w	r1, r9, #20
 801450a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801450e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8014512:	9302      	str	r3, [sp, #8]
 8014514:	1beb      	subs	r3, r5, r7
 8014516:	3b15      	subs	r3, #21
 8014518:	f023 0303 	bic.w	r3, r3, #3
 801451c:	3304      	adds	r3, #4
 801451e:	3715      	adds	r7, #21
 8014520:	42bd      	cmp	r5, r7
 8014522:	bf38      	it	cc
 8014524:	2304      	movcc	r3, #4
 8014526:	9301      	str	r3, [sp, #4]
 8014528:	9b02      	ldr	r3, [sp, #8]
 801452a:	9103      	str	r1, [sp, #12]
 801452c:	428b      	cmp	r3, r1
 801452e:	d80c      	bhi.n	801454a <__multiply+0x9a>
 8014530:	2e00      	cmp	r6, #0
 8014532:	dd03      	ble.n	801453c <__multiply+0x8c>
 8014534:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014538:	2b00      	cmp	r3, #0
 801453a:	d055      	beq.n	80145e8 <__multiply+0x138>
 801453c:	6106      	str	r6, [r0, #16]
 801453e:	b005      	add	sp, #20
 8014540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014544:	f843 2b04 	str.w	r2, [r3], #4
 8014548:	e7d9      	b.n	80144fe <__multiply+0x4e>
 801454a:	f8b1 a000 	ldrh.w	sl, [r1]
 801454e:	f1ba 0f00 	cmp.w	sl, #0
 8014552:	d01f      	beq.n	8014594 <__multiply+0xe4>
 8014554:	46c4      	mov	ip, r8
 8014556:	46a1      	mov	r9, r4
 8014558:	2700      	movs	r7, #0
 801455a:	f85c 2b04 	ldr.w	r2, [ip], #4
 801455e:	f8d9 3000 	ldr.w	r3, [r9]
 8014562:	fa1f fb82 	uxth.w	fp, r2
 8014566:	b29b      	uxth	r3, r3
 8014568:	fb0a 330b 	mla	r3, sl, fp, r3
 801456c:	443b      	add	r3, r7
 801456e:	f8d9 7000 	ldr.w	r7, [r9]
 8014572:	0c12      	lsrs	r2, r2, #16
 8014574:	0c3f      	lsrs	r7, r7, #16
 8014576:	fb0a 7202 	mla	r2, sl, r2, r7
 801457a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801457e:	b29b      	uxth	r3, r3
 8014580:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014584:	4565      	cmp	r5, ip
 8014586:	f849 3b04 	str.w	r3, [r9], #4
 801458a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801458e:	d8e4      	bhi.n	801455a <__multiply+0xaa>
 8014590:	9b01      	ldr	r3, [sp, #4]
 8014592:	50e7      	str	r7, [r4, r3]
 8014594:	9b03      	ldr	r3, [sp, #12]
 8014596:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801459a:	3104      	adds	r1, #4
 801459c:	f1b9 0f00 	cmp.w	r9, #0
 80145a0:	d020      	beq.n	80145e4 <__multiply+0x134>
 80145a2:	6823      	ldr	r3, [r4, #0]
 80145a4:	4647      	mov	r7, r8
 80145a6:	46a4      	mov	ip, r4
 80145a8:	f04f 0a00 	mov.w	sl, #0
 80145ac:	f8b7 b000 	ldrh.w	fp, [r7]
 80145b0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80145b4:	fb09 220b 	mla	r2, r9, fp, r2
 80145b8:	4452      	add	r2, sl
 80145ba:	b29b      	uxth	r3, r3
 80145bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80145c0:	f84c 3b04 	str.w	r3, [ip], #4
 80145c4:	f857 3b04 	ldr.w	r3, [r7], #4
 80145c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80145cc:	f8bc 3000 	ldrh.w	r3, [ip]
 80145d0:	fb09 330a 	mla	r3, r9, sl, r3
 80145d4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80145d8:	42bd      	cmp	r5, r7
 80145da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80145de:	d8e5      	bhi.n	80145ac <__multiply+0xfc>
 80145e0:	9a01      	ldr	r2, [sp, #4]
 80145e2:	50a3      	str	r3, [r4, r2]
 80145e4:	3404      	adds	r4, #4
 80145e6:	e79f      	b.n	8014528 <__multiply+0x78>
 80145e8:	3e01      	subs	r6, #1
 80145ea:	e7a1      	b.n	8014530 <__multiply+0x80>
 80145ec:	08015cc8 	.word	0x08015cc8
 80145f0:	08015cd9 	.word	0x08015cd9

080145f4 <__pow5mult>:
 80145f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80145f8:	4615      	mov	r5, r2
 80145fa:	f012 0203 	ands.w	r2, r2, #3
 80145fe:	4607      	mov	r7, r0
 8014600:	460e      	mov	r6, r1
 8014602:	d007      	beq.n	8014614 <__pow5mult+0x20>
 8014604:	4c25      	ldr	r4, [pc, #148]	@ (801469c <__pow5mult+0xa8>)
 8014606:	3a01      	subs	r2, #1
 8014608:	2300      	movs	r3, #0
 801460a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801460e:	f7ff fea7 	bl	8014360 <__multadd>
 8014612:	4606      	mov	r6, r0
 8014614:	10ad      	asrs	r5, r5, #2
 8014616:	d03d      	beq.n	8014694 <__pow5mult+0xa0>
 8014618:	69fc      	ldr	r4, [r7, #28]
 801461a:	b97c      	cbnz	r4, 801463c <__pow5mult+0x48>
 801461c:	2010      	movs	r0, #16
 801461e:	f7fe f8c1 	bl	80127a4 <malloc>
 8014622:	4602      	mov	r2, r0
 8014624:	61f8      	str	r0, [r7, #28]
 8014626:	b928      	cbnz	r0, 8014634 <__pow5mult+0x40>
 8014628:	4b1d      	ldr	r3, [pc, #116]	@ (80146a0 <__pow5mult+0xac>)
 801462a:	481e      	ldr	r0, [pc, #120]	@ (80146a4 <__pow5mult+0xb0>)
 801462c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8014630:	f000 fbcc 	bl	8014dcc <__assert_func>
 8014634:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014638:	6004      	str	r4, [r0, #0]
 801463a:	60c4      	str	r4, [r0, #12]
 801463c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014640:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014644:	b94c      	cbnz	r4, 801465a <__pow5mult+0x66>
 8014646:	f240 2171 	movw	r1, #625	@ 0x271
 801464a:	4638      	mov	r0, r7
 801464c:	f7ff ff1a 	bl	8014484 <__i2b>
 8014650:	2300      	movs	r3, #0
 8014652:	f8c8 0008 	str.w	r0, [r8, #8]
 8014656:	4604      	mov	r4, r0
 8014658:	6003      	str	r3, [r0, #0]
 801465a:	f04f 0900 	mov.w	r9, #0
 801465e:	07eb      	lsls	r3, r5, #31
 8014660:	d50a      	bpl.n	8014678 <__pow5mult+0x84>
 8014662:	4631      	mov	r1, r6
 8014664:	4622      	mov	r2, r4
 8014666:	4638      	mov	r0, r7
 8014668:	f7ff ff22 	bl	80144b0 <__multiply>
 801466c:	4631      	mov	r1, r6
 801466e:	4680      	mov	r8, r0
 8014670:	4638      	mov	r0, r7
 8014672:	f7ff fe53 	bl	801431c <_Bfree>
 8014676:	4646      	mov	r6, r8
 8014678:	106d      	asrs	r5, r5, #1
 801467a:	d00b      	beq.n	8014694 <__pow5mult+0xa0>
 801467c:	6820      	ldr	r0, [r4, #0]
 801467e:	b938      	cbnz	r0, 8014690 <__pow5mult+0x9c>
 8014680:	4622      	mov	r2, r4
 8014682:	4621      	mov	r1, r4
 8014684:	4638      	mov	r0, r7
 8014686:	f7ff ff13 	bl	80144b0 <__multiply>
 801468a:	6020      	str	r0, [r4, #0]
 801468c:	f8c0 9000 	str.w	r9, [r0]
 8014690:	4604      	mov	r4, r0
 8014692:	e7e4      	b.n	801465e <__pow5mult+0x6a>
 8014694:	4630      	mov	r0, r6
 8014696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801469a:	bf00      	nop
 801469c:	08015d8c 	.word	0x08015d8c
 80146a0:	08015c59 	.word	0x08015c59
 80146a4:	08015cd9 	.word	0x08015cd9

080146a8 <__lshift>:
 80146a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80146ac:	460c      	mov	r4, r1
 80146ae:	6849      	ldr	r1, [r1, #4]
 80146b0:	6923      	ldr	r3, [r4, #16]
 80146b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80146b6:	68a3      	ldr	r3, [r4, #8]
 80146b8:	4607      	mov	r7, r0
 80146ba:	4691      	mov	r9, r2
 80146bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80146c0:	f108 0601 	add.w	r6, r8, #1
 80146c4:	42b3      	cmp	r3, r6
 80146c6:	db0b      	blt.n	80146e0 <__lshift+0x38>
 80146c8:	4638      	mov	r0, r7
 80146ca:	f7ff fde7 	bl	801429c <_Balloc>
 80146ce:	4605      	mov	r5, r0
 80146d0:	b948      	cbnz	r0, 80146e6 <__lshift+0x3e>
 80146d2:	4602      	mov	r2, r0
 80146d4:	4b28      	ldr	r3, [pc, #160]	@ (8014778 <__lshift+0xd0>)
 80146d6:	4829      	ldr	r0, [pc, #164]	@ (801477c <__lshift+0xd4>)
 80146d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80146dc:	f000 fb76 	bl	8014dcc <__assert_func>
 80146e0:	3101      	adds	r1, #1
 80146e2:	005b      	lsls	r3, r3, #1
 80146e4:	e7ee      	b.n	80146c4 <__lshift+0x1c>
 80146e6:	2300      	movs	r3, #0
 80146e8:	f100 0114 	add.w	r1, r0, #20
 80146ec:	f100 0210 	add.w	r2, r0, #16
 80146f0:	4618      	mov	r0, r3
 80146f2:	4553      	cmp	r3, sl
 80146f4:	db33      	blt.n	801475e <__lshift+0xb6>
 80146f6:	6920      	ldr	r0, [r4, #16]
 80146f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80146fc:	f104 0314 	add.w	r3, r4, #20
 8014700:	f019 091f 	ands.w	r9, r9, #31
 8014704:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014708:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801470c:	d02b      	beq.n	8014766 <__lshift+0xbe>
 801470e:	f1c9 0e20 	rsb	lr, r9, #32
 8014712:	468a      	mov	sl, r1
 8014714:	2200      	movs	r2, #0
 8014716:	6818      	ldr	r0, [r3, #0]
 8014718:	fa00 f009 	lsl.w	r0, r0, r9
 801471c:	4310      	orrs	r0, r2
 801471e:	f84a 0b04 	str.w	r0, [sl], #4
 8014722:	f853 2b04 	ldr.w	r2, [r3], #4
 8014726:	459c      	cmp	ip, r3
 8014728:	fa22 f20e 	lsr.w	r2, r2, lr
 801472c:	d8f3      	bhi.n	8014716 <__lshift+0x6e>
 801472e:	ebac 0304 	sub.w	r3, ip, r4
 8014732:	3b15      	subs	r3, #21
 8014734:	f023 0303 	bic.w	r3, r3, #3
 8014738:	3304      	adds	r3, #4
 801473a:	f104 0015 	add.w	r0, r4, #21
 801473e:	4560      	cmp	r0, ip
 8014740:	bf88      	it	hi
 8014742:	2304      	movhi	r3, #4
 8014744:	50ca      	str	r2, [r1, r3]
 8014746:	b10a      	cbz	r2, 801474c <__lshift+0xa4>
 8014748:	f108 0602 	add.w	r6, r8, #2
 801474c:	3e01      	subs	r6, #1
 801474e:	4638      	mov	r0, r7
 8014750:	612e      	str	r6, [r5, #16]
 8014752:	4621      	mov	r1, r4
 8014754:	f7ff fde2 	bl	801431c <_Bfree>
 8014758:	4628      	mov	r0, r5
 801475a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801475e:	f842 0f04 	str.w	r0, [r2, #4]!
 8014762:	3301      	adds	r3, #1
 8014764:	e7c5      	b.n	80146f2 <__lshift+0x4a>
 8014766:	3904      	subs	r1, #4
 8014768:	f853 2b04 	ldr.w	r2, [r3], #4
 801476c:	f841 2f04 	str.w	r2, [r1, #4]!
 8014770:	459c      	cmp	ip, r3
 8014772:	d8f9      	bhi.n	8014768 <__lshift+0xc0>
 8014774:	e7ea      	b.n	801474c <__lshift+0xa4>
 8014776:	bf00      	nop
 8014778:	08015cc8 	.word	0x08015cc8
 801477c:	08015cd9 	.word	0x08015cd9

08014780 <__mcmp>:
 8014780:	690a      	ldr	r2, [r1, #16]
 8014782:	4603      	mov	r3, r0
 8014784:	6900      	ldr	r0, [r0, #16]
 8014786:	1a80      	subs	r0, r0, r2
 8014788:	b530      	push	{r4, r5, lr}
 801478a:	d10e      	bne.n	80147aa <__mcmp+0x2a>
 801478c:	3314      	adds	r3, #20
 801478e:	3114      	adds	r1, #20
 8014790:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014794:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014798:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801479c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80147a0:	4295      	cmp	r5, r2
 80147a2:	d003      	beq.n	80147ac <__mcmp+0x2c>
 80147a4:	d205      	bcs.n	80147b2 <__mcmp+0x32>
 80147a6:	f04f 30ff 	mov.w	r0, #4294967295
 80147aa:	bd30      	pop	{r4, r5, pc}
 80147ac:	42a3      	cmp	r3, r4
 80147ae:	d3f3      	bcc.n	8014798 <__mcmp+0x18>
 80147b0:	e7fb      	b.n	80147aa <__mcmp+0x2a>
 80147b2:	2001      	movs	r0, #1
 80147b4:	e7f9      	b.n	80147aa <__mcmp+0x2a>
	...

080147b8 <__mdiff>:
 80147b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147bc:	4689      	mov	r9, r1
 80147be:	4606      	mov	r6, r0
 80147c0:	4611      	mov	r1, r2
 80147c2:	4648      	mov	r0, r9
 80147c4:	4614      	mov	r4, r2
 80147c6:	f7ff ffdb 	bl	8014780 <__mcmp>
 80147ca:	1e05      	subs	r5, r0, #0
 80147cc:	d112      	bne.n	80147f4 <__mdiff+0x3c>
 80147ce:	4629      	mov	r1, r5
 80147d0:	4630      	mov	r0, r6
 80147d2:	f7ff fd63 	bl	801429c <_Balloc>
 80147d6:	4602      	mov	r2, r0
 80147d8:	b928      	cbnz	r0, 80147e6 <__mdiff+0x2e>
 80147da:	4b3f      	ldr	r3, [pc, #252]	@ (80148d8 <__mdiff+0x120>)
 80147dc:	f240 2137 	movw	r1, #567	@ 0x237
 80147e0:	483e      	ldr	r0, [pc, #248]	@ (80148dc <__mdiff+0x124>)
 80147e2:	f000 faf3 	bl	8014dcc <__assert_func>
 80147e6:	2301      	movs	r3, #1
 80147e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80147ec:	4610      	mov	r0, r2
 80147ee:	b003      	add	sp, #12
 80147f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147f4:	bfbc      	itt	lt
 80147f6:	464b      	movlt	r3, r9
 80147f8:	46a1      	movlt	r9, r4
 80147fa:	4630      	mov	r0, r6
 80147fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014800:	bfba      	itte	lt
 8014802:	461c      	movlt	r4, r3
 8014804:	2501      	movlt	r5, #1
 8014806:	2500      	movge	r5, #0
 8014808:	f7ff fd48 	bl	801429c <_Balloc>
 801480c:	4602      	mov	r2, r0
 801480e:	b918      	cbnz	r0, 8014818 <__mdiff+0x60>
 8014810:	4b31      	ldr	r3, [pc, #196]	@ (80148d8 <__mdiff+0x120>)
 8014812:	f240 2145 	movw	r1, #581	@ 0x245
 8014816:	e7e3      	b.n	80147e0 <__mdiff+0x28>
 8014818:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801481c:	6926      	ldr	r6, [r4, #16]
 801481e:	60c5      	str	r5, [r0, #12]
 8014820:	f109 0310 	add.w	r3, r9, #16
 8014824:	f109 0514 	add.w	r5, r9, #20
 8014828:	f104 0e14 	add.w	lr, r4, #20
 801482c:	f100 0b14 	add.w	fp, r0, #20
 8014830:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014834:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014838:	9301      	str	r3, [sp, #4]
 801483a:	46d9      	mov	r9, fp
 801483c:	f04f 0c00 	mov.w	ip, #0
 8014840:	9b01      	ldr	r3, [sp, #4]
 8014842:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014846:	f853 af04 	ldr.w	sl, [r3, #4]!
 801484a:	9301      	str	r3, [sp, #4]
 801484c:	fa1f f38a 	uxth.w	r3, sl
 8014850:	4619      	mov	r1, r3
 8014852:	b283      	uxth	r3, r0
 8014854:	1acb      	subs	r3, r1, r3
 8014856:	0c00      	lsrs	r0, r0, #16
 8014858:	4463      	add	r3, ip
 801485a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801485e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014862:	b29b      	uxth	r3, r3
 8014864:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014868:	4576      	cmp	r6, lr
 801486a:	f849 3b04 	str.w	r3, [r9], #4
 801486e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014872:	d8e5      	bhi.n	8014840 <__mdiff+0x88>
 8014874:	1b33      	subs	r3, r6, r4
 8014876:	3b15      	subs	r3, #21
 8014878:	f023 0303 	bic.w	r3, r3, #3
 801487c:	3415      	adds	r4, #21
 801487e:	3304      	adds	r3, #4
 8014880:	42a6      	cmp	r6, r4
 8014882:	bf38      	it	cc
 8014884:	2304      	movcc	r3, #4
 8014886:	441d      	add	r5, r3
 8014888:	445b      	add	r3, fp
 801488a:	461e      	mov	r6, r3
 801488c:	462c      	mov	r4, r5
 801488e:	4544      	cmp	r4, r8
 8014890:	d30e      	bcc.n	80148b0 <__mdiff+0xf8>
 8014892:	f108 0103 	add.w	r1, r8, #3
 8014896:	1b49      	subs	r1, r1, r5
 8014898:	f021 0103 	bic.w	r1, r1, #3
 801489c:	3d03      	subs	r5, #3
 801489e:	45a8      	cmp	r8, r5
 80148a0:	bf38      	it	cc
 80148a2:	2100      	movcc	r1, #0
 80148a4:	440b      	add	r3, r1
 80148a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80148aa:	b191      	cbz	r1, 80148d2 <__mdiff+0x11a>
 80148ac:	6117      	str	r7, [r2, #16]
 80148ae:	e79d      	b.n	80147ec <__mdiff+0x34>
 80148b0:	f854 1b04 	ldr.w	r1, [r4], #4
 80148b4:	46e6      	mov	lr, ip
 80148b6:	0c08      	lsrs	r0, r1, #16
 80148b8:	fa1c fc81 	uxtah	ip, ip, r1
 80148bc:	4471      	add	r1, lr
 80148be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80148c2:	b289      	uxth	r1, r1
 80148c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80148c8:	f846 1b04 	str.w	r1, [r6], #4
 80148cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80148d0:	e7dd      	b.n	801488e <__mdiff+0xd6>
 80148d2:	3f01      	subs	r7, #1
 80148d4:	e7e7      	b.n	80148a6 <__mdiff+0xee>
 80148d6:	bf00      	nop
 80148d8:	08015cc8 	.word	0x08015cc8
 80148dc:	08015cd9 	.word	0x08015cd9

080148e0 <__d2b>:
 80148e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80148e4:	460f      	mov	r7, r1
 80148e6:	2101      	movs	r1, #1
 80148e8:	ec59 8b10 	vmov	r8, r9, d0
 80148ec:	4616      	mov	r6, r2
 80148ee:	f7ff fcd5 	bl	801429c <_Balloc>
 80148f2:	4604      	mov	r4, r0
 80148f4:	b930      	cbnz	r0, 8014904 <__d2b+0x24>
 80148f6:	4602      	mov	r2, r0
 80148f8:	4b23      	ldr	r3, [pc, #140]	@ (8014988 <__d2b+0xa8>)
 80148fa:	4824      	ldr	r0, [pc, #144]	@ (801498c <__d2b+0xac>)
 80148fc:	f240 310f 	movw	r1, #783	@ 0x30f
 8014900:	f000 fa64 	bl	8014dcc <__assert_func>
 8014904:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014908:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801490c:	b10d      	cbz	r5, 8014912 <__d2b+0x32>
 801490e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014912:	9301      	str	r3, [sp, #4]
 8014914:	f1b8 0300 	subs.w	r3, r8, #0
 8014918:	d023      	beq.n	8014962 <__d2b+0x82>
 801491a:	4668      	mov	r0, sp
 801491c:	9300      	str	r3, [sp, #0]
 801491e:	f7ff fd84 	bl	801442a <__lo0bits>
 8014922:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014926:	b1d0      	cbz	r0, 801495e <__d2b+0x7e>
 8014928:	f1c0 0320 	rsb	r3, r0, #32
 801492c:	fa02 f303 	lsl.w	r3, r2, r3
 8014930:	430b      	orrs	r3, r1
 8014932:	40c2      	lsrs	r2, r0
 8014934:	6163      	str	r3, [r4, #20]
 8014936:	9201      	str	r2, [sp, #4]
 8014938:	9b01      	ldr	r3, [sp, #4]
 801493a:	61a3      	str	r3, [r4, #24]
 801493c:	2b00      	cmp	r3, #0
 801493e:	bf0c      	ite	eq
 8014940:	2201      	moveq	r2, #1
 8014942:	2202      	movne	r2, #2
 8014944:	6122      	str	r2, [r4, #16]
 8014946:	b1a5      	cbz	r5, 8014972 <__d2b+0x92>
 8014948:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801494c:	4405      	add	r5, r0
 801494e:	603d      	str	r5, [r7, #0]
 8014950:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014954:	6030      	str	r0, [r6, #0]
 8014956:	4620      	mov	r0, r4
 8014958:	b003      	add	sp, #12
 801495a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801495e:	6161      	str	r1, [r4, #20]
 8014960:	e7ea      	b.n	8014938 <__d2b+0x58>
 8014962:	a801      	add	r0, sp, #4
 8014964:	f7ff fd61 	bl	801442a <__lo0bits>
 8014968:	9b01      	ldr	r3, [sp, #4]
 801496a:	6163      	str	r3, [r4, #20]
 801496c:	3020      	adds	r0, #32
 801496e:	2201      	movs	r2, #1
 8014970:	e7e8      	b.n	8014944 <__d2b+0x64>
 8014972:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014976:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801497a:	6038      	str	r0, [r7, #0]
 801497c:	6918      	ldr	r0, [r3, #16]
 801497e:	f7ff fd35 	bl	80143ec <__hi0bits>
 8014982:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014986:	e7e5      	b.n	8014954 <__d2b+0x74>
 8014988:	08015cc8 	.word	0x08015cc8
 801498c:	08015cd9 	.word	0x08015cd9

08014990 <__ssputs_r>:
 8014990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014994:	688e      	ldr	r6, [r1, #8]
 8014996:	461f      	mov	r7, r3
 8014998:	42be      	cmp	r6, r7
 801499a:	680b      	ldr	r3, [r1, #0]
 801499c:	4682      	mov	sl, r0
 801499e:	460c      	mov	r4, r1
 80149a0:	4690      	mov	r8, r2
 80149a2:	d82d      	bhi.n	8014a00 <__ssputs_r+0x70>
 80149a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80149a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80149ac:	d026      	beq.n	80149fc <__ssputs_r+0x6c>
 80149ae:	6965      	ldr	r5, [r4, #20]
 80149b0:	6909      	ldr	r1, [r1, #16]
 80149b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80149b6:	eba3 0901 	sub.w	r9, r3, r1
 80149ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80149be:	1c7b      	adds	r3, r7, #1
 80149c0:	444b      	add	r3, r9
 80149c2:	106d      	asrs	r5, r5, #1
 80149c4:	429d      	cmp	r5, r3
 80149c6:	bf38      	it	cc
 80149c8:	461d      	movcc	r5, r3
 80149ca:	0553      	lsls	r3, r2, #21
 80149cc:	d527      	bpl.n	8014a1e <__ssputs_r+0x8e>
 80149ce:	4629      	mov	r1, r5
 80149d0:	f7fd ff1a 	bl	8012808 <_malloc_r>
 80149d4:	4606      	mov	r6, r0
 80149d6:	b360      	cbz	r0, 8014a32 <__ssputs_r+0xa2>
 80149d8:	6921      	ldr	r1, [r4, #16]
 80149da:	464a      	mov	r2, r9
 80149dc:	f7fe fdad 	bl	801353a <memcpy>
 80149e0:	89a3      	ldrh	r3, [r4, #12]
 80149e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80149e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80149ea:	81a3      	strh	r3, [r4, #12]
 80149ec:	6126      	str	r6, [r4, #16]
 80149ee:	6165      	str	r5, [r4, #20]
 80149f0:	444e      	add	r6, r9
 80149f2:	eba5 0509 	sub.w	r5, r5, r9
 80149f6:	6026      	str	r6, [r4, #0]
 80149f8:	60a5      	str	r5, [r4, #8]
 80149fa:	463e      	mov	r6, r7
 80149fc:	42be      	cmp	r6, r7
 80149fe:	d900      	bls.n	8014a02 <__ssputs_r+0x72>
 8014a00:	463e      	mov	r6, r7
 8014a02:	6820      	ldr	r0, [r4, #0]
 8014a04:	4632      	mov	r2, r6
 8014a06:	4641      	mov	r1, r8
 8014a08:	f000 f9c6 	bl	8014d98 <memmove>
 8014a0c:	68a3      	ldr	r3, [r4, #8]
 8014a0e:	1b9b      	subs	r3, r3, r6
 8014a10:	60a3      	str	r3, [r4, #8]
 8014a12:	6823      	ldr	r3, [r4, #0]
 8014a14:	4433      	add	r3, r6
 8014a16:	6023      	str	r3, [r4, #0]
 8014a18:	2000      	movs	r0, #0
 8014a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a1e:	462a      	mov	r2, r5
 8014a20:	f000 fa18 	bl	8014e54 <_realloc_r>
 8014a24:	4606      	mov	r6, r0
 8014a26:	2800      	cmp	r0, #0
 8014a28:	d1e0      	bne.n	80149ec <__ssputs_r+0x5c>
 8014a2a:	6921      	ldr	r1, [r4, #16]
 8014a2c:	4650      	mov	r0, sl
 8014a2e:	f7ff fbeb 	bl	8014208 <_free_r>
 8014a32:	230c      	movs	r3, #12
 8014a34:	f8ca 3000 	str.w	r3, [sl]
 8014a38:	89a3      	ldrh	r3, [r4, #12]
 8014a3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014a3e:	81a3      	strh	r3, [r4, #12]
 8014a40:	f04f 30ff 	mov.w	r0, #4294967295
 8014a44:	e7e9      	b.n	8014a1a <__ssputs_r+0x8a>
	...

08014a48 <_svfiprintf_r>:
 8014a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a4c:	4698      	mov	r8, r3
 8014a4e:	898b      	ldrh	r3, [r1, #12]
 8014a50:	061b      	lsls	r3, r3, #24
 8014a52:	b09d      	sub	sp, #116	@ 0x74
 8014a54:	4607      	mov	r7, r0
 8014a56:	460d      	mov	r5, r1
 8014a58:	4614      	mov	r4, r2
 8014a5a:	d510      	bpl.n	8014a7e <_svfiprintf_r+0x36>
 8014a5c:	690b      	ldr	r3, [r1, #16]
 8014a5e:	b973      	cbnz	r3, 8014a7e <_svfiprintf_r+0x36>
 8014a60:	2140      	movs	r1, #64	@ 0x40
 8014a62:	f7fd fed1 	bl	8012808 <_malloc_r>
 8014a66:	6028      	str	r0, [r5, #0]
 8014a68:	6128      	str	r0, [r5, #16]
 8014a6a:	b930      	cbnz	r0, 8014a7a <_svfiprintf_r+0x32>
 8014a6c:	230c      	movs	r3, #12
 8014a6e:	603b      	str	r3, [r7, #0]
 8014a70:	f04f 30ff 	mov.w	r0, #4294967295
 8014a74:	b01d      	add	sp, #116	@ 0x74
 8014a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a7a:	2340      	movs	r3, #64	@ 0x40
 8014a7c:	616b      	str	r3, [r5, #20]
 8014a7e:	2300      	movs	r3, #0
 8014a80:	9309      	str	r3, [sp, #36]	@ 0x24
 8014a82:	2320      	movs	r3, #32
 8014a84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014a88:	f8cd 800c 	str.w	r8, [sp, #12]
 8014a8c:	2330      	movs	r3, #48	@ 0x30
 8014a8e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014c2c <_svfiprintf_r+0x1e4>
 8014a92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014a96:	f04f 0901 	mov.w	r9, #1
 8014a9a:	4623      	mov	r3, r4
 8014a9c:	469a      	mov	sl, r3
 8014a9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014aa2:	b10a      	cbz	r2, 8014aa8 <_svfiprintf_r+0x60>
 8014aa4:	2a25      	cmp	r2, #37	@ 0x25
 8014aa6:	d1f9      	bne.n	8014a9c <_svfiprintf_r+0x54>
 8014aa8:	ebba 0b04 	subs.w	fp, sl, r4
 8014aac:	d00b      	beq.n	8014ac6 <_svfiprintf_r+0x7e>
 8014aae:	465b      	mov	r3, fp
 8014ab0:	4622      	mov	r2, r4
 8014ab2:	4629      	mov	r1, r5
 8014ab4:	4638      	mov	r0, r7
 8014ab6:	f7ff ff6b 	bl	8014990 <__ssputs_r>
 8014aba:	3001      	adds	r0, #1
 8014abc:	f000 80a7 	beq.w	8014c0e <_svfiprintf_r+0x1c6>
 8014ac0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014ac2:	445a      	add	r2, fp
 8014ac4:	9209      	str	r2, [sp, #36]	@ 0x24
 8014ac6:	f89a 3000 	ldrb.w	r3, [sl]
 8014aca:	2b00      	cmp	r3, #0
 8014acc:	f000 809f 	beq.w	8014c0e <_svfiprintf_r+0x1c6>
 8014ad0:	2300      	movs	r3, #0
 8014ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8014ad6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014ada:	f10a 0a01 	add.w	sl, sl, #1
 8014ade:	9304      	str	r3, [sp, #16]
 8014ae0:	9307      	str	r3, [sp, #28]
 8014ae2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014ae6:	931a      	str	r3, [sp, #104]	@ 0x68
 8014ae8:	4654      	mov	r4, sl
 8014aea:	2205      	movs	r2, #5
 8014aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014af0:	484e      	ldr	r0, [pc, #312]	@ (8014c2c <_svfiprintf_r+0x1e4>)
 8014af2:	f7eb fb6d 	bl	80001d0 <memchr>
 8014af6:	9a04      	ldr	r2, [sp, #16]
 8014af8:	b9d8      	cbnz	r0, 8014b32 <_svfiprintf_r+0xea>
 8014afa:	06d0      	lsls	r0, r2, #27
 8014afc:	bf44      	itt	mi
 8014afe:	2320      	movmi	r3, #32
 8014b00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014b04:	0711      	lsls	r1, r2, #28
 8014b06:	bf44      	itt	mi
 8014b08:	232b      	movmi	r3, #43	@ 0x2b
 8014b0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014b0e:	f89a 3000 	ldrb.w	r3, [sl]
 8014b12:	2b2a      	cmp	r3, #42	@ 0x2a
 8014b14:	d015      	beq.n	8014b42 <_svfiprintf_r+0xfa>
 8014b16:	9a07      	ldr	r2, [sp, #28]
 8014b18:	4654      	mov	r4, sl
 8014b1a:	2000      	movs	r0, #0
 8014b1c:	f04f 0c0a 	mov.w	ip, #10
 8014b20:	4621      	mov	r1, r4
 8014b22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014b26:	3b30      	subs	r3, #48	@ 0x30
 8014b28:	2b09      	cmp	r3, #9
 8014b2a:	d94b      	bls.n	8014bc4 <_svfiprintf_r+0x17c>
 8014b2c:	b1b0      	cbz	r0, 8014b5c <_svfiprintf_r+0x114>
 8014b2e:	9207      	str	r2, [sp, #28]
 8014b30:	e014      	b.n	8014b5c <_svfiprintf_r+0x114>
 8014b32:	eba0 0308 	sub.w	r3, r0, r8
 8014b36:	fa09 f303 	lsl.w	r3, r9, r3
 8014b3a:	4313      	orrs	r3, r2
 8014b3c:	9304      	str	r3, [sp, #16]
 8014b3e:	46a2      	mov	sl, r4
 8014b40:	e7d2      	b.n	8014ae8 <_svfiprintf_r+0xa0>
 8014b42:	9b03      	ldr	r3, [sp, #12]
 8014b44:	1d19      	adds	r1, r3, #4
 8014b46:	681b      	ldr	r3, [r3, #0]
 8014b48:	9103      	str	r1, [sp, #12]
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	bfbb      	ittet	lt
 8014b4e:	425b      	neglt	r3, r3
 8014b50:	f042 0202 	orrlt.w	r2, r2, #2
 8014b54:	9307      	strge	r3, [sp, #28]
 8014b56:	9307      	strlt	r3, [sp, #28]
 8014b58:	bfb8      	it	lt
 8014b5a:	9204      	strlt	r2, [sp, #16]
 8014b5c:	7823      	ldrb	r3, [r4, #0]
 8014b5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8014b60:	d10a      	bne.n	8014b78 <_svfiprintf_r+0x130>
 8014b62:	7863      	ldrb	r3, [r4, #1]
 8014b64:	2b2a      	cmp	r3, #42	@ 0x2a
 8014b66:	d132      	bne.n	8014bce <_svfiprintf_r+0x186>
 8014b68:	9b03      	ldr	r3, [sp, #12]
 8014b6a:	1d1a      	adds	r2, r3, #4
 8014b6c:	681b      	ldr	r3, [r3, #0]
 8014b6e:	9203      	str	r2, [sp, #12]
 8014b70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014b74:	3402      	adds	r4, #2
 8014b76:	9305      	str	r3, [sp, #20]
 8014b78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014c3c <_svfiprintf_r+0x1f4>
 8014b7c:	7821      	ldrb	r1, [r4, #0]
 8014b7e:	2203      	movs	r2, #3
 8014b80:	4650      	mov	r0, sl
 8014b82:	f7eb fb25 	bl	80001d0 <memchr>
 8014b86:	b138      	cbz	r0, 8014b98 <_svfiprintf_r+0x150>
 8014b88:	9b04      	ldr	r3, [sp, #16]
 8014b8a:	eba0 000a 	sub.w	r0, r0, sl
 8014b8e:	2240      	movs	r2, #64	@ 0x40
 8014b90:	4082      	lsls	r2, r0
 8014b92:	4313      	orrs	r3, r2
 8014b94:	3401      	adds	r4, #1
 8014b96:	9304      	str	r3, [sp, #16]
 8014b98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b9c:	4824      	ldr	r0, [pc, #144]	@ (8014c30 <_svfiprintf_r+0x1e8>)
 8014b9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014ba2:	2206      	movs	r2, #6
 8014ba4:	f7eb fb14 	bl	80001d0 <memchr>
 8014ba8:	2800      	cmp	r0, #0
 8014baa:	d036      	beq.n	8014c1a <_svfiprintf_r+0x1d2>
 8014bac:	4b21      	ldr	r3, [pc, #132]	@ (8014c34 <_svfiprintf_r+0x1ec>)
 8014bae:	bb1b      	cbnz	r3, 8014bf8 <_svfiprintf_r+0x1b0>
 8014bb0:	9b03      	ldr	r3, [sp, #12]
 8014bb2:	3307      	adds	r3, #7
 8014bb4:	f023 0307 	bic.w	r3, r3, #7
 8014bb8:	3308      	adds	r3, #8
 8014bba:	9303      	str	r3, [sp, #12]
 8014bbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014bbe:	4433      	add	r3, r6
 8014bc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8014bc2:	e76a      	b.n	8014a9a <_svfiprintf_r+0x52>
 8014bc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8014bc8:	460c      	mov	r4, r1
 8014bca:	2001      	movs	r0, #1
 8014bcc:	e7a8      	b.n	8014b20 <_svfiprintf_r+0xd8>
 8014bce:	2300      	movs	r3, #0
 8014bd0:	3401      	adds	r4, #1
 8014bd2:	9305      	str	r3, [sp, #20]
 8014bd4:	4619      	mov	r1, r3
 8014bd6:	f04f 0c0a 	mov.w	ip, #10
 8014bda:	4620      	mov	r0, r4
 8014bdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014be0:	3a30      	subs	r2, #48	@ 0x30
 8014be2:	2a09      	cmp	r2, #9
 8014be4:	d903      	bls.n	8014bee <_svfiprintf_r+0x1a6>
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	d0c6      	beq.n	8014b78 <_svfiprintf_r+0x130>
 8014bea:	9105      	str	r1, [sp, #20]
 8014bec:	e7c4      	b.n	8014b78 <_svfiprintf_r+0x130>
 8014bee:	fb0c 2101 	mla	r1, ip, r1, r2
 8014bf2:	4604      	mov	r4, r0
 8014bf4:	2301      	movs	r3, #1
 8014bf6:	e7f0      	b.n	8014bda <_svfiprintf_r+0x192>
 8014bf8:	ab03      	add	r3, sp, #12
 8014bfa:	9300      	str	r3, [sp, #0]
 8014bfc:	462a      	mov	r2, r5
 8014bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8014c38 <_svfiprintf_r+0x1f0>)
 8014c00:	a904      	add	r1, sp, #16
 8014c02:	4638      	mov	r0, r7
 8014c04:	f7fd ff2c 	bl	8012a60 <_printf_float>
 8014c08:	1c42      	adds	r2, r0, #1
 8014c0a:	4606      	mov	r6, r0
 8014c0c:	d1d6      	bne.n	8014bbc <_svfiprintf_r+0x174>
 8014c0e:	89ab      	ldrh	r3, [r5, #12]
 8014c10:	065b      	lsls	r3, r3, #25
 8014c12:	f53f af2d 	bmi.w	8014a70 <_svfiprintf_r+0x28>
 8014c16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014c18:	e72c      	b.n	8014a74 <_svfiprintf_r+0x2c>
 8014c1a:	ab03      	add	r3, sp, #12
 8014c1c:	9300      	str	r3, [sp, #0]
 8014c1e:	462a      	mov	r2, r5
 8014c20:	4b05      	ldr	r3, [pc, #20]	@ (8014c38 <_svfiprintf_r+0x1f0>)
 8014c22:	a904      	add	r1, sp, #16
 8014c24:	4638      	mov	r0, r7
 8014c26:	f7fe f9b3 	bl	8012f90 <_printf_i>
 8014c2a:	e7ed      	b.n	8014c08 <_svfiprintf_r+0x1c0>
 8014c2c:	08015d32 	.word	0x08015d32
 8014c30:	08015d3c 	.word	0x08015d3c
 8014c34:	08012a61 	.word	0x08012a61
 8014c38:	08014991 	.word	0x08014991
 8014c3c:	08015d38 	.word	0x08015d38

08014c40 <__sflush_r>:
 8014c40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014c48:	0716      	lsls	r6, r2, #28
 8014c4a:	4605      	mov	r5, r0
 8014c4c:	460c      	mov	r4, r1
 8014c4e:	d454      	bmi.n	8014cfa <__sflush_r+0xba>
 8014c50:	684b      	ldr	r3, [r1, #4]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	dc02      	bgt.n	8014c5c <__sflush_r+0x1c>
 8014c56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	dd48      	ble.n	8014cee <__sflush_r+0xae>
 8014c5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014c5e:	2e00      	cmp	r6, #0
 8014c60:	d045      	beq.n	8014cee <__sflush_r+0xae>
 8014c62:	2300      	movs	r3, #0
 8014c64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014c68:	682f      	ldr	r7, [r5, #0]
 8014c6a:	6a21      	ldr	r1, [r4, #32]
 8014c6c:	602b      	str	r3, [r5, #0]
 8014c6e:	d030      	beq.n	8014cd2 <__sflush_r+0x92>
 8014c70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014c72:	89a3      	ldrh	r3, [r4, #12]
 8014c74:	0759      	lsls	r1, r3, #29
 8014c76:	d505      	bpl.n	8014c84 <__sflush_r+0x44>
 8014c78:	6863      	ldr	r3, [r4, #4]
 8014c7a:	1ad2      	subs	r2, r2, r3
 8014c7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014c7e:	b10b      	cbz	r3, 8014c84 <__sflush_r+0x44>
 8014c80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014c82:	1ad2      	subs	r2, r2, r3
 8014c84:	2300      	movs	r3, #0
 8014c86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014c88:	6a21      	ldr	r1, [r4, #32]
 8014c8a:	4628      	mov	r0, r5
 8014c8c:	47b0      	blx	r6
 8014c8e:	1c43      	adds	r3, r0, #1
 8014c90:	89a3      	ldrh	r3, [r4, #12]
 8014c92:	d106      	bne.n	8014ca2 <__sflush_r+0x62>
 8014c94:	6829      	ldr	r1, [r5, #0]
 8014c96:	291d      	cmp	r1, #29
 8014c98:	d82b      	bhi.n	8014cf2 <__sflush_r+0xb2>
 8014c9a:	4a2a      	ldr	r2, [pc, #168]	@ (8014d44 <__sflush_r+0x104>)
 8014c9c:	40ca      	lsrs	r2, r1
 8014c9e:	07d6      	lsls	r6, r2, #31
 8014ca0:	d527      	bpl.n	8014cf2 <__sflush_r+0xb2>
 8014ca2:	2200      	movs	r2, #0
 8014ca4:	6062      	str	r2, [r4, #4]
 8014ca6:	04d9      	lsls	r1, r3, #19
 8014ca8:	6922      	ldr	r2, [r4, #16]
 8014caa:	6022      	str	r2, [r4, #0]
 8014cac:	d504      	bpl.n	8014cb8 <__sflush_r+0x78>
 8014cae:	1c42      	adds	r2, r0, #1
 8014cb0:	d101      	bne.n	8014cb6 <__sflush_r+0x76>
 8014cb2:	682b      	ldr	r3, [r5, #0]
 8014cb4:	b903      	cbnz	r3, 8014cb8 <__sflush_r+0x78>
 8014cb6:	6560      	str	r0, [r4, #84]	@ 0x54
 8014cb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014cba:	602f      	str	r7, [r5, #0]
 8014cbc:	b1b9      	cbz	r1, 8014cee <__sflush_r+0xae>
 8014cbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014cc2:	4299      	cmp	r1, r3
 8014cc4:	d002      	beq.n	8014ccc <__sflush_r+0x8c>
 8014cc6:	4628      	mov	r0, r5
 8014cc8:	f7ff fa9e 	bl	8014208 <_free_r>
 8014ccc:	2300      	movs	r3, #0
 8014cce:	6363      	str	r3, [r4, #52]	@ 0x34
 8014cd0:	e00d      	b.n	8014cee <__sflush_r+0xae>
 8014cd2:	2301      	movs	r3, #1
 8014cd4:	4628      	mov	r0, r5
 8014cd6:	47b0      	blx	r6
 8014cd8:	4602      	mov	r2, r0
 8014cda:	1c50      	adds	r0, r2, #1
 8014cdc:	d1c9      	bne.n	8014c72 <__sflush_r+0x32>
 8014cde:	682b      	ldr	r3, [r5, #0]
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	d0c6      	beq.n	8014c72 <__sflush_r+0x32>
 8014ce4:	2b1d      	cmp	r3, #29
 8014ce6:	d001      	beq.n	8014cec <__sflush_r+0xac>
 8014ce8:	2b16      	cmp	r3, #22
 8014cea:	d11e      	bne.n	8014d2a <__sflush_r+0xea>
 8014cec:	602f      	str	r7, [r5, #0]
 8014cee:	2000      	movs	r0, #0
 8014cf0:	e022      	b.n	8014d38 <__sflush_r+0xf8>
 8014cf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014cf6:	b21b      	sxth	r3, r3
 8014cf8:	e01b      	b.n	8014d32 <__sflush_r+0xf2>
 8014cfa:	690f      	ldr	r7, [r1, #16]
 8014cfc:	2f00      	cmp	r7, #0
 8014cfe:	d0f6      	beq.n	8014cee <__sflush_r+0xae>
 8014d00:	0793      	lsls	r3, r2, #30
 8014d02:	680e      	ldr	r6, [r1, #0]
 8014d04:	bf08      	it	eq
 8014d06:	694b      	ldreq	r3, [r1, #20]
 8014d08:	600f      	str	r7, [r1, #0]
 8014d0a:	bf18      	it	ne
 8014d0c:	2300      	movne	r3, #0
 8014d0e:	eba6 0807 	sub.w	r8, r6, r7
 8014d12:	608b      	str	r3, [r1, #8]
 8014d14:	f1b8 0f00 	cmp.w	r8, #0
 8014d18:	dde9      	ble.n	8014cee <__sflush_r+0xae>
 8014d1a:	6a21      	ldr	r1, [r4, #32]
 8014d1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014d1e:	4643      	mov	r3, r8
 8014d20:	463a      	mov	r2, r7
 8014d22:	4628      	mov	r0, r5
 8014d24:	47b0      	blx	r6
 8014d26:	2800      	cmp	r0, #0
 8014d28:	dc08      	bgt.n	8014d3c <__sflush_r+0xfc>
 8014d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014d32:	81a3      	strh	r3, [r4, #12]
 8014d34:	f04f 30ff 	mov.w	r0, #4294967295
 8014d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014d3c:	4407      	add	r7, r0
 8014d3e:	eba8 0800 	sub.w	r8, r8, r0
 8014d42:	e7e7      	b.n	8014d14 <__sflush_r+0xd4>
 8014d44:	20400001 	.word	0x20400001

08014d48 <_fflush_r>:
 8014d48:	b538      	push	{r3, r4, r5, lr}
 8014d4a:	690b      	ldr	r3, [r1, #16]
 8014d4c:	4605      	mov	r5, r0
 8014d4e:	460c      	mov	r4, r1
 8014d50:	b913      	cbnz	r3, 8014d58 <_fflush_r+0x10>
 8014d52:	2500      	movs	r5, #0
 8014d54:	4628      	mov	r0, r5
 8014d56:	bd38      	pop	{r3, r4, r5, pc}
 8014d58:	b118      	cbz	r0, 8014d62 <_fflush_r+0x1a>
 8014d5a:	6a03      	ldr	r3, [r0, #32]
 8014d5c:	b90b      	cbnz	r3, 8014d62 <_fflush_r+0x1a>
 8014d5e:	f7fe fac1 	bl	80132e4 <__sinit>
 8014d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d66:	2b00      	cmp	r3, #0
 8014d68:	d0f3      	beq.n	8014d52 <_fflush_r+0xa>
 8014d6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014d6c:	07d0      	lsls	r0, r2, #31
 8014d6e:	d404      	bmi.n	8014d7a <_fflush_r+0x32>
 8014d70:	0599      	lsls	r1, r3, #22
 8014d72:	d402      	bmi.n	8014d7a <_fflush_r+0x32>
 8014d74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014d76:	f7fe fbde 	bl	8013536 <__retarget_lock_acquire_recursive>
 8014d7a:	4628      	mov	r0, r5
 8014d7c:	4621      	mov	r1, r4
 8014d7e:	f7ff ff5f 	bl	8014c40 <__sflush_r>
 8014d82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014d84:	07da      	lsls	r2, r3, #31
 8014d86:	4605      	mov	r5, r0
 8014d88:	d4e4      	bmi.n	8014d54 <_fflush_r+0xc>
 8014d8a:	89a3      	ldrh	r3, [r4, #12]
 8014d8c:	059b      	lsls	r3, r3, #22
 8014d8e:	d4e1      	bmi.n	8014d54 <_fflush_r+0xc>
 8014d90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014d92:	f7fe fbd1 	bl	8013538 <__retarget_lock_release_recursive>
 8014d96:	e7dd      	b.n	8014d54 <_fflush_r+0xc>

08014d98 <memmove>:
 8014d98:	4288      	cmp	r0, r1
 8014d9a:	b510      	push	{r4, lr}
 8014d9c:	eb01 0402 	add.w	r4, r1, r2
 8014da0:	d902      	bls.n	8014da8 <memmove+0x10>
 8014da2:	4284      	cmp	r4, r0
 8014da4:	4623      	mov	r3, r4
 8014da6:	d807      	bhi.n	8014db8 <memmove+0x20>
 8014da8:	1e43      	subs	r3, r0, #1
 8014daa:	42a1      	cmp	r1, r4
 8014dac:	d008      	beq.n	8014dc0 <memmove+0x28>
 8014dae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014db2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014db6:	e7f8      	b.n	8014daa <memmove+0x12>
 8014db8:	4402      	add	r2, r0
 8014dba:	4601      	mov	r1, r0
 8014dbc:	428a      	cmp	r2, r1
 8014dbe:	d100      	bne.n	8014dc2 <memmove+0x2a>
 8014dc0:	bd10      	pop	{r4, pc}
 8014dc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014dc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014dca:	e7f7      	b.n	8014dbc <memmove+0x24>

08014dcc <__assert_func>:
 8014dcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014dce:	4614      	mov	r4, r2
 8014dd0:	461a      	mov	r2, r3
 8014dd2:	4b09      	ldr	r3, [pc, #36]	@ (8014df8 <__assert_func+0x2c>)
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	4605      	mov	r5, r0
 8014dd8:	68d8      	ldr	r0, [r3, #12]
 8014dda:	b14c      	cbz	r4, 8014df0 <__assert_func+0x24>
 8014ddc:	4b07      	ldr	r3, [pc, #28]	@ (8014dfc <__assert_func+0x30>)
 8014dde:	9100      	str	r1, [sp, #0]
 8014de0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014de4:	4906      	ldr	r1, [pc, #24]	@ (8014e00 <__assert_func+0x34>)
 8014de6:	462b      	mov	r3, r5
 8014de8:	f000 f870 	bl	8014ecc <fiprintf>
 8014dec:	f000 f880 	bl	8014ef0 <abort>
 8014df0:	4b04      	ldr	r3, [pc, #16]	@ (8014e04 <__assert_func+0x38>)
 8014df2:	461c      	mov	r4, r3
 8014df4:	e7f3      	b.n	8014dde <__assert_func+0x12>
 8014df6:	bf00      	nop
 8014df8:	200001e4 	.word	0x200001e4
 8014dfc:	08015d4d 	.word	0x08015d4d
 8014e00:	08015d5a 	.word	0x08015d5a
 8014e04:	08015d88 	.word	0x08015d88

08014e08 <_calloc_r>:
 8014e08:	b570      	push	{r4, r5, r6, lr}
 8014e0a:	fba1 5402 	umull	r5, r4, r1, r2
 8014e0e:	b934      	cbnz	r4, 8014e1e <_calloc_r+0x16>
 8014e10:	4629      	mov	r1, r5
 8014e12:	f7fd fcf9 	bl	8012808 <_malloc_r>
 8014e16:	4606      	mov	r6, r0
 8014e18:	b928      	cbnz	r0, 8014e26 <_calloc_r+0x1e>
 8014e1a:	4630      	mov	r0, r6
 8014e1c:	bd70      	pop	{r4, r5, r6, pc}
 8014e1e:	220c      	movs	r2, #12
 8014e20:	6002      	str	r2, [r0, #0]
 8014e22:	2600      	movs	r6, #0
 8014e24:	e7f9      	b.n	8014e1a <_calloc_r+0x12>
 8014e26:	462a      	mov	r2, r5
 8014e28:	4621      	mov	r1, r4
 8014e2a:	f7fe faf6 	bl	801341a <memset>
 8014e2e:	e7f4      	b.n	8014e1a <_calloc_r+0x12>

08014e30 <__ascii_mbtowc>:
 8014e30:	b082      	sub	sp, #8
 8014e32:	b901      	cbnz	r1, 8014e36 <__ascii_mbtowc+0x6>
 8014e34:	a901      	add	r1, sp, #4
 8014e36:	b142      	cbz	r2, 8014e4a <__ascii_mbtowc+0x1a>
 8014e38:	b14b      	cbz	r3, 8014e4e <__ascii_mbtowc+0x1e>
 8014e3a:	7813      	ldrb	r3, [r2, #0]
 8014e3c:	600b      	str	r3, [r1, #0]
 8014e3e:	7812      	ldrb	r2, [r2, #0]
 8014e40:	1e10      	subs	r0, r2, #0
 8014e42:	bf18      	it	ne
 8014e44:	2001      	movne	r0, #1
 8014e46:	b002      	add	sp, #8
 8014e48:	4770      	bx	lr
 8014e4a:	4610      	mov	r0, r2
 8014e4c:	e7fb      	b.n	8014e46 <__ascii_mbtowc+0x16>
 8014e4e:	f06f 0001 	mvn.w	r0, #1
 8014e52:	e7f8      	b.n	8014e46 <__ascii_mbtowc+0x16>

08014e54 <_realloc_r>:
 8014e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e58:	4607      	mov	r7, r0
 8014e5a:	4614      	mov	r4, r2
 8014e5c:	460d      	mov	r5, r1
 8014e5e:	b921      	cbnz	r1, 8014e6a <_realloc_r+0x16>
 8014e60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014e64:	4611      	mov	r1, r2
 8014e66:	f7fd bccf 	b.w	8012808 <_malloc_r>
 8014e6a:	b92a      	cbnz	r2, 8014e78 <_realloc_r+0x24>
 8014e6c:	f7ff f9cc 	bl	8014208 <_free_r>
 8014e70:	4625      	mov	r5, r4
 8014e72:	4628      	mov	r0, r5
 8014e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e78:	f000 f841 	bl	8014efe <_malloc_usable_size_r>
 8014e7c:	4284      	cmp	r4, r0
 8014e7e:	4606      	mov	r6, r0
 8014e80:	d802      	bhi.n	8014e88 <_realloc_r+0x34>
 8014e82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014e86:	d8f4      	bhi.n	8014e72 <_realloc_r+0x1e>
 8014e88:	4621      	mov	r1, r4
 8014e8a:	4638      	mov	r0, r7
 8014e8c:	f7fd fcbc 	bl	8012808 <_malloc_r>
 8014e90:	4680      	mov	r8, r0
 8014e92:	b908      	cbnz	r0, 8014e98 <_realloc_r+0x44>
 8014e94:	4645      	mov	r5, r8
 8014e96:	e7ec      	b.n	8014e72 <_realloc_r+0x1e>
 8014e98:	42b4      	cmp	r4, r6
 8014e9a:	4622      	mov	r2, r4
 8014e9c:	4629      	mov	r1, r5
 8014e9e:	bf28      	it	cs
 8014ea0:	4632      	movcs	r2, r6
 8014ea2:	f7fe fb4a 	bl	801353a <memcpy>
 8014ea6:	4629      	mov	r1, r5
 8014ea8:	4638      	mov	r0, r7
 8014eaa:	f7ff f9ad 	bl	8014208 <_free_r>
 8014eae:	e7f1      	b.n	8014e94 <_realloc_r+0x40>

08014eb0 <__ascii_wctomb>:
 8014eb0:	4603      	mov	r3, r0
 8014eb2:	4608      	mov	r0, r1
 8014eb4:	b141      	cbz	r1, 8014ec8 <__ascii_wctomb+0x18>
 8014eb6:	2aff      	cmp	r2, #255	@ 0xff
 8014eb8:	d904      	bls.n	8014ec4 <__ascii_wctomb+0x14>
 8014eba:	228a      	movs	r2, #138	@ 0x8a
 8014ebc:	601a      	str	r2, [r3, #0]
 8014ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8014ec2:	4770      	bx	lr
 8014ec4:	700a      	strb	r2, [r1, #0]
 8014ec6:	2001      	movs	r0, #1
 8014ec8:	4770      	bx	lr
	...

08014ecc <fiprintf>:
 8014ecc:	b40e      	push	{r1, r2, r3}
 8014ece:	b503      	push	{r0, r1, lr}
 8014ed0:	4601      	mov	r1, r0
 8014ed2:	ab03      	add	r3, sp, #12
 8014ed4:	4805      	ldr	r0, [pc, #20]	@ (8014eec <fiprintf+0x20>)
 8014ed6:	f853 2b04 	ldr.w	r2, [r3], #4
 8014eda:	6800      	ldr	r0, [r0, #0]
 8014edc:	9301      	str	r3, [sp, #4]
 8014ede:	f000 f83f 	bl	8014f60 <_vfiprintf_r>
 8014ee2:	b002      	add	sp, #8
 8014ee4:	f85d eb04 	ldr.w	lr, [sp], #4
 8014ee8:	b003      	add	sp, #12
 8014eea:	4770      	bx	lr
 8014eec:	200001e4 	.word	0x200001e4

08014ef0 <abort>:
 8014ef0:	b508      	push	{r3, lr}
 8014ef2:	2006      	movs	r0, #6
 8014ef4:	f000 fa08 	bl	8015308 <raise>
 8014ef8:	2001      	movs	r0, #1
 8014efa:	f7f0 fa87 	bl	800540c <_exit>

08014efe <_malloc_usable_size_r>:
 8014efe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014f02:	1f18      	subs	r0, r3, #4
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	bfbc      	itt	lt
 8014f08:	580b      	ldrlt	r3, [r1, r0]
 8014f0a:	18c0      	addlt	r0, r0, r3
 8014f0c:	4770      	bx	lr

08014f0e <__sfputc_r>:
 8014f0e:	6893      	ldr	r3, [r2, #8]
 8014f10:	3b01      	subs	r3, #1
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	b410      	push	{r4}
 8014f16:	6093      	str	r3, [r2, #8]
 8014f18:	da08      	bge.n	8014f2c <__sfputc_r+0x1e>
 8014f1a:	6994      	ldr	r4, [r2, #24]
 8014f1c:	42a3      	cmp	r3, r4
 8014f1e:	db01      	blt.n	8014f24 <__sfputc_r+0x16>
 8014f20:	290a      	cmp	r1, #10
 8014f22:	d103      	bne.n	8014f2c <__sfputc_r+0x1e>
 8014f24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014f28:	f000 b932 	b.w	8015190 <__swbuf_r>
 8014f2c:	6813      	ldr	r3, [r2, #0]
 8014f2e:	1c58      	adds	r0, r3, #1
 8014f30:	6010      	str	r0, [r2, #0]
 8014f32:	7019      	strb	r1, [r3, #0]
 8014f34:	4608      	mov	r0, r1
 8014f36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014f3a:	4770      	bx	lr

08014f3c <__sfputs_r>:
 8014f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014f3e:	4606      	mov	r6, r0
 8014f40:	460f      	mov	r7, r1
 8014f42:	4614      	mov	r4, r2
 8014f44:	18d5      	adds	r5, r2, r3
 8014f46:	42ac      	cmp	r4, r5
 8014f48:	d101      	bne.n	8014f4e <__sfputs_r+0x12>
 8014f4a:	2000      	movs	r0, #0
 8014f4c:	e007      	b.n	8014f5e <__sfputs_r+0x22>
 8014f4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014f52:	463a      	mov	r2, r7
 8014f54:	4630      	mov	r0, r6
 8014f56:	f7ff ffda 	bl	8014f0e <__sfputc_r>
 8014f5a:	1c43      	adds	r3, r0, #1
 8014f5c:	d1f3      	bne.n	8014f46 <__sfputs_r+0xa>
 8014f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014f60 <_vfiprintf_r>:
 8014f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f64:	460d      	mov	r5, r1
 8014f66:	b09d      	sub	sp, #116	@ 0x74
 8014f68:	4614      	mov	r4, r2
 8014f6a:	4698      	mov	r8, r3
 8014f6c:	4606      	mov	r6, r0
 8014f6e:	b118      	cbz	r0, 8014f78 <_vfiprintf_r+0x18>
 8014f70:	6a03      	ldr	r3, [r0, #32]
 8014f72:	b90b      	cbnz	r3, 8014f78 <_vfiprintf_r+0x18>
 8014f74:	f7fe f9b6 	bl	80132e4 <__sinit>
 8014f78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014f7a:	07d9      	lsls	r1, r3, #31
 8014f7c:	d405      	bmi.n	8014f8a <_vfiprintf_r+0x2a>
 8014f7e:	89ab      	ldrh	r3, [r5, #12]
 8014f80:	059a      	lsls	r2, r3, #22
 8014f82:	d402      	bmi.n	8014f8a <_vfiprintf_r+0x2a>
 8014f84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014f86:	f7fe fad6 	bl	8013536 <__retarget_lock_acquire_recursive>
 8014f8a:	89ab      	ldrh	r3, [r5, #12]
 8014f8c:	071b      	lsls	r3, r3, #28
 8014f8e:	d501      	bpl.n	8014f94 <_vfiprintf_r+0x34>
 8014f90:	692b      	ldr	r3, [r5, #16]
 8014f92:	b99b      	cbnz	r3, 8014fbc <_vfiprintf_r+0x5c>
 8014f94:	4629      	mov	r1, r5
 8014f96:	4630      	mov	r0, r6
 8014f98:	f000 f938 	bl	801520c <__swsetup_r>
 8014f9c:	b170      	cbz	r0, 8014fbc <_vfiprintf_r+0x5c>
 8014f9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014fa0:	07dc      	lsls	r4, r3, #31
 8014fa2:	d504      	bpl.n	8014fae <_vfiprintf_r+0x4e>
 8014fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8014fa8:	b01d      	add	sp, #116	@ 0x74
 8014faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fae:	89ab      	ldrh	r3, [r5, #12]
 8014fb0:	0598      	lsls	r0, r3, #22
 8014fb2:	d4f7      	bmi.n	8014fa4 <_vfiprintf_r+0x44>
 8014fb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014fb6:	f7fe fabf 	bl	8013538 <__retarget_lock_release_recursive>
 8014fba:	e7f3      	b.n	8014fa4 <_vfiprintf_r+0x44>
 8014fbc:	2300      	movs	r3, #0
 8014fbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8014fc0:	2320      	movs	r3, #32
 8014fc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014fc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8014fca:	2330      	movs	r3, #48	@ 0x30
 8014fcc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801517c <_vfiprintf_r+0x21c>
 8014fd0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014fd4:	f04f 0901 	mov.w	r9, #1
 8014fd8:	4623      	mov	r3, r4
 8014fda:	469a      	mov	sl, r3
 8014fdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014fe0:	b10a      	cbz	r2, 8014fe6 <_vfiprintf_r+0x86>
 8014fe2:	2a25      	cmp	r2, #37	@ 0x25
 8014fe4:	d1f9      	bne.n	8014fda <_vfiprintf_r+0x7a>
 8014fe6:	ebba 0b04 	subs.w	fp, sl, r4
 8014fea:	d00b      	beq.n	8015004 <_vfiprintf_r+0xa4>
 8014fec:	465b      	mov	r3, fp
 8014fee:	4622      	mov	r2, r4
 8014ff0:	4629      	mov	r1, r5
 8014ff2:	4630      	mov	r0, r6
 8014ff4:	f7ff ffa2 	bl	8014f3c <__sfputs_r>
 8014ff8:	3001      	adds	r0, #1
 8014ffa:	f000 80a7 	beq.w	801514c <_vfiprintf_r+0x1ec>
 8014ffe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015000:	445a      	add	r2, fp
 8015002:	9209      	str	r2, [sp, #36]	@ 0x24
 8015004:	f89a 3000 	ldrb.w	r3, [sl]
 8015008:	2b00      	cmp	r3, #0
 801500a:	f000 809f 	beq.w	801514c <_vfiprintf_r+0x1ec>
 801500e:	2300      	movs	r3, #0
 8015010:	f04f 32ff 	mov.w	r2, #4294967295
 8015014:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015018:	f10a 0a01 	add.w	sl, sl, #1
 801501c:	9304      	str	r3, [sp, #16]
 801501e:	9307      	str	r3, [sp, #28]
 8015020:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015024:	931a      	str	r3, [sp, #104]	@ 0x68
 8015026:	4654      	mov	r4, sl
 8015028:	2205      	movs	r2, #5
 801502a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801502e:	4853      	ldr	r0, [pc, #332]	@ (801517c <_vfiprintf_r+0x21c>)
 8015030:	f7eb f8ce 	bl	80001d0 <memchr>
 8015034:	9a04      	ldr	r2, [sp, #16]
 8015036:	b9d8      	cbnz	r0, 8015070 <_vfiprintf_r+0x110>
 8015038:	06d1      	lsls	r1, r2, #27
 801503a:	bf44      	itt	mi
 801503c:	2320      	movmi	r3, #32
 801503e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015042:	0713      	lsls	r3, r2, #28
 8015044:	bf44      	itt	mi
 8015046:	232b      	movmi	r3, #43	@ 0x2b
 8015048:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801504c:	f89a 3000 	ldrb.w	r3, [sl]
 8015050:	2b2a      	cmp	r3, #42	@ 0x2a
 8015052:	d015      	beq.n	8015080 <_vfiprintf_r+0x120>
 8015054:	9a07      	ldr	r2, [sp, #28]
 8015056:	4654      	mov	r4, sl
 8015058:	2000      	movs	r0, #0
 801505a:	f04f 0c0a 	mov.w	ip, #10
 801505e:	4621      	mov	r1, r4
 8015060:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015064:	3b30      	subs	r3, #48	@ 0x30
 8015066:	2b09      	cmp	r3, #9
 8015068:	d94b      	bls.n	8015102 <_vfiprintf_r+0x1a2>
 801506a:	b1b0      	cbz	r0, 801509a <_vfiprintf_r+0x13a>
 801506c:	9207      	str	r2, [sp, #28]
 801506e:	e014      	b.n	801509a <_vfiprintf_r+0x13a>
 8015070:	eba0 0308 	sub.w	r3, r0, r8
 8015074:	fa09 f303 	lsl.w	r3, r9, r3
 8015078:	4313      	orrs	r3, r2
 801507a:	9304      	str	r3, [sp, #16]
 801507c:	46a2      	mov	sl, r4
 801507e:	e7d2      	b.n	8015026 <_vfiprintf_r+0xc6>
 8015080:	9b03      	ldr	r3, [sp, #12]
 8015082:	1d19      	adds	r1, r3, #4
 8015084:	681b      	ldr	r3, [r3, #0]
 8015086:	9103      	str	r1, [sp, #12]
 8015088:	2b00      	cmp	r3, #0
 801508a:	bfbb      	ittet	lt
 801508c:	425b      	neglt	r3, r3
 801508e:	f042 0202 	orrlt.w	r2, r2, #2
 8015092:	9307      	strge	r3, [sp, #28]
 8015094:	9307      	strlt	r3, [sp, #28]
 8015096:	bfb8      	it	lt
 8015098:	9204      	strlt	r2, [sp, #16]
 801509a:	7823      	ldrb	r3, [r4, #0]
 801509c:	2b2e      	cmp	r3, #46	@ 0x2e
 801509e:	d10a      	bne.n	80150b6 <_vfiprintf_r+0x156>
 80150a0:	7863      	ldrb	r3, [r4, #1]
 80150a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80150a4:	d132      	bne.n	801510c <_vfiprintf_r+0x1ac>
 80150a6:	9b03      	ldr	r3, [sp, #12]
 80150a8:	1d1a      	adds	r2, r3, #4
 80150aa:	681b      	ldr	r3, [r3, #0]
 80150ac:	9203      	str	r2, [sp, #12]
 80150ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80150b2:	3402      	adds	r4, #2
 80150b4:	9305      	str	r3, [sp, #20]
 80150b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801518c <_vfiprintf_r+0x22c>
 80150ba:	7821      	ldrb	r1, [r4, #0]
 80150bc:	2203      	movs	r2, #3
 80150be:	4650      	mov	r0, sl
 80150c0:	f7eb f886 	bl	80001d0 <memchr>
 80150c4:	b138      	cbz	r0, 80150d6 <_vfiprintf_r+0x176>
 80150c6:	9b04      	ldr	r3, [sp, #16]
 80150c8:	eba0 000a 	sub.w	r0, r0, sl
 80150cc:	2240      	movs	r2, #64	@ 0x40
 80150ce:	4082      	lsls	r2, r0
 80150d0:	4313      	orrs	r3, r2
 80150d2:	3401      	adds	r4, #1
 80150d4:	9304      	str	r3, [sp, #16]
 80150d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80150da:	4829      	ldr	r0, [pc, #164]	@ (8015180 <_vfiprintf_r+0x220>)
 80150dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80150e0:	2206      	movs	r2, #6
 80150e2:	f7eb f875 	bl	80001d0 <memchr>
 80150e6:	2800      	cmp	r0, #0
 80150e8:	d03f      	beq.n	801516a <_vfiprintf_r+0x20a>
 80150ea:	4b26      	ldr	r3, [pc, #152]	@ (8015184 <_vfiprintf_r+0x224>)
 80150ec:	bb1b      	cbnz	r3, 8015136 <_vfiprintf_r+0x1d6>
 80150ee:	9b03      	ldr	r3, [sp, #12]
 80150f0:	3307      	adds	r3, #7
 80150f2:	f023 0307 	bic.w	r3, r3, #7
 80150f6:	3308      	adds	r3, #8
 80150f8:	9303      	str	r3, [sp, #12]
 80150fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80150fc:	443b      	add	r3, r7
 80150fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8015100:	e76a      	b.n	8014fd8 <_vfiprintf_r+0x78>
 8015102:	fb0c 3202 	mla	r2, ip, r2, r3
 8015106:	460c      	mov	r4, r1
 8015108:	2001      	movs	r0, #1
 801510a:	e7a8      	b.n	801505e <_vfiprintf_r+0xfe>
 801510c:	2300      	movs	r3, #0
 801510e:	3401      	adds	r4, #1
 8015110:	9305      	str	r3, [sp, #20]
 8015112:	4619      	mov	r1, r3
 8015114:	f04f 0c0a 	mov.w	ip, #10
 8015118:	4620      	mov	r0, r4
 801511a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801511e:	3a30      	subs	r2, #48	@ 0x30
 8015120:	2a09      	cmp	r2, #9
 8015122:	d903      	bls.n	801512c <_vfiprintf_r+0x1cc>
 8015124:	2b00      	cmp	r3, #0
 8015126:	d0c6      	beq.n	80150b6 <_vfiprintf_r+0x156>
 8015128:	9105      	str	r1, [sp, #20]
 801512a:	e7c4      	b.n	80150b6 <_vfiprintf_r+0x156>
 801512c:	fb0c 2101 	mla	r1, ip, r1, r2
 8015130:	4604      	mov	r4, r0
 8015132:	2301      	movs	r3, #1
 8015134:	e7f0      	b.n	8015118 <_vfiprintf_r+0x1b8>
 8015136:	ab03      	add	r3, sp, #12
 8015138:	9300      	str	r3, [sp, #0]
 801513a:	462a      	mov	r2, r5
 801513c:	4b12      	ldr	r3, [pc, #72]	@ (8015188 <_vfiprintf_r+0x228>)
 801513e:	a904      	add	r1, sp, #16
 8015140:	4630      	mov	r0, r6
 8015142:	f7fd fc8d 	bl	8012a60 <_printf_float>
 8015146:	4607      	mov	r7, r0
 8015148:	1c78      	adds	r0, r7, #1
 801514a:	d1d6      	bne.n	80150fa <_vfiprintf_r+0x19a>
 801514c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801514e:	07d9      	lsls	r1, r3, #31
 8015150:	d405      	bmi.n	801515e <_vfiprintf_r+0x1fe>
 8015152:	89ab      	ldrh	r3, [r5, #12]
 8015154:	059a      	lsls	r2, r3, #22
 8015156:	d402      	bmi.n	801515e <_vfiprintf_r+0x1fe>
 8015158:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801515a:	f7fe f9ed 	bl	8013538 <__retarget_lock_release_recursive>
 801515e:	89ab      	ldrh	r3, [r5, #12]
 8015160:	065b      	lsls	r3, r3, #25
 8015162:	f53f af1f 	bmi.w	8014fa4 <_vfiprintf_r+0x44>
 8015166:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015168:	e71e      	b.n	8014fa8 <_vfiprintf_r+0x48>
 801516a:	ab03      	add	r3, sp, #12
 801516c:	9300      	str	r3, [sp, #0]
 801516e:	462a      	mov	r2, r5
 8015170:	4b05      	ldr	r3, [pc, #20]	@ (8015188 <_vfiprintf_r+0x228>)
 8015172:	a904      	add	r1, sp, #16
 8015174:	4630      	mov	r0, r6
 8015176:	f7fd ff0b 	bl	8012f90 <_printf_i>
 801517a:	e7e4      	b.n	8015146 <_vfiprintf_r+0x1e6>
 801517c:	08015d32 	.word	0x08015d32
 8015180:	08015d3c 	.word	0x08015d3c
 8015184:	08012a61 	.word	0x08012a61
 8015188:	08014f3d 	.word	0x08014f3d
 801518c:	08015d38 	.word	0x08015d38

08015190 <__swbuf_r>:
 8015190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015192:	460e      	mov	r6, r1
 8015194:	4614      	mov	r4, r2
 8015196:	4605      	mov	r5, r0
 8015198:	b118      	cbz	r0, 80151a2 <__swbuf_r+0x12>
 801519a:	6a03      	ldr	r3, [r0, #32]
 801519c:	b90b      	cbnz	r3, 80151a2 <__swbuf_r+0x12>
 801519e:	f7fe f8a1 	bl	80132e4 <__sinit>
 80151a2:	69a3      	ldr	r3, [r4, #24]
 80151a4:	60a3      	str	r3, [r4, #8]
 80151a6:	89a3      	ldrh	r3, [r4, #12]
 80151a8:	071a      	lsls	r2, r3, #28
 80151aa:	d501      	bpl.n	80151b0 <__swbuf_r+0x20>
 80151ac:	6923      	ldr	r3, [r4, #16]
 80151ae:	b943      	cbnz	r3, 80151c2 <__swbuf_r+0x32>
 80151b0:	4621      	mov	r1, r4
 80151b2:	4628      	mov	r0, r5
 80151b4:	f000 f82a 	bl	801520c <__swsetup_r>
 80151b8:	b118      	cbz	r0, 80151c2 <__swbuf_r+0x32>
 80151ba:	f04f 37ff 	mov.w	r7, #4294967295
 80151be:	4638      	mov	r0, r7
 80151c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80151c2:	6823      	ldr	r3, [r4, #0]
 80151c4:	6922      	ldr	r2, [r4, #16]
 80151c6:	1a98      	subs	r0, r3, r2
 80151c8:	6963      	ldr	r3, [r4, #20]
 80151ca:	b2f6      	uxtb	r6, r6
 80151cc:	4283      	cmp	r3, r0
 80151ce:	4637      	mov	r7, r6
 80151d0:	dc05      	bgt.n	80151de <__swbuf_r+0x4e>
 80151d2:	4621      	mov	r1, r4
 80151d4:	4628      	mov	r0, r5
 80151d6:	f7ff fdb7 	bl	8014d48 <_fflush_r>
 80151da:	2800      	cmp	r0, #0
 80151dc:	d1ed      	bne.n	80151ba <__swbuf_r+0x2a>
 80151de:	68a3      	ldr	r3, [r4, #8]
 80151e0:	3b01      	subs	r3, #1
 80151e2:	60a3      	str	r3, [r4, #8]
 80151e4:	6823      	ldr	r3, [r4, #0]
 80151e6:	1c5a      	adds	r2, r3, #1
 80151e8:	6022      	str	r2, [r4, #0]
 80151ea:	701e      	strb	r6, [r3, #0]
 80151ec:	6962      	ldr	r2, [r4, #20]
 80151ee:	1c43      	adds	r3, r0, #1
 80151f0:	429a      	cmp	r2, r3
 80151f2:	d004      	beq.n	80151fe <__swbuf_r+0x6e>
 80151f4:	89a3      	ldrh	r3, [r4, #12]
 80151f6:	07db      	lsls	r3, r3, #31
 80151f8:	d5e1      	bpl.n	80151be <__swbuf_r+0x2e>
 80151fa:	2e0a      	cmp	r6, #10
 80151fc:	d1df      	bne.n	80151be <__swbuf_r+0x2e>
 80151fe:	4621      	mov	r1, r4
 8015200:	4628      	mov	r0, r5
 8015202:	f7ff fda1 	bl	8014d48 <_fflush_r>
 8015206:	2800      	cmp	r0, #0
 8015208:	d0d9      	beq.n	80151be <__swbuf_r+0x2e>
 801520a:	e7d6      	b.n	80151ba <__swbuf_r+0x2a>

0801520c <__swsetup_r>:
 801520c:	b538      	push	{r3, r4, r5, lr}
 801520e:	4b29      	ldr	r3, [pc, #164]	@ (80152b4 <__swsetup_r+0xa8>)
 8015210:	4605      	mov	r5, r0
 8015212:	6818      	ldr	r0, [r3, #0]
 8015214:	460c      	mov	r4, r1
 8015216:	b118      	cbz	r0, 8015220 <__swsetup_r+0x14>
 8015218:	6a03      	ldr	r3, [r0, #32]
 801521a:	b90b      	cbnz	r3, 8015220 <__swsetup_r+0x14>
 801521c:	f7fe f862 	bl	80132e4 <__sinit>
 8015220:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015224:	0719      	lsls	r1, r3, #28
 8015226:	d422      	bmi.n	801526e <__swsetup_r+0x62>
 8015228:	06da      	lsls	r2, r3, #27
 801522a:	d407      	bmi.n	801523c <__swsetup_r+0x30>
 801522c:	2209      	movs	r2, #9
 801522e:	602a      	str	r2, [r5, #0]
 8015230:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015234:	81a3      	strh	r3, [r4, #12]
 8015236:	f04f 30ff 	mov.w	r0, #4294967295
 801523a:	e033      	b.n	80152a4 <__swsetup_r+0x98>
 801523c:	0758      	lsls	r0, r3, #29
 801523e:	d512      	bpl.n	8015266 <__swsetup_r+0x5a>
 8015240:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015242:	b141      	cbz	r1, 8015256 <__swsetup_r+0x4a>
 8015244:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015248:	4299      	cmp	r1, r3
 801524a:	d002      	beq.n	8015252 <__swsetup_r+0x46>
 801524c:	4628      	mov	r0, r5
 801524e:	f7fe ffdb 	bl	8014208 <_free_r>
 8015252:	2300      	movs	r3, #0
 8015254:	6363      	str	r3, [r4, #52]	@ 0x34
 8015256:	89a3      	ldrh	r3, [r4, #12]
 8015258:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801525c:	81a3      	strh	r3, [r4, #12]
 801525e:	2300      	movs	r3, #0
 8015260:	6063      	str	r3, [r4, #4]
 8015262:	6923      	ldr	r3, [r4, #16]
 8015264:	6023      	str	r3, [r4, #0]
 8015266:	89a3      	ldrh	r3, [r4, #12]
 8015268:	f043 0308 	orr.w	r3, r3, #8
 801526c:	81a3      	strh	r3, [r4, #12]
 801526e:	6923      	ldr	r3, [r4, #16]
 8015270:	b94b      	cbnz	r3, 8015286 <__swsetup_r+0x7a>
 8015272:	89a3      	ldrh	r3, [r4, #12]
 8015274:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015278:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801527c:	d003      	beq.n	8015286 <__swsetup_r+0x7a>
 801527e:	4621      	mov	r1, r4
 8015280:	4628      	mov	r0, r5
 8015282:	f000 f883 	bl	801538c <__smakebuf_r>
 8015286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801528a:	f013 0201 	ands.w	r2, r3, #1
 801528e:	d00a      	beq.n	80152a6 <__swsetup_r+0x9a>
 8015290:	2200      	movs	r2, #0
 8015292:	60a2      	str	r2, [r4, #8]
 8015294:	6962      	ldr	r2, [r4, #20]
 8015296:	4252      	negs	r2, r2
 8015298:	61a2      	str	r2, [r4, #24]
 801529a:	6922      	ldr	r2, [r4, #16]
 801529c:	b942      	cbnz	r2, 80152b0 <__swsetup_r+0xa4>
 801529e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80152a2:	d1c5      	bne.n	8015230 <__swsetup_r+0x24>
 80152a4:	bd38      	pop	{r3, r4, r5, pc}
 80152a6:	0799      	lsls	r1, r3, #30
 80152a8:	bf58      	it	pl
 80152aa:	6962      	ldrpl	r2, [r4, #20]
 80152ac:	60a2      	str	r2, [r4, #8]
 80152ae:	e7f4      	b.n	801529a <__swsetup_r+0x8e>
 80152b0:	2000      	movs	r0, #0
 80152b2:	e7f7      	b.n	80152a4 <__swsetup_r+0x98>
 80152b4:	200001e4 	.word	0x200001e4

080152b8 <_raise_r>:
 80152b8:	291f      	cmp	r1, #31
 80152ba:	b538      	push	{r3, r4, r5, lr}
 80152bc:	4605      	mov	r5, r0
 80152be:	460c      	mov	r4, r1
 80152c0:	d904      	bls.n	80152cc <_raise_r+0x14>
 80152c2:	2316      	movs	r3, #22
 80152c4:	6003      	str	r3, [r0, #0]
 80152c6:	f04f 30ff 	mov.w	r0, #4294967295
 80152ca:	bd38      	pop	{r3, r4, r5, pc}
 80152cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80152ce:	b112      	cbz	r2, 80152d6 <_raise_r+0x1e>
 80152d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80152d4:	b94b      	cbnz	r3, 80152ea <_raise_r+0x32>
 80152d6:	4628      	mov	r0, r5
 80152d8:	f000 f830 	bl	801533c <_getpid_r>
 80152dc:	4622      	mov	r2, r4
 80152de:	4601      	mov	r1, r0
 80152e0:	4628      	mov	r0, r5
 80152e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80152e6:	f000 b817 	b.w	8015318 <_kill_r>
 80152ea:	2b01      	cmp	r3, #1
 80152ec:	d00a      	beq.n	8015304 <_raise_r+0x4c>
 80152ee:	1c59      	adds	r1, r3, #1
 80152f0:	d103      	bne.n	80152fa <_raise_r+0x42>
 80152f2:	2316      	movs	r3, #22
 80152f4:	6003      	str	r3, [r0, #0]
 80152f6:	2001      	movs	r0, #1
 80152f8:	e7e7      	b.n	80152ca <_raise_r+0x12>
 80152fa:	2100      	movs	r1, #0
 80152fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015300:	4620      	mov	r0, r4
 8015302:	4798      	blx	r3
 8015304:	2000      	movs	r0, #0
 8015306:	e7e0      	b.n	80152ca <_raise_r+0x12>

08015308 <raise>:
 8015308:	4b02      	ldr	r3, [pc, #8]	@ (8015314 <raise+0xc>)
 801530a:	4601      	mov	r1, r0
 801530c:	6818      	ldr	r0, [r3, #0]
 801530e:	f7ff bfd3 	b.w	80152b8 <_raise_r>
 8015312:	bf00      	nop
 8015314:	200001e4 	.word	0x200001e4

08015318 <_kill_r>:
 8015318:	b538      	push	{r3, r4, r5, lr}
 801531a:	4d07      	ldr	r5, [pc, #28]	@ (8015338 <_kill_r+0x20>)
 801531c:	2300      	movs	r3, #0
 801531e:	4604      	mov	r4, r0
 8015320:	4608      	mov	r0, r1
 8015322:	4611      	mov	r1, r2
 8015324:	602b      	str	r3, [r5, #0]
 8015326:	f7f0 f861 	bl	80053ec <_kill>
 801532a:	1c43      	adds	r3, r0, #1
 801532c:	d102      	bne.n	8015334 <_kill_r+0x1c>
 801532e:	682b      	ldr	r3, [r5, #0]
 8015330:	b103      	cbz	r3, 8015334 <_kill_r+0x1c>
 8015332:	6023      	str	r3, [r4, #0]
 8015334:	bd38      	pop	{r3, r4, r5, pc}
 8015336:	bf00      	nop
 8015338:	20005dd8 	.word	0x20005dd8

0801533c <_getpid_r>:
 801533c:	f7f0 b84e 	b.w	80053dc <_getpid>

08015340 <__swhatbuf_r>:
 8015340:	b570      	push	{r4, r5, r6, lr}
 8015342:	460c      	mov	r4, r1
 8015344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015348:	2900      	cmp	r1, #0
 801534a:	b096      	sub	sp, #88	@ 0x58
 801534c:	4615      	mov	r5, r2
 801534e:	461e      	mov	r6, r3
 8015350:	da0d      	bge.n	801536e <__swhatbuf_r+0x2e>
 8015352:	89a3      	ldrh	r3, [r4, #12]
 8015354:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015358:	f04f 0100 	mov.w	r1, #0
 801535c:	bf14      	ite	ne
 801535e:	2340      	movne	r3, #64	@ 0x40
 8015360:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015364:	2000      	movs	r0, #0
 8015366:	6031      	str	r1, [r6, #0]
 8015368:	602b      	str	r3, [r5, #0]
 801536a:	b016      	add	sp, #88	@ 0x58
 801536c:	bd70      	pop	{r4, r5, r6, pc}
 801536e:	466a      	mov	r2, sp
 8015370:	f000 f848 	bl	8015404 <_fstat_r>
 8015374:	2800      	cmp	r0, #0
 8015376:	dbec      	blt.n	8015352 <__swhatbuf_r+0x12>
 8015378:	9901      	ldr	r1, [sp, #4]
 801537a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801537e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015382:	4259      	negs	r1, r3
 8015384:	4159      	adcs	r1, r3
 8015386:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801538a:	e7eb      	b.n	8015364 <__swhatbuf_r+0x24>

0801538c <__smakebuf_r>:
 801538c:	898b      	ldrh	r3, [r1, #12]
 801538e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015390:	079d      	lsls	r5, r3, #30
 8015392:	4606      	mov	r6, r0
 8015394:	460c      	mov	r4, r1
 8015396:	d507      	bpl.n	80153a8 <__smakebuf_r+0x1c>
 8015398:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801539c:	6023      	str	r3, [r4, #0]
 801539e:	6123      	str	r3, [r4, #16]
 80153a0:	2301      	movs	r3, #1
 80153a2:	6163      	str	r3, [r4, #20]
 80153a4:	b003      	add	sp, #12
 80153a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80153a8:	ab01      	add	r3, sp, #4
 80153aa:	466a      	mov	r2, sp
 80153ac:	f7ff ffc8 	bl	8015340 <__swhatbuf_r>
 80153b0:	9f00      	ldr	r7, [sp, #0]
 80153b2:	4605      	mov	r5, r0
 80153b4:	4639      	mov	r1, r7
 80153b6:	4630      	mov	r0, r6
 80153b8:	f7fd fa26 	bl	8012808 <_malloc_r>
 80153bc:	b948      	cbnz	r0, 80153d2 <__smakebuf_r+0x46>
 80153be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80153c2:	059a      	lsls	r2, r3, #22
 80153c4:	d4ee      	bmi.n	80153a4 <__smakebuf_r+0x18>
 80153c6:	f023 0303 	bic.w	r3, r3, #3
 80153ca:	f043 0302 	orr.w	r3, r3, #2
 80153ce:	81a3      	strh	r3, [r4, #12]
 80153d0:	e7e2      	b.n	8015398 <__smakebuf_r+0xc>
 80153d2:	89a3      	ldrh	r3, [r4, #12]
 80153d4:	6020      	str	r0, [r4, #0]
 80153d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80153da:	81a3      	strh	r3, [r4, #12]
 80153dc:	9b01      	ldr	r3, [sp, #4]
 80153de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80153e2:	b15b      	cbz	r3, 80153fc <__smakebuf_r+0x70>
 80153e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80153e8:	4630      	mov	r0, r6
 80153ea:	f000 f81d 	bl	8015428 <_isatty_r>
 80153ee:	b128      	cbz	r0, 80153fc <__smakebuf_r+0x70>
 80153f0:	89a3      	ldrh	r3, [r4, #12]
 80153f2:	f023 0303 	bic.w	r3, r3, #3
 80153f6:	f043 0301 	orr.w	r3, r3, #1
 80153fa:	81a3      	strh	r3, [r4, #12]
 80153fc:	89a3      	ldrh	r3, [r4, #12]
 80153fe:	431d      	orrs	r5, r3
 8015400:	81a5      	strh	r5, [r4, #12]
 8015402:	e7cf      	b.n	80153a4 <__smakebuf_r+0x18>

08015404 <_fstat_r>:
 8015404:	b538      	push	{r3, r4, r5, lr}
 8015406:	4d07      	ldr	r5, [pc, #28]	@ (8015424 <_fstat_r+0x20>)
 8015408:	2300      	movs	r3, #0
 801540a:	4604      	mov	r4, r0
 801540c:	4608      	mov	r0, r1
 801540e:	4611      	mov	r1, r2
 8015410:	602b      	str	r3, [r5, #0]
 8015412:	f7f0 f84b 	bl	80054ac <_fstat>
 8015416:	1c43      	adds	r3, r0, #1
 8015418:	d102      	bne.n	8015420 <_fstat_r+0x1c>
 801541a:	682b      	ldr	r3, [r5, #0]
 801541c:	b103      	cbz	r3, 8015420 <_fstat_r+0x1c>
 801541e:	6023      	str	r3, [r4, #0]
 8015420:	bd38      	pop	{r3, r4, r5, pc}
 8015422:	bf00      	nop
 8015424:	20005dd8 	.word	0x20005dd8

08015428 <_isatty_r>:
 8015428:	b538      	push	{r3, r4, r5, lr}
 801542a:	4d06      	ldr	r5, [pc, #24]	@ (8015444 <_isatty_r+0x1c>)
 801542c:	2300      	movs	r3, #0
 801542e:	4604      	mov	r4, r0
 8015430:	4608      	mov	r0, r1
 8015432:	602b      	str	r3, [r5, #0]
 8015434:	f7f0 f84a 	bl	80054cc <_isatty>
 8015438:	1c43      	adds	r3, r0, #1
 801543a:	d102      	bne.n	8015442 <_isatty_r+0x1a>
 801543c:	682b      	ldr	r3, [r5, #0]
 801543e:	b103      	cbz	r3, 8015442 <_isatty_r+0x1a>
 8015440:	6023      	str	r3, [r4, #0]
 8015442:	bd38      	pop	{r3, r4, r5, pc}
 8015444:	20005dd8 	.word	0x20005dd8

08015448 <sqrt>:
 8015448:	b538      	push	{r3, r4, r5, lr}
 801544a:	ed2d 8b02 	vpush	{d8}
 801544e:	ec55 4b10 	vmov	r4, r5, d0
 8015452:	f000 f861 	bl	8015518 <__ieee754_sqrt>
 8015456:	4622      	mov	r2, r4
 8015458:	462b      	mov	r3, r5
 801545a:	4620      	mov	r0, r4
 801545c:	4629      	mov	r1, r5
 801545e:	eeb0 8a40 	vmov.f32	s16, s0
 8015462:	eef0 8a60 	vmov.f32	s17, s1
 8015466:	f7eb fb61 	bl	8000b2c <__aeabi_dcmpun>
 801546a:	b990      	cbnz	r0, 8015492 <sqrt+0x4a>
 801546c:	2200      	movs	r2, #0
 801546e:	2300      	movs	r3, #0
 8015470:	4620      	mov	r0, r4
 8015472:	4629      	mov	r1, r5
 8015474:	f7eb fb32 	bl	8000adc <__aeabi_dcmplt>
 8015478:	b158      	cbz	r0, 8015492 <sqrt+0x4a>
 801547a:	f7fe f831 	bl	80134e0 <__errno>
 801547e:	2321      	movs	r3, #33	@ 0x21
 8015480:	6003      	str	r3, [r0, #0]
 8015482:	2200      	movs	r2, #0
 8015484:	2300      	movs	r3, #0
 8015486:	4610      	mov	r0, r2
 8015488:	4619      	mov	r1, r3
 801548a:	f7eb f9df 	bl	800084c <__aeabi_ddiv>
 801548e:	ec41 0b18 	vmov	d8, r0, r1
 8015492:	eeb0 0a48 	vmov.f32	s0, s16
 8015496:	eef0 0a68 	vmov.f32	s1, s17
 801549a:	ecbd 8b02 	vpop	{d8}
 801549e:	bd38      	pop	{r3, r4, r5, pc}

080154a0 <asinf>:
 80154a0:	b508      	push	{r3, lr}
 80154a2:	ed2d 8b02 	vpush	{d8}
 80154a6:	eeb0 8a40 	vmov.f32	s16, s0
 80154aa:	f000 f90b 	bl	80156c4 <__ieee754_asinf>
 80154ae:	eeb4 8a48 	vcmp.f32	s16, s16
 80154b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154b6:	eef0 8a40 	vmov.f32	s17, s0
 80154ba:	d615      	bvs.n	80154e8 <asinf+0x48>
 80154bc:	eeb0 0a48 	vmov.f32	s0, s16
 80154c0:	f000 f81c 	bl	80154fc <fabsf>
 80154c4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80154c8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80154cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154d0:	dd0a      	ble.n	80154e8 <asinf+0x48>
 80154d2:	f7fe f805 	bl	80134e0 <__errno>
 80154d6:	ecbd 8b02 	vpop	{d8}
 80154da:	2321      	movs	r3, #33	@ 0x21
 80154dc:	6003      	str	r3, [r0, #0]
 80154de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80154e2:	4804      	ldr	r0, [pc, #16]	@ (80154f4 <asinf+0x54>)
 80154e4:	f000 b812 	b.w	801550c <nanf>
 80154e8:	eeb0 0a68 	vmov.f32	s0, s17
 80154ec:	ecbd 8b02 	vpop	{d8}
 80154f0:	bd08      	pop	{r3, pc}
 80154f2:	bf00      	nop
 80154f4:	08015d88 	.word	0x08015d88

080154f8 <atan2f>:
 80154f8:	f000 b9c8 	b.w	801588c <__ieee754_atan2f>

080154fc <fabsf>:
 80154fc:	ee10 3a10 	vmov	r3, s0
 8015500:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015504:	ee00 3a10 	vmov	s0, r3
 8015508:	4770      	bx	lr
	...

0801550c <nanf>:
 801550c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8015514 <nanf+0x8>
 8015510:	4770      	bx	lr
 8015512:	bf00      	nop
 8015514:	7fc00000 	.word	0x7fc00000

08015518 <__ieee754_sqrt>:
 8015518:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801551c:	4a66      	ldr	r2, [pc, #408]	@ (80156b8 <__ieee754_sqrt+0x1a0>)
 801551e:	ec55 4b10 	vmov	r4, r5, d0
 8015522:	43aa      	bics	r2, r5
 8015524:	462b      	mov	r3, r5
 8015526:	4621      	mov	r1, r4
 8015528:	d110      	bne.n	801554c <__ieee754_sqrt+0x34>
 801552a:	4622      	mov	r2, r4
 801552c:	4620      	mov	r0, r4
 801552e:	4629      	mov	r1, r5
 8015530:	f7eb f862 	bl	80005f8 <__aeabi_dmul>
 8015534:	4602      	mov	r2, r0
 8015536:	460b      	mov	r3, r1
 8015538:	4620      	mov	r0, r4
 801553a:	4629      	mov	r1, r5
 801553c:	f7ea fea6 	bl	800028c <__adddf3>
 8015540:	4604      	mov	r4, r0
 8015542:	460d      	mov	r5, r1
 8015544:	ec45 4b10 	vmov	d0, r4, r5
 8015548:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801554c:	2d00      	cmp	r5, #0
 801554e:	dc0e      	bgt.n	801556e <__ieee754_sqrt+0x56>
 8015550:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8015554:	4322      	orrs	r2, r4
 8015556:	d0f5      	beq.n	8015544 <__ieee754_sqrt+0x2c>
 8015558:	b19d      	cbz	r5, 8015582 <__ieee754_sqrt+0x6a>
 801555a:	4622      	mov	r2, r4
 801555c:	4620      	mov	r0, r4
 801555e:	4629      	mov	r1, r5
 8015560:	f7ea fe92 	bl	8000288 <__aeabi_dsub>
 8015564:	4602      	mov	r2, r0
 8015566:	460b      	mov	r3, r1
 8015568:	f7eb f970 	bl	800084c <__aeabi_ddiv>
 801556c:	e7e8      	b.n	8015540 <__ieee754_sqrt+0x28>
 801556e:	152a      	asrs	r2, r5, #20
 8015570:	d115      	bne.n	801559e <__ieee754_sqrt+0x86>
 8015572:	2000      	movs	r0, #0
 8015574:	e009      	b.n	801558a <__ieee754_sqrt+0x72>
 8015576:	0acb      	lsrs	r3, r1, #11
 8015578:	3a15      	subs	r2, #21
 801557a:	0549      	lsls	r1, r1, #21
 801557c:	2b00      	cmp	r3, #0
 801557e:	d0fa      	beq.n	8015576 <__ieee754_sqrt+0x5e>
 8015580:	e7f7      	b.n	8015572 <__ieee754_sqrt+0x5a>
 8015582:	462a      	mov	r2, r5
 8015584:	e7fa      	b.n	801557c <__ieee754_sqrt+0x64>
 8015586:	005b      	lsls	r3, r3, #1
 8015588:	3001      	adds	r0, #1
 801558a:	02dc      	lsls	r4, r3, #11
 801558c:	d5fb      	bpl.n	8015586 <__ieee754_sqrt+0x6e>
 801558e:	1e44      	subs	r4, r0, #1
 8015590:	1b12      	subs	r2, r2, r4
 8015592:	f1c0 0420 	rsb	r4, r0, #32
 8015596:	fa21 f404 	lsr.w	r4, r1, r4
 801559a:	4323      	orrs	r3, r4
 801559c:	4081      	lsls	r1, r0
 801559e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80155a2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80155a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80155aa:	07d2      	lsls	r2, r2, #31
 80155ac:	bf5c      	itt	pl
 80155ae:	005b      	lslpl	r3, r3, #1
 80155b0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80155b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80155b8:	bf58      	it	pl
 80155ba:	0049      	lslpl	r1, r1, #1
 80155bc:	2600      	movs	r6, #0
 80155be:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80155c2:	107f      	asrs	r7, r7, #1
 80155c4:	0049      	lsls	r1, r1, #1
 80155c6:	2016      	movs	r0, #22
 80155c8:	4632      	mov	r2, r6
 80155ca:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80155ce:	1915      	adds	r5, r2, r4
 80155d0:	429d      	cmp	r5, r3
 80155d2:	bfde      	ittt	le
 80155d4:	192a      	addle	r2, r5, r4
 80155d6:	1b5b      	suble	r3, r3, r5
 80155d8:	1936      	addle	r6, r6, r4
 80155da:	0fcd      	lsrs	r5, r1, #31
 80155dc:	3801      	subs	r0, #1
 80155de:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80155e2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80155e6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80155ea:	d1f0      	bne.n	80155ce <__ieee754_sqrt+0xb6>
 80155ec:	4605      	mov	r5, r0
 80155ee:	2420      	movs	r4, #32
 80155f0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80155f4:	4293      	cmp	r3, r2
 80155f6:	eb0c 0e00 	add.w	lr, ip, r0
 80155fa:	dc02      	bgt.n	8015602 <__ieee754_sqrt+0xea>
 80155fc:	d113      	bne.n	8015626 <__ieee754_sqrt+0x10e>
 80155fe:	458e      	cmp	lr, r1
 8015600:	d811      	bhi.n	8015626 <__ieee754_sqrt+0x10e>
 8015602:	f1be 0f00 	cmp.w	lr, #0
 8015606:	eb0e 000c 	add.w	r0, lr, ip
 801560a:	da3f      	bge.n	801568c <__ieee754_sqrt+0x174>
 801560c:	2800      	cmp	r0, #0
 801560e:	db3d      	blt.n	801568c <__ieee754_sqrt+0x174>
 8015610:	f102 0801 	add.w	r8, r2, #1
 8015614:	1a9b      	subs	r3, r3, r2
 8015616:	458e      	cmp	lr, r1
 8015618:	bf88      	it	hi
 801561a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801561e:	eba1 010e 	sub.w	r1, r1, lr
 8015622:	4465      	add	r5, ip
 8015624:	4642      	mov	r2, r8
 8015626:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801562a:	3c01      	subs	r4, #1
 801562c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8015630:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015634:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8015638:	d1dc      	bne.n	80155f4 <__ieee754_sqrt+0xdc>
 801563a:	4319      	orrs	r1, r3
 801563c:	d01b      	beq.n	8015676 <__ieee754_sqrt+0x15e>
 801563e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80156bc <__ieee754_sqrt+0x1a4>
 8015642:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80156c0 <__ieee754_sqrt+0x1a8>
 8015646:	e9da 0100 	ldrd	r0, r1, [sl]
 801564a:	e9db 2300 	ldrd	r2, r3, [fp]
 801564e:	f7ea fe1b 	bl	8000288 <__aeabi_dsub>
 8015652:	e9da 8900 	ldrd	r8, r9, [sl]
 8015656:	4602      	mov	r2, r0
 8015658:	460b      	mov	r3, r1
 801565a:	4640      	mov	r0, r8
 801565c:	4649      	mov	r1, r9
 801565e:	f7eb fa47 	bl	8000af0 <__aeabi_dcmple>
 8015662:	b140      	cbz	r0, 8015676 <__ieee754_sqrt+0x15e>
 8015664:	f1b5 3fff 	cmp.w	r5, #4294967295
 8015668:	e9da 0100 	ldrd	r0, r1, [sl]
 801566c:	e9db 2300 	ldrd	r2, r3, [fp]
 8015670:	d10e      	bne.n	8015690 <__ieee754_sqrt+0x178>
 8015672:	3601      	adds	r6, #1
 8015674:	4625      	mov	r5, r4
 8015676:	1073      	asrs	r3, r6, #1
 8015678:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801567c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8015680:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8015684:	086b      	lsrs	r3, r5, #1
 8015686:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801568a:	e759      	b.n	8015540 <__ieee754_sqrt+0x28>
 801568c:	4690      	mov	r8, r2
 801568e:	e7c1      	b.n	8015614 <__ieee754_sqrt+0xfc>
 8015690:	f7ea fdfc 	bl	800028c <__adddf3>
 8015694:	e9da 8900 	ldrd	r8, r9, [sl]
 8015698:	4602      	mov	r2, r0
 801569a:	460b      	mov	r3, r1
 801569c:	4640      	mov	r0, r8
 801569e:	4649      	mov	r1, r9
 80156a0:	f7eb fa1c 	bl	8000adc <__aeabi_dcmplt>
 80156a4:	b120      	cbz	r0, 80156b0 <__ieee754_sqrt+0x198>
 80156a6:	1cab      	adds	r3, r5, #2
 80156a8:	bf08      	it	eq
 80156aa:	3601      	addeq	r6, #1
 80156ac:	3502      	adds	r5, #2
 80156ae:	e7e2      	b.n	8015676 <__ieee754_sqrt+0x15e>
 80156b0:	1c6b      	adds	r3, r5, #1
 80156b2:	f023 0501 	bic.w	r5, r3, #1
 80156b6:	e7de      	b.n	8015676 <__ieee754_sqrt+0x15e>
 80156b8:	7ff00000 	.word	0x7ff00000
 80156bc:	08015f98 	.word	0x08015f98
 80156c0:	08015f90 	.word	0x08015f90

080156c4 <__ieee754_asinf>:
 80156c4:	b538      	push	{r3, r4, r5, lr}
 80156c6:	ee10 5a10 	vmov	r5, s0
 80156ca:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80156ce:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80156d2:	ed2d 8b04 	vpush	{d8-d9}
 80156d6:	d10c      	bne.n	80156f2 <__ieee754_asinf+0x2e>
 80156d8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801584c <__ieee754_asinf+0x188>
 80156dc:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8015850 <__ieee754_asinf+0x18c>
 80156e0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80156e4:	eee0 7a07 	vfma.f32	s15, s0, s14
 80156e8:	eeb0 0a67 	vmov.f32	s0, s15
 80156ec:	ecbd 8b04 	vpop	{d8-d9}
 80156f0:	bd38      	pop	{r3, r4, r5, pc}
 80156f2:	d904      	bls.n	80156fe <__ieee754_asinf+0x3a>
 80156f4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80156f8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80156fc:	e7f6      	b.n	80156ec <__ieee754_asinf+0x28>
 80156fe:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8015702:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8015706:	d20b      	bcs.n	8015720 <__ieee754_asinf+0x5c>
 8015708:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 801570c:	d252      	bcs.n	80157b4 <__ieee754_asinf+0xf0>
 801570e:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8015854 <__ieee754_asinf+0x190>
 8015712:	ee70 7a27 	vadd.f32	s15, s0, s15
 8015716:	eef4 7ae8 	vcmpe.f32	s15, s17
 801571a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801571e:	dce5      	bgt.n	80156ec <__ieee754_asinf+0x28>
 8015720:	f7ff feec 	bl	80154fc <fabsf>
 8015724:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8015728:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801572c:	ee28 8a27 	vmul.f32	s16, s16, s15
 8015730:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8015858 <__ieee754_asinf+0x194>
 8015734:	eddf 7a49 	vldr	s15, [pc, #292]	@ 801585c <__ieee754_asinf+0x198>
 8015738:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8015860 <__ieee754_asinf+0x19c>
 801573c:	eea8 7a27 	vfma.f32	s14, s16, s15
 8015740:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8015864 <__ieee754_asinf+0x1a0>
 8015744:	eee7 7a08 	vfma.f32	s15, s14, s16
 8015748:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8015868 <__ieee754_asinf+0x1a4>
 801574c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8015750:	eddf 7a46 	vldr	s15, [pc, #280]	@ 801586c <__ieee754_asinf+0x1a8>
 8015754:	eee7 7a08 	vfma.f32	s15, s14, s16
 8015758:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8015870 <__ieee754_asinf+0x1ac>
 801575c:	eea7 9a88 	vfma.f32	s18, s15, s16
 8015760:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8015874 <__ieee754_asinf+0x1b0>
 8015764:	eee8 7a07 	vfma.f32	s15, s16, s14
 8015768:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8015878 <__ieee754_asinf+0x1b4>
 801576c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8015770:	eddf 7a42 	vldr	s15, [pc, #264]	@ 801587c <__ieee754_asinf+0x1b8>
 8015774:	eee7 7a08 	vfma.f32	s15, s14, s16
 8015778:	eeb0 0a48 	vmov.f32	s0, s16
 801577c:	eee7 8a88 	vfma.f32	s17, s15, s16
 8015780:	f000 f9f8 	bl	8015b74 <__ieee754_sqrtf>
 8015784:	4b3e      	ldr	r3, [pc, #248]	@ (8015880 <__ieee754_asinf+0x1bc>)
 8015786:	ee29 9a08 	vmul.f32	s18, s18, s16
 801578a:	429c      	cmp	r4, r3
 801578c:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8015790:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8015794:	d93d      	bls.n	8015812 <__ieee754_asinf+0x14e>
 8015796:	eea0 0a06 	vfma.f32	s0, s0, s12
 801579a:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8015884 <__ieee754_asinf+0x1c0>
 801579e:	eee0 7a26 	vfma.f32	s15, s0, s13
 80157a2:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8015850 <__ieee754_asinf+0x18c>
 80157a6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80157aa:	2d00      	cmp	r5, #0
 80157ac:	bfd8      	it	le
 80157ae:	eeb1 0a40 	vnegle.f32	s0, s0
 80157b2:	e79b      	b.n	80156ec <__ieee754_asinf+0x28>
 80157b4:	ee60 7a00 	vmul.f32	s15, s0, s0
 80157b8:	eddf 6a28 	vldr	s13, [pc, #160]	@ 801585c <__ieee754_asinf+0x198>
 80157bc:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8015858 <__ieee754_asinf+0x194>
 80157c0:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8015870 <__ieee754_asinf+0x1ac>
 80157c4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80157c8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8015864 <__ieee754_asinf+0x1a0>
 80157cc:	eee7 6a27 	vfma.f32	s13, s14, s15
 80157d0:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8015868 <__ieee754_asinf+0x1a4>
 80157d4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80157d8:	eddf 6a24 	vldr	s13, [pc, #144]	@ 801586c <__ieee754_asinf+0x1a8>
 80157dc:	eee7 6a27 	vfma.f32	s13, s14, s15
 80157e0:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8015860 <__ieee754_asinf+0x19c>
 80157e4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80157e8:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8015874 <__ieee754_asinf+0x1b0>
 80157ec:	eee7 6a86 	vfma.f32	s13, s15, s12
 80157f0:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8015878 <__ieee754_asinf+0x1b4>
 80157f4:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80157f8:	eddf 6a20 	vldr	s13, [pc, #128]	@ 801587c <__ieee754_asinf+0x1b8>
 80157fc:	eee6 6a27 	vfma.f32	s13, s12, s15
 8015800:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015804:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8015808:	eec7 7a28 	vdiv.f32	s15, s14, s17
 801580c:	eea0 0a27 	vfma.f32	s0, s0, s15
 8015810:	e76c      	b.n	80156ec <__ieee754_asinf+0x28>
 8015812:	ee10 3a10 	vmov	r3, s0
 8015816:	f36f 030b 	bfc	r3, #0, #12
 801581a:	ee07 3a10 	vmov	s14, r3
 801581e:	eea7 8a47 	vfms.f32	s16, s14, s14
 8015822:	ee70 5a00 	vadd.f32	s11, s0, s0
 8015826:	ee30 0a07 	vadd.f32	s0, s0, s14
 801582a:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801584c <__ieee754_asinf+0x188>
 801582e:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8015832:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8015888 <__ieee754_asinf+0x1c4>
 8015836:	eee5 7a66 	vfms.f32	s15, s10, s13
 801583a:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801583e:	eeb0 6a40 	vmov.f32	s12, s0
 8015842:	eea7 6a66 	vfms.f32	s12, s14, s13
 8015846:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801584a:	e7ac      	b.n	80157a6 <__ieee754_asinf+0xe2>
 801584c:	b33bbd2e 	.word	0xb33bbd2e
 8015850:	3fc90fdb 	.word	0x3fc90fdb
 8015854:	7149f2ca 	.word	0x7149f2ca
 8015858:	3a4f7f04 	.word	0x3a4f7f04
 801585c:	3811ef08 	.word	0x3811ef08
 8015860:	3e2aaaab 	.word	0x3e2aaaab
 8015864:	bd241146 	.word	0xbd241146
 8015868:	3e4e0aa8 	.word	0x3e4e0aa8
 801586c:	bea6b090 	.word	0xbea6b090
 8015870:	3d9dc62e 	.word	0x3d9dc62e
 8015874:	bf303361 	.word	0xbf303361
 8015878:	4001572d 	.word	0x4001572d
 801587c:	c019d139 	.word	0xc019d139
 8015880:	3f799999 	.word	0x3f799999
 8015884:	333bbd2e 	.word	0x333bbd2e
 8015888:	3f490fdb 	.word	0x3f490fdb

0801588c <__ieee754_atan2f>:
 801588c:	ee10 2a90 	vmov	r2, s1
 8015890:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8015894:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8015898:	b510      	push	{r4, lr}
 801589a:	eef0 7a40 	vmov.f32	s15, s0
 801589e:	d806      	bhi.n	80158ae <__ieee754_atan2f+0x22>
 80158a0:	ee10 0a10 	vmov	r0, s0
 80158a4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80158a8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80158ac:	d904      	bls.n	80158b8 <__ieee754_atan2f+0x2c>
 80158ae:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80158b2:	eeb0 0a67 	vmov.f32	s0, s15
 80158b6:	bd10      	pop	{r4, pc}
 80158b8:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80158bc:	d103      	bne.n	80158c6 <__ieee754_atan2f+0x3a>
 80158be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80158c2:	f000 b883 	b.w	80159cc <atanf>
 80158c6:	1794      	asrs	r4, r2, #30
 80158c8:	f004 0402 	and.w	r4, r4, #2
 80158cc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80158d0:	b943      	cbnz	r3, 80158e4 <__ieee754_atan2f+0x58>
 80158d2:	2c02      	cmp	r4, #2
 80158d4:	d05e      	beq.n	8015994 <__ieee754_atan2f+0x108>
 80158d6:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80159a8 <__ieee754_atan2f+0x11c>
 80158da:	2c03      	cmp	r4, #3
 80158dc:	bf08      	it	eq
 80158de:	eef0 7a47 	vmoveq.f32	s15, s14
 80158e2:	e7e6      	b.n	80158b2 <__ieee754_atan2f+0x26>
 80158e4:	b941      	cbnz	r1, 80158f8 <__ieee754_atan2f+0x6c>
 80158e6:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80159ac <__ieee754_atan2f+0x120>
 80158ea:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80159b0 <__ieee754_atan2f+0x124>
 80158ee:	2800      	cmp	r0, #0
 80158f0:	bfa8      	it	ge
 80158f2:	eef0 7a47 	vmovge.f32	s15, s14
 80158f6:	e7dc      	b.n	80158b2 <__ieee754_atan2f+0x26>
 80158f8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80158fc:	d110      	bne.n	8015920 <__ieee754_atan2f+0x94>
 80158fe:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8015902:	f104 34ff 	add.w	r4, r4, #4294967295
 8015906:	d107      	bne.n	8015918 <__ieee754_atan2f+0x8c>
 8015908:	2c02      	cmp	r4, #2
 801590a:	d846      	bhi.n	801599a <__ieee754_atan2f+0x10e>
 801590c:	4b29      	ldr	r3, [pc, #164]	@ (80159b4 <__ieee754_atan2f+0x128>)
 801590e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8015912:	edd3 7a00 	vldr	s15, [r3]
 8015916:	e7cc      	b.n	80158b2 <__ieee754_atan2f+0x26>
 8015918:	2c02      	cmp	r4, #2
 801591a:	d841      	bhi.n	80159a0 <__ieee754_atan2f+0x114>
 801591c:	4b26      	ldr	r3, [pc, #152]	@ (80159b8 <__ieee754_atan2f+0x12c>)
 801591e:	e7f6      	b.n	801590e <__ieee754_atan2f+0x82>
 8015920:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8015924:	d0df      	beq.n	80158e6 <__ieee754_atan2f+0x5a>
 8015926:	1a5b      	subs	r3, r3, r1
 8015928:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 801592c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8015930:	da1a      	bge.n	8015968 <__ieee754_atan2f+0xdc>
 8015932:	2a00      	cmp	r2, #0
 8015934:	da01      	bge.n	801593a <__ieee754_atan2f+0xae>
 8015936:	313c      	adds	r1, #60	@ 0x3c
 8015938:	db19      	blt.n	801596e <__ieee754_atan2f+0xe2>
 801593a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801593e:	f7ff fddd 	bl	80154fc <fabsf>
 8015942:	f000 f843 	bl	80159cc <atanf>
 8015946:	eef0 7a40 	vmov.f32	s15, s0
 801594a:	2c01      	cmp	r4, #1
 801594c:	d012      	beq.n	8015974 <__ieee754_atan2f+0xe8>
 801594e:	2c02      	cmp	r4, #2
 8015950:	d017      	beq.n	8015982 <__ieee754_atan2f+0xf6>
 8015952:	2c00      	cmp	r4, #0
 8015954:	d0ad      	beq.n	80158b2 <__ieee754_atan2f+0x26>
 8015956:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80159bc <__ieee754_atan2f+0x130>
 801595a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801595e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80159c0 <__ieee754_atan2f+0x134>
 8015962:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015966:	e7a4      	b.n	80158b2 <__ieee754_atan2f+0x26>
 8015968:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80159b0 <__ieee754_atan2f+0x124>
 801596c:	e7ed      	b.n	801594a <__ieee754_atan2f+0xbe>
 801596e:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80159c4 <__ieee754_atan2f+0x138>
 8015972:	e7ea      	b.n	801594a <__ieee754_atan2f+0xbe>
 8015974:	ee17 3a90 	vmov	r3, s15
 8015978:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801597c:	ee07 3a90 	vmov	s15, r3
 8015980:	e797      	b.n	80158b2 <__ieee754_atan2f+0x26>
 8015982:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80159bc <__ieee754_atan2f+0x130>
 8015986:	ee77 7a87 	vadd.f32	s15, s15, s14
 801598a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80159c0 <__ieee754_atan2f+0x134>
 801598e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015992:	e78e      	b.n	80158b2 <__ieee754_atan2f+0x26>
 8015994:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80159c0 <__ieee754_atan2f+0x134>
 8015998:	e78b      	b.n	80158b2 <__ieee754_atan2f+0x26>
 801599a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80159c8 <__ieee754_atan2f+0x13c>
 801599e:	e788      	b.n	80158b2 <__ieee754_atan2f+0x26>
 80159a0:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80159c4 <__ieee754_atan2f+0x138>
 80159a4:	e785      	b.n	80158b2 <__ieee754_atan2f+0x26>
 80159a6:	bf00      	nop
 80159a8:	c0490fdb 	.word	0xc0490fdb
 80159ac:	bfc90fdb 	.word	0xbfc90fdb
 80159b0:	3fc90fdb 	.word	0x3fc90fdb
 80159b4:	08015fac 	.word	0x08015fac
 80159b8:	08015fa0 	.word	0x08015fa0
 80159bc:	33bbbd2e 	.word	0x33bbbd2e
 80159c0:	40490fdb 	.word	0x40490fdb
 80159c4:	00000000 	.word	0x00000000
 80159c8:	3f490fdb 	.word	0x3f490fdb

080159cc <atanf>:
 80159cc:	b538      	push	{r3, r4, r5, lr}
 80159ce:	ee10 5a10 	vmov	r5, s0
 80159d2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80159d6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80159da:	eef0 7a40 	vmov.f32	s15, s0
 80159de:	d310      	bcc.n	8015a02 <atanf+0x36>
 80159e0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80159e4:	d904      	bls.n	80159f0 <atanf+0x24>
 80159e6:	ee70 7a00 	vadd.f32	s15, s0, s0
 80159ea:	eeb0 0a67 	vmov.f32	s0, s15
 80159ee:	bd38      	pop	{r3, r4, r5, pc}
 80159f0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8015b28 <atanf+0x15c>
 80159f4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8015b2c <atanf+0x160>
 80159f8:	2d00      	cmp	r5, #0
 80159fa:	bfc8      	it	gt
 80159fc:	eef0 7a47 	vmovgt.f32	s15, s14
 8015a00:	e7f3      	b.n	80159ea <atanf+0x1e>
 8015a02:	4b4b      	ldr	r3, [pc, #300]	@ (8015b30 <atanf+0x164>)
 8015a04:	429c      	cmp	r4, r3
 8015a06:	d810      	bhi.n	8015a2a <atanf+0x5e>
 8015a08:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8015a0c:	d20a      	bcs.n	8015a24 <atanf+0x58>
 8015a0e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8015b34 <atanf+0x168>
 8015a12:	ee30 7a07 	vadd.f32	s14, s0, s14
 8015a16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8015a1a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8015a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a22:	dce2      	bgt.n	80159ea <atanf+0x1e>
 8015a24:	f04f 33ff 	mov.w	r3, #4294967295
 8015a28:	e013      	b.n	8015a52 <atanf+0x86>
 8015a2a:	f7ff fd67 	bl	80154fc <fabsf>
 8015a2e:	4b42      	ldr	r3, [pc, #264]	@ (8015b38 <atanf+0x16c>)
 8015a30:	429c      	cmp	r4, r3
 8015a32:	d84f      	bhi.n	8015ad4 <atanf+0x108>
 8015a34:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8015a38:	429c      	cmp	r4, r3
 8015a3a:	d841      	bhi.n	8015ac0 <atanf+0xf4>
 8015a3c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8015a40:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8015a44:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015a48:	2300      	movs	r3, #0
 8015a4a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015a4e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015a52:	1c5a      	adds	r2, r3, #1
 8015a54:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8015a58:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8015b3c <atanf+0x170>
 8015a5c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8015b40 <atanf+0x174>
 8015a60:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8015b44 <atanf+0x178>
 8015a64:	ee66 6a06 	vmul.f32	s13, s12, s12
 8015a68:	eee6 5a87 	vfma.f32	s11, s13, s14
 8015a6c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8015b48 <atanf+0x17c>
 8015a70:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015a74:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8015b4c <atanf+0x180>
 8015a78:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015a7c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8015b50 <atanf+0x184>
 8015a80:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015a84:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8015b54 <atanf+0x188>
 8015a88:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015a8c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8015b58 <atanf+0x18c>
 8015a90:	eea6 5a87 	vfma.f32	s10, s13, s14
 8015a94:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8015b5c <atanf+0x190>
 8015a98:	eea5 7a26 	vfma.f32	s14, s10, s13
 8015a9c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8015b60 <atanf+0x194>
 8015aa0:	eea7 5a26 	vfma.f32	s10, s14, s13
 8015aa4:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8015b64 <atanf+0x198>
 8015aa8:	eea5 7a26 	vfma.f32	s14, s10, s13
 8015aac:	ee27 7a26 	vmul.f32	s14, s14, s13
 8015ab0:	eea5 7a86 	vfma.f32	s14, s11, s12
 8015ab4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8015ab8:	d121      	bne.n	8015afe <atanf+0x132>
 8015aba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015abe:	e794      	b.n	80159ea <atanf+0x1e>
 8015ac0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8015ac4:	ee30 7a67 	vsub.f32	s14, s0, s15
 8015ac8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015acc:	2301      	movs	r3, #1
 8015ace:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015ad2:	e7be      	b.n	8015a52 <atanf+0x86>
 8015ad4:	4b24      	ldr	r3, [pc, #144]	@ (8015b68 <atanf+0x19c>)
 8015ad6:	429c      	cmp	r4, r3
 8015ad8:	d80b      	bhi.n	8015af2 <atanf+0x126>
 8015ada:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8015ade:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8015ae2:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015ae6:	2302      	movs	r3, #2
 8015ae8:	ee70 6a67 	vsub.f32	s13, s0, s15
 8015aec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8015af0:	e7af      	b.n	8015a52 <atanf+0x86>
 8015af2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8015af6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015afa:	2303      	movs	r3, #3
 8015afc:	e7a9      	b.n	8015a52 <atanf+0x86>
 8015afe:	4a1b      	ldr	r2, [pc, #108]	@ (8015b6c <atanf+0x1a0>)
 8015b00:	491b      	ldr	r1, [pc, #108]	@ (8015b70 <atanf+0x1a4>)
 8015b02:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8015b06:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8015b0a:	edd3 6a00 	vldr	s13, [r3]
 8015b0e:	ee37 7a66 	vsub.f32	s14, s14, s13
 8015b12:	2d00      	cmp	r5, #0
 8015b14:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015b18:	edd2 7a00 	vldr	s15, [r2]
 8015b1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015b20:	bfb8      	it	lt
 8015b22:	eef1 7a67 	vneglt.f32	s15, s15
 8015b26:	e760      	b.n	80159ea <atanf+0x1e>
 8015b28:	bfc90fdb 	.word	0xbfc90fdb
 8015b2c:	3fc90fdb 	.word	0x3fc90fdb
 8015b30:	3edfffff 	.word	0x3edfffff
 8015b34:	7149f2ca 	.word	0x7149f2ca
 8015b38:	3f97ffff 	.word	0x3f97ffff
 8015b3c:	3c8569d7 	.word	0x3c8569d7
 8015b40:	3d4bda59 	.word	0x3d4bda59
 8015b44:	bd6ef16b 	.word	0xbd6ef16b
 8015b48:	3d886b35 	.word	0x3d886b35
 8015b4c:	3dba2e6e 	.word	0x3dba2e6e
 8015b50:	3e124925 	.word	0x3e124925
 8015b54:	3eaaaaab 	.word	0x3eaaaaab
 8015b58:	bd15a221 	.word	0xbd15a221
 8015b5c:	bd9d8795 	.word	0xbd9d8795
 8015b60:	bde38e38 	.word	0xbde38e38
 8015b64:	be4ccccd 	.word	0xbe4ccccd
 8015b68:	401bffff 	.word	0x401bffff
 8015b6c:	08015fc8 	.word	0x08015fc8
 8015b70:	08015fb8 	.word	0x08015fb8

08015b74 <__ieee754_sqrtf>:
 8015b74:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8015b78:	4770      	bx	lr
	...

08015b7c <_init>:
 8015b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b7e:	bf00      	nop
 8015b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015b82:	bc08      	pop	{r3}
 8015b84:	469e      	mov	lr, r3
 8015b86:	4770      	bx	lr

08015b88 <_fini>:
 8015b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b8a:	bf00      	nop
 8015b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015b8e:	bc08      	pop	{r3}
 8015b90:	469e      	mov	lr, r3
 8015b92:	4770      	bx	lr
