<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>jzhl</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>up_bram</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>UP_RD</spirit:name>
      <spirit:busType spirit:vendor="jzhl" spirit:library="user" spirit:name="up_ipif" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="jzhl" spirit:library="user" spirit:name="up_ipif_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>up_rd_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>up_rd_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>up_rd_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dout</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>up_rd_dout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>UP_WR</spirit:name>
      <spirit:busType spirit:vendor="jzhl" spirit:library="user" spirit:name="up_ipif" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="jzhl" spirit:library="user" spirit:name="up_ipif_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>up_wr_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>up_wr_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ack</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>up_wr_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>din</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>up_wr_din</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>be</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>up_wr_be</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">UP_RD:UP_WR</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>up_bram</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0be6c353</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>up_bram</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2e879f0a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2f595623</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_up_bram</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a199259a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>up_wr_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADDR_WIDTH&apos;)) - 1)">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>up_wr_be</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>up_wr_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>up_wr_din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>up_wr_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>up_rd_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADDR_WIDTH&apos;)) - 1)">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>up_rd_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>up_rd_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>up_rd_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ADDR_WIDTH">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/up_bram_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/up_bram_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/up_bram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_eb47e809</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/up_bram_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/up_bram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/up_bram_v1_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2f595623</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tb/tb_up_bram.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>prj/tb_up_bram_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>up_bram_v1_1</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ADDR_WIDTH">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DATA_WIDTH</spirit:name>
      <spirit:displayName>C Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">up_bram_v1_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>up_bram_v1_1</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-03-09T15:21:43Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132fce71_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b220ab_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72915194_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1779c18f_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2305f_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a582893_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d00e94_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@563df306_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268e0a89_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732827c7_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d139636_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f37e809_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57763793_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc4667d_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408527fa_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f714334_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284c687a_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ee5ebd_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60baf41_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53102bf4_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e478c76_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6f30ec_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8be3e8_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f323bc9_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724fb537_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b568b04_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39da765f_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32029850_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aee0637_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281045fe_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e22ffb_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d05af8_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664a96cf_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8a2574_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a05fb74_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1d2b40_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbc64a2_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0c292e_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aff1aa_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616a288_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb61a8b_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf32b2a_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79be1b1f_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e9f9c_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db756c1_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34eebe1b_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2166464_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5441f_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af95f25_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3286d0fc_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3e5805_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5081bc5a_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cccc5_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9a9446_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d6f8cf_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360576b7_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f80d525_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536fc715_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61787f8b_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155160f0_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bcb9ab_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b71ebd_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7d6f3b_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70835055_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f9ad6c_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444475f5_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515bc6ff_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719aeb56_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfa6631_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff38d42_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfcb915_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab933f1_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dcbd36a_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c19e22e_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515e6c31_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64900bee_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736cedd4_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7263669b_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b6b29e_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48af69df_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734b05a1_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc0b530_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a54401_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca0c682_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc58265_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ba14c7_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35eff34e_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc3522d_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58dcc95_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a700b3a_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e5f9db_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bf927c_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43027288_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5f8dad_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0ee12a_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d771dd_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f751801_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347811ef_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617fda86_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167cfad0_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691226d7_ARCHIVE_LOCATION">/home/kele/Workspace/Git/hdl/library/up_bram</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0fc5bd6e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="baf62db6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="384bf12c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="32c80395"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4c0c13e9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
