#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 21 23:17:49 2024
# Process ID: 5180
# Current directory: C:/Xil_proj/315/proj/DIY/imp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12956 C:\Xil_proj\315\proj\DIY\imp\imp.xpr
# Log file: C:/Xil_proj/315/proj/DIY/imp/vivado.log
# Journal file: C:/Xil_proj/315/proj/DIY/imp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xil_proj/315/proj/DIY/imp/imp.xpr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for tul.com.tw:pynq-z2:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xil_proj/315/proj/DIY/netlist/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'd1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
d1_proc_sys_reset_0_0
d1_processing_system7_0_0
d1_axi_dma_0_0
d1_xbar_0
d1_axi_interconnect_0_0

INFO: [Project 1-230] Project 'imp.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 1110.172 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 23:26:37 2024...
