#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 12 10:41:20 2019
# Process ID: 23108
# Current directory: D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21764 D:\Projects\Hipero\svn\dev\fpga\ip_projects\payload_partition\payload_partition.xpr
# Log file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/vivado.log
# Journal file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 779.590 ; gain = 159.781
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.srcs/sources_1/bd/payload_partition/payload_partition.bd}
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Successfully read diagram <payload_partition> from BD file <D:/Projects/Hipero/svn/dev/fpga/ip_projects/payload_partition/payload_partition.srcs/sources_1/bd/payload_partition/payload_partition.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 947.492 ; gain = 108.332
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 12:35:59 2019...
