*****************************************************************

  Device    [REG_VMUX]

  Author    [tangqiang]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym_w of REG_VMUX // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 50 # 200 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 40 ]  ->  [ 0, 160 ]<   
                                                              
                              REGCLK[1]         @[ ,120 ],
                              REGCLK[0]         @[ ,80 ] 
                                                                                                                           
                             >
       
               ->  [ 50, 200] 

               ->  [50 , 0] <
                                                                                                                                       
                               PLLOUT[1]        @[ ,184 ],
                               PLLOUT[0]        @[ ,182 ], 
                                                      
                               CLKDIV[3]        @[ ,180 ],
                               CLKDIV[2]        @[ ,178 ],
                               CLKDIV[1]        @[ ,176 ],
                               CLKDIV[0]        @[ ,174 ],
                                                      
                               PCLK[1]          @[ ,172 ],
                               PCLK[0]          @[ ,170 ],                               

                               DQSCLKDIV[6]     @[ ,166 ],
                               DQSCLKDIV[7]     @[ ,164 ],
                               DQSCLKDIV[8]     @[ ,162 ],
                               DQSCLKDIV[9]     @[ ,160 ],                                                                                           
                                                      
                               DQSCLKDIV[0]     @[ ,150 ],
                               DQSCLKDIV[1]     @[ ,146 ],    
                               
                               DQSCLKDIV[5]     @[ ,132 ],                               
                               DQSCLKDIV[4]     @[ ,128 ],                               
                               
                               SIG_FR_CIM[4]    @[ ,118 ],                                  
                               SIG_FR_CIM[3]    @[ ,116 ],
                               SIG_FR_CIM[2]    @[ ,114 ],
                               SIG_FR_CIM[1]    @[ ,112 ],
                               SIG_FR_CIM[0]    @[ ,110 ],                                                     

                               HCLK[3]          @[ ,102 ],
                               HCLK[2]          @[ ,96 ],
                               HCLK[1]          @[ ,90 ],
                               HCLK[0]          @[ ,84 ],                                
                                                                                                                       
                               DQSCLKDIV[2]     @[ ,72 ],
                               DQSCLKDIV[3]     @[ ,68 ],                               
                                                                                                                                                                                          
                               PCS[7]           @[ ,58 ],
                               PCS[6]           @[ ,56 ],
                               PCS[5]           @[ ,54 ],
                               PCS[4]           @[ ,52 ],                               
                               PCS[3]           @[ ,50 ],
                               PCS[2]           @[ ,48 ],
                               PCS[1]           @[ ,46 ],
                               PCS[0]           @[ ,44 ],
                               
                               CIM[3]           @[ ,36 ],
                               CIM[2]           @[ ,34 ],
                               CIM[1]           @[ ,32 ],
                               CIM[0]           @[ ,30 ]                                
                               
                                                                                                                                                                                                    
                            >   

               ->  [ 0, 40]  ;

}; // symbol logsym_w of REG_VMUX



symbol logsym_e of REG_VMUX // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 50 # 200 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 200 ]  <
                                                                                                                                      
                               PLLOUT[1]        @[ ,184 ],
                               PLLOUT[0]        @[ ,182 ], 
                                                      
                               CLKDIV[3]        @[ ,180 ],
                               CLKDIV[2]        @[ ,178 ],
                               CLKDIV[1]        @[ ,176 ],
                               CLKDIV[0]        @[ ,174 ],
                                                      
                               PCLK[1]          @[ ,172 ],
                               PCLK[0]          @[ ,170 ],                               

                               DQSCLKDIV[6]     @[ ,166 ],
                               DQSCLKDIV[7]     @[ ,164 ],
                               DQSCLKDIV[8]     @[ ,162 ],
                               DQSCLKDIV[9]     @[ ,160 ],                                                                                          
                                                      
                               DQSCLKDIV[0]     @[ ,150 ],
                               DQSCLKDIV[1]     @[ ,146 ], 
                               
                               DQSCLKDIV[5]     @[ ,136 ],                                                            
                               DQSCLKDIV[4]     @[ ,134 ], 
                                
                               SIG_FR_CIM[4]    @[ ,128 ],                                  
                               SIG_FR_CIM[3]    @[ ,126 ],
                               SIG_FR_CIM[2]    @[ ,124 ],
                               SIG_FR_CIM[1]    @[ ,122 ],
                               SIG_FR_CIM[0]    @[ ,120 ],                                                        

                               CIM[1]           @[ ,114 ],
                               CIM[0]           @[ ,112 ],

                               HCLK[3]          @[ ,102 ],
                               HCLK[2]          @[ ,96 ],
                               HCLK[1]          @[ ,90 ],
                               HCLK[0]          @[ ,84 ],                    
                                                                                                                       
                               DQSCLKDIV[2]     @[ ,72 ],
                               DQSCLKDIV[3]     @[ ,68 ],                               
                                                                                                                                                                                          
                               PCS[7]           @[ ,58 ],
                               PCS[6]           @[ ,56 ],
                               PCS[5]           @[ ,54 ],
                               PCS[4]           @[ ,52 ],                               
                               PCS[3]           @[ ,50 ],
                               PCS[2]           @[ ,48 ],
                               PCS[1]           @[ ,46 ],
                               PCS[0]           @[ ,44 ], 
                               
                               CIM[3]           @[ ,24 ],                                                                                                                           
                               CIM[2]           @[ ,22 ]                                                                                         
                           >

              ->  [ 50, 160] 

              ->  [50 , 40] <  
                                                               
                              REGCLK[1]         @[ ,120 ],
                              REGCLK[0]         @[ ,80 ]                              
                                                                                                                                 
                             > 

              ->  [ 0, 0]  ;

}; // symbol logsym_e of REG_VMUX
