$date
	Fri May 13 17:32:19 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var reg 1 # q $end
$var reg 1 $ qn $end
$upscope $end
$scope module tester $end
$var wire 1 % q $end
$var wire 1 & qn $end
$var reg 1 ' clk $end
$var reg 1 ( d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
z&
z%
1$
0#
z"
z!
$end
#4
1'
#8
0'
#9
1(
#10
0(
#11
1(
#12
1'
#13
0(
#14
1(
#16
0'
#20
1'
#24
0'
#26
0(
#27
1(
#28
1'
#29
0(
#30
1(
#31
0(
#32
1(
0'
#33
0(
#36
1'
#40
0'
1(
#44
1'
#48
0'
