
*** Running vivado
    with args -log TimeCard_TC_SignalGenerator_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TimeCard_TC_SignalGenerator_2_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TimeCard_TC_SignalGenerator_2_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.914 ; gain = 8.051
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SignalGenerator_2_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.cache/ip 
Command: synth_design -top TimeCard_TC_SignalGenerator_2_0 -part xc7a100tfgg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12884
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TimeCard_TC_SignalGenerator_2_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_2_0/synth/TimeCard_TC_SignalGenerator_2_0.vhd:92]
	Parameter ClockPeriod_Gen bound to: 20 - type: integer 
	Parameter CableDelay_Gen bound to: 1 - type: bool 
	Parameter OutputDelay_Gen bound to: 0 - type: integer 
	Parameter OutputPolarity_Gen bound to: 1 - type: bool 
	Parameter HighResFreqMultiply_Gen bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SignalGenerator' declared at 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/SignalGenerator.vhd:33' bound to instance 'U0' of component 'SignalGenerator' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_2_0/synth/TimeCard_TC_SignalGenerator_2_0.vhd:178]
INFO: [Synth 8-638] synthesizing module 'SignalGenerator' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/SignalGenerator.vhd:89]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/SignalGenerator.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'SignalGenerator' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/SignalGenerator.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'TimeCard_TC_SignalGenerator_2_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_SignalGenerator_2_0/synth/TimeCard_TC_SignalGenerator_2_0.vhd:92]
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[2] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[1] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[0] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[3] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[2] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[1] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[0] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[2] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[1] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[0] in module SignalGenerator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.914 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.914 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.914 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1281.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1345.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1345.785 ; gain = 0.125
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Axi_AccessState_StaReg_reg' in module 'SignalGenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                               00 |                               00
                write_st |                               01 |                               10
                 read_st |                               10 |                               01
                 resp_st |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Axi_AccessState_StaReg_reg' using encoding 'sequential' in module 'SignalGenerator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 28    
	   3 Input   32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 27    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 20    
	   4 Input   32 Bit        Muxes := 10    
	  14 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 9     
	  15 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 44    
	  15 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[2] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[1] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteAddrProt_DatIn[0] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[3] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[2] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[1] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiWriteDataStrobe_DatIn[0] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[2] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[1] in module SignalGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port AxiReadAddrProt_DatIn[0] in module SignalGenerator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                     | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TimeCard_TC_SignalGenerator_2_0 | U0/SignalShiftSysClkNx_DatReg_reg[7] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   348|
|2     |LUT1   |   202|
|3     |LUT2   |   429|
|4     |LUT3   |   112|
|5     |LUT4   |   804|
|6     |LUT5   |   136|
|7     |LUT6   |   302|
|8     |SRL16E |     1|
|9     |FDCE   |   618|
|10    |FDPE   |     2|
|11    |FDRE   |    73|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1345.785 ; gain = 63.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 1345.785 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1345.785 ; gain = 63.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1345.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TimeCard_TC_SignalGenerator_2_0' is not ideal for floorplanning, since the cellview 'SignalGenerator' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1345.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9d900246
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 1345.785 ; gain = 63.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SignalGenerator_2_0_synth_1/TimeCard_TC_SignalGenerator_2_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SignalGenerator_2_0_synth_1/TimeCard_TC_SignalGenerator_2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TimeCard_TC_SignalGenerator_2_0_utilization_synth.rpt -pb TimeCard_TC_SignalGenerator_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 19:54:36 2025...
