#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fedfbf05c60 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
v0x7fedfbf166f0_0 .var "a", 0 0;
v0x7fedfbf167a0_0 .var "clock", 0 0;
v0x7fedfbf16830_0 .net "k1", 0 0, v0x7fedfbf162d0_0;  1 drivers
v0x7fedfbf168e0_0 .net "k2", 0 0, v0x7fedfbf16390_0;  1 drivers
v0x7fedfbf16990_0 .var "rst", 0 0;
S_0x7fedfbf05dd0 .scope module, "test" "fsm" 2 31, 3 1 0, S_0x7fedfbf05c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /OUTPUT 1 "K2";
    .port_info 4 /OUTPUT 1 "K1";
P_0x7fedfbf05f40 .param/l "Clear" 0 3 11, C4<11>;
P_0x7fedfbf05f80 .param/l "Idle" 0 3 8, C4<00>;
P_0x7fedfbf05fc0 .param/l "Start" 0 3 9, C4<01>;
P_0x7fedfbf06000 .param/l "Stop" 0 3 10, C4<10>;
v0x7fedfbf06220_0 .net "A", 0 0, v0x7fedfbf166f0_0;  1 drivers
v0x7fedfc804080_0 .net "Clock", 0 0, v0x7fedfbf167a0_0;  1 drivers
v0x7fedfbf162d0_0 .var "K1", 0 0;
v0x7fedfbf16390_0 .var "K2", 0 0;
v0x7fedfbf16430_0 .net "Reset", 0 0, v0x7fedfbf16990_0;  1 drivers
v0x7fedfbf16510_0 .var "nextstate", 1 0;
v0x7fedfbf165c0_0 .var "state", 1 0;
E_0x7fedfbf06140 .event edge, v0x7fedfbf06220_0, v0x7fedfbf16430_0, v0x7fedfbf165c0_0;
E_0x7fedfbf06190 .event edge, v0x7fedfbf06220_0, v0x7fedfbf165c0_0;
E_0x7fedfbf061d0 .event posedge, v0x7fedfc804080_0;
    .scope S_0x7fedfbf05dd0;
T_0 ;
    %wait E_0x7fedfbf061d0;
    %load/vec4 v0x7fedfbf16430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fedfbf165c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fedfbf16510_0;
    %assign/vec4 v0x7fedfbf165c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fedfbf05dd0;
T_1 ;
    %wait E_0x7fedfbf06190;
    %load/vec4 v0x7fedfbf165c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7fedfbf16510_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x7fedfbf06220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fedfbf16510_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fedfbf16510_0, 0, 2;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x7fedfbf06220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fedfbf16510_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fedfbf16510_0, 0, 2;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7fedfbf06220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fedfbf16510_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fedfbf16510_0, 0, 2;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x7fedfbf06220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fedfbf16510_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fedfbf16510_0, 0, 2;
T_1.13 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fedfbf05dd0;
T_2 ;
    %wait E_0x7fedfbf06140;
    %load/vec4 v0x7fedfbf16430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedfbf162d0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fedfbf165c0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedfbf06220_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedfbf162d0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedfbf162d0_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fedfbf05dd0;
T_3 ;
    %wait E_0x7fedfbf06140;
    %load/vec4 v0x7fedfbf16430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedfbf16390_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fedfbf165c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedfbf06220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedfbf16390_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedfbf16390_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fedfbf05c60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedfbf166f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedfbf16990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedfbf167a0_0, 0, 1;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedfbf16990_0, 0, 1;
    %delay 133, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedfbf16990_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fedfbf05c60;
T_5 ;
    %delay 50, 0;
    %load/vec4 v0x7fedfbf167a0_0;
    %inv;
    %store/vec4 v0x7fedfbf167a0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fedfbf05c60;
T_6 ;
    %wait E_0x7fedfbf061d0;
    %delay 30, 0;
    %vpi_func 2 18 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %store/vec4 v0x7fedfbf166f0_0, 0, 1;
    %delay 162, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fedfbf05c60;
T_7 ;
    %vpi_call 2 23 "$dumpfile", "fsm_3.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fedfbf05dd0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fedfbf05c60;
T_8 ;
    %delay 1000000, 0;
    %vpi_call 2 28 "$stop" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fsm_tb.v";
    "/Users/craft/资料/verilog_study/test.php/时序逻辑/状态机/fsm_3.v";
