#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Dec 13 15:47:59 2020
# Process ID: 20068
# Current directory: E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.runs/sdcard_led_switch_arbitor_0_0_synth_1
# Command line: vivado.exe -log sdcard_led_switch_arbitor_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sdcard_led_switch_arbitor_0_0.tcl
# Log file: E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.runs/sdcard_led_switch_arbitor_0_0_synth_1/sdcard_led_switch_arbitor_0_0.vds
# Journal file: E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.runs/sdcard_led_switch_arbitor_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source sdcard_led_switch_arbitor_0_0.tcl -notrace
Command: synth_design -top sdcard_led_switch_arbitor_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16468 
WARNING: [Synth 8-2507] parameter declaration becomes local in arbitor_v1_0_S00_AXI with formal parameter declaration list [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ipshared/ef2e/hdl/arbitor_v1_0_S00_AXI.v:418]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 326.285 ; gain = 90.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sdcard_led_switch_arbitor_0_0' [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_arbitor_0_0/synth/sdcard_led_switch_arbitor_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'arbitor_v1_0' [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ipshared/ef2e/hdl/arbitor_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'arbitor_v1_0_S00_AXI' [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ipshared/ef2e/hdl/arbitor_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ARBITOR_NONEG2 bound to: 3'b001 
	Parameter STATE_GNT0_NONEG2 bound to: 3'b010 
	Parameter STATE_GNT1_NONEG2 bound to: 3'b011 
	Parameter STATE_ARBITOR_G2 bound to: 3'b100 
	Parameter STATE_GNT0_G2 bound to: 3'b101 
	Parameter STATE_GNT1_G2 bound to: 3'b110 
	Parameter STATE_GNT2_G2 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ipshared/ef2e/hdl/arbitor_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ipshared/ef2e/hdl/arbitor_v1_0_S00_AXI.v:375]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ipshared/ef2e/hdl/arbitor_v1_0_S00_AXI.v:227]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ipshared/ef2e/hdl/arbitor_v1_0_S00_AXI.v:224]
INFO: [Synth 8-256] done synthesizing module 'arbitor_v1_0_S00_AXI' (1#1) [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ipshared/ef2e/hdl/arbitor_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'arbitor_v1_0' (2#1) [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ipshared/ef2e/hdl/arbitor_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'sdcard_led_switch_arbitor_0_0' (3#1) [e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_arbitor_0_0/synth/sdcard_led_switch_arbitor_0_0.v:57]
WARNING: [Synth 8-3331] design arbitor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design arbitor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design arbitor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design arbitor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design arbitor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design arbitor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 351.086 ; gain = 114.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 351.086 ; gain = 114.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 651.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "granted_req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arbitor_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design sdcard_led_switch_arbitor_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design sdcard_led_switch_arbitor_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design sdcard_led_switch_arbitor_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design sdcard_led_switch_arbitor_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design sdcard_led_switch_arbitor_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design sdcard_led_switch_arbitor_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/arbitor_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/arbitor_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arbitor_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/arbitor_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/arbitor_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arbitor_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/arbitor_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module sdcard_led_switch_arbitor_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arbitor_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module sdcard_led_switch_arbitor_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arbitor_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module sdcard_led_switch_arbitor_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arbitor_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module sdcard_led_switch_arbitor_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arbitor_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module sdcard_led_switch_arbitor_0_0.
INFO: [Synth 8-3332] Sequential element (inst/arbitor_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module sdcard_led_switch_arbitor_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |    18|
|5     |LUT5 |    36|
|6     |LUT6 |     7|
|7     |FDCE |     3|
|8     |FDRE |   137|
|9     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   206|
|2     |  inst                        |arbitor_v1_0         |   206|
|3     |    arbitor_v1_0_S00_AXI_inst |arbitor_v1_0_S00_AXI |   206|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 651.566 ; gain = 415.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 651.566 ; gain = 114.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 651.566 ; gain = 415.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

27 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 651.566 ; gain = 415.281
INFO: [Common 17-1381] The checkpoint 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.runs/sdcard_led_switch_arbitor_0_0_synth_1/sdcard_led_switch_arbitor_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.srcs/sources_1/bd/sdcard_led_switch/ip/sdcard_led_switch_arbitor_0_0/sdcard_led_switch_arbitor_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.runs/sdcard_led_switch_arbitor_0_0_synth_1/sdcard_led_switch_arbitor_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 651.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 15:48:24 2020...
