// Seed: 3274449609
module module_0 (
    input tri1 id_0,
    input wand id_1
);
  logic id_3;
  assign id_3[module_0] = 1 - !id_3;
  localparam id_4 = 1;
  parameter id_5 = id_4 == 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    input wor id_6,
    inout wor id_7,
    input tri0 id_8,
    input wor id_9,
    output uwire id_10,
    input uwire id_11,
    input wire id_12,
    input uwire id_13,
    input tri0 id_14
);
  module_0 modCall_1 (
      id_8,
      id_11
  );
  wire id_16 = id_6;
  tri0 id_17 = id_16 == -1 | "" || 1 || -1;
endmodule
