//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 Xiaoxi Lin@DESKTOP-A0VSQRS  10.0.17763 x64
//  
//  Start time Mon Apr 15 10:19:24 2019

***************************************************************
Device Utilization for 6SLX16CSG324
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               58      232      25.00%
Global Buffers                    1       16        6.25%
LUTs                              94      9112      1.03%
CLB Slices                        10      2278      0.44%
Dffs or Latches                   31      18224     0.17%
Block RAMs                        0       32        0.00%
DSP48A1s                          0       32        0.00%
---------------------------------------------------------------

****************************************************

Library: work    Cell: Reg_tracker    View: Behavior

****************************************************

  Cell    Library  References     Total Area

 BUFGP    xis6     1 x
 FD       xis6    31 x      1     31 Dffs or Latches
 IBUF     xis6    24 x
 LUT3     xis6    12 x      1     12 LUTs
 LUT4     xis6    19 x      1     19 LUTs
 LUT5     xis6     3 x      1      3 LUTs
 LUT6     xis6    60 x      1     60 LUTs
 OBUF     xis6     1 x

 Number of ports :                           58
 Number of nets :                           176
 Number of instances :                      151
 Number of references to this view :          0

Total accumulated area : 
 Number of Dffs or Latches :                 31
 Number of LUTs :                            94
 Number of LUTs with LUTNM/HLUTNM :          28
 Number of accumulated instances :          151


*****************************
 IO Register Mapping Report
*****************************
Design: work.Reg_tracker.Behavior

+-------------+-----------+----------+----------+----------+
| Port        | Direction |   INFF   |  OUTFF   |  TRIFF   |
+-------------+-----------+----------+----------+----------+
| Clock       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| Free        | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(31)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(30)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(29)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(28)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(27)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(26)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(25)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(24)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(23)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(22)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(21)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(20)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(19)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(18)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(17)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(16)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(15)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(14)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(13)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(12)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(11)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(10)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(9)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(8)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(7)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(6)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(5)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(4)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(3)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(2)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(1)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| PC(0)       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RS1(4)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RS1(3)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RS1(2)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RS1(1)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RS1(0)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RS2(4)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RS2(3)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RS2(2)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RS2(1)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RS2(0)      | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RD_D(4)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RD_D(3)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RD_D(2)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RD_D(1)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RD_D(0)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RD_WB(4)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RD_WB(3)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RD_WB(2)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RD_WB(1)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| RD_WB(0)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| ReadA       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| ReadB       | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| Reserve     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| STALL       | Output    |          |          |          |
+-------------+-----------+----------+----------+----------+
Total registers mapped: 0
