// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_89 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_376_p2;
reg   [0:0] icmp_ln86_reg_1364;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1364_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1364_pp0_iter3_reg;
wire   [0:0] icmp_ln86_271_fu_382_p2;
reg   [0:0] icmp_ln86_271_reg_1375;
wire   [0:0] icmp_ln86_272_fu_388_p2;
reg   [0:0] icmp_ln86_272_reg_1380;
reg   [0:0] icmp_ln86_272_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_272_reg_1380_pp0_iter2_reg;
wire   [0:0] icmp_ln86_273_fu_394_p2;
reg   [0:0] icmp_ln86_273_reg_1386;
wire   [0:0] icmp_ln86_274_fu_400_p2;
reg   [0:0] icmp_ln86_274_reg_1392;
reg   [0:0] icmp_ln86_274_reg_1392_pp0_iter1_reg;
wire   [0:0] icmp_ln86_275_fu_406_p2;
reg   [0:0] icmp_ln86_275_reg_1398;
reg   [0:0] icmp_ln86_275_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_275_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_275_reg_1398_pp0_iter3_reg;
wire   [0:0] icmp_ln86_276_fu_412_p2;
reg   [0:0] icmp_ln86_276_reg_1404;
reg   [0:0] icmp_ln86_276_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_276_reg_1404_pp0_iter2_reg;
reg   [0:0] icmp_ln86_276_reg_1404_pp0_iter3_reg;
wire   [0:0] icmp_ln86_277_fu_418_p2;
reg   [0:0] icmp_ln86_277_reg_1410;
wire   [0:0] icmp_ln86_278_fu_424_p2;
reg   [0:0] icmp_ln86_278_reg_1416;
reg   [0:0] icmp_ln86_278_reg_1416_pp0_iter1_reg;
wire   [0:0] icmp_ln86_279_fu_430_p2;
reg   [0:0] icmp_ln86_279_reg_1422;
reg   [0:0] icmp_ln86_279_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_279_reg_1422_pp0_iter2_reg;
wire   [0:0] icmp_ln86_280_fu_436_p2;
reg   [0:0] icmp_ln86_280_reg_1428;
reg   [0:0] icmp_ln86_280_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_280_reg_1428_pp0_iter2_reg;
reg   [0:0] icmp_ln86_280_reg_1428_pp0_iter3_reg;
wire   [0:0] icmp_ln86_281_fu_442_p2;
reg   [0:0] icmp_ln86_281_reg_1434;
reg   [0:0] icmp_ln86_281_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_281_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_281_reg_1434_pp0_iter3_reg;
wire   [0:0] icmp_ln86_282_fu_448_p2;
reg   [0:0] icmp_ln86_282_reg_1440;
reg   [0:0] icmp_ln86_282_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_282_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_282_reg_1440_pp0_iter3_reg;
reg   [0:0] icmp_ln86_282_reg_1440_pp0_iter4_reg;
wire   [0:0] icmp_ln86_283_fu_454_p2;
reg   [0:0] icmp_ln86_283_reg_1446;
reg   [0:0] icmp_ln86_283_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_283_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_283_reg_1446_pp0_iter3_reg;
reg   [0:0] icmp_ln86_283_reg_1446_pp0_iter4_reg;
reg   [0:0] icmp_ln86_283_reg_1446_pp0_iter5_reg;
wire   [0:0] icmp_ln86_284_fu_460_p2;
reg   [0:0] icmp_ln86_284_reg_1452;
reg   [0:0] icmp_ln86_284_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_284_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_284_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_284_reg_1452_pp0_iter4_reg;
reg   [0:0] icmp_ln86_284_reg_1452_pp0_iter5_reg;
reg   [0:0] icmp_ln86_284_reg_1452_pp0_iter6_reg;
wire   [0:0] icmp_ln86_285_fu_466_p2;
reg   [0:0] icmp_ln86_285_reg_1458;
reg   [0:0] icmp_ln86_285_reg_1458_pp0_iter1_reg;
wire   [0:0] icmp_ln86_286_fu_472_p2;
reg   [0:0] icmp_ln86_286_reg_1463;
wire   [0:0] icmp_ln86_287_fu_478_p2;
reg   [0:0] icmp_ln86_287_reg_1468;
reg   [0:0] icmp_ln86_287_reg_1468_pp0_iter1_reg;
wire   [0:0] icmp_ln86_288_fu_484_p2;
reg   [0:0] icmp_ln86_288_reg_1473;
reg   [0:0] icmp_ln86_288_reg_1473_pp0_iter1_reg;
wire   [0:0] icmp_ln86_289_fu_490_p2;
reg   [0:0] icmp_ln86_289_reg_1478;
reg   [0:0] icmp_ln86_289_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_289_reg_1478_pp0_iter2_reg;
wire   [0:0] icmp_ln86_290_fu_496_p2;
reg   [0:0] icmp_ln86_290_reg_1483;
reg   [0:0] icmp_ln86_290_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_290_reg_1483_pp0_iter2_reg;
wire   [0:0] icmp_ln86_291_fu_502_p2;
reg   [0:0] icmp_ln86_291_reg_1488;
reg   [0:0] icmp_ln86_291_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln86_291_reg_1488_pp0_iter2_reg;
wire   [0:0] icmp_ln86_292_fu_508_p2;
reg   [0:0] icmp_ln86_292_reg_1493;
reg   [0:0] icmp_ln86_292_reg_1493_pp0_iter1_reg;
reg   [0:0] icmp_ln86_292_reg_1493_pp0_iter2_reg;
reg   [0:0] icmp_ln86_292_reg_1493_pp0_iter3_reg;
wire   [0:0] icmp_ln86_293_fu_514_p2;
reg   [0:0] icmp_ln86_293_reg_1498;
reg   [0:0] icmp_ln86_293_reg_1498_pp0_iter1_reg;
reg   [0:0] icmp_ln86_293_reg_1498_pp0_iter2_reg;
reg   [0:0] icmp_ln86_293_reg_1498_pp0_iter3_reg;
wire   [0:0] icmp_ln86_294_fu_520_p2;
reg   [0:0] icmp_ln86_294_reg_1503;
reg   [0:0] icmp_ln86_294_reg_1503_pp0_iter1_reg;
reg   [0:0] icmp_ln86_294_reg_1503_pp0_iter2_reg;
reg   [0:0] icmp_ln86_294_reg_1503_pp0_iter3_reg;
wire   [0:0] icmp_ln86_295_fu_526_p2;
reg   [0:0] icmp_ln86_295_reg_1508;
reg   [0:0] icmp_ln86_295_reg_1508_pp0_iter1_reg;
reg   [0:0] icmp_ln86_295_reg_1508_pp0_iter2_reg;
reg   [0:0] icmp_ln86_295_reg_1508_pp0_iter3_reg;
reg   [0:0] icmp_ln86_295_reg_1508_pp0_iter4_reg;
wire   [0:0] icmp_ln86_296_fu_532_p2;
reg   [0:0] icmp_ln86_296_reg_1513;
reg   [0:0] icmp_ln86_296_reg_1513_pp0_iter1_reg;
reg   [0:0] icmp_ln86_296_reg_1513_pp0_iter2_reg;
reg   [0:0] icmp_ln86_296_reg_1513_pp0_iter3_reg;
reg   [0:0] icmp_ln86_296_reg_1513_pp0_iter4_reg;
wire   [0:0] icmp_ln86_297_fu_538_p2;
reg   [0:0] icmp_ln86_297_reg_1518;
reg   [0:0] icmp_ln86_297_reg_1518_pp0_iter1_reg;
reg   [0:0] icmp_ln86_297_reg_1518_pp0_iter2_reg;
reg   [0:0] icmp_ln86_297_reg_1518_pp0_iter3_reg;
reg   [0:0] icmp_ln86_297_reg_1518_pp0_iter4_reg;
wire   [0:0] icmp_ln86_298_fu_544_p2;
reg   [0:0] icmp_ln86_298_reg_1523;
reg   [0:0] icmp_ln86_298_reg_1523_pp0_iter1_reg;
reg   [0:0] icmp_ln86_298_reg_1523_pp0_iter2_reg;
reg   [0:0] icmp_ln86_298_reg_1523_pp0_iter3_reg;
reg   [0:0] icmp_ln86_298_reg_1523_pp0_iter4_reg;
reg   [0:0] icmp_ln86_298_reg_1523_pp0_iter5_reg;
wire   [0:0] icmp_ln86_299_fu_550_p2;
reg   [0:0] icmp_ln86_299_reg_1528;
reg   [0:0] icmp_ln86_299_reg_1528_pp0_iter1_reg;
reg   [0:0] icmp_ln86_299_reg_1528_pp0_iter2_reg;
reg   [0:0] icmp_ln86_299_reg_1528_pp0_iter3_reg;
reg   [0:0] icmp_ln86_299_reg_1528_pp0_iter4_reg;
reg   [0:0] icmp_ln86_299_reg_1528_pp0_iter5_reg;
wire   [0:0] icmp_ln86_300_fu_556_p2;
reg   [0:0] icmp_ln86_300_reg_1533;
reg   [0:0] icmp_ln86_300_reg_1533_pp0_iter1_reg;
reg   [0:0] icmp_ln86_300_reg_1533_pp0_iter2_reg;
reg   [0:0] icmp_ln86_300_reg_1533_pp0_iter3_reg;
reg   [0:0] icmp_ln86_300_reg_1533_pp0_iter4_reg;
reg   [0:0] icmp_ln86_300_reg_1533_pp0_iter5_reg;
reg   [0:0] icmp_ln86_300_reg_1533_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_562_p2;
reg   [0:0] and_ln102_reg_1538;
reg   [0:0] and_ln102_reg_1538_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1538_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_573_p2;
reg   [0:0] and_ln104_reg_1548;
wire   [0:0] and_ln102_333_fu_578_p2;
reg   [0:0] and_ln102_333_reg_1554;
wire   [0:0] and_ln104_50_fu_587_p2;
reg   [0:0] and_ln104_50_reg_1561;
wire   [0:0] and_ln102_337_fu_592_p2;
reg   [0:0] and_ln102_337_reg_1566;
wire   [0:0] and_ln102_338_fu_602_p2;
reg   [0:0] and_ln102_338_reg_1572;
wire   [0:0] or_ln117_fu_618_p2;
reg   [0:0] or_ln117_reg_1578;
wire   [0:0] xor_ln104_fu_624_p2;
reg   [0:0] xor_ln104_reg_1583;
wire   [0:0] and_ln102_334_fu_629_p2;
reg   [0:0] and_ln102_334_reg_1589;
wire   [0:0] and_ln104_51_fu_638_p2;
reg   [0:0] and_ln104_51_reg_1595;
reg   [0:0] and_ln104_51_reg_1595_pp0_iter3_reg;
wire   [0:0] and_ln102_339_fu_648_p2;
reg   [0:0] and_ln102_339_reg_1601;
wire   [3:0] select_ln117_268_fu_749_p3;
reg   [3:0] select_ln117_268_reg_1606;
wire   [0:0] or_ln117_245_fu_756_p2;
reg   [0:0] or_ln117_245_reg_1611;
wire   [0:0] and_ln102_332_fu_761_p2;
reg   [0:0] and_ln102_332_reg_1617;
wire   [0:0] and_ln104_49_fu_770_p2;
reg   [0:0] and_ln104_49_reg_1623;
wire   [0:0] and_ln102_335_fu_775_p2;
reg   [0:0] and_ln102_335_reg_1629;
wire   [0:0] and_ln102_341_fu_789_p2;
reg   [0:0] and_ln102_341_reg_1635;
wire   [0:0] or_ln117_249_fu_863_p2;
reg   [0:0] or_ln117_249_reg_1641;
wire   [3:0] select_ln117_274_fu_877_p3;
reg   [3:0] select_ln117_274_reg_1646;
wire   [0:0] and_ln104_52_fu_890_p2;
reg   [0:0] and_ln104_52_reg_1651;
wire   [0:0] and_ln102_336_fu_895_p2;
reg   [0:0] and_ln102_336_reg_1656;
reg   [0:0] and_ln102_336_reg_1656_pp0_iter5_reg;
wire   [0:0] and_ln104_53_fu_904_p2;
reg   [0:0] and_ln104_53_reg_1663;
reg   [0:0] and_ln104_53_reg_1663_pp0_iter5_reg;
reg   [0:0] and_ln104_53_reg_1663_pp0_iter6_reg;
wire   [0:0] and_ln102_342_fu_919_p2;
reg   [0:0] and_ln102_342_reg_1669;
wire   [0:0] or_ln117_254_fu_1002_p2;
reg   [0:0] or_ln117_254_reg_1674;
wire   [4:0] select_ln117_280_fu_1014_p3;
reg   [4:0] select_ln117_280_reg_1679;
wire   [0:0] or_ln117_256_fu_1022_p2;
reg   [0:0] or_ln117_256_reg_1684;
wire   [0:0] or_ln117_258_fu_1028_p2;
reg   [0:0] or_ln117_258_reg_1690;
reg   [0:0] or_ln117_258_reg_1690_pp0_iter5_reg;
wire   [0:0] or_ln117_260_fu_1104_p2;
reg   [0:0] or_ln117_260_reg_1698;
wire   [4:0] select_ln117_286_fu_1117_p3;
reg   [4:0] select_ln117_286_reg_1703;
wire   [0:0] or_ln117_264_fu_1179_p2;
reg   [0:0] or_ln117_264_reg_1708;
wire   [4:0] select_ln117_290_fu_1193_p3;
reg   [4:0] select_ln117_290_reg_1713;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_128_fu_568_p2;
wire   [0:0] xor_ln104_130_fu_582_p2;
wire   [0:0] xor_ln104_134_fu_597_p2;
wire   [0:0] and_ln102_346_fu_607_p2;
wire   [0:0] and_ln102_347_fu_612_p2;
wire   [0:0] xor_ln104_131_fu_633_p2;
wire   [0:0] xor_ln104_135_fu_643_p2;
wire   [0:0] and_ln102_349_fu_661_p2;
wire   [0:0] and_ln102_345_fu_653_p2;
wire   [0:0] xor_ln117_fu_671_p2;
wire   [1:0] zext_ln117_fu_677_p1;
wire   [1:0] select_ln117_fu_681_p3;
wire   [1:0] select_ln117_263_fu_688_p3;
wire   [0:0] and_ln102_348_fu_657_p2;
wire   [2:0] zext_ln117_31_fu_695_p1;
wire   [0:0] or_ln117_241_fu_699_p2;
wire   [2:0] select_ln117_264_fu_704_p3;
wire   [0:0] or_ln117_242_fu_711_p2;
wire   [0:0] and_ln102_350_fu_666_p2;
wire   [2:0] select_ln117_265_fu_715_p3;
wire   [0:0] or_ln117_243_fu_723_p2;
wire   [2:0] select_ln117_266_fu_729_p3;
wire   [2:0] select_ln117_267_fu_737_p3;
wire   [3:0] zext_ln117_32_fu_745_p1;
wire   [0:0] xor_ln104_129_fu_765_p2;
wire   [0:0] xor_ln104_136_fu_780_p2;
wire   [0:0] and_ln102_352_fu_798_p2;
wire   [0:0] and_ln102_340_fu_785_p2;
wire   [0:0] and_ln102_351_fu_794_p2;
wire   [0:0] or_ln117_244_fu_813_p2;
wire   [0:0] and_ln102_353_fu_803_p2;
wire   [3:0] select_ln117_269_fu_818_p3;
wire   [0:0] or_ln117_246_fu_825_p2;
wire   [3:0] select_ln117_270_fu_830_p3;
wire   [0:0] or_ln117_247_fu_837_p2;
wire   [0:0] and_ln102_354_fu_808_p2;
wire   [3:0] select_ln117_271_fu_841_p3;
wire   [0:0] or_ln117_248_fu_849_p2;
wire   [3:0] select_ln117_272_fu_855_p3;
wire   [3:0] select_ln117_273_fu_869_p3;
wire   [0:0] xor_ln104_132_fu_885_p2;
wire   [0:0] xor_ln104_133_fu_899_p2;
wire   [0:0] xor_ln104_137_fu_909_p2;
wire   [0:0] and_ln102_355_fu_924_p2;
wire   [0:0] xor_ln104_138_fu_914_p2;
wire   [0:0] and_ln102_358_fu_938_p2;
wire   [0:0] and_ln102_356_fu_929_p2;
wire   [0:0] or_ln117_250_fu_948_p2;
wire   [3:0] select_ln117_275_fu_953_p3;
wire   [0:0] and_ln102_357_fu_934_p2;
wire   [4:0] zext_ln117_33_fu_960_p1;
wire   [0:0] or_ln117_251_fu_964_p2;
wire   [4:0] select_ln117_276_fu_969_p3;
wire   [0:0] or_ln117_252_fu_976_p2;
wire   [0:0] and_ln102_359_fu_943_p2;
wire   [4:0] select_ln117_277_fu_980_p3;
wire   [0:0] or_ln117_253_fu_988_p2;
wire   [4:0] select_ln117_278_fu_994_p3;
wire   [4:0] select_ln117_279_fu_1006_p3;
wire   [0:0] xor_ln104_139_fu_1032_p2;
wire   [0:0] and_ln102_361_fu_1045_p2;
wire   [0:0] and_ln102_343_fu_1037_p2;
wire   [0:0] and_ln102_360_fu_1041_p2;
wire   [0:0] or_ln117_255_fu_1060_p2;
wire   [0:0] and_ln102_362_fu_1050_p2;
wire   [4:0] select_ln117_281_fu_1065_p3;
wire   [0:0] or_ln117_257_fu_1072_p2;
wire   [4:0] select_ln117_282_fu_1077_p3;
wire   [0:0] and_ln102_363_fu_1055_p2;
wire   [4:0] select_ln117_283_fu_1084_p3;
wire   [0:0] or_ln117_259_fu_1092_p2;
wire   [4:0] select_ln117_284_fu_1097_p3;
wire   [4:0] select_ln117_285_fu_1109_p3;
wire   [0:0] xor_ln104_140_fu_1125_p2;
wire   [0:0] and_ln102_364_fu_1134_p2;
wire   [0:0] and_ln102_344_fu_1130_p2;
wire   [0:0] and_ln102_365_fu_1139_p2;
wire   [0:0] or_ln117_261_fu_1149_p2;
wire   [0:0] or_ln117_262_fu_1154_p2;
wire   [0:0] and_ln102_366_fu_1144_p2;
wire   [4:0] select_ln117_287_fu_1158_p3;
wire   [0:0] or_ln117_263_fu_1165_p2;
wire   [4:0] select_ln117_288_fu_1171_p3;
wire   [4:0] select_ln117_289_fu_1185_p3;
wire   [0:0] xor_ln104_141_fu_1201_p2;
wire   [0:0] and_ln102_367_fu_1206_p2;
wire   [0:0] and_ln102_368_fu_1211_p2;
wire   [0:0] or_ln117_265_fu_1216_p2;
wire   [11:0] agg_result_fu_1228_p65;
wire   [4:0] agg_result_fu_1228_p66;
wire   [11:0] agg_result_fu_1228_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] agg_result_fu_1228_p1;
wire   [4:0] agg_result_fu_1228_p3;
wire   [4:0] agg_result_fu_1228_p5;
wire   [4:0] agg_result_fu_1228_p7;
wire   [4:0] agg_result_fu_1228_p9;
wire   [4:0] agg_result_fu_1228_p11;
wire   [4:0] agg_result_fu_1228_p13;
wire   [4:0] agg_result_fu_1228_p15;
wire   [4:0] agg_result_fu_1228_p17;
wire   [4:0] agg_result_fu_1228_p19;
wire   [4:0] agg_result_fu_1228_p21;
wire   [4:0] agg_result_fu_1228_p23;
wire   [4:0] agg_result_fu_1228_p25;
wire   [4:0] agg_result_fu_1228_p27;
wire   [4:0] agg_result_fu_1228_p29;
wire   [4:0] agg_result_fu_1228_p31;
wire  signed [4:0] agg_result_fu_1228_p33;
wire  signed [4:0] agg_result_fu_1228_p35;
wire  signed [4:0] agg_result_fu_1228_p37;
wire  signed [4:0] agg_result_fu_1228_p39;
wire  signed [4:0] agg_result_fu_1228_p41;
wire  signed [4:0] agg_result_fu_1228_p43;
wire  signed [4:0] agg_result_fu_1228_p45;
wire  signed [4:0] agg_result_fu_1228_p47;
wire  signed [4:0] agg_result_fu_1228_p49;
wire  signed [4:0] agg_result_fu_1228_p51;
wire  signed [4:0] agg_result_fu_1228_p53;
wire  signed [4:0] agg_result_fu_1228_p55;
wire  signed [4:0] agg_result_fu_1228_p57;
wire  signed [4:0] agg_result_fu_1228_p59;
wire  signed [4:0] agg_result_fu_1228_p61;
wire  signed [4:0] agg_result_fu_1228_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x6_U499(
    .din0(12'd1661),
    .din1(12'd101),
    .din2(12'd3576),
    .din3(12'd3718),
    .din4(12'd114),
    .din5(12'd3949),
    .din6(12'd3893),
    .din7(12'd107),
    .din8(12'd294),
    .din9(12'd485),
    .din10(12'd376),
    .din11(12'd104),
    .din12(12'd352),
    .din13(12'd3556),
    .din14(12'd64),
    .din15(12'd3680),
    .din16(12'd715),
    .din17(12'd3608),
    .din18(12'd4031),
    .din19(12'd3705),
    .din20(12'd76),
    .din21(12'd1632),
    .din22(12'd3739),
    .din23(12'd4054),
    .din24(12'd4060),
    .din25(12'd3618),
    .din26(12'd248),
    .din27(12'd3589),
    .din28(12'd3845),
    .din29(12'd346),
    .din30(12'd3659),
    .din31(12'd206),
    .def(agg_result_fu_1228_p65),
    .sel(agg_result_fu_1228_p66),
    .dout(agg_result_fu_1228_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_332_reg_1617 <= and_ln102_332_fu_761_p2;
        and_ln102_333_reg_1554 <= and_ln102_333_fu_578_p2;
        and_ln102_334_reg_1589 <= and_ln102_334_fu_629_p2;
        and_ln102_335_reg_1629 <= and_ln102_335_fu_775_p2;
        and_ln102_336_reg_1656 <= and_ln102_336_fu_895_p2;
        and_ln102_336_reg_1656_pp0_iter5_reg <= and_ln102_336_reg_1656;
        and_ln102_337_reg_1566 <= and_ln102_337_fu_592_p2;
        and_ln102_338_reg_1572 <= and_ln102_338_fu_602_p2;
        and_ln102_339_reg_1601 <= and_ln102_339_fu_648_p2;
        and_ln102_341_reg_1635 <= and_ln102_341_fu_789_p2;
        and_ln102_342_reg_1669 <= and_ln102_342_fu_919_p2;
        and_ln102_reg_1538 <= and_ln102_fu_562_p2;
        and_ln102_reg_1538_pp0_iter1_reg <= and_ln102_reg_1538;
        and_ln102_reg_1538_pp0_iter2_reg <= and_ln102_reg_1538_pp0_iter1_reg;
        and_ln104_49_reg_1623 <= and_ln104_49_fu_770_p2;
        and_ln104_50_reg_1561 <= and_ln104_50_fu_587_p2;
        and_ln104_51_reg_1595 <= and_ln104_51_fu_638_p2;
        and_ln104_51_reg_1595_pp0_iter3_reg <= and_ln104_51_reg_1595;
        and_ln104_52_reg_1651 <= and_ln104_52_fu_890_p2;
        and_ln104_53_reg_1663 <= and_ln104_53_fu_904_p2;
        and_ln104_53_reg_1663_pp0_iter5_reg <= and_ln104_53_reg_1663;
        and_ln104_53_reg_1663_pp0_iter6_reg <= and_ln104_53_reg_1663_pp0_iter5_reg;
        and_ln104_reg_1548 <= and_ln104_fu_573_p2;
        icmp_ln86_271_reg_1375 <= icmp_ln86_271_fu_382_p2;
        icmp_ln86_272_reg_1380 <= icmp_ln86_272_fu_388_p2;
        icmp_ln86_272_reg_1380_pp0_iter1_reg <= icmp_ln86_272_reg_1380;
        icmp_ln86_272_reg_1380_pp0_iter2_reg <= icmp_ln86_272_reg_1380_pp0_iter1_reg;
        icmp_ln86_273_reg_1386 <= icmp_ln86_273_fu_394_p2;
        icmp_ln86_274_reg_1392 <= icmp_ln86_274_fu_400_p2;
        icmp_ln86_274_reg_1392_pp0_iter1_reg <= icmp_ln86_274_reg_1392;
        icmp_ln86_275_reg_1398 <= icmp_ln86_275_fu_406_p2;
        icmp_ln86_275_reg_1398_pp0_iter1_reg <= icmp_ln86_275_reg_1398;
        icmp_ln86_275_reg_1398_pp0_iter2_reg <= icmp_ln86_275_reg_1398_pp0_iter1_reg;
        icmp_ln86_275_reg_1398_pp0_iter3_reg <= icmp_ln86_275_reg_1398_pp0_iter2_reg;
        icmp_ln86_276_reg_1404 <= icmp_ln86_276_fu_412_p2;
        icmp_ln86_276_reg_1404_pp0_iter1_reg <= icmp_ln86_276_reg_1404;
        icmp_ln86_276_reg_1404_pp0_iter2_reg <= icmp_ln86_276_reg_1404_pp0_iter1_reg;
        icmp_ln86_276_reg_1404_pp0_iter3_reg <= icmp_ln86_276_reg_1404_pp0_iter2_reg;
        icmp_ln86_277_reg_1410 <= icmp_ln86_277_fu_418_p2;
        icmp_ln86_278_reg_1416 <= icmp_ln86_278_fu_424_p2;
        icmp_ln86_278_reg_1416_pp0_iter1_reg <= icmp_ln86_278_reg_1416;
        icmp_ln86_279_reg_1422 <= icmp_ln86_279_fu_430_p2;
        icmp_ln86_279_reg_1422_pp0_iter1_reg <= icmp_ln86_279_reg_1422;
        icmp_ln86_279_reg_1422_pp0_iter2_reg <= icmp_ln86_279_reg_1422_pp0_iter1_reg;
        icmp_ln86_280_reg_1428 <= icmp_ln86_280_fu_436_p2;
        icmp_ln86_280_reg_1428_pp0_iter1_reg <= icmp_ln86_280_reg_1428;
        icmp_ln86_280_reg_1428_pp0_iter2_reg <= icmp_ln86_280_reg_1428_pp0_iter1_reg;
        icmp_ln86_280_reg_1428_pp0_iter3_reg <= icmp_ln86_280_reg_1428_pp0_iter2_reg;
        icmp_ln86_281_reg_1434 <= icmp_ln86_281_fu_442_p2;
        icmp_ln86_281_reg_1434_pp0_iter1_reg <= icmp_ln86_281_reg_1434;
        icmp_ln86_281_reg_1434_pp0_iter2_reg <= icmp_ln86_281_reg_1434_pp0_iter1_reg;
        icmp_ln86_281_reg_1434_pp0_iter3_reg <= icmp_ln86_281_reg_1434_pp0_iter2_reg;
        icmp_ln86_282_reg_1440 <= icmp_ln86_282_fu_448_p2;
        icmp_ln86_282_reg_1440_pp0_iter1_reg <= icmp_ln86_282_reg_1440;
        icmp_ln86_282_reg_1440_pp0_iter2_reg <= icmp_ln86_282_reg_1440_pp0_iter1_reg;
        icmp_ln86_282_reg_1440_pp0_iter3_reg <= icmp_ln86_282_reg_1440_pp0_iter2_reg;
        icmp_ln86_282_reg_1440_pp0_iter4_reg <= icmp_ln86_282_reg_1440_pp0_iter3_reg;
        icmp_ln86_283_reg_1446 <= icmp_ln86_283_fu_454_p2;
        icmp_ln86_283_reg_1446_pp0_iter1_reg <= icmp_ln86_283_reg_1446;
        icmp_ln86_283_reg_1446_pp0_iter2_reg <= icmp_ln86_283_reg_1446_pp0_iter1_reg;
        icmp_ln86_283_reg_1446_pp0_iter3_reg <= icmp_ln86_283_reg_1446_pp0_iter2_reg;
        icmp_ln86_283_reg_1446_pp0_iter4_reg <= icmp_ln86_283_reg_1446_pp0_iter3_reg;
        icmp_ln86_283_reg_1446_pp0_iter5_reg <= icmp_ln86_283_reg_1446_pp0_iter4_reg;
        icmp_ln86_284_reg_1452 <= icmp_ln86_284_fu_460_p2;
        icmp_ln86_284_reg_1452_pp0_iter1_reg <= icmp_ln86_284_reg_1452;
        icmp_ln86_284_reg_1452_pp0_iter2_reg <= icmp_ln86_284_reg_1452_pp0_iter1_reg;
        icmp_ln86_284_reg_1452_pp0_iter3_reg <= icmp_ln86_284_reg_1452_pp0_iter2_reg;
        icmp_ln86_284_reg_1452_pp0_iter4_reg <= icmp_ln86_284_reg_1452_pp0_iter3_reg;
        icmp_ln86_284_reg_1452_pp0_iter5_reg <= icmp_ln86_284_reg_1452_pp0_iter4_reg;
        icmp_ln86_284_reg_1452_pp0_iter6_reg <= icmp_ln86_284_reg_1452_pp0_iter5_reg;
        icmp_ln86_285_reg_1458 <= icmp_ln86_285_fu_466_p2;
        icmp_ln86_285_reg_1458_pp0_iter1_reg <= icmp_ln86_285_reg_1458;
        icmp_ln86_286_reg_1463 <= icmp_ln86_286_fu_472_p2;
        icmp_ln86_287_reg_1468 <= icmp_ln86_287_fu_478_p2;
        icmp_ln86_287_reg_1468_pp0_iter1_reg <= icmp_ln86_287_reg_1468;
        icmp_ln86_288_reg_1473 <= icmp_ln86_288_fu_484_p2;
        icmp_ln86_288_reg_1473_pp0_iter1_reg <= icmp_ln86_288_reg_1473;
        icmp_ln86_289_reg_1478 <= icmp_ln86_289_fu_490_p2;
        icmp_ln86_289_reg_1478_pp0_iter1_reg <= icmp_ln86_289_reg_1478;
        icmp_ln86_289_reg_1478_pp0_iter2_reg <= icmp_ln86_289_reg_1478_pp0_iter1_reg;
        icmp_ln86_290_reg_1483 <= icmp_ln86_290_fu_496_p2;
        icmp_ln86_290_reg_1483_pp0_iter1_reg <= icmp_ln86_290_reg_1483;
        icmp_ln86_290_reg_1483_pp0_iter2_reg <= icmp_ln86_290_reg_1483_pp0_iter1_reg;
        icmp_ln86_291_reg_1488 <= icmp_ln86_291_fu_502_p2;
        icmp_ln86_291_reg_1488_pp0_iter1_reg <= icmp_ln86_291_reg_1488;
        icmp_ln86_291_reg_1488_pp0_iter2_reg <= icmp_ln86_291_reg_1488_pp0_iter1_reg;
        icmp_ln86_292_reg_1493 <= icmp_ln86_292_fu_508_p2;
        icmp_ln86_292_reg_1493_pp0_iter1_reg <= icmp_ln86_292_reg_1493;
        icmp_ln86_292_reg_1493_pp0_iter2_reg <= icmp_ln86_292_reg_1493_pp0_iter1_reg;
        icmp_ln86_292_reg_1493_pp0_iter3_reg <= icmp_ln86_292_reg_1493_pp0_iter2_reg;
        icmp_ln86_293_reg_1498 <= icmp_ln86_293_fu_514_p2;
        icmp_ln86_293_reg_1498_pp0_iter1_reg <= icmp_ln86_293_reg_1498;
        icmp_ln86_293_reg_1498_pp0_iter2_reg <= icmp_ln86_293_reg_1498_pp0_iter1_reg;
        icmp_ln86_293_reg_1498_pp0_iter3_reg <= icmp_ln86_293_reg_1498_pp0_iter2_reg;
        icmp_ln86_294_reg_1503 <= icmp_ln86_294_fu_520_p2;
        icmp_ln86_294_reg_1503_pp0_iter1_reg <= icmp_ln86_294_reg_1503;
        icmp_ln86_294_reg_1503_pp0_iter2_reg <= icmp_ln86_294_reg_1503_pp0_iter1_reg;
        icmp_ln86_294_reg_1503_pp0_iter3_reg <= icmp_ln86_294_reg_1503_pp0_iter2_reg;
        icmp_ln86_295_reg_1508 <= icmp_ln86_295_fu_526_p2;
        icmp_ln86_295_reg_1508_pp0_iter1_reg <= icmp_ln86_295_reg_1508;
        icmp_ln86_295_reg_1508_pp0_iter2_reg <= icmp_ln86_295_reg_1508_pp0_iter1_reg;
        icmp_ln86_295_reg_1508_pp0_iter3_reg <= icmp_ln86_295_reg_1508_pp0_iter2_reg;
        icmp_ln86_295_reg_1508_pp0_iter4_reg <= icmp_ln86_295_reg_1508_pp0_iter3_reg;
        icmp_ln86_296_reg_1513 <= icmp_ln86_296_fu_532_p2;
        icmp_ln86_296_reg_1513_pp0_iter1_reg <= icmp_ln86_296_reg_1513;
        icmp_ln86_296_reg_1513_pp0_iter2_reg <= icmp_ln86_296_reg_1513_pp0_iter1_reg;
        icmp_ln86_296_reg_1513_pp0_iter3_reg <= icmp_ln86_296_reg_1513_pp0_iter2_reg;
        icmp_ln86_296_reg_1513_pp0_iter4_reg <= icmp_ln86_296_reg_1513_pp0_iter3_reg;
        icmp_ln86_297_reg_1518 <= icmp_ln86_297_fu_538_p2;
        icmp_ln86_297_reg_1518_pp0_iter1_reg <= icmp_ln86_297_reg_1518;
        icmp_ln86_297_reg_1518_pp0_iter2_reg <= icmp_ln86_297_reg_1518_pp0_iter1_reg;
        icmp_ln86_297_reg_1518_pp0_iter3_reg <= icmp_ln86_297_reg_1518_pp0_iter2_reg;
        icmp_ln86_297_reg_1518_pp0_iter4_reg <= icmp_ln86_297_reg_1518_pp0_iter3_reg;
        icmp_ln86_298_reg_1523 <= icmp_ln86_298_fu_544_p2;
        icmp_ln86_298_reg_1523_pp0_iter1_reg <= icmp_ln86_298_reg_1523;
        icmp_ln86_298_reg_1523_pp0_iter2_reg <= icmp_ln86_298_reg_1523_pp0_iter1_reg;
        icmp_ln86_298_reg_1523_pp0_iter3_reg <= icmp_ln86_298_reg_1523_pp0_iter2_reg;
        icmp_ln86_298_reg_1523_pp0_iter4_reg <= icmp_ln86_298_reg_1523_pp0_iter3_reg;
        icmp_ln86_298_reg_1523_pp0_iter5_reg <= icmp_ln86_298_reg_1523_pp0_iter4_reg;
        icmp_ln86_299_reg_1528 <= icmp_ln86_299_fu_550_p2;
        icmp_ln86_299_reg_1528_pp0_iter1_reg <= icmp_ln86_299_reg_1528;
        icmp_ln86_299_reg_1528_pp0_iter2_reg <= icmp_ln86_299_reg_1528_pp0_iter1_reg;
        icmp_ln86_299_reg_1528_pp0_iter3_reg <= icmp_ln86_299_reg_1528_pp0_iter2_reg;
        icmp_ln86_299_reg_1528_pp0_iter4_reg <= icmp_ln86_299_reg_1528_pp0_iter3_reg;
        icmp_ln86_299_reg_1528_pp0_iter5_reg <= icmp_ln86_299_reg_1528_pp0_iter4_reg;
        icmp_ln86_300_reg_1533 <= icmp_ln86_300_fu_556_p2;
        icmp_ln86_300_reg_1533_pp0_iter1_reg <= icmp_ln86_300_reg_1533;
        icmp_ln86_300_reg_1533_pp0_iter2_reg <= icmp_ln86_300_reg_1533_pp0_iter1_reg;
        icmp_ln86_300_reg_1533_pp0_iter3_reg <= icmp_ln86_300_reg_1533_pp0_iter2_reg;
        icmp_ln86_300_reg_1533_pp0_iter4_reg <= icmp_ln86_300_reg_1533_pp0_iter3_reg;
        icmp_ln86_300_reg_1533_pp0_iter5_reg <= icmp_ln86_300_reg_1533_pp0_iter4_reg;
        icmp_ln86_300_reg_1533_pp0_iter6_reg <= icmp_ln86_300_reg_1533_pp0_iter5_reg;
        icmp_ln86_reg_1364 <= icmp_ln86_fu_376_p2;
        icmp_ln86_reg_1364_pp0_iter1_reg <= icmp_ln86_reg_1364;
        icmp_ln86_reg_1364_pp0_iter2_reg <= icmp_ln86_reg_1364_pp0_iter1_reg;
        icmp_ln86_reg_1364_pp0_iter3_reg <= icmp_ln86_reg_1364_pp0_iter2_reg;
        or_ln117_245_reg_1611 <= or_ln117_245_fu_756_p2;
        or_ln117_249_reg_1641 <= or_ln117_249_fu_863_p2;
        or_ln117_254_reg_1674 <= or_ln117_254_fu_1002_p2;
        or_ln117_256_reg_1684 <= or_ln117_256_fu_1022_p2;
        or_ln117_258_reg_1690 <= or_ln117_258_fu_1028_p2;
        or_ln117_258_reg_1690_pp0_iter5_reg <= or_ln117_258_reg_1690;
        or_ln117_260_reg_1698 <= or_ln117_260_fu_1104_p2;
        or_ln117_264_reg_1708 <= or_ln117_264_fu_1179_p2;
        or_ln117_reg_1578 <= or_ln117_fu_618_p2;
        select_ln117_268_reg_1606 <= select_ln117_268_fu_749_p3;
        select_ln117_274_reg_1646 <= select_ln117_274_fu_877_p3;
        select_ln117_280_reg_1679 <= select_ln117_280_fu_1014_p3;
        select_ln117_286_reg_1703 <= select_ln117_286_fu_1117_p3;
        select_ln117_290_reg_1713 <= select_ln117_290_fu_1193_p3;
        xor_ln104_reg_1583 <= xor_ln104_fu_624_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1228_p65 = 'bx;

assign agg_result_fu_1228_p66 = ((or_ln117_265_fu_1216_p2[0:0] == 1'b1) ? select_ln117_290_reg_1713 : 5'd31);

assign and_ln102_332_fu_761_p2 = (xor_ln104_reg_1583 & icmp_ln86_272_reg_1380_pp0_iter2_reg);

assign and_ln102_333_fu_578_p2 = (icmp_ln86_273_reg_1386 & and_ln102_reg_1538);

assign and_ln102_334_fu_629_p2 = (icmp_ln86_274_reg_1392_pp0_iter1_reg & and_ln104_reg_1548);

assign and_ln102_335_fu_775_p2 = (icmp_ln86_275_reg_1398_pp0_iter2_reg & and_ln102_332_fu_761_p2);

assign and_ln102_336_fu_895_p2 = (icmp_ln86_276_reg_1404_pp0_iter3_reg & and_ln104_49_reg_1623);

assign and_ln102_337_fu_592_p2 = (icmp_ln86_277_reg_1410 & and_ln102_333_fu_578_p2);

assign and_ln102_338_fu_602_p2 = (icmp_ln86_278_reg_1416 & and_ln104_50_fu_587_p2);

assign and_ln102_339_fu_648_p2 = (icmp_ln86_279_reg_1422_pp0_iter1_reg & and_ln102_334_fu_629_p2);

assign and_ln102_340_fu_785_p2 = (icmp_ln86_280_reg_1428_pp0_iter2_reg & and_ln104_51_reg_1595);

assign and_ln102_341_fu_789_p2 = (icmp_ln86_281_reg_1434_pp0_iter2_reg & and_ln102_335_fu_775_p2);

assign and_ln102_342_fu_919_p2 = (icmp_ln86_282_reg_1440_pp0_iter3_reg & and_ln104_52_fu_890_p2);

assign and_ln102_343_fu_1037_p2 = (icmp_ln86_283_reg_1446_pp0_iter4_reg & and_ln102_336_reg_1656);

assign and_ln102_344_fu_1130_p2 = (icmp_ln86_284_reg_1452_pp0_iter5_reg & and_ln104_53_reg_1663_pp0_iter5_reg);

assign and_ln102_345_fu_653_p2 = (icmp_ln86_285_reg_1458_pp0_iter1_reg & and_ln102_337_reg_1566);

assign and_ln102_346_fu_607_p2 = (xor_ln104_134_fu_597_p2 & icmp_ln86_286_reg_1463);

assign and_ln102_347_fu_612_p2 = (and_ln102_346_fu_607_p2 & and_ln102_333_fu_578_p2);

assign and_ln102_348_fu_657_p2 = (icmp_ln86_287_reg_1468_pp0_iter1_reg & and_ln102_338_reg_1572);

assign and_ln102_349_fu_661_p2 = (xor_ln104_135_fu_643_p2 & icmp_ln86_288_reg_1473_pp0_iter1_reg);

assign and_ln102_350_fu_666_p2 = (and_ln104_50_reg_1561 & and_ln102_349_fu_661_p2);

assign and_ln102_351_fu_794_p2 = (icmp_ln86_289_reg_1478_pp0_iter2_reg & and_ln102_339_reg_1601);

assign and_ln102_352_fu_798_p2 = (xor_ln104_136_fu_780_p2 & icmp_ln86_290_reg_1483_pp0_iter2_reg);

assign and_ln102_353_fu_803_p2 = (and_ln102_352_fu_798_p2 & and_ln102_334_reg_1589);

assign and_ln102_354_fu_808_p2 = (icmp_ln86_291_reg_1488_pp0_iter2_reg & and_ln102_340_fu_785_p2);

assign and_ln102_355_fu_924_p2 = (xor_ln104_137_fu_909_p2 & icmp_ln86_292_reg_1493_pp0_iter3_reg);

assign and_ln102_356_fu_929_p2 = (and_ln104_51_reg_1595_pp0_iter3_reg & and_ln102_355_fu_924_p2);

assign and_ln102_357_fu_934_p2 = (icmp_ln86_293_reg_1498_pp0_iter3_reg & and_ln102_341_reg_1635);

assign and_ln102_358_fu_938_p2 = (xor_ln104_138_fu_914_p2 & icmp_ln86_294_reg_1503_pp0_iter3_reg);

assign and_ln102_359_fu_943_p2 = (and_ln102_358_fu_938_p2 & and_ln102_335_reg_1629);

assign and_ln102_360_fu_1041_p2 = (icmp_ln86_295_reg_1508_pp0_iter4_reg & and_ln102_342_reg_1669);

assign and_ln102_361_fu_1045_p2 = (xor_ln104_139_fu_1032_p2 & icmp_ln86_296_reg_1513_pp0_iter4_reg);

assign and_ln102_362_fu_1050_p2 = (and_ln104_52_reg_1651 & and_ln102_361_fu_1045_p2);

assign and_ln102_363_fu_1055_p2 = (icmp_ln86_297_reg_1518_pp0_iter4_reg & and_ln102_343_fu_1037_p2);

assign and_ln102_364_fu_1134_p2 = (xor_ln104_140_fu_1125_p2 & icmp_ln86_298_reg_1523_pp0_iter5_reg);

assign and_ln102_365_fu_1139_p2 = (and_ln102_364_fu_1134_p2 & and_ln102_336_reg_1656_pp0_iter5_reg);

assign and_ln102_366_fu_1144_p2 = (icmp_ln86_299_reg_1528_pp0_iter5_reg & and_ln102_344_fu_1130_p2);

assign and_ln102_367_fu_1206_p2 = (xor_ln104_141_fu_1201_p2 & icmp_ln86_300_reg_1533_pp0_iter6_reg);

assign and_ln102_368_fu_1211_p2 = (and_ln104_53_reg_1663_pp0_iter6_reg & and_ln102_367_fu_1206_p2);

assign and_ln102_fu_562_p2 = (icmp_ln86_fu_376_p2 & icmp_ln86_271_fu_382_p2);

assign and_ln104_49_fu_770_p2 = (xor_ln104_reg_1583 & xor_ln104_129_fu_765_p2);

assign and_ln104_50_fu_587_p2 = (xor_ln104_130_fu_582_p2 & and_ln102_reg_1538);

assign and_ln104_51_fu_638_p2 = (xor_ln104_131_fu_633_p2 & and_ln104_reg_1548);

assign and_ln104_52_fu_890_p2 = (xor_ln104_132_fu_885_p2 & and_ln102_332_reg_1617);

assign and_ln104_53_fu_904_p2 = (xor_ln104_133_fu_899_p2 & and_ln104_49_reg_1623);

assign and_ln104_fu_573_p2 = (xor_ln104_128_fu_568_p2 & icmp_ln86_reg_1364);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1228_p67;

assign icmp_ln86_271_fu_382_p2 = (($signed(p_read11_int_reg) < $signed(18'd7550)) ? 1'b1 : 1'b0);

assign icmp_ln86_272_fu_388_p2 = (($signed(p_read14_int_reg) < $signed(18'd11)) ? 1'b1 : 1'b0);

assign icmp_ln86_273_fu_394_p2 = (($signed(p_read1_int_reg) < $signed(18'd188941)) ? 1'b1 : 1'b0);

assign icmp_ln86_274_fu_400_p2 = (($signed(p_read3_int_reg) < $signed(18'd8739)) ? 1'b1 : 1'b0);

assign icmp_ln86_275_fu_406_p2 = (($signed(p_read16_int_reg) < $signed(18'd85080)) ? 1'b1 : 1'b0);

assign icmp_ln86_276_fu_412_p2 = (($signed(p_read1_int_reg) < $signed(18'd5339)) ? 1'b1 : 1'b0);

assign icmp_ln86_277_fu_418_p2 = (($signed(p_read9_int_reg) < $signed(18'd1015)) ? 1'b1 : 1'b0);

assign icmp_ln86_278_fu_424_p2 = (($signed(p_read16_int_reg) < $signed(18'd78111)) ? 1'b1 : 1'b0);

assign icmp_ln86_279_fu_430_p2 = (($signed(p_read8_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_280_fu_436_p2 = (($signed(p_read18_int_reg) < $signed(18'd46593)) ? 1'b1 : 1'b0);

assign icmp_ln86_281_fu_442_p2 = (($signed(p_read1_int_reg) < $signed(18'd249044)) ? 1'b1 : 1'b0);

assign icmp_ln86_282_fu_448_p2 = (($signed(p_read18_int_reg) < $signed(18'd52737)) ? 1'b1 : 1'b0);

assign icmp_ln86_283_fu_454_p2 = (($signed(p_read6_int_reg) < $signed(18'd13)) ? 1'b1 : 1'b0);

assign icmp_ln86_284_fu_460_p2 = (($signed(p_read13_int_reg) < $signed(18'd359)) ? 1'b1 : 1'b0);

assign icmp_ln86_285_fu_466_p2 = (($signed(p_read12_int_reg) < $signed(18'd592)) ? 1'b1 : 1'b0);

assign icmp_ln86_286_fu_472_p2 = (($signed(p_read1_int_reg) < $signed(18'd152760)) ? 1'b1 : 1'b0);

assign icmp_ln86_287_fu_478_p2 = (($signed(p_read1_int_reg) < $signed(18'd40716)) ? 1'b1 : 1'b0);

assign icmp_ln86_288_fu_484_p2 = (($signed(p_read1_int_reg) < $signed(18'd76181)) ? 1'b1 : 1'b0);

assign icmp_ln86_289_fu_490_p2 = (($signed(p_read17_int_reg) < $signed(18'd91352)) ? 1'b1 : 1'b0);

assign icmp_ln86_290_fu_496_p2 = (($signed(p_read4_int_reg) < $signed(18'd696)) ? 1'b1 : 1'b0);

assign icmp_ln86_291_fu_502_p2 = (($signed(p_read1_int_reg) < $signed(18'd93166)) ? 1'b1 : 1'b0);

assign icmp_ln86_292_fu_508_p2 = (($signed(p_read15_int_reg) < $signed(18'd96431)) ? 1'b1 : 1'b0);

assign icmp_ln86_293_fu_514_p2 = (($signed(p_read7_int_reg) < $signed(18'd41)) ? 1'b1 : 1'b0);

assign icmp_ln86_294_fu_520_p2 = (($signed(p_read16_int_reg) < $signed(18'd55021)) ? 1'b1 : 1'b0);

assign icmp_ln86_295_fu_526_p2 = (($signed(p_read5_int_reg) < $signed(18'd60)) ? 1'b1 : 1'b0);

assign icmp_ln86_296_fu_532_p2 = (($signed(p_read2_int_reg) < $signed(18'd79047)) ? 1'b1 : 1'b0);

assign icmp_ln86_297_fu_538_p2 = (($signed(p_read18_int_reg) < $signed(18'd53761)) ? 1'b1 : 1'b0);

assign icmp_ln86_298_fu_544_p2 = (($signed(p_read13_int_reg) < $signed(18'd41)) ? 1'b1 : 1'b0);

assign icmp_ln86_299_fu_550_p2 = (($signed(p_read11_int_reg) < $signed(18'd45948)) ? 1'b1 : 1'b0);

assign icmp_ln86_300_fu_556_p2 = (($signed(p_read10_int_reg) < $signed(18'd253130)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_376_p2 = (($signed(p_read6_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign or_ln117_241_fu_699_p2 = (and_ln102_348_fu_657_p2 | and_ln102_333_reg_1554);

assign or_ln117_242_fu_711_p2 = (and_ln102_338_reg_1572 | and_ln102_333_reg_1554);

assign or_ln117_243_fu_723_p2 = (or_ln117_242_fu_711_p2 | and_ln102_350_fu_666_p2);

assign or_ln117_244_fu_813_p2 = (and_ln102_reg_1538_pp0_iter2_reg | and_ln102_351_fu_794_p2);

assign or_ln117_245_fu_756_p2 = (and_ln102_reg_1538_pp0_iter1_reg | and_ln102_339_fu_648_p2);

assign or_ln117_246_fu_825_p2 = (or_ln117_245_reg_1611 | and_ln102_353_fu_803_p2);

assign or_ln117_247_fu_837_p2 = (and_ln102_reg_1538_pp0_iter2_reg | and_ln102_334_reg_1589);

assign or_ln117_248_fu_849_p2 = (or_ln117_247_fu_837_p2 | and_ln102_354_fu_808_p2);

assign or_ln117_249_fu_863_p2 = (or_ln117_247_fu_837_p2 | and_ln102_340_fu_785_p2);

assign or_ln117_250_fu_948_p2 = (or_ln117_249_reg_1641 | and_ln102_356_fu_929_p2);

assign or_ln117_251_fu_964_p2 = (icmp_ln86_reg_1364_pp0_iter3_reg | and_ln102_357_fu_934_p2);

assign or_ln117_252_fu_976_p2 = (icmp_ln86_reg_1364_pp0_iter3_reg | and_ln102_341_reg_1635);

assign or_ln117_253_fu_988_p2 = (or_ln117_252_fu_976_p2 | and_ln102_359_fu_943_p2);

assign or_ln117_254_fu_1002_p2 = (icmp_ln86_reg_1364_pp0_iter3_reg | and_ln102_335_reg_1629);

assign or_ln117_255_fu_1060_p2 = (or_ln117_254_reg_1674 | and_ln102_360_fu_1041_p2);

assign or_ln117_256_fu_1022_p2 = (or_ln117_254_fu_1002_p2 | and_ln102_342_fu_919_p2);

assign or_ln117_257_fu_1072_p2 = (or_ln117_256_reg_1684 | and_ln102_362_fu_1050_p2);

assign or_ln117_258_fu_1028_p2 = (icmp_ln86_reg_1364_pp0_iter3_reg | and_ln102_332_reg_1617);

assign or_ln117_259_fu_1092_p2 = (or_ln117_258_reg_1690 | and_ln102_363_fu_1055_p2);

assign or_ln117_260_fu_1104_p2 = (or_ln117_258_reg_1690 | and_ln102_343_fu_1037_p2);

assign or_ln117_261_fu_1149_p2 = (or_ln117_260_reg_1698 | and_ln102_365_fu_1139_p2);

assign or_ln117_262_fu_1154_p2 = (or_ln117_258_reg_1690_pp0_iter5_reg | and_ln102_336_reg_1656_pp0_iter5_reg);

assign or_ln117_263_fu_1165_p2 = (or_ln117_262_fu_1154_p2 | and_ln102_366_fu_1144_p2);

assign or_ln117_264_fu_1179_p2 = (or_ln117_262_fu_1154_p2 | and_ln102_344_fu_1130_p2);

assign or_ln117_265_fu_1216_p2 = (or_ln117_264_reg_1708 | and_ln102_368_fu_1211_p2);

assign or_ln117_fu_618_p2 = (and_ln102_347_fu_612_p2 | and_ln102_337_fu_592_p2);

assign select_ln117_263_fu_688_p3 = ((or_ln117_reg_1578[0:0] == 1'b1) ? select_ln117_fu_681_p3 : 2'd3);

assign select_ln117_264_fu_704_p3 = ((and_ln102_333_reg_1554[0:0] == 1'b1) ? zext_ln117_31_fu_695_p1 : 3'd4);

assign select_ln117_265_fu_715_p3 = ((or_ln117_241_fu_699_p2[0:0] == 1'b1) ? select_ln117_264_fu_704_p3 : 3'd5);

assign select_ln117_266_fu_729_p3 = ((or_ln117_242_fu_711_p2[0:0] == 1'b1) ? select_ln117_265_fu_715_p3 : 3'd6);

assign select_ln117_267_fu_737_p3 = ((or_ln117_243_fu_723_p2[0:0] == 1'b1) ? select_ln117_266_fu_729_p3 : 3'd7);

assign select_ln117_268_fu_749_p3 = ((and_ln102_reg_1538_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_32_fu_745_p1 : 4'd8);

assign select_ln117_269_fu_818_p3 = ((or_ln117_244_fu_813_p2[0:0] == 1'b1) ? select_ln117_268_reg_1606 : 4'd9);

assign select_ln117_270_fu_830_p3 = ((or_ln117_245_reg_1611[0:0] == 1'b1) ? select_ln117_269_fu_818_p3 : 4'd10);

assign select_ln117_271_fu_841_p3 = ((or_ln117_246_fu_825_p2[0:0] == 1'b1) ? select_ln117_270_fu_830_p3 : 4'd11);

assign select_ln117_272_fu_855_p3 = ((or_ln117_247_fu_837_p2[0:0] == 1'b1) ? select_ln117_271_fu_841_p3 : 4'd12);

assign select_ln117_273_fu_869_p3 = ((or_ln117_248_fu_849_p2[0:0] == 1'b1) ? select_ln117_272_fu_855_p3 : 4'd13);

assign select_ln117_274_fu_877_p3 = ((or_ln117_249_fu_863_p2[0:0] == 1'b1) ? select_ln117_273_fu_869_p3 : 4'd14);

assign select_ln117_275_fu_953_p3 = ((or_ln117_250_fu_948_p2[0:0] == 1'b1) ? select_ln117_274_reg_1646 : 4'd15);

assign select_ln117_276_fu_969_p3 = ((icmp_ln86_reg_1364_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_33_fu_960_p1 : 5'd16);

assign select_ln117_277_fu_980_p3 = ((or_ln117_251_fu_964_p2[0:0] == 1'b1) ? select_ln117_276_fu_969_p3 : 5'd17);

assign select_ln117_278_fu_994_p3 = ((or_ln117_252_fu_976_p2[0:0] == 1'b1) ? select_ln117_277_fu_980_p3 : 5'd18);

assign select_ln117_279_fu_1006_p3 = ((or_ln117_253_fu_988_p2[0:0] == 1'b1) ? select_ln117_278_fu_994_p3 : 5'd19);

assign select_ln117_280_fu_1014_p3 = ((or_ln117_254_fu_1002_p2[0:0] == 1'b1) ? select_ln117_279_fu_1006_p3 : 5'd20);

assign select_ln117_281_fu_1065_p3 = ((or_ln117_255_fu_1060_p2[0:0] == 1'b1) ? select_ln117_280_reg_1679 : 5'd21);

assign select_ln117_282_fu_1077_p3 = ((or_ln117_256_reg_1684[0:0] == 1'b1) ? select_ln117_281_fu_1065_p3 : 5'd22);

assign select_ln117_283_fu_1084_p3 = ((or_ln117_257_fu_1072_p2[0:0] == 1'b1) ? select_ln117_282_fu_1077_p3 : 5'd23);

assign select_ln117_284_fu_1097_p3 = ((or_ln117_258_reg_1690[0:0] == 1'b1) ? select_ln117_283_fu_1084_p3 : 5'd24);

assign select_ln117_285_fu_1109_p3 = ((or_ln117_259_fu_1092_p2[0:0] == 1'b1) ? select_ln117_284_fu_1097_p3 : 5'd25);

assign select_ln117_286_fu_1117_p3 = ((or_ln117_260_fu_1104_p2[0:0] == 1'b1) ? select_ln117_285_fu_1109_p3 : 5'd26);

assign select_ln117_287_fu_1158_p3 = ((or_ln117_261_fu_1149_p2[0:0] == 1'b1) ? select_ln117_286_reg_1703 : 5'd27);

assign select_ln117_288_fu_1171_p3 = ((or_ln117_262_fu_1154_p2[0:0] == 1'b1) ? select_ln117_287_fu_1158_p3 : 5'd28);

assign select_ln117_289_fu_1185_p3 = ((or_ln117_263_fu_1165_p2[0:0] == 1'b1) ? select_ln117_288_fu_1171_p3 : 5'd29);

assign select_ln117_290_fu_1193_p3 = ((or_ln117_264_fu_1179_p2[0:0] == 1'b1) ? select_ln117_289_fu_1185_p3 : 5'd30);

assign select_ln117_fu_681_p3 = ((and_ln102_337_reg_1566[0:0] == 1'b1) ? zext_ln117_fu_677_p1 : 2'd2);

assign xor_ln104_128_fu_568_p2 = (icmp_ln86_271_reg_1375 ^ 1'd1);

assign xor_ln104_129_fu_765_p2 = (icmp_ln86_272_reg_1380_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_130_fu_582_p2 = (icmp_ln86_273_reg_1386 ^ 1'd1);

assign xor_ln104_131_fu_633_p2 = (icmp_ln86_274_reg_1392_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_132_fu_885_p2 = (icmp_ln86_275_reg_1398_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_133_fu_899_p2 = (icmp_ln86_276_reg_1404_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_134_fu_597_p2 = (icmp_ln86_277_reg_1410 ^ 1'd1);

assign xor_ln104_135_fu_643_p2 = (icmp_ln86_278_reg_1416_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_136_fu_780_p2 = (icmp_ln86_279_reg_1422_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_137_fu_909_p2 = (icmp_ln86_280_reg_1428_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_138_fu_914_p2 = (icmp_ln86_281_reg_1434_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_139_fu_1032_p2 = (icmp_ln86_282_reg_1440_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_140_fu_1125_p2 = (icmp_ln86_283_reg_1446_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_141_fu_1201_p2 = (icmp_ln86_284_reg_1452_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_624_p2 = (icmp_ln86_reg_1364_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_671_p2 = (1'd1 ^ and_ln102_345_fu_653_p2);

assign zext_ln117_31_fu_695_p1 = select_ln117_263_fu_688_p3;

assign zext_ln117_32_fu_745_p1 = select_ln117_267_fu_737_p3;

assign zext_ln117_33_fu_960_p1 = select_ln117_275_fu_953_p3;

assign zext_ln117_fu_677_p1 = xor_ln117_fu_671_p2;

endmodule //conifer_jettag_accelerator_decision_function_89
