
IO_Tile_1_31

 (15 14)  (91 511)  (91 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (90 510)  (90 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IO_Tile_2_31

 (15 14)  (145 511)  (145 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (144 510)  (144 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_3_31

 (15 14)  (199 511)  (199 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (198 510)  (198 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_4_31

 (15 14)  (253 511)  (253 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (252 510)  (252 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_5_31

 (15 14)  (307 511)  (307 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (306 510)  (306 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_6_31

 (5 2)  (341 499)  (341 499)  routing T_6_31.span4_vert_27 <X> T_6_31.lc_trk_g0_3
 (6 2)  (342 499)  (342 499)  routing T_6_31.span4_vert_27 <X> T_6_31.lc_trk_g0_3
 (7 2)  (343 499)  (343 499)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (344 498)  (344 498)  routing T_6_31.span4_vert_27 <X> T_6_31.lc_trk_g0_3
 (14 4)  (360 500)  (360 500)  routing T_6_31.lc_trk_g0_3 <X> T_6_31.wire_gbuf/in
 (15 4)  (361 500)  (361 500)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (15 14)  (361 511)  (361 511)  IO control bit: GIOLEFT0_extra_padeb_test_1

 (14 15)  (360 510)  (360 510)  IO control bit: GIOLEFT0_extra_padeb_test_0



IO_Tile_7_31

 (15 14)  (403 511)  (403 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (402 510)  (402 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_8_31

 (15 14)  (457 511)  (457 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (456 510)  (456 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_9_31

 (15 14)  (511 511)  (511 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (510 510)  (510 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_10_31

 (15 14)  (565 511)  (565 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (564 510)  (564 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_11_31

 (15 14)  (619 511)  (619 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (618 510)  (618 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_12_31

 (6 4)  (654 500)  (654 500)  routing T_12_31.span12_vert_21 <X> T_12_31.lc_trk_g0_5
 (7 4)  (655 500)  (655 500)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (15 4)  (673 500)  (673 500)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (656 501)  (656 501)  routing T_12_31.span12_vert_21 <X> T_12_31.lc_trk_g0_5
 (15 5)  (673 501)  (673 501)  routing T_12_31.lc_trk_g0_5 <X> T_12_31.wire_gbuf/in
 (2 6)  (662 503)  (662 503)  IO control bit: GIOUP1_REN_1

 (3 9)  (663 505)  (663 505)  IO control bit: GIOUP1_IE_1

 (15 12)  (673 508)  (673 508)  IO control bit: GIOUP1_cf_bit_39

 (17 13)  (641 509)  (641 509)  IOB_1 IO Functioning bit
 (15 14)  (673 511)  (673 511)  IO control bit: GIOUP1_extra_padeb_test_1

 (14 15)  (672 510)  (672 510)  IO control bit: GIOUP1_extra_padeb_test_0



IO_Tile_13_31

 (15 14)  (731 511)  (731 511)  IO control bit: GIOUP0_extra_padeb_test_1

 (14 15)  (730 510)  (730 510)  IO control bit: GIOUP0_extra_padeb_test_0



IO_Tile_14_31

 (15 14)  (785 511)  (785 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (784 510)  (784 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_15_31

 (15 14)  (839 511)  (839 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (838 510)  (838 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_16_31

 (15 14)  (893 511)  (893 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (892 510)  (892 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_17_31

 (15 14)  (947 511)  (947 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (946 510)  (946 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_18_31

 (15 14)  (1001 511)  (1001 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (1000 510)  (1000 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_19_31

 (14 4)  (1054 500)  (1054 500)  routing T_19_31.lc_trk_g1_6 <X> T_19_31.wire_gbuf/in
 (15 4)  (1055 500)  (1055 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (1054 501)  (1054 501)  routing T_19_31.lc_trk_g1_6 <X> T_19_31.wire_gbuf/in
 (15 5)  (1055 501)  (1055 501)  routing T_19_31.lc_trk_g1_6 <X> T_19_31.wire_gbuf/in
 (4 14)  (1034 511)  (1034 511)  routing T_19_31.logic_op_bnl_6 <X> T_19_31.lc_trk_g1_6
 (15 14)  (1055 511)  (1055 511)  IO control bit: GIORIGHT0_extra_padeb_test_1

 (7 15)  (1037 510)  (1037 510)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_bnl_6 lc_trk_g1_6
 (14 15)  (1054 510)  (1054 510)  IO control bit: GIORIGHT0_extra_padeb_test_0



IO_Tile_20_31

 (15 14)  (1097 511)  (1097 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1096 510)  (1096 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_21_31

 (15 14)  (1151 511)  (1151 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1150 510)  (1150 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_22_31

 (15 14)  (1205 511)  (1205 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1204 510)  (1204 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_23_31

 (15 14)  (1259 511)  (1259 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1258 510)  (1258 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_24_31

 (15 14)  (1313 511)  (1313 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (1312 510)  (1312 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IpCon_Tile_0_30

 (36 0)  (36 480)  (36 480)  LC_0 Logic Functioning bit
 (37 0)  (37 480)  (37 480)  LC_0 Logic Functioning bit
 (42 0)  (42 480)  (42 480)  LC_0 Logic Functioning bit
 (43 0)  (43 480)  (43 480)  LC_0 Logic Functioning bit
 (50 0)  (50 480)  (50 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 481)  (36 481)  LC_0 Logic Functioning bit
 (37 1)  (37 481)  (37 481)  LC_0 Logic Functioning bit
 (42 1)  (42 481)  (42 481)  LC_0 Logic Functioning bit
 (43 1)  (43 481)  (43 481)  LC_0 Logic Functioning bit
 (36 2)  (36 482)  (36 482)  LC_1 Logic Functioning bit
 (37 2)  (37 482)  (37 482)  LC_1 Logic Functioning bit
 (42 2)  (42 482)  (42 482)  LC_1 Logic Functioning bit
 (43 2)  (43 482)  (43 482)  LC_1 Logic Functioning bit
 (50 2)  (50 482)  (50 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 483)  (36 483)  LC_1 Logic Functioning bit
 (37 3)  (37 483)  (37 483)  LC_1 Logic Functioning bit
 (42 3)  (42 483)  (42 483)  LC_1 Logic Functioning bit
 (43 3)  (43 483)  (43 483)  LC_1 Logic Functioning bit
 (36 4)  (36 484)  (36 484)  LC_2 Logic Functioning bit
 (37 4)  (37 484)  (37 484)  LC_2 Logic Functioning bit
 (42 4)  (42 484)  (42 484)  LC_2 Logic Functioning bit
 (43 4)  (43 484)  (43 484)  LC_2 Logic Functioning bit
 (50 4)  (50 484)  (50 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 485)  (36 485)  LC_2 Logic Functioning bit
 (37 5)  (37 485)  (37 485)  LC_2 Logic Functioning bit
 (42 5)  (42 485)  (42 485)  LC_2 Logic Functioning bit
 (43 5)  (43 485)  (43 485)  LC_2 Logic Functioning bit
 (36 6)  (36 486)  (36 486)  LC_3 Logic Functioning bit
 (37 6)  (37 486)  (37 486)  LC_3 Logic Functioning bit
 (42 6)  (42 486)  (42 486)  LC_3 Logic Functioning bit
 (43 6)  (43 486)  (43 486)  LC_3 Logic Functioning bit
 (50 6)  (50 486)  (50 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 487)  (36 487)  LC_3 Logic Functioning bit
 (37 7)  (37 487)  (37 487)  LC_3 Logic Functioning bit
 (42 7)  (42 487)  (42 487)  LC_3 Logic Functioning bit
 (43 7)  (43 487)  (43 487)  LC_3 Logic Functioning bit
 (36 8)  (36 488)  (36 488)  LC_4 Logic Functioning bit
 (37 8)  (37 488)  (37 488)  LC_4 Logic Functioning bit
 (42 8)  (42 488)  (42 488)  LC_4 Logic Functioning bit
 (43 8)  (43 488)  (43 488)  LC_4 Logic Functioning bit
 (50 8)  (50 488)  (50 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 489)  (36 489)  LC_4 Logic Functioning bit
 (37 9)  (37 489)  (37 489)  LC_4 Logic Functioning bit
 (42 9)  (42 489)  (42 489)  LC_4 Logic Functioning bit
 (43 9)  (43 489)  (43 489)  LC_4 Logic Functioning bit
 (36 10)  (36 490)  (36 490)  LC_5 Logic Functioning bit
 (37 10)  (37 490)  (37 490)  LC_5 Logic Functioning bit
 (42 10)  (42 490)  (42 490)  LC_5 Logic Functioning bit
 (43 10)  (43 490)  (43 490)  LC_5 Logic Functioning bit
 (50 10)  (50 490)  (50 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 491)  (36 491)  LC_5 Logic Functioning bit
 (37 11)  (37 491)  (37 491)  LC_5 Logic Functioning bit
 (42 11)  (42 491)  (42 491)  LC_5 Logic Functioning bit
 (43 11)  (43 491)  (43 491)  LC_5 Logic Functioning bit
 (36 12)  (36 492)  (36 492)  LC_6 Logic Functioning bit
 (37 12)  (37 492)  (37 492)  LC_6 Logic Functioning bit
 (42 12)  (42 492)  (42 492)  LC_6 Logic Functioning bit
 (43 12)  (43 492)  (43 492)  LC_6 Logic Functioning bit
 (50 12)  (50 492)  (50 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 493)  (36 493)  LC_6 Logic Functioning bit
 (37 13)  (37 493)  (37 493)  LC_6 Logic Functioning bit
 (42 13)  (42 493)  (42 493)  LC_6 Logic Functioning bit
 (43 13)  (43 493)  (43 493)  LC_6 Logic Functioning bit
 (36 14)  (36 494)  (36 494)  LC_7 Logic Functioning bit
 (37 14)  (37 494)  (37 494)  LC_7 Logic Functioning bit
 (42 14)  (42 494)  (42 494)  LC_7 Logic Functioning bit
 (43 14)  (43 494)  (43 494)  LC_7 Logic Functioning bit
 (50 14)  (50 494)  (50 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 495)  (36 495)  LC_7 Logic Functioning bit
 (37 15)  (37 495)  (37 495)  LC_7 Logic Functioning bit
 (42 15)  (42 495)  (42 495)  LC_7 Logic Functioning bit
 (43 15)  (43 495)  (43 495)  LC_7 Logic Functioning bit


LogicTile_18_30

 (22 2)  (986 482)  (986 482)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 12)  (964 492)  (964 492)  routing T_18_30.glb_netwk_6 <X> T_18_30.glb2local_3
 (1 12)  (965 492)  (965 492)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (31 12)  (995 492)  (995 492)  routing T_18_30.lc_trk_g0_7 <X> T_18_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (996 492)  (996 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 492)  (1000 492)  LC_6 Logic Functioning bit
 (37 12)  (1001 492)  (1001 492)  LC_6 Logic Functioning bit
 (38 12)  (1002 492)  (1002 492)  LC_6 Logic Functioning bit
 (39 12)  (1003 492)  (1003 492)  LC_6 Logic Functioning bit
 (1 13)  (965 493)  (965 493)  routing T_18_30.glb_netwk_6 <X> T_18_30.glb2local_3
 (31 13)  (995 493)  (995 493)  routing T_18_30.lc_trk_g0_7 <X> T_18_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (1000 493)  (1000 493)  LC_6 Logic Functioning bit
 (37 13)  (1001 493)  (1001 493)  LC_6 Logic Functioning bit
 (38 13)  (1002 493)  (1002 493)  LC_6 Logic Functioning bit
 (39 13)  (1003 493)  (1003 493)  LC_6 Logic Functioning bit


IpCon_Tile_25_30

 (36 0)  (1366 480)  (1366 480)  LC_0 Logic Functioning bit
 (37 0)  (1367 480)  (1367 480)  LC_0 Logic Functioning bit
 (42 0)  (1372 480)  (1372 480)  LC_0 Logic Functioning bit
 (43 0)  (1373 480)  (1373 480)  LC_0 Logic Functioning bit
 (50 0)  (1380 480)  (1380 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 481)  (1366 481)  LC_0 Logic Functioning bit
 (37 1)  (1367 481)  (1367 481)  LC_0 Logic Functioning bit
 (42 1)  (1372 481)  (1372 481)  LC_0 Logic Functioning bit
 (43 1)  (1373 481)  (1373 481)  LC_0 Logic Functioning bit
 (36 2)  (1366 482)  (1366 482)  LC_1 Logic Functioning bit
 (37 2)  (1367 482)  (1367 482)  LC_1 Logic Functioning bit
 (42 2)  (1372 482)  (1372 482)  LC_1 Logic Functioning bit
 (43 2)  (1373 482)  (1373 482)  LC_1 Logic Functioning bit
 (50 2)  (1380 482)  (1380 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 483)  (1366 483)  LC_1 Logic Functioning bit
 (37 3)  (1367 483)  (1367 483)  LC_1 Logic Functioning bit
 (42 3)  (1372 483)  (1372 483)  LC_1 Logic Functioning bit
 (43 3)  (1373 483)  (1373 483)  LC_1 Logic Functioning bit
 (36 4)  (1366 484)  (1366 484)  LC_2 Logic Functioning bit
 (37 4)  (1367 484)  (1367 484)  LC_2 Logic Functioning bit
 (42 4)  (1372 484)  (1372 484)  LC_2 Logic Functioning bit
 (43 4)  (1373 484)  (1373 484)  LC_2 Logic Functioning bit
 (50 4)  (1380 484)  (1380 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 485)  (1366 485)  LC_2 Logic Functioning bit
 (37 5)  (1367 485)  (1367 485)  LC_2 Logic Functioning bit
 (42 5)  (1372 485)  (1372 485)  LC_2 Logic Functioning bit
 (43 5)  (1373 485)  (1373 485)  LC_2 Logic Functioning bit
 (36 6)  (1366 486)  (1366 486)  LC_3 Logic Functioning bit
 (37 6)  (1367 486)  (1367 486)  LC_3 Logic Functioning bit
 (42 6)  (1372 486)  (1372 486)  LC_3 Logic Functioning bit
 (43 6)  (1373 486)  (1373 486)  LC_3 Logic Functioning bit
 (50 6)  (1380 486)  (1380 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 487)  (1366 487)  LC_3 Logic Functioning bit
 (37 7)  (1367 487)  (1367 487)  LC_3 Logic Functioning bit
 (42 7)  (1372 487)  (1372 487)  LC_3 Logic Functioning bit
 (43 7)  (1373 487)  (1373 487)  LC_3 Logic Functioning bit
 (36 8)  (1366 488)  (1366 488)  LC_4 Logic Functioning bit
 (37 8)  (1367 488)  (1367 488)  LC_4 Logic Functioning bit
 (42 8)  (1372 488)  (1372 488)  LC_4 Logic Functioning bit
 (43 8)  (1373 488)  (1373 488)  LC_4 Logic Functioning bit
 (50 8)  (1380 488)  (1380 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 489)  (1366 489)  LC_4 Logic Functioning bit
 (37 9)  (1367 489)  (1367 489)  LC_4 Logic Functioning bit
 (42 9)  (1372 489)  (1372 489)  LC_4 Logic Functioning bit
 (43 9)  (1373 489)  (1373 489)  LC_4 Logic Functioning bit
 (36 10)  (1366 490)  (1366 490)  LC_5 Logic Functioning bit
 (37 10)  (1367 490)  (1367 490)  LC_5 Logic Functioning bit
 (42 10)  (1372 490)  (1372 490)  LC_5 Logic Functioning bit
 (43 10)  (1373 490)  (1373 490)  LC_5 Logic Functioning bit
 (50 10)  (1380 490)  (1380 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 491)  (1366 491)  LC_5 Logic Functioning bit
 (37 11)  (1367 491)  (1367 491)  LC_5 Logic Functioning bit
 (42 11)  (1372 491)  (1372 491)  LC_5 Logic Functioning bit
 (43 11)  (1373 491)  (1373 491)  LC_5 Logic Functioning bit
 (36 12)  (1366 492)  (1366 492)  LC_6 Logic Functioning bit
 (37 12)  (1367 492)  (1367 492)  LC_6 Logic Functioning bit
 (42 12)  (1372 492)  (1372 492)  LC_6 Logic Functioning bit
 (43 12)  (1373 492)  (1373 492)  LC_6 Logic Functioning bit
 (50 12)  (1380 492)  (1380 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 493)  (1366 493)  LC_6 Logic Functioning bit
 (37 13)  (1367 493)  (1367 493)  LC_6 Logic Functioning bit
 (42 13)  (1372 493)  (1372 493)  LC_6 Logic Functioning bit
 (43 13)  (1373 493)  (1373 493)  LC_6 Logic Functioning bit
 (36 14)  (1366 494)  (1366 494)  LC_7 Logic Functioning bit
 (37 14)  (1367 494)  (1367 494)  LC_7 Logic Functioning bit
 (42 14)  (1372 494)  (1372 494)  LC_7 Logic Functioning bit
 (43 14)  (1373 494)  (1373 494)  LC_7 Logic Functioning bit
 (50 14)  (1380 494)  (1380 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 495)  (1366 495)  LC_7 Logic Functioning bit
 (37 15)  (1367 495)  (1367 495)  LC_7 Logic Functioning bit
 (42 15)  (1372 495)  (1372 495)  LC_7 Logic Functioning bit
 (43 15)  (1373 495)  (1373 495)  LC_7 Logic Functioning bit


IpCon_Tile_0_29

 (36 0)  (36 464)  (36 464)  LC_0 Logic Functioning bit
 (37 0)  (37 464)  (37 464)  LC_0 Logic Functioning bit
 (42 0)  (42 464)  (42 464)  LC_0 Logic Functioning bit
 (43 0)  (43 464)  (43 464)  LC_0 Logic Functioning bit
 (50 0)  (50 464)  (50 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 465)  (36 465)  LC_0 Logic Functioning bit
 (37 1)  (37 465)  (37 465)  LC_0 Logic Functioning bit
 (42 1)  (42 465)  (42 465)  LC_0 Logic Functioning bit
 (43 1)  (43 465)  (43 465)  LC_0 Logic Functioning bit
 (36 2)  (36 466)  (36 466)  LC_1 Logic Functioning bit
 (37 2)  (37 466)  (37 466)  LC_1 Logic Functioning bit
 (42 2)  (42 466)  (42 466)  LC_1 Logic Functioning bit
 (43 2)  (43 466)  (43 466)  LC_1 Logic Functioning bit
 (50 2)  (50 466)  (50 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 467)  (36 467)  LC_1 Logic Functioning bit
 (37 3)  (37 467)  (37 467)  LC_1 Logic Functioning bit
 (42 3)  (42 467)  (42 467)  LC_1 Logic Functioning bit
 (43 3)  (43 467)  (43 467)  LC_1 Logic Functioning bit
 (36 4)  (36 468)  (36 468)  LC_2 Logic Functioning bit
 (37 4)  (37 468)  (37 468)  LC_2 Logic Functioning bit
 (42 4)  (42 468)  (42 468)  LC_2 Logic Functioning bit
 (43 4)  (43 468)  (43 468)  LC_2 Logic Functioning bit
 (50 4)  (50 468)  (50 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 469)  (36 469)  LC_2 Logic Functioning bit
 (37 5)  (37 469)  (37 469)  LC_2 Logic Functioning bit
 (42 5)  (42 469)  (42 469)  LC_2 Logic Functioning bit
 (43 5)  (43 469)  (43 469)  LC_2 Logic Functioning bit
 (36 6)  (36 470)  (36 470)  LC_3 Logic Functioning bit
 (37 6)  (37 470)  (37 470)  LC_3 Logic Functioning bit
 (42 6)  (42 470)  (42 470)  LC_3 Logic Functioning bit
 (43 6)  (43 470)  (43 470)  LC_3 Logic Functioning bit
 (50 6)  (50 470)  (50 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 471)  (36 471)  LC_3 Logic Functioning bit
 (37 7)  (37 471)  (37 471)  LC_3 Logic Functioning bit
 (42 7)  (42 471)  (42 471)  LC_3 Logic Functioning bit
 (43 7)  (43 471)  (43 471)  LC_3 Logic Functioning bit
 (36 8)  (36 472)  (36 472)  LC_4 Logic Functioning bit
 (37 8)  (37 472)  (37 472)  LC_4 Logic Functioning bit
 (42 8)  (42 472)  (42 472)  LC_4 Logic Functioning bit
 (43 8)  (43 472)  (43 472)  LC_4 Logic Functioning bit
 (50 8)  (50 472)  (50 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 473)  (36 473)  LC_4 Logic Functioning bit
 (37 9)  (37 473)  (37 473)  LC_4 Logic Functioning bit
 (42 9)  (42 473)  (42 473)  LC_4 Logic Functioning bit
 (43 9)  (43 473)  (43 473)  LC_4 Logic Functioning bit
 (36 10)  (36 474)  (36 474)  LC_5 Logic Functioning bit
 (37 10)  (37 474)  (37 474)  LC_5 Logic Functioning bit
 (42 10)  (42 474)  (42 474)  LC_5 Logic Functioning bit
 (43 10)  (43 474)  (43 474)  LC_5 Logic Functioning bit
 (50 10)  (50 474)  (50 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 475)  (36 475)  LC_5 Logic Functioning bit
 (37 11)  (37 475)  (37 475)  LC_5 Logic Functioning bit
 (42 11)  (42 475)  (42 475)  LC_5 Logic Functioning bit
 (43 11)  (43 475)  (43 475)  LC_5 Logic Functioning bit
 (36 12)  (36 476)  (36 476)  LC_6 Logic Functioning bit
 (37 12)  (37 476)  (37 476)  LC_6 Logic Functioning bit
 (42 12)  (42 476)  (42 476)  LC_6 Logic Functioning bit
 (43 12)  (43 476)  (43 476)  LC_6 Logic Functioning bit
 (50 12)  (50 476)  (50 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 477)  (36 477)  LC_6 Logic Functioning bit
 (37 13)  (37 477)  (37 477)  LC_6 Logic Functioning bit
 (42 13)  (42 477)  (42 477)  LC_6 Logic Functioning bit
 (43 13)  (43 477)  (43 477)  LC_6 Logic Functioning bit
 (36 14)  (36 478)  (36 478)  LC_7 Logic Functioning bit
 (37 14)  (37 478)  (37 478)  LC_7 Logic Functioning bit
 (42 14)  (42 478)  (42 478)  LC_7 Logic Functioning bit
 (43 14)  (43 478)  (43 478)  LC_7 Logic Functioning bit
 (50 14)  (50 478)  (50 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 479)  (36 479)  LC_7 Logic Functioning bit
 (37 15)  (37 479)  (37 479)  LC_7 Logic Functioning bit
 (42 15)  (42 479)  (42 479)  LC_7 Logic Functioning bit
 (43 15)  (43 479)  (43 479)  LC_7 Logic Functioning bit


RAM_Tile_6_29

 (4 6)  (328 470)  (328 470)  routing T_6_29.sp4_h_r_3 <X> T_6_29.sp4_v_t_38
 (5 7)  (329 471)  (329 471)  routing T_6_29.sp4_h_r_3 <X> T_6_29.sp4_v_t_38


LogicTile_7_29

 (17 3)  (383 467)  (383 467)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (366 470)  (366 470)  routing T_7_29.glb_netwk_2 <X> T_7_29.glb2local_0
 (1 6)  (367 470)  (367 470)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (22 12)  (388 476)  (388 476)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (389 476)  (389 476)  routing T_7_29.sp12_v_b_11 <X> T_7_29.lc_trk_g3_3
 (27 14)  (393 478)  (393 478)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 478)  (394 478)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 478)  (395 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 478)  (397 478)  routing T_7_29.lc_trk_g0_4 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 478)  (398 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (402 478)  (402 478)  LC_7 Logic Functioning bit
 (37 14)  (403 478)  (403 478)  LC_7 Logic Functioning bit
 (38 14)  (404 478)  (404 478)  LC_7 Logic Functioning bit
 (39 14)  (405 478)  (405 478)  LC_7 Logic Functioning bit
 (41 14)  (407 478)  (407 478)  LC_7 Logic Functioning bit
 (43 14)  (409 478)  (409 478)  LC_7 Logic Functioning bit
 (30 15)  (396 479)  (396 479)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (36 15)  (402 479)  (402 479)  LC_7 Logic Functioning bit
 (37 15)  (403 479)  (403 479)  LC_7 Logic Functioning bit
 (38 15)  (404 479)  (404 479)  LC_7 Logic Functioning bit
 (39 15)  (405 479)  (405 479)  LC_7 Logic Functioning bit
 (41 15)  (407 479)  (407 479)  LC_7 Logic Functioning bit
 (43 15)  (409 479)  (409 479)  LC_7 Logic Functioning bit
 (46 15)  (412 479)  (412 479)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_29

 (3 14)  (639 478)  (639 478)  routing T_12_29.sp12_v_b_1 <X> T_12_29.sp12_v_t_22


IpCon_Tile_25_29

 (36 0)  (1366 464)  (1366 464)  LC_0 Logic Functioning bit
 (37 0)  (1367 464)  (1367 464)  LC_0 Logic Functioning bit
 (42 0)  (1372 464)  (1372 464)  LC_0 Logic Functioning bit
 (43 0)  (1373 464)  (1373 464)  LC_0 Logic Functioning bit
 (50 0)  (1380 464)  (1380 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 465)  (1366 465)  LC_0 Logic Functioning bit
 (37 1)  (1367 465)  (1367 465)  LC_0 Logic Functioning bit
 (42 1)  (1372 465)  (1372 465)  LC_0 Logic Functioning bit
 (43 1)  (1373 465)  (1373 465)  LC_0 Logic Functioning bit
 (36 2)  (1366 466)  (1366 466)  LC_1 Logic Functioning bit
 (37 2)  (1367 466)  (1367 466)  LC_1 Logic Functioning bit
 (42 2)  (1372 466)  (1372 466)  LC_1 Logic Functioning bit
 (43 2)  (1373 466)  (1373 466)  LC_1 Logic Functioning bit
 (50 2)  (1380 466)  (1380 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 467)  (1366 467)  LC_1 Logic Functioning bit
 (37 3)  (1367 467)  (1367 467)  LC_1 Logic Functioning bit
 (42 3)  (1372 467)  (1372 467)  LC_1 Logic Functioning bit
 (43 3)  (1373 467)  (1373 467)  LC_1 Logic Functioning bit
 (36 4)  (1366 468)  (1366 468)  LC_2 Logic Functioning bit
 (37 4)  (1367 468)  (1367 468)  LC_2 Logic Functioning bit
 (42 4)  (1372 468)  (1372 468)  LC_2 Logic Functioning bit
 (43 4)  (1373 468)  (1373 468)  LC_2 Logic Functioning bit
 (50 4)  (1380 468)  (1380 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 469)  (1366 469)  LC_2 Logic Functioning bit
 (37 5)  (1367 469)  (1367 469)  LC_2 Logic Functioning bit
 (42 5)  (1372 469)  (1372 469)  LC_2 Logic Functioning bit
 (43 5)  (1373 469)  (1373 469)  LC_2 Logic Functioning bit
 (36 6)  (1366 470)  (1366 470)  LC_3 Logic Functioning bit
 (37 6)  (1367 470)  (1367 470)  LC_3 Logic Functioning bit
 (42 6)  (1372 470)  (1372 470)  LC_3 Logic Functioning bit
 (43 6)  (1373 470)  (1373 470)  LC_3 Logic Functioning bit
 (50 6)  (1380 470)  (1380 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 471)  (1366 471)  LC_3 Logic Functioning bit
 (37 7)  (1367 471)  (1367 471)  LC_3 Logic Functioning bit
 (42 7)  (1372 471)  (1372 471)  LC_3 Logic Functioning bit
 (43 7)  (1373 471)  (1373 471)  LC_3 Logic Functioning bit
 (36 8)  (1366 472)  (1366 472)  LC_4 Logic Functioning bit
 (37 8)  (1367 472)  (1367 472)  LC_4 Logic Functioning bit
 (42 8)  (1372 472)  (1372 472)  LC_4 Logic Functioning bit
 (43 8)  (1373 472)  (1373 472)  LC_4 Logic Functioning bit
 (50 8)  (1380 472)  (1380 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 473)  (1366 473)  LC_4 Logic Functioning bit
 (37 9)  (1367 473)  (1367 473)  LC_4 Logic Functioning bit
 (42 9)  (1372 473)  (1372 473)  LC_4 Logic Functioning bit
 (43 9)  (1373 473)  (1373 473)  LC_4 Logic Functioning bit
 (36 10)  (1366 474)  (1366 474)  LC_5 Logic Functioning bit
 (37 10)  (1367 474)  (1367 474)  LC_5 Logic Functioning bit
 (42 10)  (1372 474)  (1372 474)  LC_5 Logic Functioning bit
 (43 10)  (1373 474)  (1373 474)  LC_5 Logic Functioning bit
 (50 10)  (1380 474)  (1380 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 475)  (1366 475)  LC_5 Logic Functioning bit
 (37 11)  (1367 475)  (1367 475)  LC_5 Logic Functioning bit
 (42 11)  (1372 475)  (1372 475)  LC_5 Logic Functioning bit
 (43 11)  (1373 475)  (1373 475)  LC_5 Logic Functioning bit
 (36 12)  (1366 476)  (1366 476)  LC_6 Logic Functioning bit
 (37 12)  (1367 476)  (1367 476)  LC_6 Logic Functioning bit
 (42 12)  (1372 476)  (1372 476)  LC_6 Logic Functioning bit
 (43 12)  (1373 476)  (1373 476)  LC_6 Logic Functioning bit
 (50 12)  (1380 476)  (1380 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 477)  (1366 477)  LC_6 Logic Functioning bit
 (37 13)  (1367 477)  (1367 477)  LC_6 Logic Functioning bit
 (42 13)  (1372 477)  (1372 477)  LC_6 Logic Functioning bit
 (43 13)  (1373 477)  (1373 477)  LC_6 Logic Functioning bit
 (36 14)  (1366 478)  (1366 478)  LC_7 Logic Functioning bit
 (37 14)  (1367 478)  (1367 478)  LC_7 Logic Functioning bit
 (42 14)  (1372 478)  (1372 478)  LC_7 Logic Functioning bit
 (43 14)  (1373 478)  (1373 478)  LC_7 Logic Functioning bit
 (50 14)  (1380 478)  (1380 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 479)  (1366 479)  LC_7 Logic Functioning bit
 (37 15)  (1367 479)  (1367 479)  LC_7 Logic Functioning bit
 (42 15)  (1372 479)  (1372 479)  LC_7 Logic Functioning bit
 (43 15)  (1373 479)  (1373 479)  LC_7 Logic Functioning bit


IpCon_Tile_0_28

 (36 0)  (36 448)  (36 448)  LC_0 Logic Functioning bit
 (37 0)  (37 448)  (37 448)  LC_0 Logic Functioning bit
 (42 0)  (42 448)  (42 448)  LC_0 Logic Functioning bit
 (43 0)  (43 448)  (43 448)  LC_0 Logic Functioning bit
 (50 0)  (50 448)  (50 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 449)  (36 449)  LC_0 Logic Functioning bit
 (37 1)  (37 449)  (37 449)  LC_0 Logic Functioning bit
 (42 1)  (42 449)  (42 449)  LC_0 Logic Functioning bit
 (43 1)  (43 449)  (43 449)  LC_0 Logic Functioning bit
 (36 2)  (36 450)  (36 450)  LC_1 Logic Functioning bit
 (37 2)  (37 450)  (37 450)  LC_1 Logic Functioning bit
 (42 2)  (42 450)  (42 450)  LC_1 Logic Functioning bit
 (43 2)  (43 450)  (43 450)  LC_1 Logic Functioning bit
 (50 2)  (50 450)  (50 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 451)  (36 451)  LC_1 Logic Functioning bit
 (37 3)  (37 451)  (37 451)  LC_1 Logic Functioning bit
 (42 3)  (42 451)  (42 451)  LC_1 Logic Functioning bit
 (43 3)  (43 451)  (43 451)  LC_1 Logic Functioning bit
 (36 4)  (36 452)  (36 452)  LC_2 Logic Functioning bit
 (37 4)  (37 452)  (37 452)  LC_2 Logic Functioning bit
 (42 4)  (42 452)  (42 452)  LC_2 Logic Functioning bit
 (43 4)  (43 452)  (43 452)  LC_2 Logic Functioning bit
 (50 4)  (50 452)  (50 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 453)  (36 453)  LC_2 Logic Functioning bit
 (37 5)  (37 453)  (37 453)  LC_2 Logic Functioning bit
 (42 5)  (42 453)  (42 453)  LC_2 Logic Functioning bit
 (43 5)  (43 453)  (43 453)  LC_2 Logic Functioning bit
 (36 6)  (36 454)  (36 454)  LC_3 Logic Functioning bit
 (37 6)  (37 454)  (37 454)  LC_3 Logic Functioning bit
 (42 6)  (42 454)  (42 454)  LC_3 Logic Functioning bit
 (43 6)  (43 454)  (43 454)  LC_3 Logic Functioning bit
 (50 6)  (50 454)  (50 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 455)  (36 455)  LC_3 Logic Functioning bit
 (37 7)  (37 455)  (37 455)  LC_3 Logic Functioning bit
 (42 7)  (42 455)  (42 455)  LC_3 Logic Functioning bit
 (43 7)  (43 455)  (43 455)  LC_3 Logic Functioning bit
 (36 8)  (36 456)  (36 456)  LC_4 Logic Functioning bit
 (37 8)  (37 456)  (37 456)  LC_4 Logic Functioning bit
 (42 8)  (42 456)  (42 456)  LC_4 Logic Functioning bit
 (43 8)  (43 456)  (43 456)  LC_4 Logic Functioning bit
 (50 8)  (50 456)  (50 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 457)  (36 457)  LC_4 Logic Functioning bit
 (37 9)  (37 457)  (37 457)  LC_4 Logic Functioning bit
 (42 9)  (42 457)  (42 457)  LC_4 Logic Functioning bit
 (43 9)  (43 457)  (43 457)  LC_4 Logic Functioning bit
 (36 10)  (36 458)  (36 458)  LC_5 Logic Functioning bit
 (37 10)  (37 458)  (37 458)  LC_5 Logic Functioning bit
 (42 10)  (42 458)  (42 458)  LC_5 Logic Functioning bit
 (43 10)  (43 458)  (43 458)  LC_5 Logic Functioning bit
 (50 10)  (50 458)  (50 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 459)  (36 459)  LC_5 Logic Functioning bit
 (37 11)  (37 459)  (37 459)  LC_5 Logic Functioning bit
 (42 11)  (42 459)  (42 459)  LC_5 Logic Functioning bit
 (43 11)  (43 459)  (43 459)  LC_5 Logic Functioning bit
 (36 12)  (36 460)  (36 460)  LC_6 Logic Functioning bit
 (37 12)  (37 460)  (37 460)  LC_6 Logic Functioning bit
 (42 12)  (42 460)  (42 460)  LC_6 Logic Functioning bit
 (43 12)  (43 460)  (43 460)  LC_6 Logic Functioning bit
 (50 12)  (50 460)  (50 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 461)  (36 461)  LC_6 Logic Functioning bit
 (37 13)  (37 461)  (37 461)  LC_6 Logic Functioning bit
 (42 13)  (42 461)  (42 461)  LC_6 Logic Functioning bit
 (43 13)  (43 461)  (43 461)  LC_6 Logic Functioning bit
 (36 14)  (36 462)  (36 462)  LC_7 Logic Functioning bit
 (37 14)  (37 462)  (37 462)  LC_7 Logic Functioning bit
 (42 14)  (42 462)  (42 462)  LC_7 Logic Functioning bit
 (43 14)  (43 462)  (43 462)  LC_7 Logic Functioning bit
 (50 14)  (50 462)  (50 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 463)  (36 463)  LC_7 Logic Functioning bit
 (37 15)  (37 463)  (37 463)  LC_7 Logic Functioning bit
 (42 15)  (42 463)  (42 463)  LC_7 Logic Functioning bit
 (43 15)  (43 463)  (43 463)  LC_7 Logic Functioning bit


IpCon_Tile_25_28

 (36 0)  (1366 448)  (1366 448)  LC_0 Logic Functioning bit
 (37 0)  (1367 448)  (1367 448)  LC_0 Logic Functioning bit
 (42 0)  (1372 448)  (1372 448)  LC_0 Logic Functioning bit
 (43 0)  (1373 448)  (1373 448)  LC_0 Logic Functioning bit
 (50 0)  (1380 448)  (1380 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 449)  (1366 449)  LC_0 Logic Functioning bit
 (37 1)  (1367 449)  (1367 449)  LC_0 Logic Functioning bit
 (42 1)  (1372 449)  (1372 449)  LC_0 Logic Functioning bit
 (43 1)  (1373 449)  (1373 449)  LC_0 Logic Functioning bit
 (36 2)  (1366 450)  (1366 450)  LC_1 Logic Functioning bit
 (37 2)  (1367 450)  (1367 450)  LC_1 Logic Functioning bit
 (42 2)  (1372 450)  (1372 450)  LC_1 Logic Functioning bit
 (43 2)  (1373 450)  (1373 450)  LC_1 Logic Functioning bit
 (50 2)  (1380 450)  (1380 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 451)  (1366 451)  LC_1 Logic Functioning bit
 (37 3)  (1367 451)  (1367 451)  LC_1 Logic Functioning bit
 (42 3)  (1372 451)  (1372 451)  LC_1 Logic Functioning bit
 (43 3)  (1373 451)  (1373 451)  LC_1 Logic Functioning bit
 (36 4)  (1366 452)  (1366 452)  LC_2 Logic Functioning bit
 (37 4)  (1367 452)  (1367 452)  LC_2 Logic Functioning bit
 (42 4)  (1372 452)  (1372 452)  LC_2 Logic Functioning bit
 (43 4)  (1373 452)  (1373 452)  LC_2 Logic Functioning bit
 (50 4)  (1380 452)  (1380 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 453)  (1366 453)  LC_2 Logic Functioning bit
 (37 5)  (1367 453)  (1367 453)  LC_2 Logic Functioning bit
 (42 5)  (1372 453)  (1372 453)  LC_2 Logic Functioning bit
 (43 5)  (1373 453)  (1373 453)  LC_2 Logic Functioning bit
 (36 6)  (1366 454)  (1366 454)  LC_3 Logic Functioning bit
 (37 6)  (1367 454)  (1367 454)  LC_3 Logic Functioning bit
 (42 6)  (1372 454)  (1372 454)  LC_3 Logic Functioning bit
 (43 6)  (1373 454)  (1373 454)  LC_3 Logic Functioning bit
 (50 6)  (1380 454)  (1380 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 455)  (1366 455)  LC_3 Logic Functioning bit
 (37 7)  (1367 455)  (1367 455)  LC_3 Logic Functioning bit
 (42 7)  (1372 455)  (1372 455)  LC_3 Logic Functioning bit
 (43 7)  (1373 455)  (1373 455)  LC_3 Logic Functioning bit
 (36 8)  (1366 456)  (1366 456)  LC_4 Logic Functioning bit
 (37 8)  (1367 456)  (1367 456)  LC_4 Logic Functioning bit
 (42 8)  (1372 456)  (1372 456)  LC_4 Logic Functioning bit
 (43 8)  (1373 456)  (1373 456)  LC_4 Logic Functioning bit
 (50 8)  (1380 456)  (1380 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 457)  (1366 457)  LC_4 Logic Functioning bit
 (37 9)  (1367 457)  (1367 457)  LC_4 Logic Functioning bit
 (42 9)  (1372 457)  (1372 457)  LC_4 Logic Functioning bit
 (43 9)  (1373 457)  (1373 457)  LC_4 Logic Functioning bit
 (36 10)  (1366 458)  (1366 458)  LC_5 Logic Functioning bit
 (37 10)  (1367 458)  (1367 458)  LC_5 Logic Functioning bit
 (42 10)  (1372 458)  (1372 458)  LC_5 Logic Functioning bit
 (43 10)  (1373 458)  (1373 458)  LC_5 Logic Functioning bit
 (50 10)  (1380 458)  (1380 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 459)  (1366 459)  LC_5 Logic Functioning bit
 (37 11)  (1367 459)  (1367 459)  LC_5 Logic Functioning bit
 (42 11)  (1372 459)  (1372 459)  LC_5 Logic Functioning bit
 (43 11)  (1373 459)  (1373 459)  LC_5 Logic Functioning bit
 (36 12)  (1366 460)  (1366 460)  LC_6 Logic Functioning bit
 (37 12)  (1367 460)  (1367 460)  LC_6 Logic Functioning bit
 (42 12)  (1372 460)  (1372 460)  LC_6 Logic Functioning bit
 (43 12)  (1373 460)  (1373 460)  LC_6 Logic Functioning bit
 (50 12)  (1380 460)  (1380 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 461)  (1366 461)  LC_6 Logic Functioning bit
 (37 13)  (1367 461)  (1367 461)  LC_6 Logic Functioning bit
 (42 13)  (1372 461)  (1372 461)  LC_6 Logic Functioning bit
 (43 13)  (1373 461)  (1373 461)  LC_6 Logic Functioning bit
 (36 14)  (1366 462)  (1366 462)  LC_7 Logic Functioning bit
 (37 14)  (1367 462)  (1367 462)  LC_7 Logic Functioning bit
 (42 14)  (1372 462)  (1372 462)  LC_7 Logic Functioning bit
 (43 14)  (1373 462)  (1373 462)  LC_7 Logic Functioning bit
 (50 14)  (1380 462)  (1380 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 463)  (1366 463)  LC_7 Logic Functioning bit
 (37 15)  (1367 463)  (1367 463)  LC_7 Logic Functioning bit
 (42 15)  (1372 463)  (1372 463)  LC_7 Logic Functioning bit
 (43 15)  (1373 463)  (1373 463)  LC_7 Logic Functioning bit


IpCon_Tile_0_27

 (36 0)  (36 432)  (36 432)  LC_0 Logic Functioning bit
 (37 0)  (37 432)  (37 432)  LC_0 Logic Functioning bit
 (42 0)  (42 432)  (42 432)  LC_0 Logic Functioning bit
 (43 0)  (43 432)  (43 432)  LC_0 Logic Functioning bit
 (50 0)  (50 432)  (50 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 433)  (36 433)  LC_0 Logic Functioning bit
 (37 1)  (37 433)  (37 433)  LC_0 Logic Functioning bit
 (42 1)  (42 433)  (42 433)  LC_0 Logic Functioning bit
 (43 1)  (43 433)  (43 433)  LC_0 Logic Functioning bit
 (36 2)  (36 434)  (36 434)  LC_1 Logic Functioning bit
 (37 2)  (37 434)  (37 434)  LC_1 Logic Functioning bit
 (42 2)  (42 434)  (42 434)  LC_1 Logic Functioning bit
 (43 2)  (43 434)  (43 434)  LC_1 Logic Functioning bit
 (50 2)  (50 434)  (50 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 435)  (36 435)  LC_1 Logic Functioning bit
 (37 3)  (37 435)  (37 435)  LC_1 Logic Functioning bit
 (42 3)  (42 435)  (42 435)  LC_1 Logic Functioning bit
 (43 3)  (43 435)  (43 435)  LC_1 Logic Functioning bit
 (36 4)  (36 436)  (36 436)  LC_2 Logic Functioning bit
 (37 4)  (37 436)  (37 436)  LC_2 Logic Functioning bit
 (42 4)  (42 436)  (42 436)  LC_2 Logic Functioning bit
 (43 4)  (43 436)  (43 436)  LC_2 Logic Functioning bit
 (50 4)  (50 436)  (50 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 437)  (36 437)  LC_2 Logic Functioning bit
 (37 5)  (37 437)  (37 437)  LC_2 Logic Functioning bit
 (42 5)  (42 437)  (42 437)  LC_2 Logic Functioning bit
 (43 5)  (43 437)  (43 437)  LC_2 Logic Functioning bit
 (36 6)  (36 438)  (36 438)  LC_3 Logic Functioning bit
 (37 6)  (37 438)  (37 438)  LC_3 Logic Functioning bit
 (42 6)  (42 438)  (42 438)  LC_3 Logic Functioning bit
 (43 6)  (43 438)  (43 438)  LC_3 Logic Functioning bit
 (50 6)  (50 438)  (50 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 439)  (36 439)  LC_3 Logic Functioning bit
 (37 7)  (37 439)  (37 439)  LC_3 Logic Functioning bit
 (42 7)  (42 439)  (42 439)  LC_3 Logic Functioning bit
 (43 7)  (43 439)  (43 439)  LC_3 Logic Functioning bit
 (36 8)  (36 440)  (36 440)  LC_4 Logic Functioning bit
 (37 8)  (37 440)  (37 440)  LC_4 Logic Functioning bit
 (42 8)  (42 440)  (42 440)  LC_4 Logic Functioning bit
 (43 8)  (43 440)  (43 440)  LC_4 Logic Functioning bit
 (50 8)  (50 440)  (50 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 441)  (36 441)  LC_4 Logic Functioning bit
 (37 9)  (37 441)  (37 441)  LC_4 Logic Functioning bit
 (42 9)  (42 441)  (42 441)  LC_4 Logic Functioning bit
 (43 9)  (43 441)  (43 441)  LC_4 Logic Functioning bit
 (36 10)  (36 442)  (36 442)  LC_5 Logic Functioning bit
 (37 10)  (37 442)  (37 442)  LC_5 Logic Functioning bit
 (42 10)  (42 442)  (42 442)  LC_5 Logic Functioning bit
 (43 10)  (43 442)  (43 442)  LC_5 Logic Functioning bit
 (50 10)  (50 442)  (50 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 443)  (36 443)  LC_5 Logic Functioning bit
 (37 11)  (37 443)  (37 443)  LC_5 Logic Functioning bit
 (42 11)  (42 443)  (42 443)  LC_5 Logic Functioning bit
 (43 11)  (43 443)  (43 443)  LC_5 Logic Functioning bit
 (36 12)  (36 444)  (36 444)  LC_6 Logic Functioning bit
 (37 12)  (37 444)  (37 444)  LC_6 Logic Functioning bit
 (42 12)  (42 444)  (42 444)  LC_6 Logic Functioning bit
 (43 12)  (43 444)  (43 444)  LC_6 Logic Functioning bit
 (50 12)  (50 444)  (50 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 445)  (36 445)  LC_6 Logic Functioning bit
 (37 13)  (37 445)  (37 445)  LC_6 Logic Functioning bit
 (42 13)  (42 445)  (42 445)  LC_6 Logic Functioning bit
 (43 13)  (43 445)  (43 445)  LC_6 Logic Functioning bit
 (36 14)  (36 446)  (36 446)  LC_7 Logic Functioning bit
 (37 14)  (37 446)  (37 446)  LC_7 Logic Functioning bit
 (42 14)  (42 446)  (42 446)  LC_7 Logic Functioning bit
 (43 14)  (43 446)  (43 446)  LC_7 Logic Functioning bit
 (50 14)  (50 446)  (50 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 447)  (36 447)  LC_7 Logic Functioning bit
 (37 15)  (37 447)  (37 447)  LC_7 Logic Functioning bit
 (42 15)  (42 447)  (42 447)  LC_7 Logic Functioning bit
 (43 15)  (43 447)  (43 447)  LC_7 Logic Functioning bit


LogicTile_1_27



LogicTile_2_27



LogicTile_3_27



LogicTile_4_27



LogicTile_5_27



RAM_Tile_6_27



LogicTile_7_27

 (7 11)  (373 443)  (373 443)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_8_27



LogicTile_9_27



LogicTile_10_27

 (3 4)  (531 436)  (531 436)  routing T_10_27.sp12_v_b_0 <X> T_10_27.sp12_h_r_0
 (3 5)  (531 437)  (531 437)  routing T_10_27.sp12_v_b_0 <X> T_10_27.sp12_h_r_0


LogicTile_11_27



LogicTile_12_27



LogicTile_13_27



LogicTile_14_27



LogicTile_15_27



LogicTile_16_27



LogicTile_17_27



LogicTile_18_27

 (7 15)  (971 447)  (971 447)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_19_27



LogicTile_20_27



LogicTile_21_27



LogicTile_22_27

 (3 5)  (1171 437)  (1171 437)  routing T_22_27.sp12_h_l_23 <X> T_22_27.sp12_h_r_0
 (19 13)  (1187 445)  (1187 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_27



LogicTile_24_27



IpCon_Tile_25_27

 (36 0)  (1366 432)  (1366 432)  LC_0 Logic Functioning bit
 (37 0)  (1367 432)  (1367 432)  LC_0 Logic Functioning bit
 (42 0)  (1372 432)  (1372 432)  LC_0 Logic Functioning bit
 (43 0)  (1373 432)  (1373 432)  LC_0 Logic Functioning bit
 (50 0)  (1380 432)  (1380 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (8 1)  (1338 433)  (1338 433)  routing T_25_27.sp4_h_l_36 <X> T_25_27.sp4_v_b_1
 (9 1)  (1339 433)  (1339 433)  routing T_25_27.sp4_h_l_36 <X> T_25_27.sp4_v_b_1
 (36 1)  (1366 433)  (1366 433)  LC_0 Logic Functioning bit
 (37 1)  (1367 433)  (1367 433)  LC_0 Logic Functioning bit
 (42 1)  (1372 433)  (1372 433)  LC_0 Logic Functioning bit
 (43 1)  (1373 433)  (1373 433)  LC_0 Logic Functioning bit
 (36 2)  (1366 434)  (1366 434)  LC_1 Logic Functioning bit
 (37 2)  (1367 434)  (1367 434)  LC_1 Logic Functioning bit
 (42 2)  (1372 434)  (1372 434)  LC_1 Logic Functioning bit
 (43 2)  (1373 434)  (1373 434)  LC_1 Logic Functioning bit
 (50 2)  (1380 434)  (1380 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 435)  (1366 435)  LC_1 Logic Functioning bit
 (37 3)  (1367 435)  (1367 435)  LC_1 Logic Functioning bit
 (42 3)  (1372 435)  (1372 435)  LC_1 Logic Functioning bit
 (43 3)  (1373 435)  (1373 435)  LC_1 Logic Functioning bit
 (36 4)  (1366 436)  (1366 436)  LC_2 Logic Functioning bit
 (37 4)  (1367 436)  (1367 436)  LC_2 Logic Functioning bit
 (42 4)  (1372 436)  (1372 436)  LC_2 Logic Functioning bit
 (43 4)  (1373 436)  (1373 436)  LC_2 Logic Functioning bit
 (50 4)  (1380 436)  (1380 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 437)  (1366 437)  LC_2 Logic Functioning bit
 (37 5)  (1367 437)  (1367 437)  LC_2 Logic Functioning bit
 (42 5)  (1372 437)  (1372 437)  LC_2 Logic Functioning bit
 (43 5)  (1373 437)  (1373 437)  LC_2 Logic Functioning bit
 (36 6)  (1366 438)  (1366 438)  LC_3 Logic Functioning bit
 (37 6)  (1367 438)  (1367 438)  LC_3 Logic Functioning bit
 (42 6)  (1372 438)  (1372 438)  LC_3 Logic Functioning bit
 (43 6)  (1373 438)  (1373 438)  LC_3 Logic Functioning bit
 (50 6)  (1380 438)  (1380 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 439)  (1366 439)  LC_3 Logic Functioning bit
 (37 7)  (1367 439)  (1367 439)  LC_3 Logic Functioning bit
 (42 7)  (1372 439)  (1372 439)  LC_3 Logic Functioning bit
 (43 7)  (1373 439)  (1373 439)  LC_3 Logic Functioning bit
 (36 8)  (1366 440)  (1366 440)  LC_4 Logic Functioning bit
 (37 8)  (1367 440)  (1367 440)  LC_4 Logic Functioning bit
 (42 8)  (1372 440)  (1372 440)  LC_4 Logic Functioning bit
 (43 8)  (1373 440)  (1373 440)  LC_4 Logic Functioning bit
 (50 8)  (1380 440)  (1380 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 441)  (1366 441)  LC_4 Logic Functioning bit
 (37 9)  (1367 441)  (1367 441)  LC_4 Logic Functioning bit
 (42 9)  (1372 441)  (1372 441)  LC_4 Logic Functioning bit
 (43 9)  (1373 441)  (1373 441)  LC_4 Logic Functioning bit
 (36 10)  (1366 442)  (1366 442)  LC_5 Logic Functioning bit
 (37 10)  (1367 442)  (1367 442)  LC_5 Logic Functioning bit
 (42 10)  (1372 442)  (1372 442)  LC_5 Logic Functioning bit
 (43 10)  (1373 442)  (1373 442)  LC_5 Logic Functioning bit
 (50 10)  (1380 442)  (1380 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 443)  (1366 443)  LC_5 Logic Functioning bit
 (37 11)  (1367 443)  (1367 443)  LC_5 Logic Functioning bit
 (42 11)  (1372 443)  (1372 443)  LC_5 Logic Functioning bit
 (43 11)  (1373 443)  (1373 443)  LC_5 Logic Functioning bit
 (36 12)  (1366 444)  (1366 444)  LC_6 Logic Functioning bit
 (37 12)  (1367 444)  (1367 444)  LC_6 Logic Functioning bit
 (42 12)  (1372 444)  (1372 444)  LC_6 Logic Functioning bit
 (43 12)  (1373 444)  (1373 444)  LC_6 Logic Functioning bit
 (50 12)  (1380 444)  (1380 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 445)  (1366 445)  LC_6 Logic Functioning bit
 (37 13)  (1367 445)  (1367 445)  LC_6 Logic Functioning bit
 (42 13)  (1372 445)  (1372 445)  LC_6 Logic Functioning bit
 (43 13)  (1373 445)  (1373 445)  LC_6 Logic Functioning bit
 (36 14)  (1366 446)  (1366 446)  LC_7 Logic Functioning bit
 (37 14)  (1367 446)  (1367 446)  LC_7 Logic Functioning bit
 (42 14)  (1372 446)  (1372 446)  LC_7 Logic Functioning bit
 (43 14)  (1373 446)  (1373 446)  LC_7 Logic Functioning bit
 (50 14)  (1380 446)  (1380 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 447)  (1366 447)  LC_7 Logic Functioning bit
 (37 15)  (1367 447)  (1367 447)  LC_7 Logic Functioning bit
 (42 15)  (1372 447)  (1372 447)  LC_7 Logic Functioning bit
 (43 15)  (1373 447)  (1373 447)  LC_7 Logic Functioning bit


DSP_Tile_0_26

 (36 0)  (36 416)  (36 416)  LC_0 Logic Functioning bit
 (37 0)  (37 416)  (37 416)  LC_0 Logic Functioning bit
 (42 0)  (42 416)  (42 416)  LC_0 Logic Functioning bit
 (43 0)  (43 416)  (43 416)  LC_0 Logic Functioning bit
 (48 0)  (48 416)  (48 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_mult/mult/O_24 sp4_v_b_0
 (50 0)  (50 416)  (50 416)  Cascade buffer Enable bit: MULT3_LC00_inmux02_5

 (7 1)  (7 417)  (7 417)  MAC16 functional bit: MULT3_bram_cbit_0

 (36 1)  (36 417)  (36 417)  LC_0 Logic Functioning bit
 (37 1)  (37 417)  (37 417)  LC_0 Logic Functioning bit
 (42 1)  (42 417)  (42 417)  LC_0 Logic Functioning bit
 (43 1)  (43 417)  (43 417)  LC_0 Logic Functioning bit
 (36 2)  (36 418)  (36 418)  LC_1 Logic Functioning bit
 (37 2)  (37 418)  (37 418)  LC_1 Logic Functioning bit
 (42 2)  (42 418)  (42 418)  LC_1 Logic Functioning bit
 (43 2)  (43 418)  (43 418)  LC_1 Logic Functioning bit
 (50 2)  (50 418)  (50 418)  Cascade buffer Enable bit: MULT3_LC01_inmux02_5

 (36 3)  (36 419)  (36 419)  LC_1 Logic Functioning bit
 (37 3)  (37 419)  (37 419)  LC_1 Logic Functioning bit
 (42 3)  (42 419)  (42 419)  LC_1 Logic Functioning bit
 (43 3)  (43 419)  (43 419)  LC_1 Logic Functioning bit
 (36 4)  (36 420)  (36 420)  LC_2 Logic Functioning bit
 (37 4)  (37 420)  (37 420)  LC_2 Logic Functioning bit
 (42 4)  (42 420)  (42 420)  LC_2 Logic Functioning bit
 (43 4)  (43 420)  (43 420)  LC_2 Logic Functioning bit
 (50 4)  (50 420)  (50 420)  Cascade buffer Enable bit: MULT3_LC02_inmux02_5

 (36 5)  (36 421)  (36 421)  LC_2 Logic Functioning bit
 (37 5)  (37 421)  (37 421)  LC_2 Logic Functioning bit
 (42 5)  (42 421)  (42 421)  LC_2 Logic Functioning bit
 (43 5)  (43 421)  (43 421)  LC_2 Logic Functioning bit
 (36 6)  (36 422)  (36 422)  LC_3 Logic Functioning bit
 (37 6)  (37 422)  (37 422)  LC_3 Logic Functioning bit
 (42 6)  (42 422)  (42 422)  LC_3 Logic Functioning bit
 (43 6)  (43 422)  (43 422)  LC_3 Logic Functioning bit
 (50 6)  (50 422)  (50 422)  Cascade buffer Enable bit: MULT3_LC03_inmux02_5

 (36 7)  (36 423)  (36 423)  LC_3 Logic Functioning bit
 (37 7)  (37 423)  (37 423)  LC_3 Logic Functioning bit
 (42 7)  (42 423)  (42 423)  LC_3 Logic Functioning bit
 (43 7)  (43 423)  (43 423)  LC_3 Logic Functioning bit
 (36 8)  (36 424)  (36 424)  LC_4 Logic Functioning bit
 (37 8)  (37 424)  (37 424)  LC_4 Logic Functioning bit
 (42 8)  (42 424)  (42 424)  LC_4 Logic Functioning bit
 (43 8)  (43 424)  (43 424)  LC_4 Logic Functioning bit
 (50 8)  (50 424)  (50 424)  Cascade buffer Enable bit: MULT3_LC04_inmux02_5

 (36 9)  (36 425)  (36 425)  LC_4 Logic Functioning bit
 (37 9)  (37 425)  (37 425)  LC_4 Logic Functioning bit
 (42 9)  (42 425)  (42 425)  LC_4 Logic Functioning bit
 (43 9)  (43 425)  (43 425)  LC_4 Logic Functioning bit
 (36 10)  (36 426)  (36 426)  LC_5 Logic Functioning bit
 (37 10)  (37 426)  (37 426)  LC_5 Logic Functioning bit
 (42 10)  (42 426)  (42 426)  LC_5 Logic Functioning bit
 (43 10)  (43 426)  (43 426)  LC_5 Logic Functioning bit
 (50 10)  (50 426)  (50 426)  Cascade buffer Enable bit: MULT3_LC05_inmux02_5

 (36 11)  (36 427)  (36 427)  LC_5 Logic Functioning bit
 (37 11)  (37 427)  (37 427)  LC_5 Logic Functioning bit
 (42 11)  (42 427)  (42 427)  LC_5 Logic Functioning bit
 (43 11)  (43 427)  (43 427)  LC_5 Logic Functioning bit
 (36 12)  (36 428)  (36 428)  LC_6 Logic Functioning bit
 (37 12)  (37 428)  (37 428)  LC_6 Logic Functioning bit
 (42 12)  (42 428)  (42 428)  LC_6 Logic Functioning bit
 (43 12)  (43 428)  (43 428)  LC_6 Logic Functioning bit
 (50 12)  (50 428)  (50 428)  Cascade buffer Enable bit: MULT3_LC06_inmux02_5

 (36 13)  (36 429)  (36 429)  LC_6 Logic Functioning bit
 (37 13)  (37 429)  (37 429)  LC_6 Logic Functioning bit
 (42 13)  (42 429)  (42 429)  LC_6 Logic Functioning bit
 (43 13)  (43 429)  (43 429)  LC_6 Logic Functioning bit
 (36 14)  (36 430)  (36 430)  LC_7 Logic Functioning bit
 (37 14)  (37 430)  (37 430)  LC_7 Logic Functioning bit
 (42 14)  (42 430)  (42 430)  LC_7 Logic Functioning bit
 (43 14)  (43 430)  (43 430)  LC_7 Logic Functioning bit
 (50 14)  (50 430)  (50 430)  Cascade buffer Enable bit: MULT3_LC07_inmux02_5

 (36 15)  (36 431)  (36 431)  LC_7 Logic Functioning bit
 (37 15)  (37 431)  (37 431)  LC_7 Logic Functioning bit
 (42 15)  (42 431)  (42 431)  LC_7 Logic Functioning bit
 (43 15)  (43 431)  (43 431)  LC_7 Logic Functioning bit


LogicTile_1_26

 (7 10)  (61 426)  (61 426)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (61 427)  (61 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (61 430)  (61 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_2_26

 (7 11)  (115 427)  (115 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (115 430)  (115 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (115 431)  (115 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_3_26

 (7 11)  (169 427)  (169 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (169 430)  (169 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_4_26

 (7 11)  (223 427)  (223 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (223 430)  (223 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_5_26

 (7 12)  (277 428)  (277 428)  Column buffer control bit: LH_colbuf_cntl_5

 (7 14)  (277 430)  (277 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (277 431)  (277 431)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_6_26



LogicTile_7_26

 (7 14)  (373 430)  (373 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (373 431)  (373 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_8_26

 (7 11)  (427 427)  (427 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (427 430)  (427 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (427 431)  (427 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_9_26

 (7 14)  (481 430)  (481 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (481 431)  (481 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_26

 (7 11)  (535 427)  (535 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (535 430)  (535 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (535 431)  (535 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_26

 (7 11)  (589 427)  (589 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (589 430)  (589 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (589 431)  (589 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_26

 (7 14)  (643 430)  (643 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (643 431)  (643 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_26

 (7 14)  (701 430)  (701 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (701 431)  (701 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_26

 (7 14)  (755 430)  (755 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (755 431)  (755 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_26

 (7 14)  (809 430)  (809 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (809 431)  (809 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_26

 (7 11)  (863 427)  (863 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (863 430)  (863 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (863 431)  (863 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_26

 (7 14)  (917 430)  (917 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (917 431)  (917 431)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_26

 (19 8)  (983 424)  (983 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (7 13)  (971 429)  (971 429)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (971 430)  (971 430)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (971 431)  (971 431)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_19_26



LogicTile_20_26

 (7 11)  (1067 427)  (1067 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (1067 430)  (1067 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_21_26

 (7 11)  (1121 427)  (1121 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (1121 430)  (1121 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_22_26

 (7 11)  (1175 427)  (1175 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (1175 430)  (1175 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_23_26

 (7 11)  (1229 427)  (1229 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (1229 430)  (1229 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_24_26

 (7 11)  (1283 427)  (1283 427)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (1283 430)  (1283 430)  Column buffer control bit: LH_colbuf_cntl_7



DSP_Tile_25_26

 (36 0)  (1366 416)  (1366 416)  LC_0 Logic Functioning bit
 (37 0)  (1367 416)  (1367 416)  LC_0 Logic Functioning bit
 (42 0)  (1372 416)  (1372 416)  LC_0 Logic Functioning bit
 (43 0)  (1373 416)  (1373 416)  LC_0 Logic Functioning bit
 (48 0)  (1378 416)  (1378 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_mult/mult/O_24 sp4_v_b_0
 (50 0)  (1380 416)  (1380 416)  Cascade buffer Enable bit: MULT3_LC00_inmux02_5

 (7 1)  (1337 417)  (1337 417)  MAC16 functional bit: MULT3_bram_cbit_0

 (36 1)  (1366 417)  (1366 417)  LC_0 Logic Functioning bit
 (37 1)  (1367 417)  (1367 417)  LC_0 Logic Functioning bit
 (42 1)  (1372 417)  (1372 417)  LC_0 Logic Functioning bit
 (43 1)  (1373 417)  (1373 417)  LC_0 Logic Functioning bit
 (36 2)  (1366 418)  (1366 418)  LC_1 Logic Functioning bit
 (37 2)  (1367 418)  (1367 418)  LC_1 Logic Functioning bit
 (42 2)  (1372 418)  (1372 418)  LC_1 Logic Functioning bit
 (43 2)  (1373 418)  (1373 418)  LC_1 Logic Functioning bit
 (50 2)  (1380 418)  (1380 418)  Cascade buffer Enable bit: MULT3_LC01_inmux02_5

 (36 3)  (1366 419)  (1366 419)  LC_1 Logic Functioning bit
 (37 3)  (1367 419)  (1367 419)  LC_1 Logic Functioning bit
 (42 3)  (1372 419)  (1372 419)  LC_1 Logic Functioning bit
 (43 3)  (1373 419)  (1373 419)  LC_1 Logic Functioning bit
 (36 4)  (1366 420)  (1366 420)  LC_2 Logic Functioning bit
 (37 4)  (1367 420)  (1367 420)  LC_2 Logic Functioning bit
 (42 4)  (1372 420)  (1372 420)  LC_2 Logic Functioning bit
 (43 4)  (1373 420)  (1373 420)  LC_2 Logic Functioning bit
 (50 4)  (1380 420)  (1380 420)  Cascade buffer Enable bit: MULT3_LC02_inmux02_5

 (36 5)  (1366 421)  (1366 421)  LC_2 Logic Functioning bit
 (37 5)  (1367 421)  (1367 421)  LC_2 Logic Functioning bit
 (42 5)  (1372 421)  (1372 421)  LC_2 Logic Functioning bit
 (43 5)  (1373 421)  (1373 421)  LC_2 Logic Functioning bit
 (36 6)  (1366 422)  (1366 422)  LC_3 Logic Functioning bit
 (37 6)  (1367 422)  (1367 422)  LC_3 Logic Functioning bit
 (42 6)  (1372 422)  (1372 422)  LC_3 Logic Functioning bit
 (43 6)  (1373 422)  (1373 422)  LC_3 Logic Functioning bit
 (50 6)  (1380 422)  (1380 422)  Cascade buffer Enable bit: MULT3_LC03_inmux02_5

 (36 7)  (1366 423)  (1366 423)  LC_3 Logic Functioning bit
 (37 7)  (1367 423)  (1367 423)  LC_3 Logic Functioning bit
 (42 7)  (1372 423)  (1372 423)  LC_3 Logic Functioning bit
 (43 7)  (1373 423)  (1373 423)  LC_3 Logic Functioning bit
 (36 8)  (1366 424)  (1366 424)  LC_4 Logic Functioning bit
 (37 8)  (1367 424)  (1367 424)  LC_4 Logic Functioning bit
 (42 8)  (1372 424)  (1372 424)  LC_4 Logic Functioning bit
 (43 8)  (1373 424)  (1373 424)  LC_4 Logic Functioning bit
 (50 8)  (1380 424)  (1380 424)  Cascade buffer Enable bit: MULT3_LC04_inmux02_5

 (36 9)  (1366 425)  (1366 425)  LC_4 Logic Functioning bit
 (37 9)  (1367 425)  (1367 425)  LC_4 Logic Functioning bit
 (42 9)  (1372 425)  (1372 425)  LC_4 Logic Functioning bit
 (43 9)  (1373 425)  (1373 425)  LC_4 Logic Functioning bit
 (36 10)  (1366 426)  (1366 426)  LC_5 Logic Functioning bit
 (37 10)  (1367 426)  (1367 426)  LC_5 Logic Functioning bit
 (42 10)  (1372 426)  (1372 426)  LC_5 Logic Functioning bit
 (43 10)  (1373 426)  (1373 426)  LC_5 Logic Functioning bit
 (50 10)  (1380 426)  (1380 426)  Cascade buffer Enable bit: MULT3_LC05_inmux02_5

 (36 11)  (1366 427)  (1366 427)  LC_5 Logic Functioning bit
 (37 11)  (1367 427)  (1367 427)  LC_5 Logic Functioning bit
 (42 11)  (1372 427)  (1372 427)  LC_5 Logic Functioning bit
 (43 11)  (1373 427)  (1373 427)  LC_5 Logic Functioning bit
 (36 12)  (1366 428)  (1366 428)  LC_6 Logic Functioning bit
 (37 12)  (1367 428)  (1367 428)  LC_6 Logic Functioning bit
 (42 12)  (1372 428)  (1372 428)  LC_6 Logic Functioning bit
 (43 12)  (1373 428)  (1373 428)  LC_6 Logic Functioning bit
 (50 12)  (1380 428)  (1380 428)  Cascade buffer Enable bit: MULT3_LC06_inmux02_5

 (36 13)  (1366 429)  (1366 429)  LC_6 Logic Functioning bit
 (37 13)  (1367 429)  (1367 429)  LC_6 Logic Functioning bit
 (42 13)  (1372 429)  (1372 429)  LC_6 Logic Functioning bit
 (43 13)  (1373 429)  (1373 429)  LC_6 Logic Functioning bit
 (36 14)  (1366 430)  (1366 430)  LC_7 Logic Functioning bit
 (37 14)  (1367 430)  (1367 430)  LC_7 Logic Functioning bit
 (42 14)  (1372 430)  (1372 430)  LC_7 Logic Functioning bit
 (43 14)  (1373 430)  (1373 430)  LC_7 Logic Functioning bit
 (50 14)  (1380 430)  (1380 430)  Cascade buffer Enable bit: MULT3_LC07_inmux02_5

 (36 15)  (1366 431)  (1366 431)  LC_7 Logic Functioning bit
 (37 15)  (1367 431)  (1367 431)  LC_7 Logic Functioning bit
 (42 15)  (1372 431)  (1372 431)  LC_7 Logic Functioning bit
 (43 15)  (1373 431)  (1373 431)  LC_7 Logic Functioning bit


DSP_Tile_0_25

 (22 0)  (22 400)  (22 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_19 lc_trk_g0_3
 (23 0)  (23 400)  (23 400)  routing T_0_25.sp12_h_r_19 <X> T_0_25.lc_trk_g0_3
 (29 0)  (29 400)  (29 400)  Enable bit of Mux _mult/lcb1_0 => lc_trk_g0_5 wire_mult/lc_0/in_1
 (30 0)  (30 400)  (30 400)  routing T_0_25.lc_trk_g0_5 <X> T_0_25.wire_mult/lc_0/in_1
 (31 0)  (31 400)  (31 400)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_mult/lc_0/in_3
 (32 0)  (32 400)  (32 400)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g1_6 wire_mult/lc_0/in_3
 (34 0)  (34 400)  (34 400)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_mult/lc_0/in_3
 (36 0)  (36 400)  (36 400)  LC_0 Logic Functioning bit
 (37 0)  (37 400)  (37 400)  LC_0 Logic Functioning bit
 (42 0)  (42 400)  (42 400)  LC_0 Logic Functioning bit
 (43 0)  (43 400)  (43 400)  LC_0 Logic Functioning bit
 (50 0)  (50 400)  (50 400)  Cascade buffer Enable bit: MULT2_LC00_inmux02_5

 (7 1)  (7 401)  (7 401)  MAC16 functional bit: MULT2_bram_cbit_0

 (21 1)  (21 401)  (21 401)  routing T_0_25.sp12_h_r_19 <X> T_0_25.lc_trk_g0_3
 (22 1)  (22 401)  (22 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_18 lc_trk_g0_2
 (23 1)  (23 401)  (23 401)  routing T_0_25.sp12_h_r_18 <X> T_0_25.lc_trk_g0_2
 (25 1)  (25 401)  (25 401)  routing T_0_25.sp12_h_r_18 <X> T_0_25.lc_trk_g0_2
 (27 1)  (27 401)  (27 401)  routing T_0_25.lc_trk_g1_1 <X> T_0_25.wire_mult/lc_0/in_0
 (29 1)  (29 401)  (29 401)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g1_1 wire_mult/lc_0/in_0
 (31 1)  (31 401)  (31 401)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_mult/lc_0/in_3
 (36 1)  (36 401)  (36 401)  LC_0 Logic Functioning bit
 (37 1)  (37 401)  (37 401)  LC_0 Logic Functioning bit
 (42 1)  (42 401)  (42 401)  LC_0 Logic Functioning bit
 (43 1)  (43 401)  (43 401)  LC_0 Logic Functioning bit
 (52 1)  (52 401)  (52 401)  Enable bit of Mux _out_links/OutMux9_0 => wire_mult/mult/O_16 sp4_r_v_b_1
 (14 2)  (14 402)  (14 402)  routing T_0_25.sp4_v_t_1 <X> T_0_25.lc_trk_g0_4
 (15 2)  (15 402)  (15 402)  routing T_0_25.sp4_v_t_8 <X> T_0_25.lc_trk_g0_5
 (16 2)  (16 402)  (16 402)  routing T_0_25.sp4_v_t_8 <X> T_0_25.lc_trk_g0_5
 (17 2)  (17 402)  (17 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (21 2)  (21 402)  (21 402)  routing T_0_25.sp4_h_r_23 <X> T_0_25.lc_trk_g0_7
 (22 2)  (22 402)  (22 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_23 lc_trk_g0_7
 (23 2)  (23 402)  (23 402)  routing T_0_25.sp4_h_r_23 <X> T_0_25.lc_trk_g0_7
 (24 2)  (24 402)  (24 402)  routing T_0_25.sp4_h_r_23 <X> T_0_25.lc_trk_g0_7
 (25 2)  (25 402)  (25 402)  routing T_0_25.sp4_h_r_22 <X> T_0_25.lc_trk_g0_6
 (27 2)  (27 402)  (27 402)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_mult/lc_1/in_1
 (29 2)  (29 402)  (29 402)  Enable bit of Mux _mult/lcb1_1 => lc_trk_g1_5 wire_mult/lc_1/in_1
 (30 2)  (30 402)  (30 402)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_mult/lc_1/in_1
 (32 2)  (32 402)  (32 402)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g1_3 wire_mult/lc_1/in_3
 (34 2)  (34 402)  (34 402)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_mult/lc_1/in_3
 (36 2)  (36 402)  (36 402)  LC_1 Logic Functioning bit
 (37 2)  (37 402)  (37 402)  LC_1 Logic Functioning bit
 (42 2)  (42 402)  (42 402)  LC_1 Logic Functioning bit
 (43 2)  (43 402)  (43 402)  LC_1 Logic Functioning bit
 (50 2)  (50 402)  (50 402)  Cascade buffer Enable bit: MULT2_LC01_inmux02_5

 (14 3)  (14 403)  (14 403)  routing T_0_25.sp4_v_t_1 <X> T_0_25.lc_trk_g0_4
 (16 3)  (16 403)  (16 403)  routing T_0_25.sp4_v_t_1 <X> T_0_25.lc_trk_g0_4
 (17 3)  (17 403)  (17 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (21 403)  (21 403)  routing T_0_25.sp4_h_r_23 <X> T_0_25.lc_trk_g0_7
 (22 3)  (22 403)  (22 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (23 403)  (23 403)  routing T_0_25.sp4_h_r_22 <X> T_0_25.lc_trk_g0_6
 (24 3)  (24 403)  (24 403)  routing T_0_25.sp4_h_r_22 <X> T_0_25.lc_trk_g0_6
 (25 3)  (25 403)  (25 403)  routing T_0_25.sp4_h_r_22 <X> T_0_25.lc_trk_g0_6
 (31 3)  (31 403)  (31 403)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_mult/lc_1/in_3
 (36 3)  (36 403)  (36 403)  LC_1 Logic Functioning bit
 (37 3)  (37 403)  (37 403)  LC_1 Logic Functioning bit
 (42 3)  (42 403)  (42 403)  LC_1 Logic Functioning bit
 (43 3)  (43 403)  (43 403)  LC_1 Logic Functioning bit
 (52 3)  (52 403)  (52 403)  Enable bit of Mux _out_links/OutMux9_1 => wire_mult/mult/O_17 sp4_r_v_b_3
 (14 4)  (14 404)  (14 404)  routing T_0_25.sp4_h_r_16 <X> T_0_25.lc_trk_g1_0
 (16 4)  (16 404)  (16 404)  routing T_0_25.sp4_v_b_1 <X> T_0_25.lc_trk_g1_1
 (17 4)  (17 404)  (17 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (18 404)  (18 404)  routing T_0_25.sp4_v_b_1 <X> T_0_25.lc_trk_g1_1
 (21 4)  (21 404)  (21 404)  routing T_0_25.sp4_h_l_6 <X> T_0_25.lc_trk_g1_3
 (22 4)  (22 404)  (22 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_l_6 lc_trk_g1_3
 (23 4)  (23 404)  (23 404)  routing T_0_25.sp4_h_l_6 <X> T_0_25.lc_trk_g1_3
 (24 4)  (24 404)  (24 404)  routing T_0_25.sp4_h_l_6 <X> T_0_25.lc_trk_g1_3
 (29 4)  (29 404)  (29 404)  Enable bit of Mux _mult/lcb1_2 => lc_trk_g0_7 wire_mult/lc_2/in_1
 (30 4)  (30 404)  (30 404)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_mult/lc_2/in_1
 (31 4)  (31 404)  (31 404)  routing T_0_25.lc_trk_g3_4 <X> T_0_25.wire_mult/lc_2/in_3
 (32 4)  (32 404)  (32 404)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g3_4 wire_mult/lc_2/in_3
 (33 4)  (33 404)  (33 404)  routing T_0_25.lc_trk_g3_4 <X> T_0_25.wire_mult/lc_2/in_3
 (34 4)  (34 404)  (34 404)  routing T_0_25.lc_trk_g3_4 <X> T_0_25.wire_mult/lc_2/in_3
 (36 4)  (36 404)  (36 404)  LC_2 Logic Functioning bit
 (37 4)  (37 404)  (37 404)  LC_2 Logic Functioning bit
 (42 4)  (42 404)  (42 404)  LC_2 Logic Functioning bit
 (43 4)  (43 404)  (43 404)  LC_2 Logic Functioning bit
 (50 4)  (50 404)  (50 404)  Cascade buffer Enable bit: MULT2_LC02_inmux02_5

 (14 5)  (14 405)  (14 405)  routing T_0_25.sp4_h_r_16 <X> T_0_25.lc_trk_g1_0
 (15 5)  (15 405)  (15 405)  routing T_0_25.sp4_h_r_16 <X> T_0_25.lc_trk_g1_0
 (16 5)  (16 405)  (16 405)  routing T_0_25.sp4_h_r_16 <X> T_0_25.lc_trk_g1_0
 (17 5)  (17 405)  (17 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (21 5)  (21 405)  (21 405)  routing T_0_25.sp4_h_l_6 <X> T_0_25.lc_trk_g1_3
 (30 5)  (30 405)  (30 405)  routing T_0_25.lc_trk_g0_7 <X> T_0_25.wire_mult/lc_2/in_1
 (36 5)  (36 405)  (36 405)  LC_2 Logic Functioning bit
 (37 5)  (37 405)  (37 405)  LC_2 Logic Functioning bit
 (42 5)  (42 405)  (42 405)  LC_2 Logic Functioning bit
 (43 5)  (43 405)  (43 405)  LC_2 Logic Functioning bit
 (52 5)  (52 405)  (52 405)  Enable bit of Mux _out_links/OutMux9_2 => wire_mult/mult/O_18 sp4_r_v_b_5
 (7 6)  (7 406)  (7 406)  MAC16 functional bit: MULT2_bram_cbit_7

 (14 6)  (14 406)  (14 406)  routing T_0_25.sp4_h_l_9 <X> T_0_25.lc_trk_g1_4
 (15 6)  (15 406)  (15 406)  routing T_0_25.sp4_h_r_21 <X> T_0_25.lc_trk_g1_5
 (16 6)  (16 406)  (16 406)  routing T_0_25.sp4_h_r_21 <X> T_0_25.lc_trk_g1_5
 (17 6)  (17 406)  (17 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (18 406)  (18 406)  routing T_0_25.sp4_h_r_21 <X> T_0_25.lc_trk_g1_5
 (21 6)  (21 406)  (21 406)  routing T_0_25.sp4_h_r_15 <X> T_0_25.lc_trk_g1_7
 (22 6)  (22 406)  (22 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_15 lc_trk_g1_7
 (23 6)  (23 406)  (23 406)  routing T_0_25.sp4_h_r_15 <X> T_0_25.lc_trk_g1_7
 (24 6)  (24 406)  (24 406)  routing T_0_25.sp4_h_r_15 <X> T_0_25.lc_trk_g1_7
 (29 6)  (29 406)  (29 406)  Enable bit of Mux _mult/lcb1_3 => lc_trk_g0_6 wire_mult/lc_3/in_1
 (30 6)  (30 406)  (30 406)  routing T_0_25.lc_trk_g0_6 <X> T_0_25.wire_mult/lc_3/in_1
 (31 6)  (31 406)  (31 406)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_mult/lc_3/in_3
 (32 6)  (32 406)  (32 406)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g0_4 wire_mult/lc_3/in_3
 (36 6)  (36 406)  (36 406)  LC_3 Logic Functioning bit
 (37 6)  (37 406)  (37 406)  LC_3 Logic Functioning bit
 (42 6)  (42 406)  (42 406)  LC_3 Logic Functioning bit
 (43 6)  (43 406)  (43 406)  LC_3 Logic Functioning bit
 (50 6)  (50 406)  (50 406)  Cascade buffer Enable bit: MULT2_LC03_inmux02_5

 (53 6)  (53 406)  (53 406)  Enable bit of Mux _out_links/OutMuxa_3 => wire_mult/mult/O_19 sp4_r_v_b_23
 (14 7)  (14 407)  (14 407)  routing T_0_25.sp4_h_l_9 <X> T_0_25.lc_trk_g1_4
 (15 7)  (15 407)  (15 407)  routing T_0_25.sp4_h_l_9 <X> T_0_25.lc_trk_g1_4
 (16 7)  (16 407)  (16 407)  routing T_0_25.sp4_h_l_9 <X> T_0_25.lc_trk_g1_4
 (17 7)  (17 407)  (17 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (18 407)  (18 407)  routing T_0_25.sp4_h_r_21 <X> T_0_25.lc_trk_g1_5
 (22 7)  (22 407)  (22 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (25 407)  (25 407)  routing T_0_25.sp4_r_v_b_30 <X> T_0_25.lc_trk_g1_6
 (30 7)  (30 407)  (30 407)  routing T_0_25.lc_trk_g0_6 <X> T_0_25.wire_mult/lc_3/in_1
 (36 7)  (36 407)  (36 407)  LC_3 Logic Functioning bit
 (37 7)  (37 407)  (37 407)  LC_3 Logic Functioning bit
 (42 7)  (42 407)  (42 407)  LC_3 Logic Functioning bit
 (43 7)  (43 407)  (43 407)  LC_3 Logic Functioning bit
 (16 8)  (16 408)  (16 408)  routing T_0_25.sp4_v_t_20 <X> T_0_25.lc_trk_g2_1
 (17 8)  (17 408)  (17 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (18 408)  (18 408)  routing T_0_25.sp4_v_t_20 <X> T_0_25.lc_trk_g2_1
 (28 8)  (28 408)  (28 408)  routing T_0_25.lc_trk_g2_1 <X> T_0_25.wire_mult/lc_4/in_1
 (29 8)  (29 408)  (29 408)  Enable bit of Mux _mult/lcb1_4 => lc_trk_g2_1 wire_mult/lc_4/in_1
 (32 8)  (32 408)  (32 408)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g1_0 wire_mult/lc_4/in_3
 (34 8)  (34 408)  (34 408)  routing T_0_25.lc_trk_g1_0 <X> T_0_25.wire_mult/lc_4/in_3
 (36 8)  (36 408)  (36 408)  LC_4 Logic Functioning bit
 (37 8)  (37 408)  (37 408)  LC_4 Logic Functioning bit
 (42 8)  (42 408)  (42 408)  LC_4 Logic Functioning bit
 (43 8)  (43 408)  (43 408)  LC_4 Logic Functioning bit
 (50 8)  (50 408)  (50 408)  Cascade buffer Enable bit: MULT2_LC04_inmux02_5

 (18 9)  (18 409)  (18 409)  routing T_0_25.sp4_v_t_20 <X> T_0_25.lc_trk_g2_1
 (36 9)  (36 409)  (36 409)  LC_4 Logic Functioning bit
 (37 9)  (37 409)  (37 409)  LC_4 Logic Functioning bit
 (42 9)  (42 409)  (42 409)  LC_4 Logic Functioning bit
 (43 9)  (43 409)  (43 409)  LC_4 Logic Functioning bit
 (52 9)  (52 409)  (52 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_mult/mult/O_20 sp4_r_v_b_9
 (29 10)  (29 410)  (29 410)  Enable bit of Mux _mult/lcb1_5 => lc_trk_g0_2 wire_mult/lc_5/in_1
 (31 10)  (31 410)  (31 410)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_mult/lc_5/in_3
 (32 10)  (32 410)  (32 410)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g1_7 wire_mult/lc_5/in_3
 (34 10)  (34 410)  (34 410)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_mult/lc_5/in_3
 (36 10)  (36 410)  (36 410)  LC_5 Logic Functioning bit
 (37 10)  (37 410)  (37 410)  LC_5 Logic Functioning bit
 (42 10)  (42 410)  (42 410)  LC_5 Logic Functioning bit
 (43 10)  (43 410)  (43 410)  LC_5 Logic Functioning bit
 (50 10)  (50 410)  (50 410)  Cascade buffer Enable bit: MULT2_LC05_inmux02_5

 (22 11)  (22 411)  (22 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (23 411)  (23 411)  routing T_0_25.sp12_v_b_14 <X> T_0_25.lc_trk_g2_6
 (30 11)  (30 411)  (30 411)  routing T_0_25.lc_trk_g0_2 <X> T_0_25.wire_mult/lc_5/in_1
 (31 11)  (31 411)  (31 411)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_mult/lc_5/in_3
 (36 11)  (36 411)  (36 411)  LC_5 Logic Functioning bit
 (37 11)  (37 411)  (37 411)  LC_5 Logic Functioning bit
 (42 11)  (42 411)  (42 411)  LC_5 Logic Functioning bit
 (43 11)  (43 411)  (43 411)  LC_5 Logic Functioning bit
 (52 11)  (52 411)  (52 411)  Enable bit of Mux _out_links/OutMux9_5 => wire_mult/mult/O_21 sp4_r_v_b_11
 (27 12)  (27 412)  (27 412)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_mult/lc_6/in_1
 (29 12)  (29 412)  (29 412)  Enable bit of Mux _mult/lcb1_6 => lc_trk_g1_4 wire_mult/lc_6/in_1
 (30 12)  (30 412)  (30 412)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_mult/lc_6/in_1
 (32 12)  (32 412)  (32 412)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g0_3 wire_mult/lc_6/in_3
 (36 12)  (36 412)  (36 412)  LC_6 Logic Functioning bit
 (37 12)  (37 412)  (37 412)  LC_6 Logic Functioning bit
 (42 12)  (42 412)  (42 412)  LC_6 Logic Functioning bit
 (43 12)  (43 412)  (43 412)  LC_6 Logic Functioning bit
 (50 12)  (50 412)  (50 412)  Cascade buffer Enable bit: MULT2_LC06_inmux02_5

 (31 13)  (31 413)  (31 413)  routing T_0_25.lc_trk_g0_3 <X> T_0_25.wire_mult/lc_6/in_3
 (36 13)  (36 413)  (36 413)  LC_6 Logic Functioning bit
 (37 13)  (37 413)  (37 413)  LC_6 Logic Functioning bit
 (42 13)  (42 413)  (42 413)  LC_6 Logic Functioning bit
 (43 13)  (43 413)  (43 413)  LC_6 Logic Functioning bit
 (52 13)  (52 413)  (52 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_mult/mult/O_22 sp4_r_v_b_13
 (14 14)  (14 414)  (14 414)  routing T_0_25.sp4_v_t_17 <X> T_0_25.lc_trk_g3_4
 (16 14)  (16 414)  (16 414)  routing T_0_25.sp12_v_b_13 <X> T_0_25.lc_trk_g3_5
 (17 14)  (17 414)  (17 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_13 lc_trk_g3_5
 (28 14)  (28 414)  (28 414)  routing T_0_25.lc_trk_g2_6 <X> T_0_25.wire_mult/lc_7/in_1
 (29 14)  (29 414)  (29 414)  Enable bit of Mux _mult/lcb1_7 => lc_trk_g2_6 wire_mult/lc_7/in_1
 (30 14)  (30 414)  (30 414)  routing T_0_25.lc_trk_g2_6 <X> T_0_25.wire_mult/lc_7/in_1
 (31 14)  (31 414)  (31 414)  routing T_0_25.lc_trk_g3_5 <X> T_0_25.wire_mult/lc_7/in_3
 (32 14)  (32 414)  (32 414)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g3_5 wire_mult/lc_7/in_3
 (33 14)  (33 414)  (33 414)  routing T_0_25.lc_trk_g3_5 <X> T_0_25.wire_mult/lc_7/in_3
 (34 14)  (34 414)  (34 414)  routing T_0_25.lc_trk_g3_5 <X> T_0_25.wire_mult/lc_7/in_3
 (36 14)  (36 414)  (36 414)  LC_7 Logic Functioning bit
 (37 14)  (37 414)  (37 414)  LC_7 Logic Functioning bit
 (42 14)  (42 414)  (42 414)  LC_7 Logic Functioning bit
 (43 14)  (43 414)  (43 414)  LC_7 Logic Functioning bit
 (50 14)  (50 414)  (50 414)  Cascade buffer Enable bit: MULT2_LC07_inmux02_5

 (16 15)  (16 415)  (16 415)  routing T_0_25.sp4_v_t_17 <X> T_0_25.lc_trk_g3_4
 (17 15)  (17 415)  (17 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (30 15)  (30 415)  (30 415)  routing T_0_25.lc_trk_g2_6 <X> T_0_25.wire_mult/lc_7/in_1
 (36 15)  (36 415)  (36 415)  LC_7 Logic Functioning bit
 (37 15)  (37 415)  (37 415)  LC_7 Logic Functioning bit
 (42 15)  (42 415)  (42 415)  LC_7 Logic Functioning bit
 (43 15)  (43 415)  (43 415)  LC_7 Logic Functioning bit
 (52 15)  (52 415)  (52 415)  Enable bit of Mux _out_links/OutMux9_7 => wire_mult/mult/O_23 sp4_r_v_b_15


LogicTile_3_25

 (12 2)  (174 402)  (174 402)  routing T_3_25.sp4_v_b_2 <X> T_3_25.sp4_h_l_39
 (3 3)  (165 403)  (165 403)  routing T_3_25.sp12_v_b_0 <X> T_3_25.sp12_h_l_23
 (13 7)  (175 407)  (175 407)  routing T_3_25.sp4_v_b_0 <X> T_3_25.sp4_h_l_40
 (5 10)  (167 410)  (167 410)  routing T_3_25.sp4_v_b_6 <X> T_3_25.sp4_h_l_43
 (3 11)  (165 411)  (165 411)  routing T_3_25.sp12_v_b_1 <X> T_3_25.sp12_h_l_22
 (13 11)  (175 411)  (175 411)  routing T_3_25.sp4_v_b_3 <X> T_3_25.sp4_h_l_45
 (10 14)  (172 414)  (172 414)  routing T_3_25.sp4_v_b_5 <X> T_3_25.sp4_h_l_47
 (12 14)  (174 414)  (174 414)  routing T_3_25.sp4_v_b_11 <X> T_3_25.sp4_h_l_46
 (4 15)  (166 415)  (166 415)  routing T_3_25.sp4_v_b_4 <X> T_3_25.sp4_h_l_44


LogicTile_10_25

 (3 4)  (531 404)  (531 404)  routing T_10_25.sp12_v_b_0 <X> T_10_25.sp12_h_r_0
 (3 5)  (531 405)  (531 405)  routing T_10_25.sp12_v_b_0 <X> T_10_25.sp12_h_r_0


LogicTile_12_25

 (19 15)  (655 415)  (655 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_25

 (4 12)  (806 412)  (806 412)  routing T_15_25.sp4_h_l_38 <X> T_15_25.sp4_v_b_9
 (6 12)  (808 412)  (808 412)  routing T_15_25.sp4_h_l_38 <X> T_15_25.sp4_v_b_9
 (5 13)  (807 413)  (807 413)  routing T_15_25.sp4_h_l_38 <X> T_15_25.sp4_v_b_9


LogicTile_16_25

 (5 4)  (861 404)  (861 404)  routing T_16_25.sp4_v_b_3 <X> T_16_25.sp4_h_r_3
 (6 5)  (862 405)  (862 405)  routing T_16_25.sp4_v_b_3 <X> T_16_25.sp4_h_r_3


LogicTile_17_25

 (19 2)  (929 402)  (929 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 4)  (913 404)  (913 404)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_r_0
 (3 5)  (913 405)  (913 405)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_r_0
 (3 12)  (913 412)  (913 412)  routing T_17_25.sp12_v_b_1 <X> T_17_25.sp12_h_r_1
 (3 13)  (913 413)  (913 413)  routing T_17_25.sp12_v_b_1 <X> T_17_25.sp12_h_r_1


LogicTile_18_25

 (8 0)  (972 400)  (972 400)  routing T_18_25.sp4_v_b_7 <X> T_18_25.sp4_h_r_1
 (9 0)  (973 400)  (973 400)  routing T_18_25.sp4_v_b_7 <X> T_18_25.sp4_h_r_1
 (10 0)  (974 400)  (974 400)  routing T_18_25.sp4_v_b_7 <X> T_18_25.sp4_h_r_1
 (12 0)  (976 400)  (976 400)  routing T_18_25.sp4_v_b_8 <X> T_18_25.sp4_h_r_2
 (32 0)  (996 400)  (996 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (997 400)  (997 400)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1000 400)  (1000 400)  LC_0 Logic Functioning bit
 (37 0)  (1001 400)  (1001 400)  LC_0 Logic Functioning bit
 (38 0)  (1002 400)  (1002 400)  LC_0 Logic Functioning bit
 (39 0)  (1003 400)  (1003 400)  LC_0 Logic Functioning bit
 (45 0)  (1009 400)  (1009 400)  LC_0 Logic Functioning bit
 (11 1)  (975 401)  (975 401)  routing T_18_25.sp4_v_b_8 <X> T_18_25.sp4_h_r_2
 (13 1)  (977 401)  (977 401)  routing T_18_25.sp4_v_b_8 <X> T_18_25.sp4_h_r_2
 (22 1)  (986 401)  (986 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (31 1)  (995 401)  (995 401)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (1000 401)  (1000 401)  LC_0 Logic Functioning bit
 (37 1)  (1001 401)  (1001 401)  LC_0 Logic Functioning bit
 (38 1)  (1002 401)  (1002 401)  LC_0 Logic Functioning bit
 (39 1)  (1003 401)  (1003 401)  LC_0 Logic Functioning bit
 (0 2)  (964 402)  (964 402)  routing T_18_25.glb_netwk_7 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (1 2)  (965 402)  (965 402)  routing T_18_25.glb_netwk_7 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (966 402)  (966 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (964 403)  (964 403)  routing T_18_25.glb_netwk_7 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (1 4)  (965 404)  (965 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (972 404)  (972 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.sp4_h_r_4
 (9 4)  (973 404)  (973 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.sp4_h_r_4
 (10 4)  (974 404)  (974 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.sp4_h_r_4
 (1 5)  (965 405)  (965 405)  routing T_18_25.lc_trk_g0_2 <X> T_18_25.wire_logic_cluster/lc_7/cen
 (5 8)  (969 408)  (969 408)  routing T_18_25.sp4_v_b_0 <X> T_18_25.sp4_h_r_6
 (12 8)  (976 408)  (976 408)  routing T_18_25.sp4_v_b_2 <X> T_18_25.sp4_h_r_8
 (22 8)  (986 408)  (986 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (987 408)  (987 408)  routing T_18_25.sp4_h_r_27 <X> T_18_25.lc_trk_g2_3
 (24 8)  (988 408)  (988 408)  routing T_18_25.sp4_h_r_27 <X> T_18_25.lc_trk_g2_3
 (4 9)  (968 409)  (968 409)  routing T_18_25.sp4_v_b_0 <X> T_18_25.sp4_h_r_6
 (6 9)  (970 409)  (970 409)  routing T_18_25.sp4_v_b_0 <X> T_18_25.sp4_h_r_6
 (11 9)  (975 409)  (975 409)  routing T_18_25.sp4_v_b_2 <X> T_18_25.sp4_h_r_8
 (13 9)  (977 409)  (977 409)  routing T_18_25.sp4_v_b_2 <X> T_18_25.sp4_h_r_8
 (21 9)  (985 409)  (985 409)  routing T_18_25.sp4_h_r_27 <X> T_18_25.lc_trk_g2_3
 (5 12)  (969 412)  (969 412)  routing T_18_25.sp4_v_b_3 <X> T_18_25.sp4_h_r_9
 (8 12)  (972 412)  (972 412)  routing T_18_25.sp4_v_b_4 <X> T_18_25.sp4_h_r_10
 (9 12)  (973 412)  (973 412)  routing T_18_25.sp4_v_b_4 <X> T_18_25.sp4_h_r_10
 (10 12)  (974 412)  (974 412)  routing T_18_25.sp4_v_b_4 <X> T_18_25.sp4_h_r_10
 (12 12)  (976 412)  (976 412)  routing T_18_25.sp4_v_b_5 <X> T_18_25.sp4_h_r_11
 (4 13)  (968 413)  (968 413)  routing T_18_25.sp4_v_b_3 <X> T_18_25.sp4_h_r_9
 (6 13)  (970 413)  (970 413)  routing T_18_25.sp4_v_b_3 <X> T_18_25.sp4_h_r_9
 (11 13)  (975 413)  (975 413)  routing T_18_25.sp4_v_b_5 <X> T_18_25.sp4_h_r_11
 (13 13)  (977 413)  (977 413)  routing T_18_25.sp4_v_b_5 <X> T_18_25.sp4_h_r_11
 (0 14)  (964 414)  (964 414)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 414)  (965 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (964 415)  (964 415)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/s_r


LogicTile_22_25

 (9 4)  (1177 404)  (1177 404)  routing T_22_25.sp4_h_l_36 <X> T_22_25.sp4_h_r_4
 (10 4)  (1178 404)  (1178 404)  routing T_22_25.sp4_h_l_36 <X> T_22_25.sp4_h_r_4
 (11 5)  (1179 405)  (1179 405)  routing T_22_25.sp4_h_l_44 <X> T_22_25.sp4_h_r_5
 (13 5)  (1181 405)  (1181 405)  routing T_22_25.sp4_h_l_44 <X> T_22_25.sp4_h_r_5
 (9 8)  (1177 408)  (1177 408)  routing T_22_25.sp4_h_l_41 <X> T_22_25.sp4_h_r_7
 (10 8)  (1178 408)  (1178 408)  routing T_22_25.sp4_h_l_41 <X> T_22_25.sp4_h_r_7
 (4 9)  (1172 409)  (1172 409)  routing T_22_25.sp4_h_l_47 <X> T_22_25.sp4_h_r_6
 (6 9)  (1174 409)  (1174 409)  routing T_22_25.sp4_h_l_47 <X> T_22_25.sp4_h_r_6
 (11 9)  (1179 409)  (1179 409)  routing T_22_25.sp4_h_l_45 <X> T_22_25.sp4_h_r_8
 (5 12)  (1173 412)  (1173 412)  routing T_22_25.sp4_h_l_43 <X> T_22_25.sp4_h_r_9
 (8 12)  (1176 412)  (1176 412)  routing T_22_25.sp4_h_l_39 <X> T_22_25.sp4_h_r_10
 (10 12)  (1178 412)  (1178 412)  routing T_22_25.sp4_h_l_39 <X> T_22_25.sp4_h_r_10
 (4 13)  (1172 413)  (1172 413)  routing T_22_25.sp4_h_l_43 <X> T_22_25.sp4_h_r_9
 (11 13)  (1179 413)  (1179 413)  routing T_22_25.sp4_h_l_46 <X> T_22_25.sp4_h_r_11


DSP_Tile_25_25

 (26 0)  (1356 400)  (1356 400)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_mult/lc_0/in_0
 (28 0)  (1358 400)  (1358 400)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.wire_mult/lc_0/in_1
 (29 0)  (1359 400)  (1359 400)  Enable bit of Mux _mult/lcb1_0 => lc_trk_g2_3 wire_mult/lc_0/in_1
 (32 0)  (1362 400)  (1362 400)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g3_2 wire_mult/lc_0/in_3
 (33 0)  (1363 400)  (1363 400)  routing T_25_25.lc_trk_g3_2 <X> T_25_25.wire_mult/lc_0/in_3
 (34 0)  (1364 400)  (1364 400)  routing T_25_25.lc_trk_g3_2 <X> T_25_25.wire_mult/lc_0/in_3
 (36 0)  (1366 400)  (1366 400)  LC_0 Logic Functioning bit
 (37 0)  (1367 400)  (1367 400)  LC_0 Logic Functioning bit
 (42 0)  (1372 400)  (1372 400)  LC_0 Logic Functioning bit
 (43 0)  (1373 400)  (1373 400)  LC_0 Logic Functioning bit
 (48 0)  (1378 400)  (1378 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_mult/mult/O_16 sp4_v_b_0
 (50 0)  (1380 400)  (1380 400)  Cascade buffer Enable bit: MULT2_LC00_inmux02_5

 (7 1)  (1337 401)  (1337 401)  MAC16 functional bit: MULT2_bram_cbit_0

 (27 1)  (1357 401)  (1357 401)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_mult/lc_0/in_0
 (29 1)  (1359 401)  (1359 401)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g1_5 wire_mult/lc_0/in_0
 (30 1)  (1360 401)  (1360 401)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.wire_mult/lc_0/in_1
 (31 1)  (1361 401)  (1361 401)  routing T_25_25.lc_trk_g3_2 <X> T_25_25.wire_mult/lc_0/in_3
 (36 1)  (1366 401)  (1366 401)  LC_0 Logic Functioning bit
 (37 1)  (1367 401)  (1367 401)  LC_0 Logic Functioning bit
 (42 1)  (1372 401)  (1372 401)  LC_0 Logic Functioning bit
 (43 1)  (1373 401)  (1373 401)  LC_0 Logic Functioning bit
 (27 2)  (1357 402)  (1357 402)  routing T_25_25.lc_trk_g1_1 <X> T_25_25.wire_mult/lc_1/in_1
 (29 2)  (1359 402)  (1359 402)  Enable bit of Mux _mult/lcb1_1 => lc_trk_g1_1 wire_mult/lc_1/in_1
 (32 2)  (1362 402)  (1362 402)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g3_3 wire_mult/lc_1/in_3
 (33 2)  (1363 402)  (1363 402)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.wire_mult/lc_1/in_3
 (34 2)  (1364 402)  (1364 402)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.wire_mult/lc_1/in_3
 (36 2)  (1366 402)  (1366 402)  LC_1 Logic Functioning bit
 (37 2)  (1367 402)  (1367 402)  LC_1 Logic Functioning bit
 (42 2)  (1372 402)  (1372 402)  LC_1 Logic Functioning bit
 (43 2)  (1373 402)  (1373 402)  LC_1 Logic Functioning bit
 (50 2)  (1380 402)  (1380 402)  Cascade buffer Enable bit: MULT2_LC01_inmux02_5

 (31 3)  (1361 403)  (1361 403)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.wire_mult/lc_1/in_3
 (36 3)  (1366 403)  (1366 403)  LC_1 Logic Functioning bit
 (37 3)  (1367 403)  (1367 403)  LC_1 Logic Functioning bit
 (42 3)  (1372 403)  (1372 403)  LC_1 Logic Functioning bit
 (43 3)  (1373 403)  (1373 403)  LC_1 Logic Functioning bit
 (48 3)  (1378 403)  (1378 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_mult/mult/O_17 sp4_v_b_18
 (16 4)  (1346 404)  (1346 404)  routing T_25_25.sp12_h_l_14 <X> T_25_25.lc_trk_g1_1
 (17 4)  (1347 404)  (1347 404)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (28 4)  (1358 404)  (1358 404)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.wire_mult/lc_2/in_1
 (29 4)  (1359 404)  (1359 404)  Enable bit of Mux _mult/lcb1_2 => lc_trk_g2_7 wire_mult/lc_2/in_1
 (30 4)  (1360 404)  (1360 404)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.wire_mult/lc_2/in_1
 (32 4)  (1362 404)  (1362 404)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g1_0 wire_mult/lc_2/in_3
 (34 4)  (1364 404)  (1364 404)  routing T_25_25.lc_trk_g1_0 <X> T_25_25.wire_mult/lc_2/in_3
 (36 4)  (1366 404)  (1366 404)  LC_2 Logic Functioning bit
 (37 4)  (1367 404)  (1367 404)  LC_2 Logic Functioning bit
 (42 4)  (1372 404)  (1372 404)  LC_2 Logic Functioning bit
 (43 4)  (1373 404)  (1373 404)  LC_2 Logic Functioning bit
 (48 4)  (1378 404)  (1378 404)  Enable bit of Mux _out_links/OutMux0_2 => wire_mult/mult/O_18 sp4_v_b_4
 (50 4)  (1380 404)  (1380 404)  Cascade buffer Enable bit: MULT2_LC02_inmux02_5

 (14 5)  (1344 405)  (1344 405)  routing T_25_25.sp12_h_r_16 <X> T_25_25.lc_trk_g1_0
 (16 5)  (1346 405)  (1346 405)  routing T_25_25.sp12_h_r_16 <X> T_25_25.lc_trk_g1_0
 (17 5)  (1347 405)  (1347 405)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (1348 405)  (1348 405)  routing T_25_25.sp12_h_l_14 <X> T_25_25.lc_trk_g1_1
 (30 5)  (1360 405)  (1360 405)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.wire_mult/lc_2/in_1
 (36 5)  (1366 405)  (1366 405)  LC_2 Logic Functioning bit
 (37 5)  (1367 405)  (1367 405)  LC_2 Logic Functioning bit
 (42 5)  (1372 405)  (1372 405)  LC_2 Logic Functioning bit
 (43 5)  (1373 405)  (1373 405)  LC_2 Logic Functioning bit
 (7 6)  (1337 406)  (1337 406)  MAC16 functional bit: MULT2_bram_cbit_7

 (16 6)  (1346 406)  (1346 406)  routing T_25_25.sp4_v_b_5 <X> T_25_25.lc_trk_g1_5
 (17 6)  (1347 406)  (1347 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1348 406)  (1348 406)  routing T_25_25.sp4_v_b_5 <X> T_25_25.lc_trk_g1_5
 (28 6)  (1358 406)  (1358 406)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_mult/lc_3/in_1
 (29 6)  (1359 406)  (1359 406)  Enable bit of Mux _mult/lcb1_3 => lc_trk_g2_4 wire_mult/lc_3/in_1
 (30 6)  (1360 406)  (1360 406)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_mult/lc_3/in_1
 (32 6)  (1362 406)  (1362 406)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g2_2 wire_mult/lc_3/in_3
 (33 6)  (1363 406)  (1363 406)  routing T_25_25.lc_trk_g2_2 <X> T_25_25.wire_mult/lc_3/in_3
 (36 6)  (1366 406)  (1366 406)  LC_3 Logic Functioning bit
 (37 6)  (1367 406)  (1367 406)  LC_3 Logic Functioning bit
 (42 6)  (1372 406)  (1372 406)  LC_3 Logic Functioning bit
 (43 6)  (1373 406)  (1373 406)  LC_3 Logic Functioning bit
 (48 6)  (1378 406)  (1378 406)  Enable bit of Mux _out_links/OutMux0_3 => wire_mult/mult/O_19 sp4_v_b_6
 (50 6)  (1380 406)  (1380 406)  Cascade buffer Enable bit: MULT2_LC03_inmux02_5

 (31 7)  (1361 407)  (1361 407)  routing T_25_25.lc_trk_g2_2 <X> T_25_25.wire_mult/lc_3/in_3
 (36 7)  (1366 407)  (1366 407)  LC_3 Logic Functioning bit
 (37 7)  (1367 407)  (1367 407)  LC_3 Logic Functioning bit
 (42 7)  (1372 407)  (1372 407)  LC_3 Logic Functioning bit
 (43 7)  (1373 407)  (1373 407)  LC_3 Logic Functioning bit
 (14 8)  (1344 408)  (1344 408)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g2_0
 (15 8)  (1345 408)  (1345 408)  routing T_25_25.sp4_v_b_41 <X> T_25_25.lc_trk_g2_1
 (16 8)  (1346 408)  (1346 408)  routing T_25_25.sp4_v_b_41 <X> T_25_25.lc_trk_g2_1
 (17 8)  (1347 408)  (1347 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (21 8)  (1351 408)  (1351 408)  routing T_25_25.sp4_h_r_43 <X> T_25_25.lc_trk_g2_3
 (22 8)  (1352 408)  (1352 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1353 408)  (1353 408)  routing T_25_25.sp4_h_r_43 <X> T_25_25.lc_trk_g2_3
 (24 8)  (1354 408)  (1354 408)  routing T_25_25.sp4_h_r_43 <X> T_25_25.lc_trk_g2_3
 (25 8)  (1355 408)  (1355 408)  routing T_25_25.sp4_v_t_15 <X> T_25_25.lc_trk_g2_2
 (28 8)  (1358 408)  (1358 408)  routing T_25_25.lc_trk_g2_1 <X> T_25_25.wire_mult/lc_4/in_1
 (29 8)  (1359 408)  (1359 408)  Enable bit of Mux _mult/lcb1_4 => lc_trk_g2_1 wire_mult/lc_4/in_1
 (32 8)  (1362 408)  (1362 408)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g3_0 wire_mult/lc_4/in_3
 (33 8)  (1363 408)  (1363 408)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.wire_mult/lc_4/in_3
 (34 8)  (1364 408)  (1364 408)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.wire_mult/lc_4/in_3
 (36 8)  (1366 408)  (1366 408)  LC_4 Logic Functioning bit
 (37 8)  (1367 408)  (1367 408)  LC_4 Logic Functioning bit
 (42 8)  (1372 408)  (1372 408)  LC_4 Logic Functioning bit
 (43 8)  (1373 408)  (1373 408)  LC_4 Logic Functioning bit
 (50 8)  (1380 408)  (1380 408)  Cascade buffer Enable bit: MULT2_LC04_inmux02_5

 (14 9)  (1344 409)  (1344 409)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g2_0
 (15 9)  (1345 409)  (1345 409)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g2_0
 (16 9)  (1346 409)  (1346 409)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g2_0
 (17 9)  (1347 409)  (1347 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (1351 409)  (1351 409)  routing T_25_25.sp4_h_r_43 <X> T_25_25.lc_trk_g2_3
 (22 9)  (1352 409)  (1352 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_15 lc_trk_g2_2
 (23 9)  (1353 409)  (1353 409)  routing T_25_25.sp4_v_t_15 <X> T_25_25.lc_trk_g2_2
 (36 9)  (1366 409)  (1366 409)  LC_4 Logic Functioning bit
 (37 9)  (1367 409)  (1367 409)  LC_4 Logic Functioning bit
 (42 9)  (1372 409)  (1372 409)  LC_4 Logic Functioning bit
 (43 9)  (1373 409)  (1373 409)  LC_4 Logic Functioning bit
 (48 9)  (1378 409)  (1378 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_mult/mult/O_20 sp4_v_b_8
 (21 10)  (1351 410)  (1351 410)  routing T_25_25.sp4_h_l_34 <X> T_25_25.lc_trk_g2_7
 (22 10)  (1352 410)  (1352 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1353 410)  (1353 410)  routing T_25_25.sp4_h_l_34 <X> T_25_25.lc_trk_g2_7
 (24 10)  (1354 410)  (1354 410)  routing T_25_25.sp4_h_l_34 <X> T_25_25.lc_trk_g2_7
 (28 10)  (1358 410)  (1358 410)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_mult/lc_5/in_1
 (29 10)  (1359 410)  (1359 410)  Enable bit of Mux _mult/lcb1_5 => lc_trk_g2_6 wire_mult/lc_5/in_1
 (30 10)  (1360 410)  (1360 410)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_mult/lc_5/in_1
 (32 10)  (1362 410)  (1362 410)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g2_0 wire_mult/lc_5/in_3
 (33 10)  (1363 410)  (1363 410)  routing T_25_25.lc_trk_g2_0 <X> T_25_25.wire_mult/lc_5/in_3
 (36 10)  (1366 410)  (1366 410)  LC_5 Logic Functioning bit
 (37 10)  (1367 410)  (1367 410)  LC_5 Logic Functioning bit
 (42 10)  (1372 410)  (1372 410)  LC_5 Logic Functioning bit
 (43 10)  (1373 410)  (1373 410)  LC_5 Logic Functioning bit
 (50 10)  (1380 410)  (1380 410)  Cascade buffer Enable bit: MULT2_LC05_inmux02_5

 (15 11)  (1345 411)  (1345 411)  routing T_25_25.sp4_v_t_33 <X> T_25_25.lc_trk_g2_4
 (16 11)  (1346 411)  (1346 411)  routing T_25_25.sp4_v_t_33 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1347 411)  (1347 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1351 411)  (1351 411)  routing T_25_25.sp4_h_l_34 <X> T_25_25.lc_trk_g2_7
 (22 11)  (1352 411)  (1352 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_35 lc_trk_g2_6
 (23 11)  (1353 411)  (1353 411)  routing T_25_25.sp4_v_t_35 <X> T_25_25.lc_trk_g2_6
 (24 11)  (1354 411)  (1354 411)  routing T_25_25.sp4_v_t_35 <X> T_25_25.lc_trk_g2_6
 (30 11)  (1360 411)  (1360 411)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_mult/lc_5/in_1
 (36 11)  (1366 411)  (1366 411)  LC_5 Logic Functioning bit
 (37 11)  (1367 411)  (1367 411)  LC_5 Logic Functioning bit
 (42 11)  (1372 411)  (1372 411)  LC_5 Logic Functioning bit
 (43 11)  (1373 411)  (1373 411)  LC_5 Logic Functioning bit
 (14 12)  (1344 412)  (1344 412)  routing T_25_25.sp4_v_b_32 <X> T_25_25.lc_trk_g3_0
 (15 12)  (1345 412)  (1345 412)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g3_1
 (16 12)  (1346 412)  (1346 412)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g3_1
 (17 12)  (1347 412)  (1347 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (1348 412)  (1348 412)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g3_1
 (21 12)  (1351 412)  (1351 412)  routing T_25_25.sp4_v_b_27 <X> T_25_25.lc_trk_g3_3
 (22 12)  (1352 412)  (1352 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_27 lc_trk_g3_3
 (23 12)  (1353 412)  (1353 412)  routing T_25_25.sp4_v_b_27 <X> T_25_25.lc_trk_g3_3
 (25 12)  (1355 412)  (1355 412)  routing T_25_25.sp4_h_r_42 <X> T_25_25.lc_trk_g3_2
 (27 12)  (1357 412)  (1357 412)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.wire_mult/lc_6/in_1
 (28 12)  (1358 412)  (1358 412)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.wire_mult/lc_6/in_1
 (29 12)  (1359 412)  (1359 412)  Enable bit of Mux _mult/lcb1_6 => lc_trk_g3_4 wire_mult/lc_6/in_1
 (30 12)  (1360 412)  (1360 412)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.wire_mult/lc_6/in_1
 (31 12)  (1361 412)  (1361 412)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_mult/lc_6/in_3
 (32 12)  (1362 412)  (1362 412)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g3_6 wire_mult/lc_6/in_3
 (33 12)  (1363 412)  (1363 412)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_mult/lc_6/in_3
 (34 12)  (1364 412)  (1364 412)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_mult/lc_6/in_3
 (36 12)  (1366 412)  (1366 412)  LC_6 Logic Functioning bit
 (37 12)  (1367 412)  (1367 412)  LC_6 Logic Functioning bit
 (42 12)  (1372 412)  (1372 412)  LC_6 Logic Functioning bit
 (43 12)  (1373 412)  (1373 412)  LC_6 Logic Functioning bit
 (50 12)  (1380 412)  (1380 412)  Cascade buffer Enable bit: MULT2_LC06_inmux02_5

 (14 13)  (1344 413)  (1344 413)  routing T_25_25.sp4_v_b_32 <X> T_25_25.lc_trk_g3_0
 (16 13)  (1346 413)  (1346 413)  routing T_25_25.sp4_v_b_32 <X> T_25_25.lc_trk_g3_0
 (17 13)  (1347 413)  (1347 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_32 lc_trk_g3_0
 (18 13)  (1348 413)  (1348 413)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g3_1
 (22 13)  (1352 413)  (1352 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1353 413)  (1353 413)  routing T_25_25.sp4_h_r_42 <X> T_25_25.lc_trk_g3_2
 (24 13)  (1354 413)  (1354 413)  routing T_25_25.sp4_h_r_42 <X> T_25_25.lc_trk_g3_2
 (25 13)  (1355 413)  (1355 413)  routing T_25_25.sp4_h_r_42 <X> T_25_25.lc_trk_g3_2
 (31 13)  (1361 413)  (1361 413)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.wire_mult/lc_6/in_3
 (36 13)  (1366 413)  (1366 413)  LC_6 Logic Functioning bit
 (37 13)  (1367 413)  (1367 413)  LC_6 Logic Functioning bit
 (42 13)  (1372 413)  (1372 413)  LC_6 Logic Functioning bit
 (43 13)  (1373 413)  (1373 413)  LC_6 Logic Functioning bit
 (48 13)  (1378 413)  (1378 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_mult/mult/O_22 sp4_v_t_1
 (14 14)  (1344 414)  (1344 414)  routing T_25_25.sp4_h_l_33 <X> T_25_25.lc_trk_g3_4
 (15 14)  (1345 414)  (1345 414)  routing T_25_25.sp4_h_r_45 <X> T_25_25.lc_trk_g3_5
 (16 14)  (1346 414)  (1346 414)  routing T_25_25.sp4_h_r_45 <X> T_25_25.lc_trk_g3_5
 (17 14)  (1347 414)  (1347 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1348 414)  (1348 414)  routing T_25_25.sp4_h_r_45 <X> T_25_25.lc_trk_g3_5
 (25 14)  (1355 414)  (1355 414)  routing T_25_25.sp4_h_r_46 <X> T_25_25.lc_trk_g3_6
 (27 14)  (1357 414)  (1357 414)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_mult/lc_7/in_1
 (28 14)  (1358 414)  (1358 414)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_mult/lc_7/in_1
 (29 14)  (1359 414)  (1359 414)  Enable bit of Mux _mult/lcb1_7 => lc_trk_g3_5 wire_mult/lc_7/in_1
 (30 14)  (1360 414)  (1360 414)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_mult/lc_7/in_1
 (32 14)  (1362 414)  (1362 414)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g3_1 wire_mult/lc_7/in_3
 (33 14)  (1363 414)  (1363 414)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_mult/lc_7/in_3
 (34 14)  (1364 414)  (1364 414)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_mult/lc_7/in_3
 (36 14)  (1366 414)  (1366 414)  LC_7 Logic Functioning bit
 (37 14)  (1367 414)  (1367 414)  LC_7 Logic Functioning bit
 (42 14)  (1372 414)  (1372 414)  LC_7 Logic Functioning bit
 (43 14)  (1373 414)  (1373 414)  LC_7 Logic Functioning bit
 (50 14)  (1380 414)  (1380 414)  Cascade buffer Enable bit: MULT2_LC07_inmux02_5

 (14 15)  (1344 415)  (1344 415)  routing T_25_25.sp4_h_l_33 <X> T_25_25.lc_trk_g3_4
 (15 15)  (1345 415)  (1345 415)  routing T_25_25.sp4_h_l_33 <X> T_25_25.lc_trk_g3_4
 (16 15)  (1346 415)  (1346 415)  routing T_25_25.sp4_h_l_33 <X> T_25_25.lc_trk_g3_4
 (17 15)  (1347 415)  (1347 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_33 lc_trk_g3_4
 (18 15)  (1348 415)  (1348 415)  routing T_25_25.sp4_h_r_45 <X> T_25_25.lc_trk_g3_5
 (22 15)  (1352 415)  (1352 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1353 415)  (1353 415)  routing T_25_25.sp4_h_r_46 <X> T_25_25.lc_trk_g3_6
 (24 15)  (1354 415)  (1354 415)  routing T_25_25.sp4_h_r_46 <X> T_25_25.lc_trk_g3_6
 (25 15)  (1355 415)  (1355 415)  routing T_25_25.sp4_h_r_46 <X> T_25_25.lc_trk_g3_6
 (36 15)  (1366 415)  (1366 415)  LC_7 Logic Functioning bit
 (37 15)  (1367 415)  (1367 415)  LC_7 Logic Functioning bit
 (42 15)  (1372 415)  (1372 415)  LC_7 Logic Functioning bit
 (43 15)  (1373 415)  (1373 415)  LC_7 Logic Functioning bit
 (48 15)  (1378 415)  (1378 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_mult/mult/O_23 sp4_v_b_14


DSP_Tile_0_24

 (7 0)  (7 384)  (7 384)  MAC16 functional bit: MULT1_bram_cbit_1

 (26 0)  (26 384)  (26 384)  routing T_0_24.lc_trk_g0_4 <X> T_0_24.wire_mult/lc_0/in_0
 (31 0)  (31 384)  (31 384)  routing T_0_24.lc_trk_g0_5 <X> T_0_24.wire_mult/lc_0/in_3
 (32 0)  (32 384)  (32 384)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g0_5 wire_mult/lc_0/in_3
 (36 0)  (36 384)  (36 384)  LC_0 Logic Functioning bit
 (37 0)  (37 384)  (37 384)  LC_0 Logic Functioning bit
 (42 0)  (42 384)  (42 384)  LC_0 Logic Functioning bit
 (43 0)  (43 384)  (43 384)  LC_0 Logic Functioning bit
 (50 0)  (50 384)  (50 384)  Cascade buffer Enable bit: MULT1_LC00_inmux02_5

 (7 1)  (7 385)  (7 385)  MAC16 functional bit: MULT1_bram_cbit_0

 (29 1)  (29 385)  (29 385)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g0_4 wire_mult/lc_0/in_0
 (36 1)  (36 385)  (36 385)  LC_0 Logic Functioning bit
 (37 1)  (37 385)  (37 385)  LC_0 Logic Functioning bit
 (42 1)  (42 385)  (42 385)  LC_0 Logic Functioning bit
 (43 1)  (43 385)  (43 385)  LC_0 Logic Functioning bit
 (14 2)  (14 386)  (14 386)  routing T_0_24.sp4_v_b_12 <X> T_0_24.lc_trk_g0_4
 (15 2)  (15 386)  (15 386)  routing T_0_24.sp4_h_r_5 <X> T_0_24.lc_trk_g0_5
 (16 2)  (16 386)  (16 386)  routing T_0_24.sp4_h_r_5 <X> T_0_24.lc_trk_g0_5
 (17 2)  (17 386)  (17 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (25 386)  (25 386)  routing T_0_24.sp4_h_l_3 <X> T_0_24.lc_trk_g0_6
 (32 2)  (32 386)  (32 386)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g1_3 wire_mult/lc_1/in_3
 (34 2)  (34 386)  (34 386)  routing T_0_24.lc_trk_g1_3 <X> T_0_24.wire_mult/lc_1/in_3
 (36 2)  (36 386)  (36 386)  LC_1 Logic Functioning bit
 (37 2)  (37 386)  (37 386)  LC_1 Logic Functioning bit
 (42 2)  (42 386)  (42 386)  LC_1 Logic Functioning bit
 (43 2)  (43 386)  (43 386)  LC_1 Logic Functioning bit
 (50 2)  (50 386)  (50 386)  Cascade buffer Enable bit: MULT1_LC01_inmux02_5

 (14 3)  (14 387)  (14 387)  routing T_0_24.sp4_v_b_12 <X> T_0_24.lc_trk_g0_4
 (16 3)  (16 387)  (16 387)  routing T_0_24.sp4_v_b_12 <X> T_0_24.lc_trk_g0_4
 (17 3)  (17 387)  (17 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_12 lc_trk_g0_4
 (18 3)  (18 387)  (18 387)  routing T_0_24.sp4_h_r_5 <X> T_0_24.lc_trk_g0_5
 (22 3)  (22 387)  (22 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (23 387)  (23 387)  routing T_0_24.sp4_h_l_3 <X> T_0_24.lc_trk_g0_6
 (24 3)  (24 387)  (24 387)  routing T_0_24.sp4_h_l_3 <X> T_0_24.lc_trk_g0_6
 (31 3)  (31 387)  (31 387)  routing T_0_24.lc_trk_g1_3 <X> T_0_24.wire_mult/lc_1/in_3
 (36 3)  (36 387)  (36 387)  LC_1 Logic Functioning bit
 (37 3)  (37 387)  (37 387)  LC_1 Logic Functioning bit
 (42 3)  (42 387)  (42 387)  LC_1 Logic Functioning bit
 (43 3)  (43 387)  (43 387)  LC_1 Logic Functioning bit
 (14 4)  (14 388)  (14 388)  routing T_0_24.sp4_h_r_16 <X> T_0_24.lc_trk_g1_0
 (21 4)  (21 388)  (21 388)  routing T_0_24.sp4_h_r_19 <X> T_0_24.lc_trk_g1_3
 (22 4)  (22 388)  (22 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (23 388)  (23 388)  routing T_0_24.sp4_h_r_19 <X> T_0_24.lc_trk_g1_3
 (24 4)  (24 388)  (24 388)  routing T_0_24.sp4_h_r_19 <X> T_0_24.lc_trk_g1_3
 (31 4)  (31 388)  (31 388)  routing T_0_24.lc_trk_g2_7 <X> T_0_24.wire_mult/lc_2/in_3
 (32 4)  (32 388)  (32 388)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g2_7 wire_mult/lc_2/in_3
 (33 4)  (33 388)  (33 388)  routing T_0_24.lc_trk_g2_7 <X> T_0_24.wire_mult/lc_2/in_3
 (36 4)  (36 388)  (36 388)  LC_2 Logic Functioning bit
 (37 4)  (37 388)  (37 388)  LC_2 Logic Functioning bit
 (42 4)  (42 388)  (42 388)  LC_2 Logic Functioning bit
 (43 4)  (43 388)  (43 388)  LC_2 Logic Functioning bit
 (50 4)  (50 388)  (50 388)  Cascade buffer Enable bit: MULT1_LC02_inmux02_5

 (14 5)  (14 389)  (14 389)  routing T_0_24.sp4_h_r_16 <X> T_0_24.lc_trk_g1_0
 (15 5)  (15 389)  (15 389)  routing T_0_24.sp4_h_r_16 <X> T_0_24.lc_trk_g1_0
 (16 5)  (16 389)  (16 389)  routing T_0_24.sp4_h_r_16 <X> T_0_24.lc_trk_g1_0
 (17 5)  (17 389)  (17 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (21 5)  (21 389)  (21 389)  routing T_0_24.sp4_h_r_19 <X> T_0_24.lc_trk_g1_3
 (31 5)  (31 389)  (31 389)  routing T_0_24.lc_trk_g2_7 <X> T_0_24.wire_mult/lc_2/in_3
 (36 5)  (36 389)  (36 389)  LC_2 Logic Functioning bit
 (37 5)  (37 389)  (37 389)  LC_2 Logic Functioning bit
 (42 5)  (42 389)  (42 389)  LC_2 Logic Functioning bit
 (43 5)  (43 389)  (43 389)  LC_2 Logic Functioning bit
 (7 6)  (7 390)  (7 390)  MAC16 functional bit: MULT1_bram_cbit_7

 (15 6)  (15 390)  (15 390)  routing T_0_24.sp4_h_l_0 <X> T_0_24.lc_trk_g1_5
 (16 6)  (16 390)  (16 390)  routing T_0_24.sp4_h_l_0 <X> T_0_24.lc_trk_g1_5
 (17 6)  (17 390)  (17 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_l_0 lc_trk_g1_5
 (18 6)  (18 390)  (18 390)  routing T_0_24.sp4_h_l_0 <X> T_0_24.lc_trk_g1_5
 (31 6)  (31 390)  (31 390)  routing T_0_24.lc_trk_g3_5 <X> T_0_24.wire_mult/lc_3/in_3
 (32 6)  (32 390)  (32 390)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g3_5 wire_mult/lc_3/in_3
 (33 6)  (33 390)  (33 390)  routing T_0_24.lc_trk_g3_5 <X> T_0_24.wire_mult/lc_3/in_3
 (34 6)  (34 390)  (34 390)  routing T_0_24.lc_trk_g3_5 <X> T_0_24.wire_mult/lc_3/in_3
 (36 6)  (36 390)  (36 390)  LC_3 Logic Functioning bit
 (37 6)  (37 390)  (37 390)  LC_3 Logic Functioning bit
 (42 6)  (42 390)  (42 390)  LC_3 Logic Functioning bit
 (43 6)  (43 390)  (43 390)  LC_3 Logic Functioning bit
 (50 6)  (50 390)  (50 390)  Cascade buffer Enable bit: MULT1_LC03_inmux02_5

 (36 7)  (36 391)  (36 391)  LC_3 Logic Functioning bit
 (37 7)  (37 391)  (37 391)  LC_3 Logic Functioning bit
 (42 7)  (42 391)  (42 391)  LC_3 Logic Functioning bit
 (43 7)  (43 391)  (43 391)  LC_3 Logic Functioning bit
 (22 8)  (22 392)  (22 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (23 392)  (23 392)  routing T_0_24.sp4_h_r_27 <X> T_0_24.lc_trk_g2_3
 (24 8)  (24 392)  (24 392)  routing T_0_24.sp4_h_r_27 <X> T_0_24.lc_trk_g2_3
 (32 8)  (32 392)  (32 392)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g1_0 wire_mult/lc_4/in_3
 (34 8)  (34 392)  (34 392)  routing T_0_24.lc_trk_g1_0 <X> T_0_24.wire_mult/lc_4/in_3
 (36 8)  (36 392)  (36 392)  LC_4 Logic Functioning bit
 (37 8)  (37 392)  (37 392)  LC_4 Logic Functioning bit
 (42 8)  (42 392)  (42 392)  LC_4 Logic Functioning bit
 (43 8)  (43 392)  (43 392)  LC_4 Logic Functioning bit
 (50 8)  (50 392)  (50 392)  Cascade buffer Enable bit: MULT1_LC04_inmux02_5

 (21 9)  (21 393)  (21 393)  routing T_0_24.sp4_h_r_27 <X> T_0_24.lc_trk_g2_3
 (36 9)  (36 393)  (36 393)  LC_4 Logic Functioning bit
 (37 9)  (37 393)  (37 393)  LC_4 Logic Functioning bit
 (42 9)  (42 393)  (42 393)  LC_4 Logic Functioning bit
 (43 9)  (43 393)  (43 393)  LC_4 Logic Functioning bit
 (52 9)  (52 393)  (52 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_mult/mult/O_12 sp4_r_v_b_9
 (22 10)  (22 394)  (22 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (23 394)  (23 394)  routing T_0_24.sp4_h_r_31 <X> T_0_24.lc_trk_g2_7
 (24 10)  (24 394)  (24 394)  routing T_0_24.sp4_h_r_31 <X> T_0_24.lc_trk_g2_7
 (31 10)  (31 394)  (31 394)  routing T_0_24.lc_trk_g1_5 <X> T_0_24.wire_mult/lc_5/in_3
 (32 10)  (32 394)  (32 394)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g1_5 wire_mult/lc_5/in_3
 (34 10)  (34 394)  (34 394)  routing T_0_24.lc_trk_g1_5 <X> T_0_24.wire_mult/lc_5/in_3
 (36 10)  (36 394)  (36 394)  LC_5 Logic Functioning bit
 (37 10)  (37 394)  (37 394)  LC_5 Logic Functioning bit
 (42 10)  (42 394)  (42 394)  LC_5 Logic Functioning bit
 (43 10)  (43 394)  (43 394)  LC_5 Logic Functioning bit
 (50 10)  (50 394)  (50 394)  Cascade buffer Enable bit: MULT1_LC05_inmux02_5

 (21 11)  (21 395)  (21 395)  routing T_0_24.sp4_h_r_31 <X> T_0_24.lc_trk_g2_7
 (36 11)  (36 395)  (36 395)  LC_5 Logic Functioning bit
 (37 11)  (37 395)  (37 395)  LC_5 Logic Functioning bit
 (42 11)  (42 395)  (42 395)  LC_5 Logic Functioning bit
 (43 11)  (43 395)  (43 395)  LC_5 Logic Functioning bit
 (32 12)  (32 396)  (32 396)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g2_3 wire_mult/lc_6/in_3
 (33 12)  (33 396)  (33 396)  routing T_0_24.lc_trk_g2_3 <X> T_0_24.wire_mult/lc_6/in_3
 (36 12)  (36 396)  (36 396)  LC_6 Logic Functioning bit
 (37 12)  (37 396)  (37 396)  LC_6 Logic Functioning bit
 (42 12)  (42 396)  (42 396)  LC_6 Logic Functioning bit
 (43 12)  (43 396)  (43 396)  LC_6 Logic Functioning bit
 (50 12)  (50 396)  (50 396)  Cascade buffer Enable bit: MULT1_LC06_inmux02_5

 (31 13)  (31 397)  (31 397)  routing T_0_24.lc_trk_g2_3 <X> T_0_24.wire_mult/lc_6/in_3
 (36 13)  (36 397)  (36 397)  LC_6 Logic Functioning bit
 (37 13)  (37 397)  (37 397)  LC_6 Logic Functioning bit
 (42 13)  (42 397)  (42 397)  LC_6 Logic Functioning bit
 (43 13)  (43 397)  (43 397)  LC_6 Logic Functioning bit
 (17 14)  (17 398)  (17 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (31 398)  (31 398)  routing T_0_24.lc_trk_g0_6 <X> T_0_24.wire_mult/lc_7/in_3
 (32 14)  (32 398)  (32 398)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g0_6 wire_mult/lc_7/in_3
 (36 14)  (36 398)  (36 398)  LC_7 Logic Functioning bit
 (37 14)  (37 398)  (37 398)  LC_7 Logic Functioning bit
 (42 14)  (42 398)  (42 398)  LC_7 Logic Functioning bit
 (43 14)  (43 398)  (43 398)  LC_7 Logic Functioning bit
 (50 14)  (50 398)  (50 398)  Cascade buffer Enable bit: MULT1_LC07_inmux02_5

 (53 14)  (53 398)  (53 398)  Enable bit of Mux _out_links/OutMuxa_7 => wire_mult/mult/O_15 sp4_r_v_b_31
 (18 15)  (18 399)  (18 399)  routing T_0_24.sp4_r_v_b_45 <X> T_0_24.lc_trk_g3_5
 (31 15)  (31 399)  (31 399)  routing T_0_24.lc_trk_g0_6 <X> T_0_24.wire_mult/lc_7/in_3
 (36 15)  (36 399)  (36 399)  LC_7 Logic Functioning bit
 (37 15)  (37 399)  (37 399)  LC_7 Logic Functioning bit
 (42 15)  (42 399)  (42 399)  LC_7 Logic Functioning bit
 (43 15)  (43 399)  (43 399)  LC_7 Logic Functioning bit


LogicTile_1_24

 (15 0)  (69 384)  (69 384)  routing T_1_24.lft_op_1 <X> T_1_24.lc_trk_g0_1
 (17 0)  (71 384)  (71 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (72 384)  (72 384)  routing T_1_24.lft_op_1 <X> T_1_24.lc_trk_g0_1
 (21 0)  (75 384)  (75 384)  routing T_1_24.lft_op_3 <X> T_1_24.lc_trk_g0_3
 (22 0)  (76 384)  (76 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (78 384)  (78 384)  routing T_1_24.lft_op_3 <X> T_1_24.lc_trk_g0_3
 (25 0)  (79 384)  (79 384)  routing T_1_24.lft_op_2 <X> T_1_24.lc_trk_g0_2
 (29 0)  (83 384)  (83 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (90 384)  (90 384)  LC_0 Logic Functioning bit
 (38 0)  (92 384)  (92 384)  LC_0 Logic Functioning bit
 (41 0)  (95 384)  (95 384)  LC_0 Logic Functioning bit
 (43 0)  (97 384)  (97 384)  LC_0 Logic Functioning bit
 (45 0)  (99 384)  (99 384)  LC_0 Logic Functioning bit
 (53 0)  (107 384)  (107 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (76 385)  (76 385)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (78 385)  (78 385)  routing T_1_24.lft_op_2 <X> T_1_24.lc_trk_g0_2
 (36 1)  (90 385)  (90 385)  LC_0 Logic Functioning bit
 (38 1)  (92 385)  (92 385)  LC_0 Logic Functioning bit
 (41 1)  (95 385)  (95 385)  LC_0 Logic Functioning bit
 (43 1)  (97 385)  (97 385)  LC_0 Logic Functioning bit
 (0 2)  (54 386)  (54 386)  routing T_1_24.glb_netwk_7 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (1 2)  (55 386)  (55 386)  routing T_1_24.glb_netwk_7 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (2 2)  (56 386)  (56 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (69 386)  (69 386)  routing T_1_24.lft_op_5 <X> T_1_24.lc_trk_g0_5
 (17 2)  (71 386)  (71 386)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (72 386)  (72 386)  routing T_1_24.lft_op_5 <X> T_1_24.lc_trk_g0_5
 (32 2)  (86 386)  (86 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (90 386)  (90 386)  LC_1 Logic Functioning bit
 (37 2)  (91 386)  (91 386)  LC_1 Logic Functioning bit
 (38 2)  (92 386)  (92 386)  LC_1 Logic Functioning bit
 (39 2)  (93 386)  (93 386)  LC_1 Logic Functioning bit
 (45 2)  (99 386)  (99 386)  LC_1 Logic Functioning bit
 (53 2)  (107 386)  (107 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (54 387)  (54 387)  routing T_1_24.glb_netwk_7 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (31 3)  (85 387)  (85 387)  routing T_1_24.lc_trk_g0_2 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 387)  (90 387)  LC_1 Logic Functioning bit
 (37 3)  (91 387)  (91 387)  LC_1 Logic Functioning bit
 (38 3)  (92 387)  (92 387)  LC_1 Logic Functioning bit
 (39 3)  (93 387)  (93 387)  LC_1 Logic Functioning bit
 (1 4)  (55 388)  (55 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (32 4)  (86 388)  (86 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (90 388)  (90 388)  LC_2 Logic Functioning bit
 (37 4)  (91 388)  (91 388)  LC_2 Logic Functioning bit
 (38 4)  (92 388)  (92 388)  LC_2 Logic Functioning bit
 (39 4)  (93 388)  (93 388)  LC_2 Logic Functioning bit
 (45 4)  (99 388)  (99 388)  LC_2 Logic Functioning bit
 (0 5)  (54 389)  (54 389)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/cen
 (31 5)  (85 389)  (85 389)  routing T_1_24.lc_trk_g0_3 <X> T_1_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 389)  (90 389)  LC_2 Logic Functioning bit
 (37 5)  (91 389)  (91 389)  LC_2 Logic Functioning bit
 (38 5)  (92 389)  (92 389)  LC_2 Logic Functioning bit
 (39 5)  (93 389)  (93 389)  LC_2 Logic Functioning bit
 (52 5)  (106 389)  (106 389)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (31 8)  (85 392)  (85 392)  routing T_1_24.lc_trk_g0_5 <X> T_1_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 392)  (86 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (90 392)  (90 392)  LC_4 Logic Functioning bit
 (37 8)  (91 392)  (91 392)  LC_4 Logic Functioning bit
 (38 8)  (92 392)  (92 392)  LC_4 Logic Functioning bit
 (39 8)  (93 392)  (93 392)  LC_4 Logic Functioning bit
 (45 8)  (99 392)  (99 392)  LC_4 Logic Functioning bit
 (36 9)  (90 393)  (90 393)  LC_4 Logic Functioning bit
 (37 9)  (91 393)  (91 393)  LC_4 Logic Functioning bit
 (38 9)  (92 393)  (92 393)  LC_4 Logic Functioning bit
 (39 9)  (93 393)  (93 393)  LC_4 Logic Functioning bit
 (48 9)  (102 393)  (102 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (1 14)  (55 398)  (55 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (54 399)  (54 399)  routing T_1_24.glb_netwk_2 <X> T_1_24.wire_logic_cluster/lc_7/s_r


LogicTile_2_24

 (5 6)  (113 390)  (113 390)  routing T_2_24.sp4_v_b_3 <X> T_2_24.sp4_h_l_38
 (9 10)  (117 394)  (117 394)  routing T_2_24.sp4_v_b_7 <X> T_2_24.sp4_h_l_42


LogicTile_3_24

 (5 2)  (167 386)  (167 386)  routing T_3_24.sp4_v_b_0 <X> T_3_24.sp4_h_l_37
 (5 6)  (167 390)  (167 390)  routing T_3_24.sp4_v_b_3 <X> T_3_24.sp4_h_l_38
 (11 7)  (173 391)  (173 391)  routing T_3_24.sp4_h_r_9 <X> T_3_24.sp4_h_l_40
 (13 7)  (175 391)  (175 391)  routing T_3_24.sp4_h_r_9 <X> T_3_24.sp4_h_l_40
 (4 11)  (166 395)  (166 395)  routing T_3_24.sp4_v_b_1 <X> T_3_24.sp4_h_l_43


LogicTile_4_24

 (12 6)  (228 390)  (228 390)  routing T_4_24.sp4_v_b_5 <X> T_4_24.sp4_h_l_40


LogicTile_5_24

 (19 5)  (289 389)  (289 389)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (3 12)  (273 396)  (273 396)  routing T_5_24.sp12_v_b_1 <X> T_5_24.sp12_h_r_1
 (3 13)  (273 397)  (273 397)  routing T_5_24.sp12_v_b_1 <X> T_5_24.sp12_h_r_1


LogicTile_7_24

 (4 15)  (370 399)  (370 399)  routing T_7_24.sp4_v_b_4 <X> T_7_24.sp4_h_l_44


LogicTile_8_24

 (3 4)  (423 388)  (423 388)  routing T_8_24.sp12_v_b_0 <X> T_8_24.sp12_h_r_0
 (3 5)  (423 389)  (423 389)  routing T_8_24.sp12_v_b_0 <X> T_8_24.sp12_h_r_0


LogicTile_11_24

 (12 12)  (594 396)  (594 396)  routing T_11_24.sp4_v_b_5 <X> T_11_24.sp4_h_r_11
 (11 13)  (593 397)  (593 397)  routing T_11_24.sp4_v_b_5 <X> T_11_24.sp4_h_r_11
 (13 13)  (595 397)  (595 397)  routing T_11_24.sp4_v_b_5 <X> T_11_24.sp4_h_r_11


LogicTile_12_24

 (12 0)  (648 384)  (648 384)  routing T_12_24.sp4_v_b_8 <X> T_12_24.sp4_h_r_2
 (11 1)  (647 385)  (647 385)  routing T_12_24.sp4_v_b_8 <X> T_12_24.sp4_h_r_2
 (13 1)  (649 385)  (649 385)  routing T_12_24.sp4_v_b_8 <X> T_12_24.sp4_h_r_2


LogicTile_13_24

 (32 2)  (726 386)  (726 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 386)  (727 386)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (728 386)  (728 386)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (40 2)  (734 386)  (734 386)  LC_1 Logic Functioning bit
 (41 2)  (735 386)  (735 386)  LC_1 Logic Functioning bit
 (42 2)  (736 386)  (736 386)  LC_1 Logic Functioning bit
 (43 2)  (737 386)  (737 386)  LC_1 Logic Functioning bit
 (46 2)  (740 386)  (740 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (31 3)  (725 387)  (725 387)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (40 3)  (734 387)  (734 387)  LC_1 Logic Functioning bit
 (41 3)  (735 387)  (735 387)  LC_1 Logic Functioning bit
 (42 3)  (736 387)  (736 387)  LC_1 Logic Functioning bit
 (43 3)  (737 387)  (737 387)  LC_1 Logic Functioning bit
 (21 12)  (715 396)  (715 396)  routing T_13_24.bnl_op_3 <X> T_13_24.lc_trk_g3_3
 (22 12)  (716 396)  (716 396)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (715 397)  (715 397)  routing T_13_24.bnl_op_3 <X> T_13_24.lc_trk_g3_3


LogicTile_14_24

 (0 2)  (748 386)  (748 386)  routing T_14_24.glb_netwk_7 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (1 2)  (749 386)  (749 386)  routing T_14_24.glb_netwk_7 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (750 386)  (750 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (748 387)  (748 387)  routing T_14_24.glb_netwk_7 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (0 4)  (748 388)  (748 388)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (1 4)  (749 388)  (749 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (748 389)  (748 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (1 5)  (749 389)  (749 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/cen
 (26 8)  (774 392)  (774 392)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (36 8)  (784 392)  (784 392)  LC_4 Logic Functioning bit
 (38 8)  (786 392)  (786 392)  LC_4 Logic Functioning bit
 (41 8)  (789 392)  (789 392)  LC_4 Logic Functioning bit
 (43 8)  (791 392)  (791 392)  LC_4 Logic Functioning bit
 (45 8)  (793 392)  (793 392)  LC_4 Logic Functioning bit
 (46 8)  (794 392)  (794 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (28 9)  (776 393)  (776 393)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 393)  (777 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (785 393)  (785 393)  LC_4 Logic Functioning bit
 (39 9)  (787 393)  (787 393)  LC_4 Logic Functioning bit
 (40 9)  (788 393)  (788 393)  LC_4 Logic Functioning bit
 (42 9)  (790 393)  (790 393)  LC_4 Logic Functioning bit
 (17 11)  (765 395)  (765 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (770 396)  (770 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (769 397)  (769 397)  routing T_14_24.sp4_r_v_b_43 <X> T_14_24.lc_trk_g3_3
 (0 14)  (748 398)  (748 398)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 398)  (749 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (748 399)  (748 399)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/s_r


LogicTile_15_24

 (31 0)  (833 384)  (833 384)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 384)  (834 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (838 384)  (838 384)  LC_0 Logic Functioning bit
 (37 0)  (839 384)  (839 384)  LC_0 Logic Functioning bit
 (38 0)  (840 384)  (840 384)  LC_0 Logic Functioning bit
 (39 0)  (841 384)  (841 384)  LC_0 Logic Functioning bit
 (45 0)  (847 384)  (847 384)  LC_0 Logic Functioning bit
 (8 1)  (810 385)  (810 385)  routing T_15_24.sp4_h_r_1 <X> T_15_24.sp4_v_b_1
 (12 1)  (814 385)  (814 385)  routing T_15_24.sp4_h_r_2 <X> T_15_24.sp4_v_b_2
 (19 1)  (821 385)  (821 385)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (36 1)  (838 385)  (838 385)  LC_0 Logic Functioning bit
 (37 1)  (839 385)  (839 385)  LC_0 Logic Functioning bit
 (38 1)  (840 385)  (840 385)  LC_0 Logic Functioning bit
 (39 1)  (841 385)  (841 385)  LC_0 Logic Functioning bit
 (0 2)  (802 386)  (802 386)  routing T_15_24.glb_netwk_7 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (1 2)  (803 386)  (803 386)  routing T_15_24.glb_netwk_7 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (804 386)  (804 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (818 386)  (818 386)  routing T_15_24.sp12_h_l_18 <X> T_15_24.lc_trk_g0_5
 (17 2)  (819 386)  (819 386)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (31 2)  (833 386)  (833 386)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 386)  (834 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 386)  (835 386)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (836 386)  (836 386)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 386)  (838 386)  LC_1 Logic Functioning bit
 (37 2)  (839 386)  (839 386)  LC_1 Logic Functioning bit
 (38 2)  (840 386)  (840 386)  LC_1 Logic Functioning bit
 (39 2)  (841 386)  (841 386)  LC_1 Logic Functioning bit
 (45 2)  (847 386)  (847 386)  LC_1 Logic Functioning bit
 (0 3)  (802 387)  (802 387)  routing T_15_24.glb_netwk_7 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (18 3)  (820 387)  (820 387)  routing T_15_24.sp12_h_l_18 <X> T_15_24.lc_trk_g0_5
 (36 3)  (838 387)  (838 387)  LC_1 Logic Functioning bit
 (37 3)  (839 387)  (839 387)  LC_1 Logic Functioning bit
 (38 3)  (840 387)  (840 387)  LC_1 Logic Functioning bit
 (39 3)  (841 387)  (841 387)  LC_1 Logic Functioning bit
 (0 4)  (802 388)  (802 388)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_7/cen
 (1 4)  (803 388)  (803 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (833 388)  (833 388)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 388)  (834 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 388)  (836 388)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 388)  (838 388)  LC_2 Logic Functioning bit
 (37 4)  (839 388)  (839 388)  LC_2 Logic Functioning bit
 (38 4)  (840 388)  (840 388)  LC_2 Logic Functioning bit
 (39 4)  (841 388)  (841 388)  LC_2 Logic Functioning bit
 (45 4)  (847 388)  (847 388)  LC_2 Logic Functioning bit
 (48 4)  (850 388)  (850 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (802 389)  (802 389)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_7/cen
 (1 5)  (803 389)  (803 389)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_7/cen
 (36 5)  (838 389)  (838 389)  LC_2 Logic Functioning bit
 (37 5)  (839 389)  (839 389)  LC_2 Logic Functioning bit
 (38 5)  (840 389)  (840 389)  LC_2 Logic Functioning bit
 (39 5)  (841 389)  (841 389)  LC_2 Logic Functioning bit
 (32 6)  (834 390)  (834 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 390)  (835 390)  routing T_15_24.lc_trk_g2_0 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (838 390)  (838 390)  LC_3 Logic Functioning bit
 (37 6)  (839 390)  (839 390)  LC_3 Logic Functioning bit
 (38 6)  (840 390)  (840 390)  LC_3 Logic Functioning bit
 (39 6)  (841 390)  (841 390)  LC_3 Logic Functioning bit
 (45 6)  (847 390)  (847 390)  LC_3 Logic Functioning bit
 (46 6)  (848 390)  (848 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (855 390)  (855 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (817 391)  (817 391)  routing T_15_24.sp4_v_t_9 <X> T_15_24.lc_trk_g1_4
 (16 7)  (818 391)  (818 391)  routing T_15_24.sp4_v_t_9 <X> T_15_24.lc_trk_g1_4
 (17 7)  (819 391)  (819 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (36 7)  (838 391)  (838 391)  LC_3 Logic Functioning bit
 (37 7)  (839 391)  (839 391)  LC_3 Logic Functioning bit
 (38 7)  (840 391)  (840 391)  LC_3 Logic Functioning bit
 (39 7)  (841 391)  (841 391)  LC_3 Logic Functioning bit
 (8 8)  (810 392)  (810 392)  routing T_15_24.sp4_h_l_46 <X> T_15_24.sp4_h_r_7
 (10 8)  (812 392)  (812 392)  routing T_15_24.sp4_h_l_46 <X> T_15_24.sp4_h_r_7
 (11 8)  (813 392)  (813 392)  routing T_15_24.sp4_h_r_3 <X> T_15_24.sp4_v_b_8
 (14 8)  (816 392)  (816 392)  routing T_15_24.sp4_v_b_24 <X> T_15_24.lc_trk_g2_0
 (16 9)  (818 393)  (818 393)  routing T_15_24.sp4_v_b_24 <X> T_15_24.lc_trk_g2_0
 (17 9)  (819 393)  (819 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (8 12)  (810 396)  (810 396)  routing T_15_24.sp4_v_b_4 <X> T_15_24.sp4_h_r_10
 (9 12)  (811 396)  (811 396)  routing T_15_24.sp4_v_b_4 <X> T_15_24.sp4_h_r_10
 (10 12)  (812 396)  (812 396)  routing T_15_24.sp4_v_b_4 <X> T_15_24.sp4_h_r_10
 (17 12)  (819 396)  (819 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (824 396)  (824 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (825 396)  (825 396)  routing T_15_24.sp4_v_t_30 <X> T_15_24.lc_trk_g3_3
 (24 12)  (826 396)  (826 396)  routing T_15_24.sp4_v_t_30 <X> T_15_24.lc_trk_g3_3
 (0 14)  (802 398)  (802 398)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 398)  (803 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (817 398)  (817 398)  routing T_15_24.sp4_v_t_32 <X> T_15_24.lc_trk_g3_5
 (16 14)  (818 398)  (818 398)  routing T_15_24.sp4_v_t_32 <X> T_15_24.lc_trk_g3_5
 (17 14)  (819 398)  (819 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (32 14)  (834 398)  (834 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 398)  (835 398)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (836 398)  (836 398)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (838 398)  (838 398)  LC_7 Logic Functioning bit
 (37 14)  (839 398)  (839 398)  LC_7 Logic Functioning bit
 (38 14)  (840 398)  (840 398)  LC_7 Logic Functioning bit
 (39 14)  (841 398)  (841 398)  LC_7 Logic Functioning bit
 (45 14)  (847 398)  (847 398)  LC_7 Logic Functioning bit
 (0 15)  (802 399)  (802 399)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (36 15)  (838 399)  (838 399)  LC_7 Logic Functioning bit
 (37 15)  (839 399)  (839 399)  LC_7 Logic Functioning bit
 (38 15)  (840 399)  (840 399)  LC_7 Logic Functioning bit
 (39 15)  (841 399)  (841 399)  LC_7 Logic Functioning bit


LogicTile_16_24

 (15 0)  (871 384)  (871 384)  routing T_16_24.lft_op_1 <X> T_16_24.lc_trk_g0_1
 (17 0)  (873 384)  (873 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (874 384)  (874 384)  routing T_16_24.lft_op_1 <X> T_16_24.lc_trk_g0_1
 (26 0)  (882 384)  (882 384)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (885 384)  (885 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (6 1)  (862 385)  (862 385)  routing T_16_24.sp4_h_l_37 <X> T_16_24.sp4_h_r_0
 (26 1)  (882 385)  (882 385)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (883 385)  (883 385)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 385)  (885 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (892 385)  (892 385)  LC_0 Logic Functioning bit
 (37 1)  (893 385)  (893 385)  LC_0 Logic Functioning bit
 (38 1)  (894 385)  (894 385)  LC_0 Logic Functioning bit
 (39 1)  (895 385)  (895 385)  LC_0 Logic Functioning bit
 (40 1)  (896 385)  (896 385)  LC_0 Logic Functioning bit
 (41 1)  (897 385)  (897 385)  LC_0 Logic Functioning bit
 (42 1)  (898 385)  (898 385)  LC_0 Logic Functioning bit
 (43 1)  (899 385)  (899 385)  LC_0 Logic Functioning bit
 (21 2)  (877 386)  (877 386)  routing T_16_24.lft_op_7 <X> T_16_24.lc_trk_g0_7
 (22 2)  (878 386)  (878 386)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (880 386)  (880 386)  routing T_16_24.lft_op_7 <X> T_16_24.lc_trk_g0_7
 (14 4)  (870 388)  (870 388)  routing T_16_24.lft_op_0 <X> T_16_24.lc_trk_g1_0
 (25 4)  (881 388)  (881 388)  routing T_16_24.lft_op_2 <X> T_16_24.lc_trk_g1_2
 (32 4)  (888 388)  (888 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (890 388)  (890 388)  routing T_16_24.lc_trk_g1_0 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (896 388)  (896 388)  LC_2 Logic Functioning bit
 (41 4)  (897 388)  (897 388)  LC_2 Logic Functioning bit
 (42 4)  (898 388)  (898 388)  LC_2 Logic Functioning bit
 (43 4)  (899 388)  (899 388)  LC_2 Logic Functioning bit
 (4 5)  (860 389)  (860 389)  routing T_16_24.sp4_h_l_42 <X> T_16_24.sp4_h_r_3
 (6 5)  (862 389)  (862 389)  routing T_16_24.sp4_h_l_42 <X> T_16_24.sp4_h_r_3
 (15 5)  (871 389)  (871 389)  routing T_16_24.lft_op_0 <X> T_16_24.lc_trk_g1_0
 (17 5)  (873 389)  (873 389)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (878 389)  (878 389)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (880 389)  (880 389)  routing T_16_24.lft_op_2 <X> T_16_24.lc_trk_g1_2
 (40 5)  (896 389)  (896 389)  LC_2 Logic Functioning bit
 (41 5)  (897 389)  (897 389)  LC_2 Logic Functioning bit
 (42 5)  (898 389)  (898 389)  LC_2 Logic Functioning bit
 (43 5)  (899 389)  (899 389)  LC_2 Logic Functioning bit
 (22 6)  (878 390)  (878 390)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (880 390)  (880 390)  routing T_16_24.bot_op_7 <X> T_16_24.lc_trk_g1_7
 (31 8)  (887 392)  (887 392)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 392)  (888 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (896 392)  (896 392)  LC_4 Logic Functioning bit
 (41 8)  (897 392)  (897 392)  LC_4 Logic Functioning bit
 (42 8)  (898 392)  (898 392)  LC_4 Logic Functioning bit
 (43 8)  (899 392)  (899 392)  LC_4 Logic Functioning bit
 (31 9)  (887 393)  (887 393)  routing T_16_24.lc_trk_g0_7 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (40 9)  (896 393)  (896 393)  LC_4 Logic Functioning bit
 (41 9)  (897 393)  (897 393)  LC_4 Logic Functioning bit
 (42 9)  (898 393)  (898 393)  LC_4 Logic Functioning bit
 (43 9)  (899 393)  (899 393)  LC_4 Logic Functioning bit
 (8 12)  (864 396)  (864 396)  routing T_16_24.sp4_h_l_39 <X> T_16_24.sp4_h_r_10
 (10 12)  (866 396)  (866 396)  routing T_16_24.sp4_h_l_39 <X> T_16_24.sp4_h_r_10
 (26 12)  (882 396)  (882 396)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (885 396)  (885 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (888 396)  (888 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (890 396)  (890 396)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (892 396)  (892 396)  LC_6 Logic Functioning bit
 (37 12)  (893 396)  (893 396)  LC_6 Logic Functioning bit
 (38 12)  (894 396)  (894 396)  LC_6 Logic Functioning bit
 (39 12)  (895 396)  (895 396)  LC_6 Logic Functioning bit
 (40 12)  (896 396)  (896 396)  LC_6 Logic Functioning bit
 (41 12)  (897 396)  (897 396)  LC_6 Logic Functioning bit
 (42 12)  (898 396)  (898 396)  LC_6 Logic Functioning bit
 (43 12)  (899 396)  (899 396)  LC_6 Logic Functioning bit
 (26 13)  (882 397)  (882 397)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (883 397)  (883 397)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 397)  (885 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (887 397)  (887 397)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (37 13)  (893 397)  (893 397)  LC_6 Logic Functioning bit
 (39 13)  (895 397)  (895 397)  LC_6 Logic Functioning bit
 (40 13)  (896 397)  (896 397)  LC_6 Logic Functioning bit
 (42 13)  (898 397)  (898 397)  LC_6 Logic Functioning bit
 (19 14)  (875 398)  (875 398)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_17_24

 (14 0)  (924 384)  (924 384)  routing T_17_24.lft_op_0 <X> T_17_24.lc_trk_g0_0
 (25 0)  (935 384)  (935 384)  routing T_17_24.lft_op_2 <X> T_17_24.lc_trk_g0_2
 (27 0)  (937 384)  (937 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 384)  (938 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 384)  (939 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 384)  (940 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (942 384)  (942 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (945 384)  (945 384)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.input_2_0
 (36 0)  (946 384)  (946 384)  LC_0 Logic Functioning bit
 (39 0)  (949 384)  (949 384)  LC_0 Logic Functioning bit
 (41 0)  (951 384)  (951 384)  LC_0 Logic Functioning bit
 (42 0)  (952 384)  (952 384)  LC_0 Logic Functioning bit
 (44 0)  (954 384)  (954 384)  LC_0 Logic Functioning bit
 (53 0)  (963 384)  (963 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (925 385)  (925 385)  routing T_17_24.lft_op_0 <X> T_17_24.lc_trk_g0_0
 (17 1)  (927 385)  (927 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (932 385)  (932 385)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (934 385)  (934 385)  routing T_17_24.lft_op_2 <X> T_17_24.lc_trk_g0_2
 (32 1)  (942 385)  (942 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (945 385)  (945 385)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.input_2_0
 (36 1)  (946 385)  (946 385)  LC_0 Logic Functioning bit
 (39 1)  (949 385)  (949 385)  LC_0 Logic Functioning bit
 (41 1)  (951 385)  (951 385)  LC_0 Logic Functioning bit
 (42 1)  (952 385)  (952 385)  LC_0 Logic Functioning bit
 (49 1)  (959 385)  (959 385)  Carry_In_Mux bit 

 (14 2)  (924 386)  (924 386)  routing T_17_24.lft_op_4 <X> T_17_24.lc_trk_g0_4
 (15 2)  (925 386)  (925 386)  routing T_17_24.sp4_h_r_13 <X> T_17_24.lc_trk_g0_5
 (16 2)  (926 386)  (926 386)  routing T_17_24.sp4_h_r_13 <X> T_17_24.lc_trk_g0_5
 (17 2)  (927 386)  (927 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (928 386)  (928 386)  routing T_17_24.sp4_h_r_13 <X> T_17_24.lc_trk_g0_5
 (21 2)  (931 386)  (931 386)  routing T_17_24.sp4_v_b_15 <X> T_17_24.lc_trk_g0_7
 (22 2)  (932 386)  (932 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (933 386)  (933 386)  routing T_17_24.sp4_v_b_15 <X> T_17_24.lc_trk_g0_7
 (25 2)  (935 386)  (935 386)  routing T_17_24.sp4_h_r_14 <X> T_17_24.lc_trk_g0_6
 (29 2)  (939 386)  (939 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (940 386)  (940 386)  routing T_17_24.lc_trk_g0_4 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (942 386)  (942 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (945 386)  (945 386)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.input_2_1
 (36 2)  (946 386)  (946 386)  LC_1 Logic Functioning bit
 (39 2)  (949 386)  (949 386)  LC_1 Logic Functioning bit
 (41 2)  (951 386)  (951 386)  LC_1 Logic Functioning bit
 (42 2)  (952 386)  (952 386)  LC_1 Logic Functioning bit
 (44 2)  (954 386)  (954 386)  LC_1 Logic Functioning bit
 (51 2)  (961 386)  (961 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (15 3)  (925 387)  (925 387)  routing T_17_24.lft_op_4 <X> T_17_24.lc_trk_g0_4
 (17 3)  (927 387)  (927 387)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (931 387)  (931 387)  routing T_17_24.sp4_v_b_15 <X> T_17_24.lc_trk_g0_7
 (22 3)  (932 387)  (932 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (933 387)  (933 387)  routing T_17_24.sp4_h_r_14 <X> T_17_24.lc_trk_g0_6
 (24 3)  (934 387)  (934 387)  routing T_17_24.sp4_h_r_14 <X> T_17_24.lc_trk_g0_6
 (32 3)  (942 387)  (942 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (943 387)  (943 387)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.input_2_1
 (36 3)  (946 387)  (946 387)  LC_1 Logic Functioning bit
 (39 3)  (949 387)  (949 387)  LC_1 Logic Functioning bit
 (41 3)  (951 387)  (951 387)  LC_1 Logic Functioning bit
 (42 3)  (952 387)  (952 387)  LC_1 Logic Functioning bit
 (27 4)  (937 388)  (937 388)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (938 388)  (938 388)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 388)  (939 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (942 388)  (942 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (946 388)  (946 388)  LC_2 Logic Functioning bit
 (39 4)  (949 388)  (949 388)  LC_2 Logic Functioning bit
 (41 4)  (951 388)  (951 388)  LC_2 Logic Functioning bit
 (42 4)  (952 388)  (952 388)  LC_2 Logic Functioning bit
 (44 4)  (954 388)  (954 388)  LC_2 Logic Functioning bit
 (53 4)  (963 388)  (963 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (32 5)  (942 389)  (942 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (945 389)  (945 389)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.input_2_2
 (36 5)  (946 389)  (946 389)  LC_2 Logic Functioning bit
 (39 5)  (949 389)  (949 389)  LC_2 Logic Functioning bit
 (41 5)  (951 389)  (951 389)  LC_2 Logic Functioning bit
 (42 5)  (952 389)  (952 389)  LC_2 Logic Functioning bit
 (25 6)  (935 390)  (935 390)  routing T_17_24.lft_op_6 <X> T_17_24.lc_trk_g1_6
 (29 6)  (939 390)  (939 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 390)  (942 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (946 390)  (946 390)  LC_3 Logic Functioning bit
 (37 6)  (947 390)  (947 390)  LC_3 Logic Functioning bit
 (38 6)  (948 390)  (948 390)  LC_3 Logic Functioning bit
 (39 6)  (949 390)  (949 390)  LC_3 Logic Functioning bit
 (44 6)  (954 390)  (954 390)  LC_3 Logic Functioning bit
 (22 7)  (932 391)  (932 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (934 391)  (934 391)  routing T_17_24.lft_op_6 <X> T_17_24.lc_trk_g1_6
 (40 7)  (950 391)  (950 391)  LC_3 Logic Functioning bit
 (41 7)  (951 391)  (951 391)  LC_3 Logic Functioning bit
 (42 7)  (952 391)  (952 391)  LC_3 Logic Functioning bit
 (43 7)  (953 391)  (953 391)  LC_3 Logic Functioning bit
 (46 7)  (956 391)  (956 391)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (25 8)  (935 392)  (935 392)  routing T_17_24.sp4_h_r_34 <X> T_17_24.lc_trk_g2_2
 (27 8)  (937 392)  (937 392)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 392)  (939 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 392)  (940 392)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (942 392)  (942 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (946 392)  (946 392)  LC_4 Logic Functioning bit
 (39 8)  (949 392)  (949 392)  LC_4 Logic Functioning bit
 (41 8)  (951 392)  (951 392)  LC_4 Logic Functioning bit
 (42 8)  (952 392)  (952 392)  LC_4 Logic Functioning bit
 (44 8)  (954 392)  (954 392)  LC_4 Logic Functioning bit
 (15 9)  (925 393)  (925 393)  routing T_17_24.tnr_op_0 <X> T_17_24.lc_trk_g2_0
 (17 9)  (927 393)  (927 393)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (932 393)  (932 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (933 393)  (933 393)  routing T_17_24.sp4_h_r_34 <X> T_17_24.lc_trk_g2_2
 (24 9)  (934 393)  (934 393)  routing T_17_24.sp4_h_r_34 <X> T_17_24.lc_trk_g2_2
 (30 9)  (940 393)  (940 393)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (942 393)  (942 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (943 393)  (943 393)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.input_2_4
 (35 9)  (945 393)  (945 393)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.input_2_4
 (36 9)  (946 393)  (946 393)  LC_4 Logic Functioning bit
 (39 9)  (949 393)  (949 393)  LC_4 Logic Functioning bit
 (41 9)  (951 393)  (951 393)  LC_4 Logic Functioning bit
 (42 9)  (952 393)  (952 393)  LC_4 Logic Functioning bit
 (46 9)  (956 393)  (956 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (927 394)  (927 394)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (928 394)  (928 394)  routing T_17_24.bnl_op_5 <X> T_17_24.lc_trk_g2_5
 (28 10)  (938 394)  (938 394)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 394)  (939 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 394)  (940 394)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (942 394)  (942 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (945 394)  (945 394)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.input_2_5
 (36 10)  (946 394)  (946 394)  LC_5 Logic Functioning bit
 (39 10)  (949 394)  (949 394)  LC_5 Logic Functioning bit
 (41 10)  (951 394)  (951 394)  LC_5 Logic Functioning bit
 (42 10)  (952 394)  (952 394)  LC_5 Logic Functioning bit
 (44 10)  (954 394)  (954 394)  LC_5 Logic Functioning bit
 (16 11)  (926 395)  (926 395)  routing T_17_24.sp12_v_b_12 <X> T_17_24.lc_trk_g2_4
 (17 11)  (927 395)  (927 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (928 395)  (928 395)  routing T_17_24.bnl_op_5 <X> T_17_24.lc_trk_g2_5
 (32 11)  (942 395)  (942 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (943 395)  (943 395)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.input_2_5
 (34 11)  (944 395)  (944 395)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.input_2_5
 (35 11)  (945 395)  (945 395)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.input_2_5
 (36 11)  (946 395)  (946 395)  LC_5 Logic Functioning bit
 (39 11)  (949 395)  (949 395)  LC_5 Logic Functioning bit
 (41 11)  (951 395)  (951 395)  LC_5 Logic Functioning bit
 (42 11)  (952 395)  (952 395)  LC_5 Logic Functioning bit
 (46 11)  (956 395)  (956 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (924 396)  (924 396)  routing T_17_24.sp4_v_t_21 <X> T_17_24.lc_trk_g3_0
 (29 12)  (939 396)  (939 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 396)  (940 396)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (942 396)  (942 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (946 396)  (946 396)  LC_6 Logic Functioning bit
 (39 12)  (949 396)  (949 396)  LC_6 Logic Functioning bit
 (41 12)  (951 396)  (951 396)  LC_6 Logic Functioning bit
 (42 12)  (952 396)  (952 396)  LC_6 Logic Functioning bit
 (44 12)  (954 396)  (954 396)  LC_6 Logic Functioning bit
 (14 13)  (924 397)  (924 397)  routing T_17_24.sp4_v_t_21 <X> T_17_24.lc_trk_g3_0
 (16 13)  (926 397)  (926 397)  routing T_17_24.sp4_v_t_21 <X> T_17_24.lc_trk_g3_0
 (17 13)  (927 397)  (927 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (30 13)  (940 397)  (940 397)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (942 397)  (942 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (943 397)  (943 397)  routing T_17_24.lc_trk_g2_0 <X> T_17_24.input_2_6
 (36 13)  (946 397)  (946 397)  LC_6 Logic Functioning bit
 (39 13)  (949 397)  (949 397)  LC_6 Logic Functioning bit
 (41 13)  (951 397)  (951 397)  LC_6 Logic Functioning bit
 (42 13)  (952 397)  (952 397)  LC_6 Logic Functioning bit
 (52 13)  (962 397)  (962 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (924 398)  (924 398)  routing T_17_24.bnl_op_4 <X> T_17_24.lc_trk_g3_4
 (25 14)  (935 398)  (935 398)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6
 (26 14)  (936 398)  (936 398)  routing T_17_24.lc_trk_g0_5 <X> T_17_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (938 398)  (938 398)  routing T_17_24.lc_trk_g2_0 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 398)  (939 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (942 398)  (942 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (40 14)  (950 398)  (950 398)  LC_7 Logic Functioning bit
 (41 14)  (951 398)  (951 398)  LC_7 Logic Functioning bit
 (42 14)  (952 398)  (952 398)  LC_7 Logic Functioning bit
 (43 14)  (953 398)  (953 398)  LC_7 Logic Functioning bit
 (14 15)  (924 399)  (924 399)  routing T_17_24.bnl_op_4 <X> T_17_24.lc_trk_g3_4
 (17 15)  (927 399)  (927 399)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (932 399)  (932 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (933 399)  (933 399)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6
 (24 15)  (934 399)  (934 399)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6
 (25 15)  (935 399)  (935 399)  routing T_17_24.sp4_h_r_46 <X> T_17_24.lc_trk_g3_6
 (29 15)  (939 399)  (939 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (946 399)  (946 399)  LC_7 Logic Functioning bit
 (37 15)  (947 399)  (947 399)  LC_7 Logic Functioning bit
 (38 15)  (948 399)  (948 399)  LC_7 Logic Functioning bit
 (39 15)  (949 399)  (949 399)  LC_7 Logic Functioning bit
 (52 15)  (962 399)  (962 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_18_24

 (25 0)  (989 384)  (989 384)  routing T_18_24.sp4_h_r_10 <X> T_18_24.lc_trk_g0_2
 (27 0)  (991 384)  (991 384)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 384)  (993 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (996 384)  (996 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1000 384)  (1000 384)  LC_0 Logic Functioning bit
 (37 0)  (1001 384)  (1001 384)  LC_0 Logic Functioning bit
 (38 0)  (1002 384)  (1002 384)  LC_0 Logic Functioning bit
 (39 0)  (1003 384)  (1003 384)  LC_0 Logic Functioning bit
 (44 0)  (1008 384)  (1008 384)  LC_0 Logic Functioning bit
 (22 1)  (986 385)  (986 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (987 385)  (987 385)  routing T_18_24.sp4_h_r_10 <X> T_18_24.lc_trk_g0_2
 (24 1)  (988 385)  (988 385)  routing T_18_24.sp4_h_r_10 <X> T_18_24.lc_trk_g0_2
 (30 1)  (994 385)  (994 385)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (36 1)  (1000 385)  (1000 385)  LC_0 Logic Functioning bit
 (37 1)  (1001 385)  (1001 385)  LC_0 Logic Functioning bit
 (38 1)  (1002 385)  (1002 385)  LC_0 Logic Functioning bit
 (39 1)  (1003 385)  (1003 385)  LC_0 Logic Functioning bit
 (49 1)  (1013 385)  (1013 385)  Carry_In_Mux bit 

 (53 1)  (1017 385)  (1017 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (964 386)  (964 386)  routing T_18_24.glb_netwk_7 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (1 2)  (965 386)  (965 386)  routing T_18_24.glb_netwk_7 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (966 386)  (966 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (991 386)  (991 386)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (992 386)  (992 386)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 386)  (993 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (994 386)  (994 386)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (996 386)  (996 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 386)  (1000 386)  LC_1 Logic Functioning bit
 (37 2)  (1001 386)  (1001 386)  LC_1 Logic Functioning bit
 (38 2)  (1002 386)  (1002 386)  LC_1 Logic Functioning bit
 (39 2)  (1003 386)  (1003 386)  LC_1 Logic Functioning bit
 (44 2)  (1008 386)  (1008 386)  LC_1 Logic Functioning bit
 (0 3)  (964 387)  (964 387)  routing T_18_24.glb_netwk_7 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (30 3)  (994 387)  (994 387)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (1000 387)  (1000 387)  LC_1 Logic Functioning bit
 (37 3)  (1001 387)  (1001 387)  LC_1 Logic Functioning bit
 (38 3)  (1002 387)  (1002 387)  LC_1 Logic Functioning bit
 (39 3)  (1003 387)  (1003 387)  LC_1 Logic Functioning bit
 (51 3)  (1015 387)  (1015 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (964 388)  (964 388)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_7/cen
 (1 4)  (965 388)  (965 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (27 4)  (991 388)  (991 388)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (992 388)  (992 388)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 388)  (993 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (994 388)  (994 388)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (996 388)  (996 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 388)  (1000 388)  LC_2 Logic Functioning bit
 (37 4)  (1001 388)  (1001 388)  LC_2 Logic Functioning bit
 (38 4)  (1002 388)  (1002 388)  LC_2 Logic Functioning bit
 (39 4)  (1003 388)  (1003 388)  LC_2 Logic Functioning bit
 (44 4)  (1008 388)  (1008 388)  LC_2 Logic Functioning bit
 (1 5)  (965 389)  (965 389)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_7/cen
 (22 5)  (986 389)  (986 389)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (987 389)  (987 389)  routing T_18_24.sp12_h_r_10 <X> T_18_24.lc_trk_g1_2
 (36 5)  (1000 389)  (1000 389)  LC_2 Logic Functioning bit
 (37 5)  (1001 389)  (1001 389)  LC_2 Logic Functioning bit
 (38 5)  (1002 389)  (1002 389)  LC_2 Logic Functioning bit
 (39 5)  (1003 389)  (1003 389)  LC_2 Logic Functioning bit
 (47 5)  (1011 389)  (1011 389)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (29 6)  (993 390)  (993 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 390)  (996 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 390)  (1000 390)  LC_3 Logic Functioning bit
 (37 6)  (1001 390)  (1001 390)  LC_3 Logic Functioning bit
 (38 6)  (1002 390)  (1002 390)  LC_3 Logic Functioning bit
 (39 6)  (1003 390)  (1003 390)  LC_3 Logic Functioning bit
 (44 6)  (1008 390)  (1008 390)  LC_3 Logic Functioning bit
 (30 7)  (994 391)  (994 391)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (1000 391)  (1000 391)  LC_3 Logic Functioning bit
 (37 7)  (1001 391)  (1001 391)  LC_3 Logic Functioning bit
 (38 7)  (1002 391)  (1002 391)  LC_3 Logic Functioning bit
 (39 7)  (1003 391)  (1003 391)  LC_3 Logic Functioning bit
 (47 7)  (1011 391)  (1011 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (25 8)  (989 392)  (989 392)  routing T_18_24.sp4_h_r_42 <X> T_18_24.lc_trk_g2_2
 (32 8)  (996 392)  (996 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1001 392)  (1001 392)  LC_4 Logic Functioning bit
 (39 8)  (1003 392)  (1003 392)  LC_4 Logic Functioning bit
 (41 8)  (1005 392)  (1005 392)  LC_4 Logic Functioning bit
 (43 8)  (1007 392)  (1007 392)  LC_4 Logic Functioning bit
 (45 8)  (1009 392)  (1009 392)  LC_4 Logic Functioning bit
 (51 8)  (1015 392)  (1015 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (986 393)  (986 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (987 393)  (987 393)  routing T_18_24.sp4_h_r_42 <X> T_18_24.lc_trk_g2_2
 (24 9)  (988 393)  (988 393)  routing T_18_24.sp4_h_r_42 <X> T_18_24.lc_trk_g2_2
 (25 9)  (989 393)  (989 393)  routing T_18_24.sp4_h_r_42 <X> T_18_24.lc_trk_g2_2
 (26 9)  (990 393)  (990 393)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 393)  (993 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (1000 393)  (1000 393)  LC_4 Logic Functioning bit
 (38 9)  (1002 393)  (1002 393)  LC_4 Logic Functioning bit
 (40 9)  (1004 393)  (1004 393)  LC_4 Logic Functioning bit
 (42 9)  (1006 393)  (1006 393)  LC_4 Logic Functioning bit
 (48 9)  (1012 393)  (1012 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 12)  (969 396)  (969 396)  routing T_18_24.sp4_v_b_3 <X> T_18_24.sp4_h_r_9
 (4 13)  (968 397)  (968 397)  routing T_18_24.sp4_v_b_3 <X> T_18_24.sp4_h_r_9
 (6 13)  (970 397)  (970 397)  routing T_18_24.sp4_v_b_3 <X> T_18_24.sp4_h_r_9
 (0 14)  (964 398)  (964 398)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 398)  (965 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (986 398)  (986 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (987 398)  (987 398)  routing T_18_24.sp12_v_b_23 <X> T_18_24.lc_trk_g3_7
 (0 15)  (964 399)  (964 399)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (14 15)  (978 399)  (978 399)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g3_4
 (15 15)  (979 399)  (979 399)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g3_4
 (16 15)  (980 399)  (980 399)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g3_4
 (17 15)  (981 399)  (981 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (985 399)  (985 399)  routing T_18_24.sp12_v_b_23 <X> T_18_24.lc_trk_g3_7


LogicTile_20_24

 (9 0)  (1069 384)  (1069 384)  routing T_20_24.sp4_h_l_47 <X> T_20_24.sp4_h_r_1
 (10 0)  (1070 384)  (1070 384)  routing T_20_24.sp4_h_l_47 <X> T_20_24.sp4_h_r_1
 (3 5)  (1063 389)  (1063 389)  routing T_20_24.sp12_h_l_23 <X> T_20_24.sp12_h_r_0
 (8 6)  (1068 390)  (1068 390)  routing T_20_24.sp4_h_r_4 <X> T_20_24.sp4_h_l_41


LogicTile_21_24

 (4 9)  (1118 393)  (1118 393)  routing T_21_24.sp4_h_l_47 <X> T_21_24.sp4_h_r_6
 (6 9)  (1120 393)  (1120 393)  routing T_21_24.sp4_h_l_47 <X> T_21_24.sp4_h_r_6
 (5 12)  (1119 396)  (1119 396)  routing T_21_24.sp4_h_l_43 <X> T_21_24.sp4_h_r_9
 (12 12)  (1126 396)  (1126 396)  routing T_21_24.sp4_h_l_45 <X> T_21_24.sp4_h_r_11
 (4 13)  (1118 397)  (1118 397)  routing T_21_24.sp4_h_l_43 <X> T_21_24.sp4_h_r_9
 (13 13)  (1127 397)  (1127 397)  routing T_21_24.sp4_h_l_45 <X> T_21_24.sp4_h_r_11


LogicTile_22_24

 (6 13)  (1174 397)  (1174 397)  routing T_22_24.sp4_h_l_44 <X> T_22_24.sp4_h_r_9
 (8 14)  (1176 398)  (1176 398)  routing T_22_24.sp4_h_r_10 <X> T_22_24.sp4_h_l_47


LogicTile_23_24

 (8 13)  (1230 397)  (1230 397)  routing T_23_24.sp4_h_r_10 <X> T_23_24.sp4_v_b_10


LogicTile_24_24

 (8 0)  (1284 384)  (1284 384)  routing T_24_24.sp4_h_l_36 <X> T_24_24.sp4_h_r_1
 (25 0)  (1301 384)  (1301 384)  routing T_24_24.sp4_v_b_2 <X> T_24_24.lc_trk_g0_2
 (17 1)  (1293 385)  (1293 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1298 385)  (1298 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1299 385)  (1299 385)  routing T_24_24.sp4_v_b_2 <X> T_24_24.lc_trk_g0_2
 (0 2)  (1276 386)  (1276 386)  routing T_24_24.glb_netwk_7 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1277 386)  (1277 386)  routing T_24_24.glb_netwk_7 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1278 386)  (1278 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (1305 386)  (1305 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1308 386)  (1308 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1312 386)  (1312 386)  LC_1 Logic Functioning bit
 (38 2)  (1314 386)  (1314 386)  LC_1 Logic Functioning bit
 (41 2)  (1317 386)  (1317 386)  LC_1 Logic Functioning bit
 (43 2)  (1319 386)  (1319 386)  LC_1 Logic Functioning bit
 (45 2)  (1321 386)  (1321 386)  LC_1 Logic Functioning bit
 (0 3)  (1276 387)  (1276 387)  routing T_24_24.glb_netwk_7 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (28 3)  (1304 387)  (1304 387)  routing T_24_24.lc_trk_g2_1 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1305 387)  (1305 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1307 387)  (1307 387)  routing T_24_24.lc_trk_g0_2 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (1312 387)  (1312 387)  LC_1 Logic Functioning bit
 (38 3)  (1314 387)  (1314 387)  LC_1 Logic Functioning bit
 (40 3)  (1316 387)  (1316 387)  LC_1 Logic Functioning bit
 (42 3)  (1318 387)  (1318 387)  LC_1 Logic Functioning bit
 (47 3)  (1323 387)  (1323 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1327 387)  (1327 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 5)  (1288 389)  (1288 389)  routing T_24_24.sp4_h_r_5 <X> T_24_24.sp4_v_b_5
 (10 6)  (1286 390)  (1286 390)  routing T_24_24.sp4_v_b_11 <X> T_24_24.sp4_h_l_41
 (17 8)  (1293 392)  (1293 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1294 392)  (1294 392)  routing T_24_24.wire_logic_cluster/lc_1/out <X> T_24_24.lc_trk_g2_1
 (21 10)  (1297 394)  (1297 394)  routing T_24_24.wire_logic_cluster/lc_7/out <X> T_24_24.lc_trk_g2_7
 (22 10)  (1298 394)  (1298 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (8 12)  (1284 396)  (1284 396)  routing T_24_24.sp4_v_b_4 <X> T_24_24.sp4_h_r_10
 (9 12)  (1285 396)  (1285 396)  routing T_24_24.sp4_v_b_4 <X> T_24_24.sp4_h_r_10
 (10 12)  (1286 396)  (1286 396)  routing T_24_24.sp4_v_b_4 <X> T_24_24.sp4_h_r_10
 (1 14)  (1277 398)  (1277 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (15 14)  (1291 398)  (1291 398)  routing T_24_24.tnr_op_5 <X> T_24_24.lc_trk_g3_5
 (17 14)  (1293 398)  (1293 398)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (1302 398)  (1302 398)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (1305 398)  (1305 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1307 398)  (1307 398)  routing T_24_24.lc_trk_g3_5 <X> T_24_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1308 398)  (1308 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1309 398)  (1309 398)  routing T_24_24.lc_trk_g3_5 <X> T_24_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (1310 398)  (1310 398)  routing T_24_24.lc_trk_g3_5 <X> T_24_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1312 398)  (1312 398)  LC_7 Logic Functioning bit
 (38 14)  (1314 398)  (1314 398)  LC_7 Logic Functioning bit
 (45 14)  (1321 398)  (1321 398)  LC_7 Logic Functioning bit
 (48 14)  (1324 398)  (1324 398)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (1276 399)  (1276 399)  routing T_24_24.glb_netwk_2 <X> T_24_24.wire_logic_cluster/lc_7/s_r
 (26 15)  (1302 399)  (1302 399)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1304 399)  (1304 399)  routing T_24_24.lc_trk_g2_7 <X> T_24_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1305 399)  (1305 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1306 399)  (1306 399)  routing T_24_24.lc_trk_g0_2 <X> T_24_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (1312 399)  (1312 399)  LC_7 Logic Functioning bit
 (37 15)  (1313 399)  (1313 399)  LC_7 Logic Functioning bit
 (38 15)  (1314 399)  (1314 399)  LC_7 Logic Functioning bit
 (39 15)  (1315 399)  (1315 399)  LC_7 Logic Functioning bit
 (40 15)  (1316 399)  (1316 399)  LC_7 Logic Functioning bit
 (42 15)  (1318 399)  (1318 399)  LC_7 Logic Functioning bit


DSP_Tile_25_24

 (7 0)  (1337 384)  (1337 384)  MAC16 functional bit: MULT1_bram_cbit_1

 (22 0)  (1352 384)  (1352 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1353 384)  (1353 384)  routing T_25_24.sp12_h_r_11 <X> T_25_24.lc_trk_g0_3
 (32 0)  (1362 384)  (1362 384)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g3_0 wire_mult/lc_0/in_3
 (33 0)  (1363 384)  (1363 384)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.wire_mult/lc_0/in_3
 (34 0)  (1364 384)  (1364 384)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.wire_mult/lc_0/in_3
 (36 0)  (1366 384)  (1366 384)  LC_0 Logic Functioning bit
 (37 0)  (1367 384)  (1367 384)  LC_0 Logic Functioning bit
 (42 0)  (1372 384)  (1372 384)  LC_0 Logic Functioning bit
 (43 0)  (1373 384)  (1373 384)  LC_0 Logic Functioning bit
 (46 0)  (1376 384)  (1376 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_mult/mult/O_8 sp4_h_r_16
 (50 0)  (1380 384)  (1380 384)  Cascade buffer Enable bit: MULT1_LC00_inmux02_5

 (7 1)  (1337 385)  (1337 385)  MAC16 functional bit: MULT1_bram_cbit_0

 (15 1)  (1345 385)  (1345 385)  routing T_25_24.sp4_v_b_16 <X> T_25_24.lc_trk_g0_0
 (16 1)  (1346 385)  (1346 385)  routing T_25_24.sp4_v_b_16 <X> T_25_24.lc_trk_g0_0
 (17 1)  (1347 385)  (1347 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_16 lc_trk_g0_0
 (29 1)  (1359 385)  (1359 385)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g0_0 wire_mult/lc_0/in_0
 (36 1)  (1366 385)  (1366 385)  LC_0 Logic Functioning bit
 (37 1)  (1367 385)  (1367 385)  LC_0 Logic Functioning bit
 (42 1)  (1372 385)  (1372 385)  LC_0 Logic Functioning bit
 (43 1)  (1373 385)  (1373 385)  LC_0 Logic Functioning bit
 (14 2)  (1344 386)  (1344 386)  routing T_25_24.sp4_h_r_12 <X> T_25_24.lc_trk_g0_4
 (21 2)  (1351 386)  (1351 386)  routing T_25_24.sp4_h_l_10 <X> T_25_24.lc_trk_g0_7
 (22 2)  (1352 386)  (1352 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1353 386)  (1353 386)  routing T_25_24.sp4_h_l_10 <X> T_25_24.lc_trk_g0_7
 (24 2)  (1354 386)  (1354 386)  routing T_25_24.sp4_h_l_10 <X> T_25_24.lc_trk_g0_7
 (25 2)  (1355 386)  (1355 386)  routing T_25_24.sp4_v_t_3 <X> T_25_24.lc_trk_g0_6
 (31 2)  (1361 386)  (1361 386)  routing T_25_24.lc_trk_g1_7 <X> T_25_24.wire_mult/lc_1/in_3
 (32 2)  (1362 386)  (1362 386)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g1_7 wire_mult/lc_1/in_3
 (34 2)  (1364 386)  (1364 386)  routing T_25_24.lc_trk_g1_7 <X> T_25_24.wire_mult/lc_1/in_3
 (36 2)  (1366 386)  (1366 386)  LC_1 Logic Functioning bit
 (37 2)  (1367 386)  (1367 386)  LC_1 Logic Functioning bit
 (42 2)  (1372 386)  (1372 386)  LC_1 Logic Functioning bit
 (43 2)  (1373 386)  (1373 386)  LC_1 Logic Functioning bit
 (50 2)  (1380 386)  (1380 386)  Cascade buffer Enable bit: MULT1_LC01_inmux02_5

 (15 3)  (1345 387)  (1345 387)  routing T_25_24.sp4_h_r_12 <X> T_25_24.lc_trk_g0_4
 (16 3)  (1346 387)  (1346 387)  routing T_25_24.sp4_h_r_12 <X> T_25_24.lc_trk_g0_4
 (17 3)  (1347 387)  (1347 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (21 3)  (1351 387)  (1351 387)  routing T_25_24.sp4_h_l_10 <X> T_25_24.lc_trk_g0_7
 (22 3)  (1352 387)  (1352 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1353 387)  (1353 387)  routing T_25_24.sp4_v_t_3 <X> T_25_24.lc_trk_g0_6
 (25 3)  (1355 387)  (1355 387)  routing T_25_24.sp4_v_t_3 <X> T_25_24.lc_trk_g0_6
 (31 3)  (1361 387)  (1361 387)  routing T_25_24.lc_trk_g1_7 <X> T_25_24.wire_mult/lc_1/in_3
 (36 3)  (1366 387)  (1366 387)  LC_1 Logic Functioning bit
 (37 3)  (1367 387)  (1367 387)  LC_1 Logic Functioning bit
 (42 3)  (1372 387)  (1372 387)  LC_1 Logic Functioning bit
 (43 3)  (1373 387)  (1373 387)  LC_1 Logic Functioning bit
 (47 3)  (1377 387)  (1377 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_mult/mult/O_9 sp4_h_r_34
 (31 4)  (1361 388)  (1361 388)  routing T_25_24.lc_trk_g0_7 <X> T_25_24.wire_mult/lc_2/in_3
 (32 4)  (1362 388)  (1362 388)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g0_7 wire_mult/lc_2/in_3
 (36 4)  (1366 388)  (1366 388)  LC_2 Logic Functioning bit
 (37 4)  (1367 388)  (1367 388)  LC_2 Logic Functioning bit
 (42 4)  (1372 388)  (1372 388)  LC_2 Logic Functioning bit
 (43 4)  (1373 388)  (1373 388)  LC_2 Logic Functioning bit
 (50 4)  (1380 388)  (1380 388)  Cascade buffer Enable bit: MULT1_LC02_inmux02_5

 (31 5)  (1361 389)  (1361 389)  routing T_25_24.lc_trk_g0_7 <X> T_25_24.wire_mult/lc_2/in_3
 (36 5)  (1366 389)  (1366 389)  LC_2 Logic Functioning bit
 (37 5)  (1367 389)  (1367 389)  LC_2 Logic Functioning bit
 (42 5)  (1372 389)  (1372 389)  LC_2 Logic Functioning bit
 (43 5)  (1373 389)  (1373 389)  LC_2 Logic Functioning bit
 (7 6)  (1337 390)  (1337 390)  MAC16 functional bit: MULT1_bram_cbit_7

 (21 6)  (1351 390)  (1351 390)  routing T_25_24.sp4_v_t_2 <X> T_25_24.lc_trk_g1_7
 (22 6)  (1352 390)  (1352 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (1353 390)  (1353 390)  routing T_25_24.sp4_v_t_2 <X> T_25_24.lc_trk_g1_7
 (31 6)  (1361 390)  (1361 390)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_mult/lc_3/in_3
 (32 6)  (1362 390)  (1362 390)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g2_4 wire_mult/lc_3/in_3
 (33 6)  (1363 390)  (1363 390)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_mult/lc_3/in_3
 (36 6)  (1366 390)  (1366 390)  LC_3 Logic Functioning bit
 (37 6)  (1367 390)  (1367 390)  LC_3 Logic Functioning bit
 (42 6)  (1372 390)  (1372 390)  LC_3 Logic Functioning bit
 (43 6)  (1373 390)  (1373 390)  LC_3 Logic Functioning bit
 (48 6)  (1378 390)  (1378 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_mult/mult/O_11 sp4_v_b_6
 (50 6)  (1380 390)  (1380 390)  Cascade buffer Enable bit: MULT1_LC03_inmux02_5

 (10 7)  (1340 391)  (1340 391)  routing T_25_24.sp4_h_l_46 <X> T_25_24.sp4_v_t_41
 (21 7)  (1351 391)  (1351 391)  routing T_25_24.sp4_v_t_2 <X> T_25_24.lc_trk_g1_7
 (36 7)  (1366 391)  (1366 391)  LC_3 Logic Functioning bit
 (37 7)  (1367 391)  (1367 391)  LC_3 Logic Functioning bit
 (42 7)  (1372 391)  (1372 391)  LC_3 Logic Functioning bit
 (43 7)  (1373 391)  (1373 391)  LC_3 Logic Functioning bit
 (32 8)  (1362 392)  (1362 392)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g0_3 wire_mult/lc_4/in_3
 (36 8)  (1366 392)  (1366 392)  LC_4 Logic Functioning bit
 (37 8)  (1367 392)  (1367 392)  LC_4 Logic Functioning bit
 (42 8)  (1372 392)  (1372 392)  LC_4 Logic Functioning bit
 (43 8)  (1373 392)  (1373 392)  LC_4 Logic Functioning bit
 (50 8)  (1380 392)  (1380 392)  Cascade buffer Enable bit: MULT1_LC04_inmux02_5

 (31 9)  (1361 393)  (1361 393)  routing T_25_24.lc_trk_g0_3 <X> T_25_24.wire_mult/lc_4/in_3
 (36 9)  (1366 393)  (1366 393)  LC_4 Logic Functioning bit
 (37 9)  (1367 393)  (1367 393)  LC_4 Logic Functioning bit
 (42 9)  (1372 393)  (1372 393)  LC_4 Logic Functioning bit
 (43 9)  (1373 393)  (1373 393)  LC_4 Logic Functioning bit
 (48 9)  (1378 393)  (1378 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_mult/mult/O_12 sp4_v_b_8
 (14 10)  (1344 394)  (1344 394)  routing T_25_24.sp4_v_t_25 <X> T_25_24.lc_trk_g2_4
 (31 10)  (1361 394)  (1361 394)  routing T_25_24.lc_trk_g0_6 <X> T_25_24.wire_mult/lc_5/in_3
 (32 10)  (1362 394)  (1362 394)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g0_6 wire_mult/lc_5/in_3
 (36 10)  (1366 394)  (1366 394)  LC_5 Logic Functioning bit
 (37 10)  (1367 394)  (1367 394)  LC_5 Logic Functioning bit
 (42 10)  (1372 394)  (1372 394)  LC_5 Logic Functioning bit
 (43 10)  (1373 394)  (1373 394)  LC_5 Logic Functioning bit
 (50 10)  (1380 394)  (1380 394)  Cascade buffer Enable bit: MULT1_LC05_inmux02_5

 (51 10)  (1381 394)  (1381 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_mult/mult/O_13 sp4_v_b_42
 (14 11)  (1344 395)  (1344 395)  routing T_25_24.sp4_v_t_25 <X> T_25_24.lc_trk_g2_4
 (16 11)  (1346 395)  (1346 395)  routing T_25_24.sp4_v_t_25 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1347 395)  (1347 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (31 11)  (1361 395)  (1361 395)  routing T_25_24.lc_trk_g0_6 <X> T_25_24.wire_mult/lc_5/in_3
 (36 11)  (1366 395)  (1366 395)  LC_5 Logic Functioning bit
 (37 11)  (1367 395)  (1367 395)  LC_5 Logic Functioning bit
 (42 11)  (1372 395)  (1372 395)  LC_5 Logic Functioning bit
 (43 11)  (1373 395)  (1373 395)  LC_5 Logic Functioning bit
 (31 12)  (1361 396)  (1361 396)  routing T_25_24.lc_trk_g3_4 <X> T_25_24.wire_mult/lc_6/in_3
 (32 12)  (1362 396)  (1362 396)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g3_4 wire_mult/lc_6/in_3
 (33 12)  (1363 396)  (1363 396)  routing T_25_24.lc_trk_g3_4 <X> T_25_24.wire_mult/lc_6/in_3
 (34 12)  (1364 396)  (1364 396)  routing T_25_24.lc_trk_g3_4 <X> T_25_24.wire_mult/lc_6/in_3
 (36 12)  (1366 396)  (1366 396)  LC_6 Logic Functioning bit
 (37 12)  (1367 396)  (1367 396)  LC_6 Logic Functioning bit
 (42 12)  (1372 396)  (1372 396)  LC_6 Logic Functioning bit
 (43 12)  (1373 396)  (1373 396)  LC_6 Logic Functioning bit
 (50 12)  (1380 396)  (1380 396)  Cascade buffer Enable bit: MULT1_LC06_inmux02_5

 (14 13)  (1344 397)  (1344 397)  routing T_25_24.sp12_v_t_15 <X> T_25_24.lc_trk_g3_0
 (16 13)  (1346 397)  (1346 397)  routing T_25_24.sp12_v_t_15 <X> T_25_24.lc_trk_g3_0
 (17 13)  (1347 397)  (1347 397)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_15 lc_trk_g3_0
 (36 13)  (1366 397)  (1366 397)  LC_6 Logic Functioning bit
 (37 13)  (1367 397)  (1367 397)  LC_6 Logic Functioning bit
 (42 13)  (1372 397)  (1372 397)  LC_6 Logic Functioning bit
 (43 13)  (1373 397)  (1373 397)  LC_6 Logic Functioning bit
 (48 13)  (1378 397)  (1378 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_mult/mult/O_14 sp4_v_b_12
 (11 14)  (1341 398)  (1341 398)  routing T_25_24.sp4_h_l_43 <X> T_25_24.sp4_v_t_46
 (14 14)  (1344 398)  (1344 398)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g3_4
 (31 14)  (1361 398)  (1361 398)  routing T_25_24.lc_trk_g0_4 <X> T_25_24.wire_mult/lc_7/in_3
 (32 14)  (1362 398)  (1362 398)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g0_4 wire_mult/lc_7/in_3
 (36 14)  (1366 398)  (1366 398)  LC_7 Logic Functioning bit
 (37 14)  (1367 398)  (1367 398)  LC_7 Logic Functioning bit
 (42 14)  (1372 398)  (1372 398)  LC_7 Logic Functioning bit
 (43 14)  (1373 398)  (1373 398)  LC_7 Logic Functioning bit
 (50 14)  (1380 398)  (1380 398)  Cascade buffer Enable bit: MULT1_LC07_inmux02_5

 (5 15)  (1335 399)  (1335 399)  routing T_25_24.sp4_h_l_44 <X> T_25_24.sp4_v_t_44
 (14 15)  (1344 399)  (1344 399)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g3_4
 (15 15)  (1345 399)  (1345 399)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g3_4
 (16 15)  (1346 399)  (1346 399)  routing T_25_24.sp4_h_r_44 <X> T_25_24.lc_trk_g3_4
 (17 15)  (1347 399)  (1347 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (36 15)  (1366 399)  (1366 399)  LC_7 Logic Functioning bit
 (37 15)  (1367 399)  (1367 399)  LC_7 Logic Functioning bit
 (42 15)  (1372 399)  (1372 399)  LC_7 Logic Functioning bit
 (43 15)  (1373 399)  (1373 399)  LC_7 Logic Functioning bit


DSP_Tile_0_23

 (36 0)  (36 368)  (36 368)  LC_0 Logic Functioning bit
 (37 0)  (37 368)  (37 368)  LC_0 Logic Functioning bit
 (42 0)  (42 368)  (42 368)  LC_0 Logic Functioning bit
 (43 0)  (43 368)  (43 368)  LC_0 Logic Functioning bit
 (50 0)  (50 368)  (50 368)  Cascade buffer Enable bit: MULT0_LC00_inmux02_5

 (36 1)  (36 369)  (36 369)  LC_0 Logic Functioning bit
 (37 1)  (37 369)  (37 369)  LC_0 Logic Functioning bit
 (42 1)  (42 369)  (42 369)  LC_0 Logic Functioning bit
 (43 1)  (43 369)  (43 369)  LC_0 Logic Functioning bit
 (36 2)  (36 370)  (36 370)  LC_1 Logic Functioning bit
 (37 2)  (37 370)  (37 370)  LC_1 Logic Functioning bit
 (42 2)  (42 370)  (42 370)  LC_1 Logic Functioning bit
 (43 2)  (43 370)  (43 370)  LC_1 Logic Functioning bit
 (50 2)  (50 370)  (50 370)  Cascade buffer Enable bit: MULT0_LC01_inmux02_5

 (36 3)  (36 371)  (36 371)  LC_1 Logic Functioning bit
 (37 3)  (37 371)  (37 371)  LC_1 Logic Functioning bit
 (42 3)  (42 371)  (42 371)  LC_1 Logic Functioning bit
 (43 3)  (43 371)  (43 371)  LC_1 Logic Functioning bit
 (36 4)  (36 372)  (36 372)  LC_2 Logic Functioning bit
 (37 4)  (37 372)  (37 372)  LC_2 Logic Functioning bit
 (42 4)  (42 372)  (42 372)  LC_2 Logic Functioning bit
 (43 4)  (43 372)  (43 372)  LC_2 Logic Functioning bit
 (50 4)  (50 372)  (50 372)  Cascade buffer Enable bit: MULT0_LC02_inmux02_5

 (36 5)  (36 373)  (36 373)  LC_2 Logic Functioning bit
 (37 5)  (37 373)  (37 373)  LC_2 Logic Functioning bit
 (42 5)  (42 373)  (42 373)  LC_2 Logic Functioning bit
 (43 5)  (43 373)  (43 373)  LC_2 Logic Functioning bit
 (36 6)  (36 374)  (36 374)  LC_3 Logic Functioning bit
 (37 6)  (37 374)  (37 374)  LC_3 Logic Functioning bit
 (42 6)  (42 374)  (42 374)  LC_3 Logic Functioning bit
 (43 6)  (43 374)  (43 374)  LC_3 Logic Functioning bit
 (50 6)  (50 374)  (50 374)  Cascade buffer Enable bit: MULT0_LC03_inmux02_5

 (8 7)  (8 375)  (8 375)  routing T_0_23.sp4_v_b_1 <X> T_0_23.sp4_v_t_41
 (10 7)  (10 375)  (10 375)  routing T_0_23.sp4_v_b_1 <X> T_0_23.sp4_v_t_41
 (36 7)  (36 375)  (36 375)  LC_3 Logic Functioning bit
 (37 7)  (37 375)  (37 375)  LC_3 Logic Functioning bit
 (42 7)  (42 375)  (42 375)  LC_3 Logic Functioning bit
 (43 7)  (43 375)  (43 375)  LC_3 Logic Functioning bit
 (36 8)  (36 376)  (36 376)  LC_4 Logic Functioning bit
 (37 8)  (37 376)  (37 376)  LC_4 Logic Functioning bit
 (42 8)  (42 376)  (42 376)  LC_4 Logic Functioning bit
 (43 8)  (43 376)  (43 376)  LC_4 Logic Functioning bit
 (50 8)  (50 376)  (50 376)  Cascade buffer Enable bit: MULT0_LC04_inmux02_5

 (36 9)  (36 377)  (36 377)  LC_4 Logic Functioning bit
 (37 9)  (37 377)  (37 377)  LC_4 Logic Functioning bit
 (42 9)  (42 377)  (42 377)  LC_4 Logic Functioning bit
 (43 9)  (43 377)  (43 377)  LC_4 Logic Functioning bit
 (52 9)  (52 377)  (52 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_mult/mult/O_4 sp4_r_v_b_9
 (36 10)  (36 378)  (36 378)  LC_5 Logic Functioning bit
 (37 10)  (37 378)  (37 378)  LC_5 Logic Functioning bit
 (42 10)  (42 378)  (42 378)  LC_5 Logic Functioning bit
 (43 10)  (43 378)  (43 378)  LC_5 Logic Functioning bit
 (50 10)  (50 378)  (50 378)  Cascade buffer Enable bit: MULT0_LC05_inmux02_5

 (36 11)  (36 379)  (36 379)  LC_5 Logic Functioning bit
 (37 11)  (37 379)  (37 379)  LC_5 Logic Functioning bit
 (42 11)  (42 379)  (42 379)  LC_5 Logic Functioning bit
 (43 11)  (43 379)  (43 379)  LC_5 Logic Functioning bit
 (36 12)  (36 380)  (36 380)  LC_6 Logic Functioning bit
 (37 12)  (37 380)  (37 380)  LC_6 Logic Functioning bit
 (42 12)  (42 380)  (42 380)  LC_6 Logic Functioning bit
 (43 12)  (43 380)  (43 380)  LC_6 Logic Functioning bit
 (50 12)  (50 380)  (50 380)  Cascade buffer Enable bit: MULT0_LC06_inmux02_5

 (36 13)  (36 381)  (36 381)  LC_6 Logic Functioning bit
 (37 13)  (37 381)  (37 381)  LC_6 Logic Functioning bit
 (42 13)  (42 381)  (42 381)  LC_6 Logic Functioning bit
 (43 13)  (43 381)  (43 381)  LC_6 Logic Functioning bit
 (52 13)  (52 381)  (52 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_mult/mult/O_6 sp4_r_v_b_13
 (4 14)  (4 382)  (4 382)  routing T_0_23.sp4_h_r_9 <X> T_0_23.sp4_v_t_44
 (36 14)  (36 382)  (36 382)  LC_7 Logic Functioning bit
 (37 14)  (37 382)  (37 382)  LC_7 Logic Functioning bit
 (42 14)  (42 382)  (42 382)  LC_7 Logic Functioning bit
 (43 14)  (43 382)  (43 382)  LC_7 Logic Functioning bit
 (50 14)  (50 382)  (50 382)  Cascade buffer Enable bit: MULT0_LC07_inmux02_5

 (5 15)  (5 383)  (5 383)  routing T_0_23.sp4_h_r_9 <X> T_0_23.sp4_v_t_44
 (36 15)  (36 383)  (36 383)  LC_7 Logic Functioning bit
 (37 15)  (37 383)  (37 383)  LC_7 Logic Functioning bit
 (42 15)  (42 383)  (42 383)  LC_7 Logic Functioning bit
 (43 15)  (43 383)  (43 383)  LC_7 Logic Functioning bit


LogicTile_1_23

 (32 0)  (86 368)  (86 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 368)  (87 368)  routing T_1_23.lc_trk_g2_1 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 368)  (90 368)  LC_0 Logic Functioning bit
 (37 0)  (91 368)  (91 368)  LC_0 Logic Functioning bit
 (38 0)  (92 368)  (92 368)  LC_0 Logic Functioning bit
 (39 0)  (93 368)  (93 368)  LC_0 Logic Functioning bit
 (45 0)  (99 368)  (99 368)  LC_0 Logic Functioning bit
 (36 1)  (90 369)  (90 369)  LC_0 Logic Functioning bit
 (37 1)  (91 369)  (91 369)  LC_0 Logic Functioning bit
 (38 1)  (92 369)  (92 369)  LC_0 Logic Functioning bit
 (39 1)  (93 369)  (93 369)  LC_0 Logic Functioning bit
 (53 1)  (107 369)  (107 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (54 370)  (54 370)  routing T_1_23.glb_netwk_7 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (1 2)  (55 370)  (55 370)  routing T_1_23.glb_netwk_7 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (2 2)  (56 370)  (56 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (86 370)  (86 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 370)  (87 370)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (88 370)  (88 370)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 370)  (90 370)  LC_1 Logic Functioning bit
 (37 2)  (91 370)  (91 370)  LC_1 Logic Functioning bit
 (38 2)  (92 370)  (92 370)  LC_1 Logic Functioning bit
 (39 2)  (93 370)  (93 370)  LC_1 Logic Functioning bit
 (45 2)  (99 370)  (99 370)  LC_1 Logic Functioning bit
 (0 3)  (54 371)  (54 371)  routing T_1_23.glb_netwk_7 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (31 3)  (85 371)  (85 371)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 371)  (90 371)  LC_1 Logic Functioning bit
 (37 3)  (91 371)  (91 371)  LC_1 Logic Functioning bit
 (38 3)  (92 371)  (92 371)  LC_1 Logic Functioning bit
 (39 3)  (93 371)  (93 371)  LC_1 Logic Functioning bit
 (51 3)  (105 371)  (105 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (55 372)  (55 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (31 4)  (85 372)  (85 372)  routing T_1_23.lc_trk_g2_5 <X> T_1_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 372)  (86 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 372)  (87 372)  routing T_1_23.lc_trk_g2_5 <X> T_1_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 372)  (90 372)  LC_2 Logic Functioning bit
 (37 4)  (91 372)  (91 372)  LC_2 Logic Functioning bit
 (38 4)  (92 372)  (92 372)  LC_2 Logic Functioning bit
 (39 4)  (93 372)  (93 372)  LC_2 Logic Functioning bit
 (45 4)  (99 372)  (99 372)  LC_2 Logic Functioning bit
 (0 5)  (54 373)  (54 373)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/cen
 (36 5)  (90 373)  (90 373)  LC_2 Logic Functioning bit
 (37 5)  (91 373)  (91 373)  LC_2 Logic Functioning bit
 (38 5)  (92 373)  (92 373)  LC_2 Logic Functioning bit
 (39 5)  (93 373)  (93 373)  LC_2 Logic Functioning bit
 (52 5)  (106 373)  (106 373)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (31 6)  (85 374)  (85 374)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 374)  (86 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 374)  (87 374)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 374)  (88 374)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 374)  (90 374)  LC_3 Logic Functioning bit
 (37 6)  (91 374)  (91 374)  LC_3 Logic Functioning bit
 (38 6)  (92 374)  (92 374)  LC_3 Logic Functioning bit
 (39 6)  (93 374)  (93 374)  LC_3 Logic Functioning bit
 (45 6)  (99 374)  (99 374)  LC_3 Logic Functioning bit
 (53 6)  (107 374)  (107 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (31 7)  (85 375)  (85 375)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (90 375)  (90 375)  LC_3 Logic Functioning bit
 (37 7)  (91 375)  (91 375)  LC_3 Logic Functioning bit
 (38 7)  (92 375)  (92 375)  LC_3 Logic Functioning bit
 (39 7)  (93 375)  (93 375)  LC_3 Logic Functioning bit
 (6 8)  (60 376)  (60 376)  routing T_1_23.sp4_h_r_1 <X> T_1_23.sp4_v_b_6
 (16 8)  (70 376)  (70 376)  routing T_1_23.sp4_v_b_33 <X> T_1_23.lc_trk_g2_1
 (17 8)  (71 376)  (71 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (72 376)  (72 376)  routing T_1_23.sp4_v_b_33 <X> T_1_23.lc_trk_g2_1
 (32 8)  (86 376)  (86 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 376)  (87 376)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 376)  (88 376)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 376)  (90 376)  LC_4 Logic Functioning bit
 (37 8)  (91 376)  (91 376)  LC_4 Logic Functioning bit
 (38 8)  (92 376)  (92 376)  LC_4 Logic Functioning bit
 (39 8)  (93 376)  (93 376)  LC_4 Logic Functioning bit
 (45 8)  (99 376)  (99 376)  LC_4 Logic Functioning bit
 (48 8)  (102 376)  (102 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (68 377)  (68 377)  routing T_1_23.tnl_op_0 <X> T_1_23.lc_trk_g2_0
 (15 9)  (69 377)  (69 377)  routing T_1_23.tnl_op_0 <X> T_1_23.lc_trk_g2_0
 (17 9)  (71 377)  (71 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (72 377)  (72 377)  routing T_1_23.sp4_v_b_33 <X> T_1_23.lc_trk_g2_1
 (31 9)  (85 377)  (85 377)  routing T_1_23.lc_trk_g3_2 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (90 377)  (90 377)  LC_4 Logic Functioning bit
 (37 9)  (91 377)  (91 377)  LC_4 Logic Functioning bit
 (38 9)  (92 377)  (92 377)  LC_4 Logic Functioning bit
 (39 9)  (93 377)  (93 377)  LC_4 Logic Functioning bit
 (6 10)  (60 378)  (60 378)  routing T_1_23.sp4_v_b_3 <X> T_1_23.sp4_v_t_43
 (13 10)  (67 378)  (67 378)  routing T_1_23.sp4_h_r_8 <X> T_1_23.sp4_v_t_45
 (16 10)  (70 378)  (70 378)  routing T_1_23.sp4_v_b_37 <X> T_1_23.lc_trk_g2_5
 (17 10)  (71 378)  (71 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (72 378)  (72 378)  routing T_1_23.sp4_v_b_37 <X> T_1_23.lc_trk_g2_5
 (22 10)  (76 378)  (76 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (77 378)  (77 378)  routing T_1_23.sp4_v_b_47 <X> T_1_23.lc_trk_g2_7
 (24 10)  (78 378)  (78 378)  routing T_1_23.sp4_v_b_47 <X> T_1_23.lc_trk_g2_7
 (26 10)  (80 378)  (80 378)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (36 10)  (90 378)  (90 378)  LC_5 Logic Functioning bit
 (38 10)  (92 378)  (92 378)  LC_5 Logic Functioning bit
 (41 10)  (95 378)  (95 378)  LC_5 Logic Functioning bit
 (43 10)  (97 378)  (97 378)  LC_5 Logic Functioning bit
 (45 10)  (99 378)  (99 378)  LC_5 Logic Functioning bit
 (48 10)  (102 378)  (102 378)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (59 379)  (59 379)  routing T_1_23.sp4_v_b_3 <X> T_1_23.sp4_v_t_43
 (12 11)  (66 379)  (66 379)  routing T_1_23.sp4_h_r_8 <X> T_1_23.sp4_v_t_45
 (18 11)  (72 379)  (72 379)  routing T_1_23.sp4_v_b_37 <X> T_1_23.lc_trk_g2_5
 (26 11)  (80 379)  (80 379)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 379)  (82 379)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 379)  (83 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (91 379)  (91 379)  LC_5 Logic Functioning bit
 (39 11)  (93 379)  (93 379)  LC_5 Logic Functioning bit
 (40 11)  (94 379)  (94 379)  LC_5 Logic Functioning bit
 (42 11)  (96 379)  (96 379)  LC_5 Logic Functioning bit
 (46 11)  (100 379)  (100 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (21 12)  (75 380)  (75 380)  routing T_1_23.sp4_v_t_22 <X> T_1_23.lc_trk_g3_3
 (22 12)  (76 380)  (76 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (77 380)  (77 380)  routing T_1_23.sp4_v_t_22 <X> T_1_23.lc_trk_g3_3
 (31 12)  (85 380)  (85 380)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 380)  (86 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 380)  (87 380)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 380)  (88 380)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 380)  (90 380)  LC_6 Logic Functioning bit
 (37 12)  (91 380)  (91 380)  LC_6 Logic Functioning bit
 (38 12)  (92 380)  (92 380)  LC_6 Logic Functioning bit
 (39 12)  (93 380)  (93 380)  LC_6 Logic Functioning bit
 (45 12)  (99 380)  (99 380)  LC_6 Logic Functioning bit
 (21 13)  (75 381)  (75 381)  routing T_1_23.sp4_v_t_22 <X> T_1_23.lc_trk_g3_3
 (22 13)  (76 381)  (76 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (77 381)  (77 381)  routing T_1_23.sp4_v_b_42 <X> T_1_23.lc_trk_g3_2
 (24 13)  (78 381)  (78 381)  routing T_1_23.sp4_v_b_42 <X> T_1_23.lc_trk_g3_2
 (31 13)  (85 381)  (85 381)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 381)  (90 381)  LC_6 Logic Functioning bit
 (37 13)  (91 381)  (91 381)  LC_6 Logic Functioning bit
 (38 13)  (92 381)  (92 381)  LC_6 Logic Functioning bit
 (39 13)  (93 381)  (93 381)  LC_6 Logic Functioning bit
 (53 13)  (107 381)  (107 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (55 382)  (55 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (21 14)  (75 382)  (75 382)  routing T_1_23.sp4_v_t_26 <X> T_1_23.lc_trk_g3_7
 (22 14)  (76 382)  (76 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (77 382)  (77 382)  routing T_1_23.sp4_v_t_26 <X> T_1_23.lc_trk_g3_7
 (32 14)  (86 382)  (86 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 382)  (87 382)  routing T_1_23.lc_trk_g2_0 <X> T_1_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 382)  (90 382)  LC_7 Logic Functioning bit
 (37 14)  (91 382)  (91 382)  LC_7 Logic Functioning bit
 (38 14)  (92 382)  (92 382)  LC_7 Logic Functioning bit
 (39 14)  (93 382)  (93 382)  LC_7 Logic Functioning bit
 (45 14)  (99 382)  (99 382)  LC_7 Logic Functioning bit
 (0 15)  (54 383)  (54 383)  routing T_1_23.glb_netwk_2 <X> T_1_23.wire_logic_cluster/lc_7/s_r
 (21 15)  (75 383)  (75 383)  routing T_1_23.sp4_v_t_26 <X> T_1_23.lc_trk_g3_7
 (22 15)  (76 383)  (76 383)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (78 383)  (78 383)  routing T_1_23.tnl_op_6 <X> T_1_23.lc_trk_g3_6
 (25 15)  (79 383)  (79 383)  routing T_1_23.tnl_op_6 <X> T_1_23.lc_trk_g3_6
 (36 15)  (90 383)  (90 383)  LC_7 Logic Functioning bit
 (37 15)  (91 383)  (91 383)  LC_7 Logic Functioning bit
 (38 15)  (92 383)  (92 383)  LC_7 Logic Functioning bit
 (39 15)  (93 383)  (93 383)  LC_7 Logic Functioning bit
 (53 15)  (107 383)  (107 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_23

 (0 2)  (108 370)  (108 370)  routing T_2_23.glb_netwk_7 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (1 2)  (109 370)  (109 370)  routing T_2_23.glb_netwk_7 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (2 2)  (110 370)  (110 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (130 370)  (130 370)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (134 370)  (134 370)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (31 2)  (139 370)  (139 370)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 370)  (140 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (142 370)  (142 370)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (145 370)  (145 370)  LC_1 Logic Functioning bit
 (39 2)  (147 370)  (147 370)  LC_1 Logic Functioning bit
 (45 2)  (153 370)  (153 370)  LC_1 Logic Functioning bit
 (0 3)  (108 371)  (108 371)  routing T_2_23.glb_netwk_7 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (22 3)  (130 371)  (130 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (131 371)  (131 371)  routing T_2_23.sp4_v_b_22 <X> T_2_23.lc_trk_g0_6
 (24 3)  (132 371)  (132 371)  routing T_2_23.sp4_v_b_22 <X> T_2_23.lc_trk_g0_6
 (26 3)  (134 371)  (134 371)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 371)  (137 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (144 371)  (144 371)  LC_1 Logic Functioning bit
 (38 3)  (146 371)  (146 371)  LC_1 Logic Functioning bit
 (48 3)  (156 371)  (156 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (108 372)  (108 372)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_7/cen
 (1 4)  (109 372)  (109 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (108 373)  (108 373)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_7/cen
 (1 5)  (109 373)  (109 373)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_7/cen
 (15 6)  (123 374)  (123 374)  routing T_2_23.sp4_v_b_21 <X> T_2_23.lc_trk_g1_5
 (16 6)  (124 374)  (124 374)  routing T_2_23.sp4_v_b_21 <X> T_2_23.lc_trk_g1_5
 (17 6)  (125 374)  (125 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (130 374)  (130 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (129 375)  (129 375)  routing T_2_23.sp4_r_v_b_31 <X> T_2_23.lc_trk_g1_7
 (17 8)  (125 376)  (125 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (126 377)  (126 377)  routing T_2_23.sp4_r_v_b_33 <X> T_2_23.lc_trk_g2_1
 (2 10)  (110 378)  (110 378)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (26 10)  (134 378)  (134 378)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (31 10)  (139 378)  (139 378)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 378)  (140 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 378)  (142 378)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (145 378)  (145 378)  LC_5 Logic Functioning bit
 (39 10)  (147 378)  (147 378)  LC_5 Logic Functioning bit
 (45 10)  (153 378)  (153 378)  LC_5 Logic Functioning bit
 (48 10)  (156 378)  (156 378)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (134 379)  (134 379)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 379)  (137 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 379)  (139 379)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 379)  (144 379)  LC_5 Logic Functioning bit
 (38 11)  (146 379)  (146 379)  LC_5 Logic Functioning bit
 (0 12)  (108 380)  (108 380)  routing T_2_23.glb_netwk_2 <X> T_2_23.glb2local_3
 (1 12)  (109 380)  (109 380)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (21 12)  (129 380)  (129 380)  routing T_2_23.sp4_h_r_43 <X> T_2_23.lc_trk_g3_3
 (22 12)  (130 380)  (130 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (131 380)  (131 380)  routing T_2_23.sp4_h_r_43 <X> T_2_23.lc_trk_g3_3
 (24 12)  (132 380)  (132 380)  routing T_2_23.sp4_h_r_43 <X> T_2_23.lc_trk_g3_3
 (28 12)  (136 380)  (136 380)  routing T_2_23.lc_trk_g2_1 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 380)  (137 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (139 380)  (139 380)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 380)  (140 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (149 380)  (149 380)  LC_6 Logic Functioning bit
 (43 12)  (151 380)  (151 380)  LC_6 Logic Functioning bit
 (45 12)  (153 380)  (153 380)  LC_6 Logic Functioning bit
 (19 13)  (127 381)  (127 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (129 381)  (129 381)  routing T_2_23.sp4_h_r_43 <X> T_2_23.lc_trk_g3_3
 (31 13)  (139 381)  (139 381)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_6/in_3
 (41 13)  (149 381)  (149 381)  LC_6 Logic Functioning bit
 (43 13)  (151 381)  (151 381)  LC_6 Logic Functioning bit
 (52 13)  (160 381)  (160 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (26 14)  (134 382)  (134 382)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_7/in_0
 (31 14)  (139 382)  (139 382)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 382)  (140 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (145 382)  (145 382)  LC_7 Logic Functioning bit
 (39 14)  (147 382)  (147 382)  LC_7 Logic Functioning bit
 (45 14)  (153 382)  (153 382)  LC_7 Logic Functioning bit
 (26 15)  (134 383)  (134 383)  routing T_2_23.lc_trk_g0_7 <X> T_2_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 383)  (137 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (139 383)  (139 383)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (144 383)  (144 383)  LC_7 Logic Functioning bit
 (38 15)  (146 383)  (146 383)  LC_7 Logic Functioning bit
 (48 15)  (156 383)  (156 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_23

 (25 0)  (187 368)  (187 368)  routing T_3_23.sp4_h_r_10 <X> T_3_23.lc_trk_g0_2
 (22 1)  (184 369)  (184 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (185 369)  (185 369)  routing T_3_23.sp4_h_r_10 <X> T_3_23.lc_trk_g0_2
 (24 1)  (186 369)  (186 369)  routing T_3_23.sp4_h_r_10 <X> T_3_23.lc_trk_g0_2
 (0 2)  (162 370)  (162 370)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (1 2)  (163 370)  (163 370)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (2 2)  (164 370)  (164 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (184 370)  (184 370)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (162 371)  (162 371)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (1 4)  (163 372)  (163 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (163 373)  (163 373)  routing T_3_23.lc_trk_g0_2 <X> T_3_23.wire_logic_cluster/lc_7/cen
 (22 6)  (184 374)  (184 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (185 374)  (185 374)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g1_7
 (24 6)  (186 374)  (186 374)  routing T_3_23.sp4_v_b_23 <X> T_3_23.lc_trk_g1_7
 (4 11)  (166 379)  (166 379)  routing T_3_23.sp4_h_r_10 <X> T_3_23.sp4_h_l_43
 (6 11)  (168 379)  (168 379)  routing T_3_23.sp4_h_r_10 <X> T_3_23.sp4_h_l_43
 (0 12)  (162 380)  (162 380)  routing T_3_23.glb_netwk_2 <X> T_3_23.glb2local_3
 (1 12)  (163 380)  (163 380)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (27 12)  (189 380)  (189 380)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 380)  (190 380)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 380)  (191 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (193 380)  (193 380)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 380)  (194 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (203 380)  (203 380)  LC_6 Logic Functioning bit
 (43 12)  (205 380)  (205 380)  LC_6 Logic Functioning bit
 (45 12)  (207 380)  (207 380)  LC_6 Logic Functioning bit
 (15 13)  (177 381)  (177 381)  routing T_3_23.sp4_v_t_29 <X> T_3_23.lc_trk_g3_0
 (16 13)  (178 381)  (178 381)  routing T_3_23.sp4_v_t_29 <X> T_3_23.lc_trk_g3_0
 (17 13)  (179 381)  (179 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (31 13)  (193 381)  (193 381)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (41 13)  (203 381)  (203 381)  LC_6 Logic Functioning bit
 (43 13)  (205 381)  (205 381)  LC_6 Logic Functioning bit
 (48 13)  (210 381)  (210 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (26 14)  (188 382)  (188 382)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (31 14)  (193 382)  (193 382)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 382)  (194 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 382)  (196 382)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (199 382)  (199 382)  LC_7 Logic Functioning bit
 (39 14)  (201 382)  (201 382)  LC_7 Logic Functioning bit
 (45 14)  (207 382)  (207 382)  LC_7 Logic Functioning bit
 (26 15)  (188 383)  (188 383)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 383)  (191 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 383)  (193 383)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 383)  (198 383)  LC_7 Logic Functioning bit
 (38 15)  (200 383)  (200 383)  LC_7 Logic Functioning bit
 (48 15)  (210 383)  (210 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_23

 (29 0)  (245 368)  (245 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 368)  (246 368)  routing T_4_23.lc_trk_g0_5 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 368)  (247 368)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 368)  (248 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (257 368)  (257 368)  LC_0 Logic Functioning bit
 (43 0)  (259 368)  (259 368)  LC_0 Logic Functioning bit
 (45 0)  (261 368)  (261 368)  LC_0 Logic Functioning bit
 (31 1)  (247 369)  (247 369)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (41 1)  (257 369)  (257 369)  LC_0 Logic Functioning bit
 (43 1)  (259 369)  (259 369)  LC_0 Logic Functioning bit
 (48 1)  (264 369)  (264 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (216 370)  (216 370)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (1 2)  (217 370)  (217 370)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (2 2)  (218 370)  (218 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (233 370)  (233 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (238 370)  (238 370)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (216 371)  (216 371)  routing T_4_23.glb_netwk_7 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (18 3)  (234 371)  (234 371)  routing T_4_23.sp4_r_v_b_29 <X> T_4_23.lc_trk_g0_5
 (1 4)  (217 372)  (217 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (237 372)  (237 372)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g1_3
 (22 4)  (238 372)  (238 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (239 372)  (239 372)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g1_3
 (24 4)  (240 372)  (240 372)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g1_3
 (0 5)  (216 373)  (216 373)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_7/cen
 (1 5)  (217 373)  (217 373)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_7/cen
 (21 5)  (237 373)  (237 373)  routing T_4_23.sp4_h_r_19 <X> T_4_23.lc_trk_g1_3
 (3 9)  (219 377)  (219 377)  routing T_4_23.sp12_h_l_22 <X> T_4_23.sp12_v_b_1
 (0 12)  (216 380)  (216 380)  routing T_4_23.glb_netwk_2 <X> T_4_23.glb2local_3
 (1 12)  (217 380)  (217 380)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (4 15)  (220 383)  (220 383)  routing T_4_23.sp4_v_b_4 <X> T_4_23.sp4_h_l_44


LogicTile_5_23

 (9 0)  (279 368)  (279 368)  routing T_5_23.sp4_h_l_47 <X> T_5_23.sp4_h_r_1
 (10 0)  (280 368)  (280 368)  routing T_5_23.sp4_h_l_47 <X> T_5_23.sp4_h_r_1
 (3 1)  (273 369)  (273 369)  routing T_5_23.sp12_h_l_23 <X> T_5_23.sp12_v_b_0
 (22 1)  (292 369)  (292 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (293 369)  (293 369)  routing T_5_23.sp4_v_b_18 <X> T_5_23.lc_trk_g0_2
 (24 1)  (294 369)  (294 369)  routing T_5_23.sp4_v_b_18 <X> T_5_23.lc_trk_g0_2
 (0 2)  (270 370)  (270 370)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (1 2)  (271 370)  (271 370)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (2 2)  (272 370)  (272 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 371)  (270 371)  routing T_5_23.glb_netwk_7 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (1 4)  (271 372)  (271 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (302 372)  (302 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 372)  (304 372)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 372)  (306 372)  LC_2 Logic Functioning bit
 (37 4)  (307 372)  (307 372)  LC_2 Logic Functioning bit
 (38 4)  (308 372)  (308 372)  LC_2 Logic Functioning bit
 (39 4)  (309 372)  (309 372)  LC_2 Logic Functioning bit
 (45 4)  (315 372)  (315 372)  LC_2 Logic Functioning bit
 (1 5)  (271 373)  (271 373)  routing T_5_23.lc_trk_g0_2 <X> T_5_23.wire_logic_cluster/lc_7/cen
 (22 5)  (292 373)  (292 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (31 5)  (301 373)  (301 373)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 373)  (306 373)  LC_2 Logic Functioning bit
 (37 5)  (307 373)  (307 373)  LC_2 Logic Functioning bit
 (38 5)  (308 373)  (308 373)  LC_2 Logic Functioning bit
 (39 5)  (309 373)  (309 373)  LC_2 Logic Functioning bit
 (48 5)  (318 373)  (318 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (0 14)  (270 382)  (270 382)  routing T_5_23.glb_netwk_6 <X> T_5_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 382)  (271 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (270 383)  (270 383)  routing T_5_23.glb_netwk_6 <X> T_5_23.wire_logic_cluster/lc_7/s_r


LogicTile_7_23

 (17 3)  (383 371)  (383 371)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (3 4)  (369 372)  (369 372)  routing T_7_23.sp12_v_b_0 <X> T_7_23.sp12_h_r_0
 (3 5)  (369 373)  (369 373)  routing T_7_23.sp12_v_b_0 <X> T_7_23.sp12_h_r_0
 (0 6)  (366 374)  (366 374)  routing T_7_23.glb_netwk_6 <X> T_7_23.glb2local_0
 (1 6)  (367 374)  (367 374)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (367 375)  (367 375)  routing T_7_23.glb_netwk_6 <X> T_7_23.glb2local_0
 (22 9)  (388 377)  (388 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (389 377)  (389 377)  routing T_7_23.sp12_v_t_9 <X> T_7_23.lc_trk_g2_2
 (28 10)  (394 378)  (394 378)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 378)  (395 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (397 378)  (397 378)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 378)  (398 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (402 378)  (402 378)  LC_5 Logic Functioning bit
 (37 10)  (403 378)  (403 378)  LC_5 Logic Functioning bit
 (38 10)  (404 378)  (404 378)  LC_5 Logic Functioning bit
 (39 10)  (405 378)  (405 378)  LC_5 Logic Functioning bit
 (41 10)  (407 378)  (407 378)  LC_5 Logic Functioning bit
 (43 10)  (409 378)  (409 378)  LC_5 Logic Functioning bit
 (4 11)  (370 379)  (370 379)  routing T_7_23.sp4_h_r_10 <X> T_7_23.sp4_h_l_43
 (6 11)  (372 379)  (372 379)  routing T_7_23.sp4_h_r_10 <X> T_7_23.sp4_h_l_43
 (26 11)  (392 379)  (392 379)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (393 379)  (393 379)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (394 379)  (394 379)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 379)  (395 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (396 379)  (396 379)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (402 379)  (402 379)  LC_5 Logic Functioning bit
 (37 11)  (403 379)  (403 379)  LC_5 Logic Functioning bit
 (38 11)  (404 379)  (404 379)  LC_5 Logic Functioning bit
 (39 11)  (405 379)  (405 379)  LC_5 Logic Functioning bit
 (46 11)  (412 379)  (412 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 13)  (388 381)  (388 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (389 381)  (389 381)  routing T_7_23.sp12_v_b_18 <X> T_7_23.lc_trk_g3_2
 (25 13)  (391 381)  (391 381)  routing T_7_23.sp12_v_b_18 <X> T_7_23.lc_trk_g3_2
 (8 14)  (374 382)  (374 382)  routing T_7_23.sp4_h_r_10 <X> T_7_23.sp4_h_l_47


LogicTile_8_23

 (8 12)  (428 380)  (428 380)  routing T_8_23.sp4_v_b_4 <X> T_8_23.sp4_h_r_10
 (9 12)  (429 380)  (429 380)  routing T_8_23.sp4_v_b_4 <X> T_8_23.sp4_h_r_10
 (10 12)  (430 380)  (430 380)  routing T_8_23.sp4_v_b_4 <X> T_8_23.sp4_h_r_10


LogicTile_9_23

 (8 1)  (482 369)  (482 369)  routing T_9_23.sp4_h_l_36 <X> T_9_23.sp4_v_b_1
 (9 1)  (483 369)  (483 369)  routing T_9_23.sp4_h_l_36 <X> T_9_23.sp4_v_b_1


LogicTile_10_23

 (0 2)  (528 370)  (528 370)  routing T_10_23.glb_netwk_7 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (1 2)  (529 370)  (529 370)  routing T_10_23.glb_netwk_7 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (530 370)  (530 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (545 370)  (545 370)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (0 3)  (528 371)  (528 371)  routing T_10_23.glb_netwk_7 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (0 4)  (528 372)  (528 372)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (1 4)  (529 372)  (529 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (531 372)  (531 372)  routing T_10_23.sp12_v_b_0 <X> T_10_23.sp12_h_r_0
 (1 5)  (529 373)  (529 373)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (3 5)  (531 373)  (531 373)  routing T_10_23.sp12_v_b_0 <X> T_10_23.sp12_h_r_0
 (0 8)  (528 376)  (528 376)  routing T_10_23.glb_netwk_2 <X> T_10_23.glb2local_1
 (1 8)  (529 376)  (529 376)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (8 8)  (536 376)  (536 376)  routing T_10_23.sp4_v_b_1 <X> T_10_23.sp4_h_r_7
 (9 8)  (537 376)  (537 376)  routing T_10_23.sp4_v_b_1 <X> T_10_23.sp4_h_r_7
 (10 8)  (538 376)  (538 376)  routing T_10_23.sp4_v_b_1 <X> T_10_23.sp4_h_r_7
 (22 8)  (550 376)  (550 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (553 376)  (553 376)  routing T_10_23.sp4_h_r_34 <X> T_10_23.lc_trk_g2_2
 (28 8)  (556 376)  (556 376)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 376)  (557 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (559 376)  (559 376)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (560 376)  (560 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (569 376)  (569 376)  LC_4 Logic Functioning bit
 (43 8)  (571 376)  (571 376)  LC_4 Logic Functioning bit
 (45 8)  (573 376)  (573 376)  LC_4 Logic Functioning bit
 (48 8)  (576 376)  (576 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (580 376)  (580 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (549 377)  (549 377)  routing T_10_23.sp4_r_v_b_35 <X> T_10_23.lc_trk_g2_3
 (22 9)  (550 377)  (550 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (551 377)  (551 377)  routing T_10_23.sp4_h_r_34 <X> T_10_23.lc_trk_g2_2
 (24 9)  (552 377)  (552 377)  routing T_10_23.sp4_h_r_34 <X> T_10_23.lc_trk_g2_2
 (30 9)  (558 377)  (558 377)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (41 9)  (569 377)  (569 377)  LC_4 Logic Functioning bit
 (43 9)  (571 377)  (571 377)  LC_4 Logic Functioning bit


LogicTile_11_23

 (3 0)  (585 368)  (585 368)  routing T_11_23.sp12_h_r_0 <X> T_11_23.sp12_v_b_0
 (26 0)  (608 368)  (608 368)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (31 0)  (613 368)  (613 368)  routing T_11_23.lc_trk_g0_5 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (614 368)  (614 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (618 368)  (618 368)  LC_0 Logic Functioning bit
 (37 0)  (619 368)  (619 368)  LC_0 Logic Functioning bit
 (38 0)  (620 368)  (620 368)  LC_0 Logic Functioning bit
 (39 0)  (621 368)  (621 368)  LC_0 Logic Functioning bit
 (41 0)  (623 368)  (623 368)  LC_0 Logic Functioning bit
 (43 0)  (625 368)  (625 368)  LC_0 Logic Functioning bit
 (3 1)  (585 369)  (585 369)  routing T_11_23.sp12_h_r_0 <X> T_11_23.sp12_v_b_0
 (27 1)  (609 369)  (609 369)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (611 369)  (611 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (618 369)  (618 369)  LC_0 Logic Functioning bit
 (37 1)  (619 369)  (619 369)  LC_0 Logic Functioning bit
 (38 1)  (620 369)  (620 369)  LC_0 Logic Functioning bit
 (39 1)  (621 369)  (621 369)  LC_0 Logic Functioning bit
 (40 1)  (622 369)  (622 369)  LC_0 Logic Functioning bit
 (42 1)  (624 369)  (624 369)  LC_0 Logic Functioning bit
 (48 1)  (630 369)  (630 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (17 2)  (599 370)  (599 370)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (16 6)  (598 374)  (598 374)  routing T_11_23.sp12_h_l_18 <X> T_11_23.lc_trk_g1_5
 (17 6)  (599 374)  (599 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (18 7)  (600 375)  (600 375)  routing T_11_23.sp12_h_l_18 <X> T_11_23.lc_trk_g1_5
 (0 8)  (582 376)  (582 376)  routing T_11_23.glb_netwk_6 <X> T_11_23.glb2local_1
 (1 8)  (583 376)  (583 376)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (5 8)  (587 376)  (587 376)  routing T_11_23.sp4_v_b_6 <X> T_11_23.sp4_h_r_6
 (1 9)  (583 377)  (583 377)  routing T_11_23.glb_netwk_6 <X> T_11_23.glb2local_1
 (6 9)  (588 377)  (588 377)  routing T_11_23.sp4_v_b_6 <X> T_11_23.sp4_h_r_6


LogicTile_12_23

 (3 0)  (639 368)  (639 368)  routing T_12_23.sp12_h_r_0 <X> T_12_23.sp12_v_b_0
 (3 1)  (639 369)  (639 369)  routing T_12_23.sp12_h_r_0 <X> T_12_23.sp12_v_b_0
 (0 2)  (636 370)  (636 370)  routing T_12_23.glb_netwk_7 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (1 2)  (637 370)  (637 370)  routing T_12_23.glb_netwk_7 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (638 370)  (638 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 371)  (636 371)  routing T_12_23.glb_netwk_7 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (1 4)  (637 372)  (637 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (657 372)  (657 372)  routing T_12_23.sp4_h_r_19 <X> T_12_23.lc_trk_g1_3
 (22 4)  (658 372)  (658 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (659 372)  (659 372)  routing T_12_23.sp4_h_r_19 <X> T_12_23.lc_trk_g1_3
 (24 4)  (660 372)  (660 372)  routing T_12_23.sp4_h_r_19 <X> T_12_23.lc_trk_g1_3
 (0 5)  (636 373)  (636 373)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (1 5)  (637 373)  (637 373)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (21 5)  (657 373)  (657 373)  routing T_12_23.sp4_h_r_19 <X> T_12_23.lc_trk_g1_3
 (31 6)  (667 374)  (667 374)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (668 374)  (668 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (669 374)  (669 374)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (672 374)  (672 374)  LC_3 Logic Functioning bit
 (37 6)  (673 374)  (673 374)  LC_3 Logic Functioning bit
 (38 6)  (674 374)  (674 374)  LC_3 Logic Functioning bit
 (39 6)  (675 374)  (675 374)  LC_3 Logic Functioning bit
 (45 6)  (681 374)  (681 374)  LC_3 Logic Functioning bit
 (36 7)  (672 375)  (672 375)  LC_3 Logic Functioning bit
 (37 7)  (673 375)  (673 375)  LC_3 Logic Functioning bit
 (38 7)  (674 375)  (674 375)  LC_3 Logic Functioning bit
 (39 7)  (675 375)  (675 375)  LC_3 Logic Functioning bit
 (17 11)  (653 379)  (653 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (636 382)  (636 382)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 382)  (637 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (2 14)  (638 382)  (638 382)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (0 15)  (636 383)  (636 383)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (19 15)  (655 383)  (655 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_23

 (0 2)  (694 370)  (694 370)  routing T_13_23.glb_netwk_7 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (1 2)  (695 370)  (695 370)  routing T_13_23.glb_netwk_7 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (696 370)  (696 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 371)  (694 371)  routing T_13_23.glb_netwk_7 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (25 4)  (719 372)  (719 372)  routing T_13_23.sp4_h_r_10 <X> T_13_23.lc_trk_g1_2
 (22 5)  (716 373)  (716 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (717 373)  (717 373)  routing T_13_23.sp4_h_r_10 <X> T_13_23.lc_trk_g1_2
 (24 5)  (718 373)  (718 373)  routing T_13_23.sp4_h_r_10 <X> T_13_23.lc_trk_g1_2
 (21 6)  (715 374)  (715 374)  routing T_13_23.wire_logic_cluster/lc_7/out <X> T_13_23.lc_trk_g1_7
 (22 6)  (716 374)  (716 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (11 8)  (705 376)  (705 376)  routing T_13_23.sp4_h_r_3 <X> T_13_23.sp4_v_b_8
 (15 8)  (709 376)  (709 376)  routing T_13_23.sp12_v_b_1 <X> T_13_23.lc_trk_g2_1
 (17 8)  (711 376)  (711 376)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (712 376)  (712 376)  routing T_13_23.sp12_v_b_1 <X> T_13_23.lc_trk_g2_1
 (18 9)  (712 377)  (712 377)  routing T_13_23.sp12_v_b_1 <X> T_13_23.lc_trk_g2_1
 (3 11)  (697 379)  (697 379)  routing T_13_23.sp12_v_b_1 <X> T_13_23.sp12_h_l_22
 (15 11)  (709 379)  (709 379)  routing T_13_23.sp4_v_t_33 <X> T_13_23.lc_trk_g2_4
 (16 11)  (710 379)  (710 379)  routing T_13_23.sp4_v_t_33 <X> T_13_23.lc_trk_g2_4
 (17 11)  (711 379)  (711 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (3 12)  (697 380)  (697 380)  routing T_13_23.sp12_v_b_1 <X> T_13_23.sp12_h_r_1
 (3 13)  (697 381)  (697 381)  routing T_13_23.sp12_v_b_1 <X> T_13_23.sp12_h_r_1
 (0 14)  (694 382)  (694 382)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 382)  (695 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (722 382)  (722 382)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 382)  (723 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 382)  (724 382)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (725 382)  (725 382)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 382)  (726 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (728 382)  (728 382)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (730 382)  (730 382)  LC_7 Logic Functioning bit
 (37 14)  (731 382)  (731 382)  LC_7 Logic Functioning bit
 (38 14)  (732 382)  (732 382)  LC_7 Logic Functioning bit
 (39 14)  (733 382)  (733 382)  LC_7 Logic Functioning bit
 (42 14)  (736 382)  (736 382)  LC_7 Logic Functioning bit
 (43 14)  (737 382)  (737 382)  LC_7 Logic Functioning bit
 (45 14)  (739 382)  (739 382)  LC_7 Logic Functioning bit
 (0 15)  (694 383)  (694 383)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/s_r
 (26 15)  (720 383)  (720 383)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (721 383)  (721 383)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 383)  (723 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (725 383)  (725 383)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (726 383)  (726 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (727 383)  (727 383)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.input_2_7
 (38 15)  (732 383)  (732 383)  LC_7 Logic Functioning bit
 (39 15)  (733 383)  (733 383)  LC_7 Logic Functioning bit
 (51 15)  (745 383)  (745 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_23

 (14 0)  (762 368)  (762 368)  routing T_14_23.sp12_h_r_0 <X> T_14_23.lc_trk_g0_0
 (21 0)  (769 368)  (769 368)  routing T_14_23.wire_logic_cluster/lc_3/out <X> T_14_23.lc_trk_g0_3
 (22 0)  (770 368)  (770 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (762 369)  (762 369)  routing T_14_23.sp12_h_r_0 <X> T_14_23.lc_trk_g0_0
 (15 1)  (763 369)  (763 369)  routing T_14_23.sp12_h_r_0 <X> T_14_23.lc_trk_g0_0
 (17 1)  (765 369)  (765 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (770 369)  (770 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (771 369)  (771 369)  routing T_14_23.sp12_h_l_17 <X> T_14_23.lc_trk_g0_2
 (25 1)  (773 369)  (773 369)  routing T_14_23.sp12_h_l_17 <X> T_14_23.lc_trk_g0_2
 (0 2)  (748 370)  (748 370)  routing T_14_23.glb_netwk_7 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (749 370)  (749 370)  routing T_14_23.glb_netwk_7 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (750 370)  (750 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (763 370)  (763 370)  routing T_14_23.sp4_h_r_13 <X> T_14_23.lc_trk_g0_5
 (16 2)  (764 370)  (764 370)  routing T_14_23.sp4_h_r_13 <X> T_14_23.lc_trk_g0_5
 (17 2)  (765 370)  (765 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (766 370)  (766 370)  routing T_14_23.sp4_h_r_13 <X> T_14_23.lc_trk_g0_5
 (0 3)  (748 371)  (748 371)  routing T_14_23.glb_netwk_7 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (4 5)  (752 373)  (752 373)  routing T_14_23.sp4_h_l_42 <X> T_14_23.sp4_h_r_3
 (6 5)  (754 373)  (754 373)  routing T_14_23.sp4_h_l_42 <X> T_14_23.sp4_h_r_3
 (14 6)  (762 374)  (762 374)  routing T_14_23.sp4_h_l_1 <X> T_14_23.lc_trk_g1_4
 (26 6)  (774 374)  (774 374)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (777 374)  (777 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (779 374)  (779 374)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 374)  (780 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 374)  (781 374)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (782 374)  (782 374)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (784 374)  (784 374)  LC_3 Logic Functioning bit
 (37 6)  (785 374)  (785 374)  LC_3 Logic Functioning bit
 (38 6)  (786 374)  (786 374)  LC_3 Logic Functioning bit
 (39 6)  (787 374)  (787 374)  LC_3 Logic Functioning bit
 (42 6)  (790 374)  (790 374)  LC_3 Logic Functioning bit
 (43 6)  (791 374)  (791 374)  LC_3 Logic Functioning bit
 (45 6)  (793 374)  (793 374)  LC_3 Logic Functioning bit
 (15 7)  (763 375)  (763 375)  routing T_14_23.sp4_h_l_1 <X> T_14_23.lc_trk_g1_4
 (16 7)  (764 375)  (764 375)  routing T_14_23.sp4_h_l_1 <X> T_14_23.lc_trk_g1_4
 (17 7)  (765 375)  (765 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (775 375)  (775 375)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 375)  (777 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (778 375)  (778 375)  routing T_14_23.lc_trk_g0_2 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (779 375)  (779 375)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (780 375)  (780 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (783 375)  (783 375)  routing T_14_23.lc_trk_g0_3 <X> T_14_23.input_2_3
 (42 7)  (790 375)  (790 375)  LC_3 Logic Functioning bit
 (43 7)  (791 375)  (791 375)  LC_3 Logic Functioning bit
 (48 7)  (796 375)  (796 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (763 376)  (763 376)  routing T_14_23.sp4_h_r_41 <X> T_14_23.lc_trk_g2_1
 (16 8)  (764 376)  (764 376)  routing T_14_23.sp4_h_r_41 <X> T_14_23.lc_trk_g2_1
 (17 8)  (765 376)  (765 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (766 376)  (766 376)  routing T_14_23.sp4_h_r_41 <X> T_14_23.lc_trk_g2_1
 (12 9)  (760 377)  (760 377)  routing T_14_23.sp4_h_r_8 <X> T_14_23.sp4_v_b_8
 (18 9)  (766 377)  (766 377)  routing T_14_23.sp4_h_r_41 <X> T_14_23.lc_trk_g2_1
 (21 10)  (769 378)  (769 378)  routing T_14_23.wire_logic_cluster/lc_7/out <X> T_14_23.lc_trk_g2_7
 (22 10)  (770 378)  (770 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 12)  (770 380)  (770 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (771 380)  (771 380)  routing T_14_23.sp4_h_r_27 <X> T_14_23.lc_trk_g3_3
 (24 12)  (772 380)  (772 380)  routing T_14_23.sp4_h_r_27 <X> T_14_23.lc_trk_g3_3
 (29 12)  (777 380)  (777 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 380)  (778 380)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (779 380)  (779 380)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 380)  (780 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 380)  (781 380)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 380)  (782 380)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 380)  (783 380)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_6
 (38 12)  (786 380)  (786 380)  LC_6 Logic Functioning bit
 (39 12)  (787 380)  (787 380)  LC_6 Logic Functioning bit
 (45 12)  (793 380)  (793 380)  LC_6 Logic Functioning bit
 (47 12)  (795 380)  (795 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (10 13)  (758 381)  (758 381)  routing T_14_23.sp4_h_r_5 <X> T_14_23.sp4_v_b_10
 (21 13)  (769 381)  (769 381)  routing T_14_23.sp4_h_r_27 <X> T_14_23.lc_trk_g3_3
 (29 13)  (777 381)  (777 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (779 381)  (779 381)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (780 381)  (780 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (781 381)  (781 381)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_6
 (34 13)  (782 381)  (782 381)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_6
 (35 13)  (783 381)  (783 381)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.input_2_6
 (36 13)  (784 381)  (784 381)  LC_6 Logic Functioning bit
 (37 13)  (785 381)  (785 381)  LC_6 Logic Functioning bit
 (38 13)  (786 381)  (786 381)  LC_6 Logic Functioning bit
 (39 13)  (787 381)  (787 381)  LC_6 Logic Functioning bit
 (42 13)  (790 381)  (790 381)  LC_6 Logic Functioning bit
 (43 13)  (791 381)  (791 381)  LC_6 Logic Functioning bit
 (51 13)  (799 381)  (799 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (748 382)  (748 382)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 382)  (749 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (769 382)  (769 382)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g3_7
 (22 14)  (770 382)  (770 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (771 382)  (771 382)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g3_7
 (24 14)  (772 382)  (772 382)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g3_7
 (25 14)  (773 382)  (773 382)  routing T_14_23.wire_logic_cluster/lc_6/out <X> T_14_23.lc_trk_g3_6
 (27 14)  (775 382)  (775 382)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (776 382)  (776 382)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 382)  (777 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (779 382)  (779 382)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 382)  (780 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 382)  (781 382)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (782 382)  (782 382)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (783 382)  (783 382)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (42 14)  (790 382)  (790 382)  LC_7 Logic Functioning bit
 (43 14)  (791 382)  (791 382)  LC_7 Logic Functioning bit
 (45 14)  (793 382)  (793 382)  LC_7 Logic Functioning bit
 (0 15)  (748 383)  (748 383)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (21 15)  (769 383)  (769 383)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g3_7
 (22 15)  (770 383)  (770 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (776 383)  (776 383)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 383)  (777 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (778 383)  (778 383)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (779 383)  (779 383)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (780 383)  (780 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (781 383)  (781 383)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (35 15)  (783 383)  (783 383)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.input_2_7
 (36 15)  (784 383)  (784 383)  LC_7 Logic Functioning bit
 (37 15)  (785 383)  (785 383)  LC_7 Logic Functioning bit
 (38 15)  (786 383)  (786 383)  LC_7 Logic Functioning bit
 (39 15)  (787 383)  (787 383)  LC_7 Logic Functioning bit
 (42 15)  (790 383)  (790 383)  LC_7 Logic Functioning bit
 (43 15)  (791 383)  (791 383)  LC_7 Logic Functioning bit
 (46 15)  (794 383)  (794 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_23

 (6 0)  (808 368)  (808 368)  routing T_15_23.sp4_h_r_7 <X> T_15_23.sp4_v_b_0
 (15 0)  (817 368)  (817 368)  routing T_15_23.sp4_h_r_9 <X> T_15_23.lc_trk_g0_1
 (16 0)  (818 368)  (818 368)  routing T_15_23.sp4_h_r_9 <X> T_15_23.lc_trk_g0_1
 (17 0)  (819 368)  (819 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (820 368)  (820 368)  routing T_15_23.sp4_h_r_9 <X> T_15_23.lc_trk_g0_1
 (21 0)  (823 368)  (823 368)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g0_3
 (22 0)  (824 368)  (824 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (825 368)  (825 368)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g0_3
 (24 0)  (826 368)  (826 368)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g0_3
 (11 1)  (813 369)  (813 369)  routing T_15_23.sp4_h_l_43 <X> T_15_23.sp4_h_r_2
 (13 1)  (815 369)  (815 369)  routing T_15_23.sp4_h_l_43 <X> T_15_23.sp4_h_r_2
 (14 1)  (816 369)  (816 369)  routing T_15_23.sp4_h_r_0 <X> T_15_23.lc_trk_g0_0
 (15 1)  (817 369)  (817 369)  routing T_15_23.sp4_h_r_0 <X> T_15_23.lc_trk_g0_0
 (16 1)  (818 369)  (818 369)  routing T_15_23.sp4_h_r_0 <X> T_15_23.lc_trk_g0_0
 (17 1)  (819 369)  (819 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (0 2)  (802 370)  (802 370)  routing T_15_23.glb_netwk_7 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (1 2)  (803 370)  (803 370)  routing T_15_23.glb_netwk_7 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (804 370)  (804 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (817 370)  (817 370)  routing T_15_23.sp12_h_r_5 <X> T_15_23.lc_trk_g0_5
 (17 2)  (819 370)  (819 370)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (820 370)  (820 370)  routing T_15_23.sp12_h_r_5 <X> T_15_23.lc_trk_g0_5
 (27 2)  (829 370)  (829 370)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 370)  (831 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 370)  (832 370)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (834 370)  (834 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 370)  (835 370)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (836 370)  (836 370)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (837 370)  (837 370)  routing T_15_23.lc_trk_g0_5 <X> T_15_23.input_2_1
 (38 2)  (840 370)  (840 370)  LC_1 Logic Functioning bit
 (39 2)  (841 370)  (841 370)  LC_1 Logic Functioning bit
 (45 2)  (847 370)  (847 370)  LC_1 Logic Functioning bit
 (48 2)  (850 370)  (850 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (802 371)  (802 371)  routing T_15_23.glb_netwk_7 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (18 3)  (820 371)  (820 371)  routing T_15_23.sp12_h_r_5 <X> T_15_23.lc_trk_g0_5
 (26 3)  (828 371)  (828 371)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 371)  (831 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 371)  (832 371)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (834 371)  (834 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (838 371)  (838 371)  LC_1 Logic Functioning bit
 (37 3)  (839 371)  (839 371)  LC_1 Logic Functioning bit
 (38 3)  (840 371)  (840 371)  LC_1 Logic Functioning bit
 (39 3)  (841 371)  (841 371)  LC_1 Logic Functioning bit
 (42 3)  (844 371)  (844 371)  LC_1 Logic Functioning bit
 (43 3)  (845 371)  (845 371)  LC_1 Logic Functioning bit
 (16 4)  (818 372)  (818 372)  routing T_15_23.sp12_h_r_9 <X> T_15_23.lc_trk_g1_1
 (17 4)  (819 372)  (819 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (823 372)  (823 372)  routing T_15_23.wire_logic_cluster/lc_3/out <X> T_15_23.lc_trk_g1_3
 (22 4)  (824 372)  (824 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (827 372)  (827 372)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (8 5)  (810 373)  (810 373)  routing T_15_23.sp4_h_l_47 <X> T_15_23.sp4_v_b_4
 (9 5)  (811 373)  (811 373)  routing T_15_23.sp4_h_l_47 <X> T_15_23.sp4_v_b_4
 (10 5)  (812 373)  (812 373)  routing T_15_23.sp4_h_l_47 <X> T_15_23.sp4_v_b_4
 (22 5)  (824 373)  (824 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (825 373)  (825 373)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (24 5)  (826 373)  (826 373)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (25 5)  (827 373)  (827 373)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g1_2
 (9 6)  (811 374)  (811 374)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_h_l_41
 (10 6)  (812 374)  (812 374)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_h_l_41
 (17 6)  (819 374)  (819 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (820 374)  (820 374)  routing T_15_23.wire_logic_cluster/lc_5/out <X> T_15_23.lc_trk_g1_5
 (21 6)  (823 374)  (823 374)  routing T_15_23.sp4_h_l_2 <X> T_15_23.lc_trk_g1_7
 (22 6)  (824 374)  (824 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (825 374)  (825 374)  routing T_15_23.sp4_h_l_2 <X> T_15_23.lc_trk_g1_7
 (24 6)  (826 374)  (826 374)  routing T_15_23.sp4_h_l_2 <X> T_15_23.lc_trk_g1_7
 (26 6)  (828 374)  (828 374)  routing T_15_23.lc_trk_g0_5 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (829 374)  (829 374)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 374)  (831 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (834 374)  (834 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 374)  (836 374)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (839 374)  (839 374)  LC_3 Logic Functioning bit
 (38 6)  (840 374)  (840 374)  LC_3 Logic Functioning bit
 (39 6)  (841 374)  (841 374)  LC_3 Logic Functioning bit
 (41 6)  (843 374)  (843 374)  LC_3 Logic Functioning bit
 (45 6)  (847 374)  (847 374)  LC_3 Logic Functioning bit
 (48 6)  (850 374)  (850 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (29 7)  (831 375)  (831 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (833 375)  (833 375)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (834 375)  (834 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (836 375)  (836 375)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.input_2_3
 (35 7)  (837 375)  (837 375)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.input_2_3
 (36 7)  (838 375)  (838 375)  LC_3 Logic Functioning bit
 (37 7)  (839 375)  (839 375)  LC_3 Logic Functioning bit
 (38 7)  (840 375)  (840 375)  LC_3 Logic Functioning bit
 (42 7)  (844 375)  (844 375)  LC_3 Logic Functioning bit
 (48 7)  (850 375)  (850 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (853 375)  (853 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 9)  (814 377)  (814 377)  routing T_15_23.sp4_h_r_8 <X> T_15_23.sp4_v_b_8
 (11 10)  (813 378)  (813 378)  routing T_15_23.sp4_h_l_38 <X> T_15_23.sp4_v_t_45
 (29 10)  (831 378)  (831 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (833 378)  (833 378)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 378)  (834 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 378)  (836 378)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (837 378)  (837 378)  routing T_15_23.lc_trk_g0_5 <X> T_15_23.input_2_5
 (38 10)  (840 378)  (840 378)  LC_5 Logic Functioning bit
 (39 10)  (841 378)  (841 378)  LC_5 Logic Functioning bit
 (45 10)  (847 378)  (847 378)  LC_5 Logic Functioning bit
 (5 11)  (807 379)  (807 379)  routing T_15_23.sp4_h_l_43 <X> T_15_23.sp4_v_t_43
 (29 11)  (831 379)  (831 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (834 379)  (834 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (838 379)  (838 379)  LC_5 Logic Functioning bit
 (37 11)  (839 379)  (839 379)  LC_5 Logic Functioning bit
 (38 11)  (840 379)  (840 379)  LC_5 Logic Functioning bit
 (39 11)  (841 379)  (841 379)  LC_5 Logic Functioning bit
 (42 11)  (844 379)  (844 379)  LC_5 Logic Functioning bit
 (43 11)  (845 379)  (845 379)  LC_5 Logic Functioning bit
 (48 11)  (850 379)  (850 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (813 380)  (813 380)  routing T_15_23.sp4_h_r_6 <X> T_15_23.sp4_v_b_11
 (17 12)  (819 380)  (819 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (820 380)  (820 380)  routing T_15_23.wire_logic_cluster/lc_1/out <X> T_15_23.lc_trk_g3_1
 (0 14)  (802 382)  (802 382)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 382)  (803 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (802 383)  (802 383)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/s_r


LogicTile_16_23

 (32 0)  (888 368)  (888 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 368)  (889 368)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 368)  (892 368)  LC_0 Logic Functioning bit
 (37 0)  (893 368)  (893 368)  LC_0 Logic Functioning bit
 (38 0)  (894 368)  (894 368)  LC_0 Logic Functioning bit
 (39 0)  (895 368)  (895 368)  LC_0 Logic Functioning bit
 (45 0)  (901 368)  (901 368)  LC_0 Logic Functioning bit
 (36 1)  (892 369)  (892 369)  LC_0 Logic Functioning bit
 (37 1)  (893 369)  (893 369)  LC_0 Logic Functioning bit
 (38 1)  (894 369)  (894 369)  LC_0 Logic Functioning bit
 (39 1)  (895 369)  (895 369)  LC_0 Logic Functioning bit
 (0 2)  (856 370)  (856 370)  routing T_16_23.glb_netwk_7 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (857 370)  (857 370)  routing T_16_23.glb_netwk_7 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (858 370)  (858 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (877 370)  (877 370)  routing T_16_23.sp4_v_b_15 <X> T_16_23.lc_trk_g0_7
 (22 2)  (878 370)  (878 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (879 370)  (879 370)  routing T_16_23.sp4_v_b_15 <X> T_16_23.lc_trk_g0_7
 (31 2)  (887 370)  (887 370)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 370)  (888 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 370)  (889 370)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (892 370)  (892 370)  LC_1 Logic Functioning bit
 (37 2)  (893 370)  (893 370)  LC_1 Logic Functioning bit
 (38 2)  (894 370)  (894 370)  LC_1 Logic Functioning bit
 (39 2)  (895 370)  (895 370)  LC_1 Logic Functioning bit
 (45 2)  (901 370)  (901 370)  LC_1 Logic Functioning bit
 (0 3)  (856 371)  (856 371)  routing T_16_23.glb_netwk_7 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (21 3)  (877 371)  (877 371)  routing T_16_23.sp4_v_b_15 <X> T_16_23.lc_trk_g0_7
 (31 3)  (887 371)  (887 371)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (892 371)  (892 371)  LC_1 Logic Functioning bit
 (37 3)  (893 371)  (893 371)  LC_1 Logic Functioning bit
 (38 3)  (894 371)  (894 371)  LC_1 Logic Functioning bit
 (39 3)  (895 371)  (895 371)  LC_1 Logic Functioning bit
 (0 4)  (856 372)  (856 372)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (1 4)  (857 372)  (857 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (878 372)  (878 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (879 372)  (879 372)  routing T_16_23.sp12_h_l_16 <X> T_16_23.lc_trk_g1_3
 (31 4)  (887 372)  (887 372)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 372)  (888 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 372)  (889 372)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (892 372)  (892 372)  LC_2 Logic Functioning bit
 (37 4)  (893 372)  (893 372)  LC_2 Logic Functioning bit
 (38 4)  (894 372)  (894 372)  LC_2 Logic Functioning bit
 (39 4)  (895 372)  (895 372)  LC_2 Logic Functioning bit
 (45 4)  (901 372)  (901 372)  LC_2 Logic Functioning bit
 (0 5)  (856 373)  (856 373)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (1 5)  (857 373)  (857 373)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (21 5)  (877 373)  (877 373)  routing T_16_23.sp12_h_l_16 <X> T_16_23.lc_trk_g1_3
 (31 5)  (887 373)  (887 373)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (892 373)  (892 373)  LC_2 Logic Functioning bit
 (37 5)  (893 373)  (893 373)  LC_2 Logic Functioning bit
 (38 5)  (894 373)  (894 373)  LC_2 Logic Functioning bit
 (39 5)  (895 373)  (895 373)  LC_2 Logic Functioning bit
 (5 6)  (861 374)  (861 374)  routing T_16_23.sp4_h_r_0 <X> T_16_23.sp4_h_l_38
 (32 6)  (888 374)  (888 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 374)  (889 374)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 374)  (892 374)  LC_3 Logic Functioning bit
 (37 6)  (893 374)  (893 374)  LC_3 Logic Functioning bit
 (38 6)  (894 374)  (894 374)  LC_3 Logic Functioning bit
 (39 6)  (895 374)  (895 374)  LC_3 Logic Functioning bit
 (45 6)  (901 374)  (901 374)  LC_3 Logic Functioning bit
 (4 7)  (860 375)  (860 375)  routing T_16_23.sp4_h_r_0 <X> T_16_23.sp4_h_l_38
 (22 7)  (878 375)  (878 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (879 375)  (879 375)  routing T_16_23.sp4_v_b_22 <X> T_16_23.lc_trk_g1_6
 (24 7)  (880 375)  (880 375)  routing T_16_23.sp4_v_b_22 <X> T_16_23.lc_trk_g1_6
 (31 7)  (887 375)  (887 375)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (892 375)  (892 375)  LC_3 Logic Functioning bit
 (37 7)  (893 375)  (893 375)  LC_3 Logic Functioning bit
 (38 7)  (894 375)  (894 375)  LC_3 Logic Functioning bit
 (39 7)  (895 375)  (895 375)  LC_3 Logic Functioning bit
 (15 8)  (871 376)  (871 376)  routing T_16_23.sp12_v_b_1 <X> T_16_23.lc_trk_g2_1
 (17 8)  (873 376)  (873 376)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (874 376)  (874 376)  routing T_16_23.sp12_v_b_1 <X> T_16_23.lc_trk_g2_1
 (31 8)  (887 376)  (887 376)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 376)  (888 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (890 376)  (890 376)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (892 376)  (892 376)  LC_4 Logic Functioning bit
 (37 8)  (893 376)  (893 376)  LC_4 Logic Functioning bit
 (38 8)  (894 376)  (894 376)  LC_4 Logic Functioning bit
 (39 8)  (895 376)  (895 376)  LC_4 Logic Functioning bit
 (45 8)  (901 376)  (901 376)  LC_4 Logic Functioning bit
 (18 9)  (874 377)  (874 377)  routing T_16_23.sp12_v_b_1 <X> T_16_23.lc_trk_g2_1
 (22 9)  (878 377)  (878 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (879 377)  (879 377)  routing T_16_23.sp12_v_b_18 <X> T_16_23.lc_trk_g2_2
 (25 9)  (881 377)  (881 377)  routing T_16_23.sp12_v_b_18 <X> T_16_23.lc_trk_g2_2
 (31 9)  (887 377)  (887 377)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (892 377)  (892 377)  LC_4 Logic Functioning bit
 (37 9)  (893 377)  (893 377)  LC_4 Logic Functioning bit
 (38 9)  (894 377)  (894 377)  LC_4 Logic Functioning bit
 (39 9)  (895 377)  (895 377)  LC_4 Logic Functioning bit
 (14 10)  (870 378)  (870 378)  routing T_16_23.sp12_v_t_3 <X> T_16_23.lc_trk_g2_4
 (22 10)  (878 378)  (878 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (31 10)  (887 378)  (887 378)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 378)  (888 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 378)  (889 378)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (892 378)  (892 378)  LC_5 Logic Functioning bit
 (37 10)  (893 378)  (893 378)  LC_5 Logic Functioning bit
 (38 10)  (894 378)  (894 378)  LC_5 Logic Functioning bit
 (39 10)  (895 378)  (895 378)  LC_5 Logic Functioning bit
 (45 10)  (901 378)  (901 378)  LC_5 Logic Functioning bit
 (14 11)  (870 379)  (870 379)  routing T_16_23.sp12_v_t_3 <X> T_16_23.lc_trk_g2_4
 (15 11)  (871 379)  (871 379)  routing T_16_23.sp12_v_t_3 <X> T_16_23.lc_trk_g2_4
 (17 11)  (873 379)  (873 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (21 11)  (877 379)  (877 379)  routing T_16_23.sp4_r_v_b_39 <X> T_16_23.lc_trk_g2_7
 (22 11)  (878 379)  (878 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (892 379)  (892 379)  LC_5 Logic Functioning bit
 (37 11)  (893 379)  (893 379)  LC_5 Logic Functioning bit
 (38 11)  (894 379)  (894 379)  LC_5 Logic Functioning bit
 (39 11)  (895 379)  (895 379)  LC_5 Logic Functioning bit
 (19 12)  (875 380)  (875 380)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (877 380)  (877 380)  routing T_16_23.sp4_v_t_22 <X> T_16_23.lc_trk_g3_3
 (22 12)  (878 380)  (878 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (879 380)  (879 380)  routing T_16_23.sp4_v_t_22 <X> T_16_23.lc_trk_g3_3
 (31 12)  (887 380)  (887 380)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 380)  (888 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (892 380)  (892 380)  LC_6 Logic Functioning bit
 (37 12)  (893 380)  (893 380)  LC_6 Logic Functioning bit
 (38 12)  (894 380)  (894 380)  LC_6 Logic Functioning bit
 (39 12)  (895 380)  (895 380)  LC_6 Logic Functioning bit
 (45 12)  (901 380)  (901 380)  LC_6 Logic Functioning bit
 (12 13)  (868 381)  (868 381)  routing T_16_23.sp4_h_r_11 <X> T_16_23.sp4_v_b_11
 (19 13)  (875 381)  (875 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (877 381)  (877 381)  routing T_16_23.sp4_v_t_22 <X> T_16_23.lc_trk_g3_3
 (31 13)  (887 381)  (887 381)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (892 381)  (892 381)  LC_6 Logic Functioning bit
 (37 13)  (893 381)  (893 381)  LC_6 Logic Functioning bit
 (38 13)  (894 381)  (894 381)  LC_6 Logic Functioning bit
 (39 13)  (895 381)  (895 381)  LC_6 Logic Functioning bit
 (53 13)  (909 381)  (909 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (856 382)  (856 382)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 382)  (857 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (32 14)  (888 382)  (888 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (890 382)  (890 382)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (892 382)  (892 382)  LC_7 Logic Functioning bit
 (37 14)  (893 382)  (893 382)  LC_7 Logic Functioning bit
 (38 14)  (894 382)  (894 382)  LC_7 Logic Functioning bit
 (39 14)  (895 382)  (895 382)  LC_7 Logic Functioning bit
 (45 14)  (901 382)  (901 382)  LC_7 Logic Functioning bit
 (0 15)  (856 383)  (856 383)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (31 15)  (887 383)  (887 383)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (892 383)  (892 383)  LC_7 Logic Functioning bit
 (37 15)  (893 383)  (893 383)  LC_7 Logic Functioning bit
 (38 15)  (894 383)  (894 383)  LC_7 Logic Functioning bit
 (39 15)  (895 383)  (895 383)  LC_7 Logic Functioning bit
 (44 15)  (900 383)  (900 383)  LC_7 Logic Functioning bit


LogicTile_17_23

 (15 0)  (925 368)  (925 368)  routing T_17_23.lft_op_1 <X> T_17_23.lc_trk_g0_1
 (17 0)  (927 368)  (927 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (928 368)  (928 368)  routing T_17_23.lft_op_1 <X> T_17_23.lc_trk_g0_1
 (21 0)  (931 368)  (931 368)  routing T_17_23.lft_op_3 <X> T_17_23.lc_trk_g0_3
 (22 0)  (932 368)  (932 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (934 368)  (934 368)  routing T_17_23.lft_op_3 <X> T_17_23.lc_trk_g0_3
 (25 0)  (935 368)  (935 368)  routing T_17_23.lft_op_2 <X> T_17_23.lc_trk_g0_2
 (27 0)  (937 368)  (937 368)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 368)  (938 368)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 368)  (939 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (941 368)  (941 368)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 368)  (942 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (950 368)  (950 368)  LC_0 Logic Functioning bit
 (41 0)  (951 368)  (951 368)  LC_0 Logic Functioning bit
 (42 0)  (952 368)  (952 368)  LC_0 Logic Functioning bit
 (43 0)  (953 368)  (953 368)  LC_0 Logic Functioning bit
 (44 0)  (954 368)  (954 368)  LC_0 Logic Functioning bit
 (22 1)  (932 369)  (932 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (934 369)  (934 369)  routing T_17_23.lft_op_2 <X> T_17_23.lc_trk_g0_2
 (31 1)  (941 369)  (941 369)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (40 1)  (950 369)  (950 369)  LC_0 Logic Functioning bit
 (41 1)  (951 369)  (951 369)  LC_0 Logic Functioning bit
 (42 1)  (952 369)  (952 369)  LC_0 Logic Functioning bit
 (43 1)  (953 369)  (953 369)  LC_0 Logic Functioning bit
 (50 1)  (960 369)  (960 369)  Carry_In_Mux bit 

 (5 2)  (915 370)  (915 370)  routing T_17_23.sp4_h_r_9 <X> T_17_23.sp4_h_l_37
 (8 2)  (918 370)  (918 370)  routing T_17_23.sp4_h_r_5 <X> T_17_23.sp4_h_l_36
 (10 2)  (920 370)  (920 370)  routing T_17_23.sp4_h_r_5 <X> T_17_23.sp4_h_l_36
 (22 2)  (932 370)  (932 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (934 370)  (934 370)  routing T_17_23.bot_op_7 <X> T_17_23.lc_trk_g0_7
 (27 2)  (937 370)  (937 370)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (938 370)  (938 370)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 370)  (939 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 370)  (942 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (946 370)  (946 370)  LC_1 Logic Functioning bit
 (37 2)  (947 370)  (947 370)  LC_1 Logic Functioning bit
 (38 2)  (948 370)  (948 370)  LC_1 Logic Functioning bit
 (39 2)  (949 370)  (949 370)  LC_1 Logic Functioning bit
 (44 2)  (954 370)  (954 370)  LC_1 Logic Functioning bit
 (4 3)  (914 371)  (914 371)  routing T_17_23.sp4_h_r_9 <X> T_17_23.sp4_h_l_37
 (40 3)  (950 371)  (950 371)  LC_1 Logic Functioning bit
 (41 3)  (951 371)  (951 371)  LC_1 Logic Functioning bit
 (42 3)  (952 371)  (952 371)  LC_1 Logic Functioning bit
 (43 3)  (953 371)  (953 371)  LC_1 Logic Functioning bit
 (46 3)  (956 371)  (956 371)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (924 372)  (924 372)  routing T_17_23.lft_op_0 <X> T_17_23.lc_trk_g1_0
 (27 4)  (937 372)  (937 372)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (938 372)  (938 372)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 372)  (939 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (940 372)  (940 372)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (942 372)  (942 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (946 372)  (946 372)  LC_2 Logic Functioning bit
 (37 4)  (947 372)  (947 372)  LC_2 Logic Functioning bit
 (38 4)  (948 372)  (948 372)  LC_2 Logic Functioning bit
 (39 4)  (949 372)  (949 372)  LC_2 Logic Functioning bit
 (44 4)  (954 372)  (954 372)  LC_2 Logic Functioning bit
 (51 4)  (961 372)  (961 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (15 5)  (925 373)  (925 373)  routing T_17_23.lft_op_0 <X> T_17_23.lc_trk_g1_0
 (17 5)  (927 373)  (927 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (40 5)  (950 373)  (950 373)  LC_2 Logic Functioning bit
 (41 5)  (951 373)  (951 373)  LC_2 Logic Functioning bit
 (42 5)  (952 373)  (952 373)  LC_2 Logic Functioning bit
 (43 5)  (953 373)  (953 373)  LC_2 Logic Functioning bit
 (28 6)  (938 374)  (938 374)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 374)  (939 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (940 374)  (940 374)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (942 374)  (942 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (946 374)  (946 374)  LC_3 Logic Functioning bit
 (37 6)  (947 374)  (947 374)  LC_3 Logic Functioning bit
 (38 6)  (948 374)  (948 374)  LC_3 Logic Functioning bit
 (39 6)  (949 374)  (949 374)  LC_3 Logic Functioning bit
 (44 6)  (954 374)  (954 374)  LC_3 Logic Functioning bit
 (30 7)  (940 375)  (940 375)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (40 7)  (950 375)  (950 375)  LC_3 Logic Functioning bit
 (41 7)  (951 375)  (951 375)  LC_3 Logic Functioning bit
 (42 7)  (952 375)  (952 375)  LC_3 Logic Functioning bit
 (43 7)  (953 375)  (953 375)  LC_3 Logic Functioning bit
 (46 7)  (956 375)  (956 375)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (11 8)  (921 376)  (921 376)  routing T_17_23.sp4_h_r_3 <X> T_17_23.sp4_v_b_8
 (27 8)  (937 376)  (937 376)  routing T_17_23.lc_trk_g1_0 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 376)  (939 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (942 376)  (942 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (945 376)  (945 376)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_4
 (36 8)  (946 376)  (946 376)  LC_4 Logic Functioning bit
 (39 8)  (949 376)  (949 376)  LC_4 Logic Functioning bit
 (41 8)  (951 376)  (951 376)  LC_4 Logic Functioning bit
 (42 8)  (952 376)  (952 376)  LC_4 Logic Functioning bit
 (44 8)  (954 376)  (954 376)  LC_4 Logic Functioning bit
 (32 9)  (942 377)  (942 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (943 377)  (943 377)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_4
 (36 9)  (946 377)  (946 377)  LC_4 Logic Functioning bit
 (39 9)  (949 377)  (949 377)  LC_4 Logic Functioning bit
 (41 9)  (951 377)  (951 377)  LC_4 Logic Functioning bit
 (42 9)  (952 377)  (952 377)  LC_4 Logic Functioning bit
 (46 9)  (956 377)  (956 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (3 10)  (913 378)  (913 378)  routing T_17_23.sp12_h_r_1 <X> T_17_23.sp12_h_l_22
 (14 10)  (924 378)  (924 378)  routing T_17_23.bnl_op_4 <X> T_17_23.lc_trk_g2_4
 (25 10)  (935 378)  (935 378)  routing T_17_23.sp4_h_r_38 <X> T_17_23.lc_trk_g2_6
 (27 10)  (937 378)  (937 378)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (938 378)  (938 378)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 378)  (939 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 378)  (940 378)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (942 378)  (942 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (946 378)  (946 378)  LC_5 Logic Functioning bit
 (39 10)  (949 378)  (949 378)  LC_5 Logic Functioning bit
 (41 10)  (951 378)  (951 378)  LC_5 Logic Functioning bit
 (42 10)  (952 378)  (952 378)  LC_5 Logic Functioning bit
 (44 10)  (954 378)  (954 378)  LC_5 Logic Functioning bit
 (53 10)  (963 378)  (963 378)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (3 11)  (913 379)  (913 379)  routing T_17_23.sp12_h_r_1 <X> T_17_23.sp12_h_l_22
 (14 11)  (924 379)  (924 379)  routing T_17_23.bnl_op_4 <X> T_17_23.lc_trk_g2_4
 (17 11)  (927 379)  (927 379)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (932 379)  (932 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (933 379)  (933 379)  routing T_17_23.sp4_h_r_38 <X> T_17_23.lc_trk_g2_6
 (24 11)  (934 379)  (934 379)  routing T_17_23.sp4_h_r_38 <X> T_17_23.lc_trk_g2_6
 (32 11)  (942 379)  (942 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (946 379)  (946 379)  LC_5 Logic Functioning bit
 (39 11)  (949 379)  (949 379)  LC_5 Logic Functioning bit
 (41 11)  (951 379)  (951 379)  LC_5 Logic Functioning bit
 (42 11)  (952 379)  (952 379)  LC_5 Logic Functioning bit
 (14 12)  (924 380)  (924 380)  routing T_17_23.wire_logic_cluster/lc_0/out <X> T_17_23.lc_trk_g3_0
 (16 12)  (926 380)  (926 380)  routing T_17_23.sp4_v_b_33 <X> T_17_23.lc_trk_g3_1
 (17 12)  (927 380)  (927 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (928 380)  (928 380)  routing T_17_23.sp4_v_b_33 <X> T_17_23.lc_trk_g3_1
 (27 12)  (937 380)  (937 380)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (938 380)  (938 380)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 380)  (939 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 380)  (940 380)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (942 380)  (942 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (946 380)  (946 380)  LC_6 Logic Functioning bit
 (39 12)  (949 380)  (949 380)  LC_6 Logic Functioning bit
 (41 12)  (951 380)  (951 380)  LC_6 Logic Functioning bit
 (42 12)  (952 380)  (952 380)  LC_6 Logic Functioning bit
 (44 12)  (954 380)  (954 380)  LC_6 Logic Functioning bit
 (53 12)  (963 380)  (963 380)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (927 381)  (927 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (928 381)  (928 381)  routing T_17_23.sp4_v_b_33 <X> T_17_23.lc_trk_g3_1
 (30 13)  (940 381)  (940 381)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (942 381)  (942 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (945 381)  (945 381)  routing T_17_23.lc_trk_g0_2 <X> T_17_23.input_2_6
 (36 13)  (946 381)  (946 381)  LC_6 Logic Functioning bit
 (39 13)  (949 381)  (949 381)  LC_6 Logic Functioning bit
 (41 13)  (951 381)  (951 381)  LC_6 Logic Functioning bit
 (42 13)  (952 381)  (952 381)  LC_6 Logic Functioning bit
 (9 14)  (919 382)  (919 382)  routing T_17_23.sp4_h_r_7 <X> T_17_23.sp4_h_l_47
 (10 14)  (920 382)  (920 382)  routing T_17_23.sp4_h_r_7 <X> T_17_23.sp4_h_l_47
 (17 14)  (927 382)  (927 382)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (928 382)  (928 382)  routing T_17_23.bnl_op_5 <X> T_17_23.lc_trk_g3_5
 (21 14)  (931 382)  (931 382)  routing T_17_23.bnl_op_7 <X> T_17_23.lc_trk_g3_7
 (22 14)  (932 382)  (932 382)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (935 382)  (935 382)  routing T_17_23.bnl_op_6 <X> T_17_23.lc_trk_g3_6
 (27 14)  (937 382)  (937 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (938 382)  (938 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 382)  (939 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 382)  (940 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (942 382)  (942 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (946 382)  (946 382)  LC_7 Logic Functioning bit
 (39 14)  (949 382)  (949 382)  LC_7 Logic Functioning bit
 (41 14)  (951 382)  (951 382)  LC_7 Logic Functioning bit
 (42 14)  (952 382)  (952 382)  LC_7 Logic Functioning bit
 (44 14)  (954 382)  (954 382)  LC_7 Logic Functioning bit
 (53 14)  (963 382)  (963 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (924 383)  (924 383)  routing T_17_23.sp12_v_b_20 <X> T_17_23.lc_trk_g3_4
 (16 15)  (926 383)  (926 383)  routing T_17_23.sp12_v_b_20 <X> T_17_23.lc_trk_g3_4
 (17 15)  (927 383)  (927 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (928 383)  (928 383)  routing T_17_23.bnl_op_5 <X> T_17_23.lc_trk_g3_5
 (21 15)  (931 383)  (931 383)  routing T_17_23.bnl_op_7 <X> T_17_23.lc_trk_g3_7
 (22 15)  (932 383)  (932 383)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (935 383)  (935 383)  routing T_17_23.bnl_op_6 <X> T_17_23.lc_trk_g3_6
 (30 15)  (940 383)  (940 383)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (942 383)  (942 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (945 383)  (945 383)  routing T_17_23.lc_trk_g0_3 <X> T_17_23.input_2_7
 (36 15)  (946 383)  (946 383)  LC_7 Logic Functioning bit
 (39 15)  (949 383)  (949 383)  LC_7 Logic Functioning bit
 (41 15)  (951 383)  (951 383)  LC_7 Logic Functioning bit
 (42 15)  (952 383)  (952 383)  LC_7 Logic Functioning bit


LogicTile_18_23

 (27 0)  (991 368)  (991 368)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 368)  (993 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (996 368)  (996 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1000 368)  (1000 368)  LC_0 Logic Functioning bit
 (37 0)  (1001 368)  (1001 368)  LC_0 Logic Functioning bit
 (38 0)  (1002 368)  (1002 368)  LC_0 Logic Functioning bit
 (39 0)  (1003 368)  (1003 368)  LC_0 Logic Functioning bit
 (44 0)  (1008 368)  (1008 368)  LC_0 Logic Functioning bit
 (46 0)  (1010 368)  (1010 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (986 369)  (986 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (987 369)  (987 369)  routing T_18_23.sp4_h_r_2 <X> T_18_23.lc_trk_g0_2
 (24 1)  (988 369)  (988 369)  routing T_18_23.sp4_h_r_2 <X> T_18_23.lc_trk_g0_2
 (25 1)  (989 369)  (989 369)  routing T_18_23.sp4_h_r_2 <X> T_18_23.lc_trk_g0_2
 (30 1)  (994 369)  (994 369)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (996 369)  (996 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (997 369)  (997 369)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.input_2_0
 (36 1)  (1000 369)  (1000 369)  LC_0 Logic Functioning bit
 (37 1)  (1001 369)  (1001 369)  LC_0 Logic Functioning bit
 (38 1)  (1002 369)  (1002 369)  LC_0 Logic Functioning bit
 (39 1)  (1003 369)  (1003 369)  LC_0 Logic Functioning bit
 (49 1)  (1013 369)  (1013 369)  Carry_In_Mux bit 

 (12 2)  (976 370)  (976 370)  routing T_18_23.sp4_h_r_11 <X> T_18_23.sp4_h_l_39
 (27 2)  (991 370)  (991 370)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (992 370)  (992 370)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 370)  (993 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (994 370)  (994 370)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (996 370)  (996 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 370)  (1000 370)  LC_1 Logic Functioning bit
 (37 2)  (1001 370)  (1001 370)  LC_1 Logic Functioning bit
 (38 2)  (1002 370)  (1002 370)  LC_1 Logic Functioning bit
 (39 2)  (1003 370)  (1003 370)  LC_1 Logic Functioning bit
 (44 2)  (1008 370)  (1008 370)  LC_1 Logic Functioning bit
 (46 2)  (1010 370)  (1010 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (13 3)  (977 371)  (977 371)  routing T_18_23.sp4_h_r_11 <X> T_18_23.sp4_h_l_39
 (30 3)  (994 371)  (994 371)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (996 371)  (996 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (997 371)  (997 371)  routing T_18_23.lc_trk_g2_1 <X> T_18_23.input_2_1
 (36 3)  (1000 371)  (1000 371)  LC_1 Logic Functioning bit
 (37 3)  (1001 371)  (1001 371)  LC_1 Logic Functioning bit
 (38 3)  (1002 371)  (1002 371)  LC_1 Logic Functioning bit
 (39 3)  (1003 371)  (1003 371)  LC_1 Logic Functioning bit
 (21 4)  (985 372)  (985 372)  routing T_18_23.sp4_h_r_11 <X> T_18_23.lc_trk_g1_3
 (22 4)  (986 372)  (986 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (987 372)  (987 372)  routing T_18_23.sp4_h_r_11 <X> T_18_23.lc_trk_g1_3
 (24 4)  (988 372)  (988 372)  routing T_18_23.sp4_h_r_11 <X> T_18_23.lc_trk_g1_3
 (25 4)  (989 372)  (989 372)  routing T_18_23.sp12_h_r_2 <X> T_18_23.lc_trk_g1_2
 (27 4)  (991 372)  (991 372)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 372)  (993 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 372)  (996 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 372)  (1000 372)  LC_2 Logic Functioning bit
 (37 4)  (1001 372)  (1001 372)  LC_2 Logic Functioning bit
 (38 4)  (1002 372)  (1002 372)  LC_2 Logic Functioning bit
 (39 4)  (1003 372)  (1003 372)  LC_2 Logic Functioning bit
 (44 4)  (1008 372)  (1008 372)  LC_2 Logic Functioning bit
 (46 4)  (1010 372)  (1010 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (16 5)  (980 373)  (980 373)  routing T_18_23.sp12_h_r_8 <X> T_18_23.lc_trk_g1_0
 (17 5)  (981 373)  (981 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (986 373)  (986 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (988 373)  (988 373)  routing T_18_23.sp12_h_r_2 <X> T_18_23.lc_trk_g1_2
 (25 5)  (989 373)  (989 373)  routing T_18_23.sp12_h_r_2 <X> T_18_23.lc_trk_g1_2
 (36 5)  (1000 373)  (1000 373)  LC_2 Logic Functioning bit
 (37 5)  (1001 373)  (1001 373)  LC_2 Logic Functioning bit
 (38 5)  (1002 373)  (1002 373)  LC_2 Logic Functioning bit
 (39 5)  (1003 373)  (1003 373)  LC_2 Logic Functioning bit
 (3 6)  (967 374)  (967 374)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_t_23
 (12 6)  (976 374)  (976 374)  routing T_18_23.sp4_v_t_40 <X> T_18_23.sp4_h_l_40
 (14 6)  (978 374)  (978 374)  routing T_18_23.sp12_h_l_3 <X> T_18_23.lc_trk_g1_4
 (25 6)  (989 374)  (989 374)  routing T_18_23.sp12_h_l_5 <X> T_18_23.lc_trk_g1_6
 (29 6)  (993 374)  (993 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 374)  (996 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 374)  (1000 374)  LC_3 Logic Functioning bit
 (37 6)  (1001 374)  (1001 374)  LC_3 Logic Functioning bit
 (38 6)  (1002 374)  (1002 374)  LC_3 Logic Functioning bit
 (39 6)  (1003 374)  (1003 374)  LC_3 Logic Functioning bit
 (44 6)  (1008 374)  (1008 374)  LC_3 Logic Functioning bit
 (3 7)  (967 375)  (967 375)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_t_23
 (11 7)  (975 375)  (975 375)  routing T_18_23.sp4_v_t_40 <X> T_18_23.sp4_h_l_40
 (14 7)  (978 375)  (978 375)  routing T_18_23.sp12_h_l_3 <X> T_18_23.lc_trk_g1_4
 (15 7)  (979 375)  (979 375)  routing T_18_23.sp12_h_l_3 <X> T_18_23.lc_trk_g1_4
 (17 7)  (981 375)  (981 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (986 375)  (986 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (988 375)  (988 375)  routing T_18_23.sp12_h_l_5 <X> T_18_23.lc_trk_g1_6
 (25 7)  (989 375)  (989 375)  routing T_18_23.sp12_h_l_5 <X> T_18_23.lc_trk_g1_6
 (30 7)  (994 375)  (994 375)  routing T_18_23.lc_trk_g0_2 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (996 375)  (996 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (997 375)  (997 375)  routing T_18_23.lc_trk_g2_1 <X> T_18_23.input_2_3
 (36 7)  (1000 375)  (1000 375)  LC_3 Logic Functioning bit
 (37 7)  (1001 375)  (1001 375)  LC_3 Logic Functioning bit
 (38 7)  (1002 375)  (1002 375)  LC_3 Logic Functioning bit
 (39 7)  (1003 375)  (1003 375)  LC_3 Logic Functioning bit
 (51 7)  (1015 375)  (1015 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (981 376)  (981 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (991 376)  (991 376)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 376)  (993 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 376)  (994 376)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (996 376)  (996 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 376)  (1000 376)  LC_4 Logic Functioning bit
 (37 8)  (1001 376)  (1001 376)  LC_4 Logic Functioning bit
 (38 8)  (1002 376)  (1002 376)  LC_4 Logic Functioning bit
 (39 8)  (1003 376)  (1003 376)  LC_4 Logic Functioning bit
 (44 8)  (1008 376)  (1008 376)  LC_4 Logic Functioning bit
 (46 8)  (1010 376)  (1010 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (981 377)  (981 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (982 377)  (982 377)  routing T_18_23.sp4_r_v_b_33 <X> T_18_23.lc_trk_g2_1
 (36 9)  (1000 377)  (1000 377)  LC_4 Logic Functioning bit
 (37 9)  (1001 377)  (1001 377)  LC_4 Logic Functioning bit
 (38 9)  (1002 377)  (1002 377)  LC_4 Logic Functioning bit
 (39 9)  (1003 377)  (1003 377)  LC_4 Logic Functioning bit
 (9 10)  (973 378)  (973 378)  routing T_18_23.sp4_v_b_7 <X> T_18_23.sp4_h_l_42
 (12 10)  (976 378)  (976 378)  routing T_18_23.sp4_v_t_45 <X> T_18_23.sp4_h_l_45
 (27 10)  (991 378)  (991 378)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (992 378)  (992 378)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 378)  (993 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (996 378)  (996 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 378)  (1000 378)  LC_5 Logic Functioning bit
 (37 10)  (1001 378)  (1001 378)  LC_5 Logic Functioning bit
 (38 10)  (1002 378)  (1002 378)  LC_5 Logic Functioning bit
 (39 10)  (1003 378)  (1003 378)  LC_5 Logic Functioning bit
 (44 10)  (1008 378)  (1008 378)  LC_5 Logic Functioning bit
 (11 11)  (975 379)  (975 379)  routing T_18_23.sp4_v_t_45 <X> T_18_23.sp4_h_l_45
 (36 11)  (1000 379)  (1000 379)  LC_5 Logic Functioning bit
 (37 11)  (1001 379)  (1001 379)  LC_5 Logic Functioning bit
 (38 11)  (1002 379)  (1002 379)  LC_5 Logic Functioning bit
 (39 11)  (1003 379)  (1003 379)  LC_5 Logic Functioning bit
 (47 11)  (1011 379)  (1011 379)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (979 380)  (979 380)  routing T_18_23.sp4_h_r_25 <X> T_18_23.lc_trk_g3_1
 (16 12)  (980 380)  (980 380)  routing T_18_23.sp4_h_r_25 <X> T_18_23.lc_trk_g3_1
 (17 12)  (981 380)  (981 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (991 380)  (991 380)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 380)  (993 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 380)  (994 380)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (996 380)  (996 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 380)  (1000 380)  LC_6 Logic Functioning bit
 (37 12)  (1001 380)  (1001 380)  LC_6 Logic Functioning bit
 (38 12)  (1002 380)  (1002 380)  LC_6 Logic Functioning bit
 (39 12)  (1003 380)  (1003 380)  LC_6 Logic Functioning bit
 (44 12)  (1008 380)  (1008 380)  LC_6 Logic Functioning bit
 (18 13)  (982 381)  (982 381)  routing T_18_23.sp4_h_r_25 <X> T_18_23.lc_trk_g3_1
 (30 13)  (994 381)  (994 381)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (1000 381)  (1000 381)  LC_6 Logic Functioning bit
 (37 13)  (1001 381)  (1001 381)  LC_6 Logic Functioning bit
 (38 13)  (1002 381)  (1002 381)  LC_6 Logic Functioning bit
 (39 13)  (1003 381)  (1003 381)  LC_6 Logic Functioning bit
 (47 13)  (1011 381)  (1011 381)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (22 14)  (986 382)  (986 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (987 382)  (987 382)  routing T_18_23.sp12_v_b_23 <X> T_18_23.lc_trk_g3_7
 (27 14)  (991 382)  (991 382)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 382)  (993 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (996 382)  (996 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1000 382)  (1000 382)  LC_7 Logic Functioning bit
 (37 14)  (1001 382)  (1001 382)  LC_7 Logic Functioning bit
 (38 14)  (1002 382)  (1002 382)  LC_7 Logic Functioning bit
 (39 14)  (1003 382)  (1003 382)  LC_7 Logic Functioning bit
 (44 14)  (1008 382)  (1008 382)  LC_7 Logic Functioning bit
 (21 15)  (985 383)  (985 383)  routing T_18_23.sp12_v_b_23 <X> T_18_23.lc_trk_g3_7
 (30 15)  (994 383)  (994 383)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (1000 383)  (1000 383)  LC_7 Logic Functioning bit
 (37 15)  (1001 383)  (1001 383)  LC_7 Logic Functioning bit
 (38 15)  (1002 383)  (1002 383)  LC_7 Logic Functioning bit
 (39 15)  (1003 383)  (1003 383)  LC_7 Logic Functioning bit
 (47 15)  (1011 383)  (1011 383)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


RAM_Tile_19_23

 (12 3)  (1030 371)  (1030 371)  routing T_19_23.sp4_h_l_39 <X> T_19_23.sp4_v_t_39
 (8 9)  (1026 377)  (1026 377)  routing T_19_23.sp4_h_r_7 <X> T_19_23.sp4_v_b_7
 (12 10)  (1030 378)  (1030 378)  routing T_19_23.sp4_h_r_5 <X> T_19_23.sp4_h_l_45
 (4 11)  (1022 379)  (1022 379)  routing T_19_23.sp4_h_r_10 <X> T_19_23.sp4_h_l_43
 (6 11)  (1024 379)  (1024 379)  routing T_19_23.sp4_h_r_10 <X> T_19_23.sp4_h_l_43
 (13 11)  (1031 379)  (1031 379)  routing T_19_23.sp4_h_r_5 <X> T_19_23.sp4_h_l_45


LogicTile_20_23

 (27 0)  (1087 368)  (1087 368)  routing T_20_23.lc_trk_g1_0 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1089 368)  (1089 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1091 368)  (1091 368)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1092 368)  (1092 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1096 368)  (1096 368)  LC_0 Logic Functioning bit
 (38 0)  (1098 368)  (1098 368)  LC_0 Logic Functioning bit
 (45 0)  (1105 368)  (1105 368)  LC_0 Logic Functioning bit
 (46 0)  (1106 368)  (1106 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (1087 369)  (1087 369)  routing T_20_23.lc_trk_g1_1 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1089 369)  (1089 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1091 369)  (1091 369)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (1096 369)  (1096 369)  LC_0 Logic Functioning bit
 (37 1)  (1097 369)  (1097 369)  LC_0 Logic Functioning bit
 (38 1)  (1098 369)  (1098 369)  LC_0 Logic Functioning bit
 (39 1)  (1099 369)  (1099 369)  LC_0 Logic Functioning bit
 (41 1)  (1101 369)  (1101 369)  LC_0 Logic Functioning bit
 (43 1)  (1103 369)  (1103 369)  LC_0 Logic Functioning bit
 (0 2)  (1060 370)  (1060 370)  routing T_20_23.glb_netwk_7 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1061 370)  (1061 370)  routing T_20_23.glb_netwk_7 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1062 370)  (1062 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (1069 370)  (1069 370)  routing T_20_23.sp4_h_r_10 <X> T_20_23.sp4_h_l_36
 (10 2)  (1070 370)  (1070 370)  routing T_20_23.sp4_h_r_10 <X> T_20_23.sp4_h_l_36
 (21 2)  (1081 370)  (1081 370)  routing T_20_23.sp12_h_l_4 <X> T_20_23.lc_trk_g0_7
 (22 2)  (1082 370)  (1082 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1084 370)  (1084 370)  routing T_20_23.sp12_h_l_4 <X> T_20_23.lc_trk_g0_7
 (0 3)  (1060 371)  (1060 371)  routing T_20_23.glb_netwk_7 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (21 3)  (1081 371)  (1081 371)  routing T_20_23.sp12_h_l_4 <X> T_20_23.lc_trk_g0_7
 (14 4)  (1074 372)  (1074 372)  routing T_20_23.wire_logic_cluster/lc_0/out <X> T_20_23.lc_trk_g1_0
 (17 4)  (1077 372)  (1077 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (17 5)  (1077 373)  (1077 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (1 14)  (1061 382)  (1061 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1060 383)  (1060 383)  routing T_20_23.glb_netwk_2 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (11 15)  (1071 383)  (1071 383)  routing T_20_23.sp4_h_r_3 <X> T_20_23.sp4_h_l_46
 (13 15)  (1073 383)  (1073 383)  routing T_20_23.sp4_h_r_3 <X> T_20_23.sp4_h_l_46


LogicTile_21_23

 (11 1)  (1125 369)  (1125 369)  routing T_21_23.sp4_h_l_43 <X> T_21_23.sp4_h_r_2
 (13 1)  (1127 369)  (1127 369)  routing T_21_23.sp4_h_l_43 <X> T_21_23.sp4_h_r_2
 (0 2)  (1114 370)  (1114 370)  routing T_21_23.glb_netwk_7 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1115 370)  (1115 370)  routing T_21_23.glb_netwk_7 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1116 370)  (1116 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1114 371)  (1114 371)  routing T_21_23.glb_netwk_7 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (16 4)  (1130 372)  (1130 372)  routing T_21_23.sp4_v_b_1 <X> T_21_23.lc_trk_g1_1
 (17 4)  (1131 372)  (1131 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1132 372)  (1132 372)  routing T_21_23.sp4_v_b_1 <X> T_21_23.lc_trk_g1_1
 (22 5)  (1136 373)  (1136 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1137 373)  (1137 373)  routing T_21_23.sp12_h_r_10 <X> T_21_23.lc_trk_g1_2
 (5 6)  (1119 374)  (1119 374)  routing T_21_23.sp4_h_r_0 <X> T_21_23.sp4_h_l_38
 (4 7)  (1118 375)  (1118 375)  routing T_21_23.sp4_h_r_0 <X> T_21_23.sp4_h_l_38
 (11 9)  (1125 377)  (1125 377)  routing T_21_23.sp4_h_l_45 <X> T_21_23.sp4_h_r_8
 (8 12)  (1122 380)  (1122 380)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_h_r_10
 (10 12)  (1124 380)  (1124 380)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_h_r_10
 (27 12)  (1141 380)  (1141 380)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1142 380)  (1142 380)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1143 380)  (1143 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1144 380)  (1144 380)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1146 380)  (1146 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1148 380)  (1148 380)  routing T_21_23.lc_trk_g1_2 <X> T_21_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1150 380)  (1150 380)  LC_6 Logic Functioning bit
 (38 12)  (1152 380)  (1152 380)  LC_6 Logic Functioning bit
 (45 12)  (1159 380)  (1159 380)  LC_6 Logic Functioning bit
 (48 12)  (1162 380)  (1162 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (1165 380)  (1165 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (1141 381)  (1141 381)  routing T_21_23.lc_trk_g1_1 <X> T_21_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1143 381)  (1143 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1144 381)  (1144 381)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (1145 381)  (1145 381)  routing T_21_23.lc_trk_g1_2 <X> T_21_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (1150 381)  (1150 381)  LC_6 Logic Functioning bit
 (37 13)  (1151 381)  (1151 381)  LC_6 Logic Functioning bit
 (38 13)  (1152 381)  (1152 381)  LC_6 Logic Functioning bit
 (39 13)  (1153 381)  (1153 381)  LC_6 Logic Functioning bit
 (41 13)  (1155 381)  (1155 381)  LC_6 Logic Functioning bit
 (43 13)  (1157 381)  (1157 381)  LC_6 Logic Functioning bit
 (1 14)  (1115 382)  (1115 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (25 14)  (1139 382)  (1139 382)  routing T_21_23.wire_logic_cluster/lc_6/out <X> T_21_23.lc_trk_g3_6
 (0 15)  (1114 383)  (1114 383)  routing T_21_23.glb_netwk_2 <X> T_21_23.wire_logic_cluster/lc_7/s_r
 (22 15)  (1136 383)  (1136 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_22_23

 (0 2)  (1168 370)  (1168 370)  routing T_22_23.glb_netwk_7 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1169 370)  (1169 370)  routing T_22_23.glb_netwk_7 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1170 370)  (1170 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (1182 370)  (1182 370)  routing T_22_23.sp4_h_l_1 <X> T_22_23.lc_trk_g0_4
 (27 2)  (1195 370)  (1195 370)  routing T_22_23.lc_trk_g3_1 <X> T_22_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1196 370)  (1196 370)  routing T_22_23.lc_trk_g3_1 <X> T_22_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1197 370)  (1197 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1199 370)  (1199 370)  routing T_22_23.lc_trk_g0_4 <X> T_22_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1200 370)  (1200 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1204 370)  (1204 370)  LC_1 Logic Functioning bit
 (38 2)  (1206 370)  (1206 370)  LC_1 Logic Functioning bit
 (45 2)  (1213 370)  (1213 370)  LC_1 Logic Functioning bit
 (47 2)  (1215 370)  (1215 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (1168 371)  (1168 371)  routing T_22_23.glb_netwk_7 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (11 3)  (1179 371)  (1179 371)  routing T_22_23.sp4_h_r_6 <X> T_22_23.sp4_h_l_39
 (13 3)  (1181 371)  (1181 371)  routing T_22_23.sp4_h_r_6 <X> T_22_23.sp4_h_l_39
 (15 3)  (1183 371)  (1183 371)  routing T_22_23.sp4_h_l_1 <X> T_22_23.lc_trk_g0_4
 (16 3)  (1184 371)  (1184 371)  routing T_22_23.sp4_h_l_1 <X> T_22_23.lc_trk_g0_4
 (17 3)  (1185 371)  (1185 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (1195 371)  (1195 371)  routing T_22_23.lc_trk_g1_0 <X> T_22_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1197 371)  (1197 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (1204 371)  (1204 371)  LC_1 Logic Functioning bit
 (37 3)  (1205 371)  (1205 371)  LC_1 Logic Functioning bit
 (38 3)  (1206 371)  (1206 371)  LC_1 Logic Functioning bit
 (39 3)  (1207 371)  (1207 371)  LC_1 Logic Functioning bit
 (41 3)  (1209 371)  (1209 371)  LC_1 Logic Functioning bit
 (43 3)  (1211 371)  (1211 371)  LC_1 Logic Functioning bit
 (14 4)  (1182 372)  (1182 372)  routing T_22_23.sp4_v_b_0 <X> T_22_23.lc_trk_g1_0
 (15 4)  (1183 372)  (1183 372)  routing T_22_23.sp4_h_r_9 <X> T_22_23.lc_trk_g1_1
 (16 4)  (1184 372)  (1184 372)  routing T_22_23.sp4_h_r_9 <X> T_22_23.lc_trk_g1_1
 (17 4)  (1185 372)  (1185 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1186 372)  (1186 372)  routing T_22_23.sp4_h_r_9 <X> T_22_23.lc_trk_g1_1
 (16 5)  (1184 373)  (1184 373)  routing T_22_23.sp4_v_b_0 <X> T_22_23.lc_trk_g1_0
 (17 5)  (1185 373)  (1185 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 6)  (1189 374)  (1189 374)  routing T_22_23.wire_logic_cluster/lc_7/out <X> T_22_23.lc_trk_g1_7
 (22 6)  (1190 374)  (1190 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 12)  (1185 380)  (1185 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1186 380)  (1186 380)  routing T_22_23.wire_logic_cluster/lc_1/out <X> T_22_23.lc_trk_g3_1
 (1 14)  (1169 382)  (1169 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (1180 382)  (1180 382)  routing T_22_23.sp4_h_r_8 <X> T_22_23.sp4_h_l_46
 (27 14)  (1195 382)  (1195 382)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1197 382)  (1197 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1198 382)  (1198 382)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1200 382)  (1200 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1202 382)  (1202 382)  routing T_22_23.lc_trk_g1_1 <X> T_22_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1204 382)  (1204 382)  LC_7 Logic Functioning bit
 (38 14)  (1206 382)  (1206 382)  LC_7 Logic Functioning bit
 (45 14)  (1213 382)  (1213 382)  LC_7 Logic Functioning bit
 (48 14)  (1216 382)  (1216 382)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1219 382)  (1219 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1168 383)  (1168 383)  routing T_22_23.glb_netwk_2 <X> T_22_23.wire_logic_cluster/lc_7/s_r
 (13 15)  (1181 383)  (1181 383)  routing T_22_23.sp4_h_r_8 <X> T_22_23.sp4_h_l_46
 (27 15)  (1195 383)  (1195 383)  routing T_22_23.lc_trk_g1_0 <X> T_22_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1197 383)  (1197 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1198 383)  (1198 383)  routing T_22_23.lc_trk_g1_7 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (1204 383)  (1204 383)  LC_7 Logic Functioning bit
 (37 15)  (1205 383)  (1205 383)  LC_7 Logic Functioning bit
 (38 15)  (1206 383)  (1206 383)  LC_7 Logic Functioning bit
 (39 15)  (1207 383)  (1207 383)  LC_7 Logic Functioning bit
 (41 15)  (1209 383)  (1209 383)  LC_7 Logic Functioning bit
 (43 15)  (1211 383)  (1211 383)  LC_7 Logic Functioning bit


LogicTile_23_23

 (21 0)  (1243 368)  (1243 368)  routing T_23_23.wire_logic_cluster/lc_3/out <X> T_23_23.lc_trk_g0_3
 (22 0)  (1244 368)  (1244 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (1222 370)  (1222 370)  routing T_23_23.glb_netwk_7 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1223 370)  (1223 370)  routing T_23_23.glb_netwk_7 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1224 370)  (1224 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (1236 370)  (1236 370)  routing T_23_23.wire_logic_cluster/lc_4/out <X> T_23_23.lc_trk_g0_4
 (0 3)  (1222 371)  (1222 371)  routing T_23_23.glb_netwk_7 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (17 3)  (1239 371)  (1239 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 6)  (1244 374)  (1244 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1245 374)  (1245 374)  routing T_23_23.sp4_v_b_23 <X> T_23_23.lc_trk_g1_7
 (24 6)  (1246 374)  (1246 374)  routing T_23_23.sp4_v_b_23 <X> T_23_23.lc_trk_g1_7
 (31 6)  (1253 374)  (1253 374)  routing T_23_23.lc_trk_g1_7 <X> T_23_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1254 374)  (1254 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1256 374)  (1256 374)  routing T_23_23.lc_trk_g1_7 <X> T_23_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (1257 374)  (1257 374)  routing T_23_23.lc_trk_g3_4 <X> T_23_23.input_2_3
 (36 6)  (1258 374)  (1258 374)  LC_3 Logic Functioning bit
 (37 6)  (1259 374)  (1259 374)  LC_3 Logic Functioning bit
 (38 6)  (1260 374)  (1260 374)  LC_3 Logic Functioning bit
 (41 6)  (1263 374)  (1263 374)  LC_3 Logic Functioning bit
 (45 6)  (1267 374)  (1267 374)  LC_3 Logic Functioning bit
 (52 6)  (1274 374)  (1274 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (1248 375)  (1248 375)  routing T_23_23.lc_trk_g0_3 <X> T_23_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1251 375)  (1251 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1253 375)  (1253 375)  routing T_23_23.lc_trk_g1_7 <X> T_23_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1254 375)  (1254 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1255 375)  (1255 375)  routing T_23_23.lc_trk_g3_4 <X> T_23_23.input_2_3
 (34 7)  (1256 375)  (1256 375)  routing T_23_23.lc_trk_g3_4 <X> T_23_23.input_2_3
 (36 7)  (1258 375)  (1258 375)  LC_3 Logic Functioning bit
 (37 7)  (1259 375)  (1259 375)  LC_3 Logic Functioning bit
 (39 7)  (1261 375)  (1261 375)  LC_3 Logic Functioning bit
 (40 7)  (1262 375)  (1262 375)  LC_3 Logic Functioning bit
 (47 7)  (1269 375)  (1269 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (26 8)  (1248 376)  (1248 376)  routing T_23_23.lc_trk_g0_4 <X> T_23_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (1249 376)  (1249 376)  routing T_23_23.lc_trk_g3_4 <X> T_23_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1250 376)  (1250 376)  routing T_23_23.lc_trk_g3_4 <X> T_23_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1251 376)  (1251 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1252 376)  (1252 376)  routing T_23_23.lc_trk_g3_4 <X> T_23_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1254 376)  (1254 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1255 376)  (1255 376)  routing T_23_23.lc_trk_g3_0 <X> T_23_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1256 376)  (1256 376)  routing T_23_23.lc_trk_g3_0 <X> T_23_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1258 376)  (1258 376)  LC_4 Logic Functioning bit
 (38 8)  (1260 376)  (1260 376)  LC_4 Logic Functioning bit
 (45 8)  (1267 376)  (1267 376)  LC_4 Logic Functioning bit
 (46 8)  (1268 376)  (1268 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1273 376)  (1273 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (1251 377)  (1251 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (1258 377)  (1258 377)  LC_4 Logic Functioning bit
 (37 9)  (1259 377)  (1259 377)  LC_4 Logic Functioning bit
 (38 9)  (1260 377)  (1260 377)  LC_4 Logic Functioning bit
 (39 9)  (1261 377)  (1261 377)  LC_4 Logic Functioning bit
 (40 9)  (1262 377)  (1262 377)  LC_4 Logic Functioning bit
 (42 9)  (1264 377)  (1264 377)  LC_4 Logic Functioning bit
 (8 10)  (1230 378)  (1230 378)  routing T_23_23.sp4_h_r_7 <X> T_23_23.sp4_h_l_42
 (17 13)  (1239 381)  (1239 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1223 382)  (1223 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (9 14)  (1231 382)  (1231 382)  routing T_23_23.sp4_h_r_7 <X> T_23_23.sp4_h_l_47
 (10 14)  (1232 382)  (1232 382)  routing T_23_23.sp4_h_r_7 <X> T_23_23.sp4_h_l_47
 (0 15)  (1222 383)  (1222 383)  routing T_23_23.glb_netwk_2 <X> T_23_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (1239 383)  (1239 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_24_23

 (17 0)  (1293 368)  (1293 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1294 368)  (1294 368)  routing T_24_23.wire_logic_cluster/lc_1/out <X> T_24_23.lc_trk_g0_1
 (22 0)  (1298 368)  (1298 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1302 368)  (1302 368)  routing T_24_23.lc_trk_g0_4 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1303 368)  (1303 368)  routing T_24_23.lc_trk_g1_0 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1305 368)  (1305 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1308 368)  (1308 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1312 368)  (1312 368)  LC_0 Logic Functioning bit
 (38 0)  (1314 368)  (1314 368)  LC_0 Logic Functioning bit
 (45 0)  (1321 368)  (1321 368)  LC_0 Logic Functioning bit
 (17 1)  (1293 369)  (1293 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (1297 369)  (1297 369)  routing T_24_23.sp4_r_v_b_32 <X> T_24_23.lc_trk_g0_3
 (29 1)  (1305 369)  (1305 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1307 369)  (1307 369)  routing T_24_23.lc_trk_g0_3 <X> T_24_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (1312 369)  (1312 369)  LC_0 Logic Functioning bit
 (37 1)  (1313 369)  (1313 369)  LC_0 Logic Functioning bit
 (38 1)  (1314 369)  (1314 369)  LC_0 Logic Functioning bit
 (39 1)  (1315 369)  (1315 369)  LC_0 Logic Functioning bit
 (41 1)  (1317 369)  (1317 369)  LC_0 Logic Functioning bit
 (43 1)  (1319 369)  (1319 369)  LC_0 Logic Functioning bit
 (47 1)  (1323 369)  (1323 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1276 370)  (1276 370)  routing T_24_23.glb_netwk_7 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1277 370)  (1277 370)  routing T_24_23.glb_netwk_7 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1278 370)  (1278 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (1297 370)  (1297 370)  routing T_24_23.sp4_v_b_15 <X> T_24_23.lc_trk_g0_7
 (22 2)  (1298 370)  (1298 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1299 370)  (1299 370)  routing T_24_23.sp4_v_b_15 <X> T_24_23.lc_trk_g0_7
 (29 2)  (1305 370)  (1305 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1306 370)  (1306 370)  routing T_24_23.lc_trk_g0_4 <X> T_24_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1308 370)  (1308 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1309 370)  (1309 370)  routing T_24_23.lc_trk_g2_2 <X> T_24_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1312 370)  (1312 370)  LC_1 Logic Functioning bit
 (38 2)  (1314 370)  (1314 370)  LC_1 Logic Functioning bit
 (45 2)  (1321 370)  (1321 370)  LC_1 Logic Functioning bit
 (46 2)  (1322 370)  (1322 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1276 371)  (1276 371)  routing T_24_23.glb_netwk_7 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (15 3)  (1291 371)  (1291 371)  routing T_24_23.sp4_v_t_9 <X> T_24_23.lc_trk_g0_4
 (16 3)  (1292 371)  (1292 371)  routing T_24_23.sp4_v_t_9 <X> T_24_23.lc_trk_g0_4
 (17 3)  (1293 371)  (1293 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (1297 371)  (1297 371)  routing T_24_23.sp4_v_b_15 <X> T_24_23.lc_trk_g0_7
 (22 3)  (1298 371)  (1298 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1301 371)  (1301 371)  routing T_24_23.sp4_r_v_b_30 <X> T_24_23.lc_trk_g0_6
 (29 3)  (1305 371)  (1305 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1307 371)  (1307 371)  routing T_24_23.lc_trk_g2_2 <X> T_24_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1312 371)  (1312 371)  LC_1 Logic Functioning bit
 (37 3)  (1313 371)  (1313 371)  LC_1 Logic Functioning bit
 (38 3)  (1314 371)  (1314 371)  LC_1 Logic Functioning bit
 (39 3)  (1315 371)  (1315 371)  LC_1 Logic Functioning bit
 (40 3)  (1316 371)  (1316 371)  LC_1 Logic Functioning bit
 (42 3)  (1318 371)  (1318 371)  LC_1 Logic Functioning bit
 (14 4)  (1290 372)  (1290 372)  routing T_24_23.wire_logic_cluster/lc_0/out <X> T_24_23.lc_trk_g1_0
 (25 4)  (1301 372)  (1301 372)  routing T_24_23.wire_logic_cluster/lc_2/out <X> T_24_23.lc_trk_g1_2
 (26 4)  (1302 372)  (1302 372)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (1305 372)  (1305 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1306 372)  (1306 372)  routing T_24_23.lc_trk_g0_7 <X> T_24_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1308 372)  (1308 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1310 372)  (1310 372)  routing T_24_23.lc_trk_g1_2 <X> T_24_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1312 372)  (1312 372)  LC_2 Logic Functioning bit
 (37 4)  (1313 372)  (1313 372)  LC_2 Logic Functioning bit
 (38 4)  (1314 372)  (1314 372)  LC_2 Logic Functioning bit
 (39 4)  (1315 372)  (1315 372)  LC_2 Logic Functioning bit
 (41 4)  (1317 372)  (1317 372)  LC_2 Logic Functioning bit
 (43 4)  (1319 372)  (1319 372)  LC_2 Logic Functioning bit
 (45 4)  (1321 372)  (1321 372)  LC_2 Logic Functioning bit
 (47 4)  (1323 372)  (1323 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (1293 373)  (1293 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1298 373)  (1298 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (1304 373)  (1304 373)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1305 373)  (1305 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1306 373)  (1306 373)  routing T_24_23.lc_trk_g0_7 <X> T_24_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1307 373)  (1307 373)  routing T_24_23.lc_trk_g1_2 <X> T_24_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (1313 373)  (1313 373)  LC_2 Logic Functioning bit
 (39 5)  (1315 373)  (1315 373)  LC_2 Logic Functioning bit
 (14 6)  (1290 374)  (1290 374)  routing T_24_23.wire_logic_cluster/lc_4/out <X> T_24_23.lc_trk_g1_4
 (21 6)  (1297 374)  (1297 374)  routing T_24_23.wire_logic_cluster/lc_7/out <X> T_24_23.lc_trk_g1_7
 (22 6)  (1298 374)  (1298 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (1305 374)  (1305 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1306 374)  (1306 374)  routing T_24_23.lc_trk_g0_4 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (1307 374)  (1307 374)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1308 374)  (1308 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1309 374)  (1309 374)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1312 374)  (1312 374)  LC_3 Logic Functioning bit
 (38 6)  (1314 374)  (1314 374)  LC_3 Logic Functioning bit
 (45 6)  (1321 374)  (1321 374)  LC_3 Logic Functioning bit
 (52 6)  (1328 374)  (1328 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (1293 375)  (1293 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1302 375)  (1302 375)  routing T_24_23.lc_trk_g2_3 <X> T_24_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (1304 375)  (1304 375)  routing T_24_23.lc_trk_g2_3 <X> T_24_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1305 375)  (1305 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1307 375)  (1307 375)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (1312 375)  (1312 375)  LC_3 Logic Functioning bit
 (37 7)  (1313 375)  (1313 375)  LC_3 Logic Functioning bit
 (38 7)  (1314 375)  (1314 375)  LC_3 Logic Functioning bit
 (39 7)  (1315 375)  (1315 375)  LC_3 Logic Functioning bit
 (40 7)  (1316 375)  (1316 375)  LC_3 Logic Functioning bit
 (42 7)  (1318 375)  (1318 375)  LC_3 Logic Functioning bit
 (48 7)  (1324 375)  (1324 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (1297 376)  (1297 376)  routing T_24_23.wire_logic_cluster/lc_3/out <X> T_24_23.lc_trk_g2_3
 (22 8)  (1298 376)  (1298 376)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (1302 376)  (1302 376)  routing T_24_23.lc_trk_g0_4 <X> T_24_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (1303 376)  (1303 376)  routing T_24_23.lc_trk_g1_4 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1305 376)  (1305 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1306 376)  (1306 376)  routing T_24_23.lc_trk_g1_4 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1308 376)  (1308 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1309 376)  (1309 376)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1310 376)  (1310 376)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1312 376)  (1312 376)  LC_4 Logic Functioning bit
 (38 8)  (1314 376)  (1314 376)  LC_4 Logic Functioning bit
 (45 8)  (1321 376)  (1321 376)  LC_4 Logic Functioning bit
 (48 8)  (1324 376)  (1324 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (1298 377)  (1298 377)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1300 377)  (1300 377)  routing T_24_23.tnr_op_2 <X> T_24_23.lc_trk_g2_2
 (29 9)  (1305 377)  (1305 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1307 377)  (1307 377)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (1312 377)  (1312 377)  LC_4 Logic Functioning bit
 (37 9)  (1313 377)  (1313 377)  LC_4 Logic Functioning bit
 (38 9)  (1314 377)  (1314 377)  LC_4 Logic Functioning bit
 (39 9)  (1315 377)  (1315 377)  LC_4 Logic Functioning bit
 (41 9)  (1317 377)  (1317 377)  LC_4 Logic Functioning bit
 (43 9)  (1319 377)  (1319 377)  LC_4 Logic Functioning bit
 (22 10)  (1298 378)  (1298 378)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1300 378)  (1300 378)  routing T_24_23.tnr_op_7 <X> T_24_23.lc_trk_g2_7
 (26 10)  (1302 378)  (1302 378)  routing T_24_23.lc_trk_g0_7 <X> T_24_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (1303 378)  (1303 378)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (1304 378)  (1304 378)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1305 378)  (1305 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1306 378)  (1306 378)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (1307 378)  (1307 378)  routing T_24_23.lc_trk_g0_6 <X> T_24_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1308 378)  (1308 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1312 378)  (1312 378)  LC_5 Logic Functioning bit
 (38 10)  (1314 378)  (1314 378)  LC_5 Logic Functioning bit
 (45 10)  (1321 378)  (1321 378)  LC_5 Logic Functioning bit
 (48 10)  (1324 378)  (1324 378)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (1290 379)  (1290 379)  routing T_24_23.sp4_r_v_b_36 <X> T_24_23.lc_trk_g2_4
 (17 11)  (1293 379)  (1293 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1298 379)  (1298 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1301 379)  (1301 379)  routing T_24_23.sp4_r_v_b_38 <X> T_24_23.lc_trk_g2_6
 (26 11)  (1302 379)  (1302 379)  routing T_24_23.lc_trk_g0_7 <X> T_24_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1305 379)  (1305 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1307 379)  (1307 379)  routing T_24_23.lc_trk_g0_6 <X> T_24_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (1312 379)  (1312 379)  LC_5 Logic Functioning bit
 (37 11)  (1313 379)  (1313 379)  LC_5 Logic Functioning bit
 (38 11)  (1314 379)  (1314 379)  LC_5 Logic Functioning bit
 (39 11)  (1315 379)  (1315 379)  LC_5 Logic Functioning bit
 (41 11)  (1317 379)  (1317 379)  LC_5 Logic Functioning bit
 (43 11)  (1319 379)  (1319 379)  LC_5 Logic Functioning bit
 (26 12)  (1302 380)  (1302 380)  routing T_24_23.lc_trk_g0_4 <X> T_24_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1303 380)  (1303 380)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1304 380)  (1304 380)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1305 380)  (1305 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1306 380)  (1306 380)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (1307 380)  (1307 380)  routing T_24_23.lc_trk_g2_7 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1308 380)  (1308 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1309 380)  (1309 380)  routing T_24_23.lc_trk_g2_7 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1312 380)  (1312 380)  LC_6 Logic Functioning bit
 (38 12)  (1314 380)  (1314 380)  LC_6 Logic Functioning bit
 (45 12)  (1321 380)  (1321 380)  LC_6 Logic Functioning bit
 (48 12)  (1324 380)  (1324 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (1298 381)  (1298 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1301 381)  (1301 381)  routing T_24_23.sp4_r_v_b_42 <X> T_24_23.lc_trk_g3_2
 (29 13)  (1305 381)  (1305 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1306 381)  (1306 381)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (1307 381)  (1307 381)  routing T_24_23.lc_trk_g2_7 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (1312 381)  (1312 381)  LC_6 Logic Functioning bit
 (37 13)  (1313 381)  (1313 381)  LC_6 Logic Functioning bit
 (38 13)  (1314 381)  (1314 381)  LC_6 Logic Functioning bit
 (39 13)  (1315 381)  (1315 381)  LC_6 Logic Functioning bit
 (41 13)  (1317 381)  (1317 381)  LC_6 Logic Functioning bit
 (43 13)  (1319 381)  (1319 381)  LC_6 Logic Functioning bit
 (1 14)  (1277 382)  (1277 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (10 14)  (1286 382)  (1286 382)  routing T_24_23.sp4_v_b_5 <X> T_24_23.sp4_h_l_47
 (17 14)  (1293 382)  (1293 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1294 382)  (1294 382)  routing T_24_23.wire_logic_cluster/lc_5/out <X> T_24_23.lc_trk_g3_5
 (25 14)  (1301 382)  (1301 382)  routing T_24_23.wire_logic_cluster/lc_6/out <X> T_24_23.lc_trk_g3_6
 (26 14)  (1302 382)  (1302 382)  routing T_24_23.lc_trk_g0_7 <X> T_24_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (1305 382)  (1305 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1307 382)  (1307 382)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1308 382)  (1308 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1310 382)  (1310 382)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1312 382)  (1312 382)  LC_7 Logic Functioning bit
 (37 14)  (1313 382)  (1313 382)  LC_7 Logic Functioning bit
 (38 14)  (1314 382)  (1314 382)  LC_7 Logic Functioning bit
 (39 14)  (1315 382)  (1315 382)  LC_7 Logic Functioning bit
 (41 14)  (1317 382)  (1317 382)  LC_7 Logic Functioning bit
 (43 14)  (1319 382)  (1319 382)  LC_7 Logic Functioning bit
 (45 14)  (1321 382)  (1321 382)  LC_7 Logic Functioning bit
 (46 14)  (1322 382)  (1322 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (1327 382)  (1327 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1276 383)  (1276 383)  routing T_24_23.glb_netwk_2 <X> T_24_23.wire_logic_cluster/lc_7/s_r
 (22 15)  (1298 383)  (1298 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1302 383)  (1302 383)  routing T_24_23.lc_trk_g0_7 <X> T_24_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1305 383)  (1305 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1307 383)  (1307 383)  routing T_24_23.lc_trk_g1_7 <X> T_24_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (1312 383)  (1312 383)  LC_7 Logic Functioning bit
 (38 15)  (1314 383)  (1314 383)  LC_7 Logic Functioning bit


DSP_Tile_25_23

 (36 0)  (1366 368)  (1366 368)  LC_0 Logic Functioning bit
 (37 0)  (1367 368)  (1367 368)  LC_0 Logic Functioning bit
 (42 0)  (1372 368)  (1372 368)  LC_0 Logic Functioning bit
 (43 0)  (1373 368)  (1373 368)  LC_0 Logic Functioning bit
 (50 0)  (1380 368)  (1380 368)  Cascade buffer Enable bit: MULT0_LC00_inmux02_5

 (36 1)  (1366 369)  (1366 369)  LC_0 Logic Functioning bit
 (37 1)  (1367 369)  (1367 369)  LC_0 Logic Functioning bit
 (42 1)  (1372 369)  (1372 369)  LC_0 Logic Functioning bit
 (43 1)  (1373 369)  (1373 369)  LC_0 Logic Functioning bit
 (8 2)  (1338 370)  (1338 370)  routing T_25_23.sp4_v_t_42 <X> T_25_23.sp4_h_l_36
 (9 2)  (1339 370)  (1339 370)  routing T_25_23.sp4_v_t_42 <X> T_25_23.sp4_h_l_36
 (10 2)  (1340 370)  (1340 370)  routing T_25_23.sp4_v_t_42 <X> T_25_23.sp4_h_l_36
 (36 2)  (1366 370)  (1366 370)  LC_1 Logic Functioning bit
 (37 2)  (1367 370)  (1367 370)  LC_1 Logic Functioning bit
 (42 2)  (1372 370)  (1372 370)  LC_1 Logic Functioning bit
 (43 2)  (1373 370)  (1373 370)  LC_1 Logic Functioning bit
 (50 2)  (1380 370)  (1380 370)  Cascade buffer Enable bit: MULT0_LC01_inmux02_5

 (12 3)  (1342 371)  (1342 371)  routing T_25_23.sp4_h_l_39 <X> T_25_23.sp4_v_t_39
 (36 3)  (1366 371)  (1366 371)  LC_1 Logic Functioning bit
 (37 3)  (1367 371)  (1367 371)  LC_1 Logic Functioning bit
 (42 3)  (1372 371)  (1372 371)  LC_1 Logic Functioning bit
 (43 3)  (1373 371)  (1373 371)  LC_1 Logic Functioning bit
 (36 4)  (1366 372)  (1366 372)  LC_2 Logic Functioning bit
 (37 4)  (1367 372)  (1367 372)  LC_2 Logic Functioning bit
 (42 4)  (1372 372)  (1372 372)  LC_2 Logic Functioning bit
 (43 4)  (1373 372)  (1373 372)  LC_2 Logic Functioning bit
 (50 4)  (1380 372)  (1380 372)  Cascade buffer Enable bit: MULT0_LC02_inmux02_5

 (36 5)  (1366 373)  (1366 373)  LC_2 Logic Functioning bit
 (37 5)  (1367 373)  (1367 373)  LC_2 Logic Functioning bit
 (42 5)  (1372 373)  (1372 373)  LC_2 Logic Functioning bit
 (43 5)  (1373 373)  (1373 373)  LC_2 Logic Functioning bit
 (6 6)  (1336 374)  (1336 374)  routing T_25_23.sp4_h_l_47 <X> T_25_23.sp4_v_t_38
 (36 6)  (1366 374)  (1366 374)  LC_3 Logic Functioning bit
 (37 6)  (1367 374)  (1367 374)  LC_3 Logic Functioning bit
 (42 6)  (1372 374)  (1372 374)  LC_3 Logic Functioning bit
 (43 6)  (1373 374)  (1373 374)  LC_3 Logic Functioning bit
 (50 6)  (1380 374)  (1380 374)  Cascade buffer Enable bit: MULT0_LC03_inmux02_5

 (36 7)  (1366 375)  (1366 375)  LC_3 Logic Functioning bit
 (37 7)  (1367 375)  (1367 375)  LC_3 Logic Functioning bit
 (42 7)  (1372 375)  (1372 375)  LC_3 Logic Functioning bit
 (43 7)  (1373 375)  (1373 375)  LC_3 Logic Functioning bit
 (36 8)  (1366 376)  (1366 376)  LC_4 Logic Functioning bit
 (37 8)  (1367 376)  (1367 376)  LC_4 Logic Functioning bit
 (42 8)  (1372 376)  (1372 376)  LC_4 Logic Functioning bit
 (43 8)  (1373 376)  (1373 376)  LC_4 Logic Functioning bit
 (48 8)  (1378 376)  (1378 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_mult/mult/O_4 sp12_h_l_15
 (50 8)  (1380 376)  (1380 376)  Cascade buffer Enable bit: MULT0_LC04_inmux02_5

 (36 9)  (1366 377)  (1366 377)  LC_4 Logic Functioning bit
 (37 9)  (1367 377)  (1367 377)  LC_4 Logic Functioning bit
 (42 9)  (1372 377)  (1372 377)  LC_4 Logic Functioning bit
 (43 9)  (1373 377)  (1373 377)  LC_4 Logic Functioning bit
 (36 10)  (1366 378)  (1366 378)  LC_5 Logic Functioning bit
 (37 10)  (1367 378)  (1367 378)  LC_5 Logic Functioning bit
 (42 10)  (1372 378)  (1372 378)  LC_5 Logic Functioning bit
 (43 10)  (1373 378)  (1373 378)  LC_5 Logic Functioning bit
 (48 10)  (1378 378)  (1378 378)  Enable bit of Mux _out_links/OutMux5_5 => wire_mult/mult/O_5 sp12_h_l_17
 (50 10)  (1380 378)  (1380 378)  Cascade buffer Enable bit: MULT0_LC05_inmux02_5

 (12 11)  (1342 379)  (1342 379)  routing T_25_23.sp4_h_l_45 <X> T_25_23.sp4_v_t_45
 (36 11)  (1366 379)  (1366 379)  LC_5 Logic Functioning bit
 (37 11)  (1367 379)  (1367 379)  LC_5 Logic Functioning bit
 (42 11)  (1372 379)  (1372 379)  LC_5 Logic Functioning bit
 (43 11)  (1373 379)  (1373 379)  LC_5 Logic Functioning bit
 (36 12)  (1366 380)  (1366 380)  LC_6 Logic Functioning bit
 (37 12)  (1367 380)  (1367 380)  LC_6 Logic Functioning bit
 (42 12)  (1372 380)  (1372 380)  LC_6 Logic Functioning bit
 (43 12)  (1373 380)  (1373 380)  LC_6 Logic Functioning bit
 (50 12)  (1380 380)  (1380 380)  Cascade buffer Enable bit: MULT0_LC06_inmux02_5

 (36 13)  (1366 381)  (1366 381)  LC_6 Logic Functioning bit
 (37 13)  (1367 381)  (1367 381)  LC_6 Logic Functioning bit
 (42 13)  (1372 381)  (1372 381)  LC_6 Logic Functioning bit
 (43 13)  (1373 381)  (1373 381)  LC_6 Logic Functioning bit
 (47 13)  (1377 381)  (1377 381)  Enable bit of Mux _out_links/OutMux8_6 => wire_mult/mult/O_6 sp4_h_l_33
 (36 14)  (1366 382)  (1366 382)  LC_7 Logic Functioning bit
 (37 14)  (1367 382)  (1367 382)  LC_7 Logic Functioning bit
 (42 14)  (1372 382)  (1372 382)  LC_7 Logic Functioning bit
 (43 14)  (1373 382)  (1373 382)  LC_7 Logic Functioning bit
 (50 14)  (1380 382)  (1380 382)  Cascade buffer Enable bit: MULT0_LC07_inmux02_5

 (36 15)  (1366 383)  (1366 383)  LC_7 Logic Functioning bit
 (37 15)  (1367 383)  (1367 383)  LC_7 Logic Functioning bit
 (42 15)  (1372 383)  (1372 383)  LC_7 Logic Functioning bit
 (43 15)  (1373 383)  (1373 383)  LC_7 Logic Functioning bit


IpCon_Tile_0_22

 (3 0)  (3 352)  (3 352)  routing T_0_22.sp12_h_r_0 <X> T_0_22.sp12_v_b_0
 (5 0)  (5 352)  (5 352)  routing T_0_22.sp4_v_t_37 <X> T_0_22.sp4_h_r_0
 (36 0)  (36 352)  (36 352)  LC_0 Logic Functioning bit
 (37 0)  (37 352)  (37 352)  LC_0 Logic Functioning bit
 (42 0)  (42 352)  (42 352)  LC_0 Logic Functioning bit
 (43 0)  (43 352)  (43 352)  LC_0 Logic Functioning bit
 (50 0)  (50 352)  (50 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (3 1)  (3 353)  (3 353)  routing T_0_22.sp12_h_r_0 <X> T_0_22.sp12_v_b_0
 (36 1)  (36 353)  (36 353)  LC_0 Logic Functioning bit
 (37 1)  (37 353)  (37 353)  LC_0 Logic Functioning bit
 (42 1)  (42 353)  (42 353)  LC_0 Logic Functioning bit
 (43 1)  (43 353)  (43 353)  LC_0 Logic Functioning bit
 (36 2)  (36 354)  (36 354)  LC_1 Logic Functioning bit
 (37 2)  (37 354)  (37 354)  LC_1 Logic Functioning bit
 (42 2)  (42 354)  (42 354)  LC_1 Logic Functioning bit
 (43 2)  (43 354)  (43 354)  LC_1 Logic Functioning bit
 (50 2)  (50 354)  (50 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (8 3)  (8 355)  (8 355)  routing T_0_22.sp4_h_r_7 <X> T_0_22.sp4_v_t_36
 (9 3)  (9 355)  (9 355)  routing T_0_22.sp4_h_r_7 <X> T_0_22.sp4_v_t_36
 (10 3)  (10 355)  (10 355)  routing T_0_22.sp4_h_r_7 <X> T_0_22.sp4_v_t_36
 (36 3)  (36 355)  (36 355)  LC_1 Logic Functioning bit
 (37 3)  (37 355)  (37 355)  LC_1 Logic Functioning bit
 (42 3)  (42 355)  (42 355)  LC_1 Logic Functioning bit
 (43 3)  (43 355)  (43 355)  LC_1 Logic Functioning bit
 (36 4)  (36 356)  (36 356)  LC_2 Logic Functioning bit
 (37 4)  (37 356)  (37 356)  LC_2 Logic Functioning bit
 (42 4)  (42 356)  (42 356)  LC_2 Logic Functioning bit
 (43 4)  (43 356)  (43 356)  LC_2 Logic Functioning bit
 (50 4)  (50 356)  (50 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 357)  (36 357)  LC_2 Logic Functioning bit
 (37 5)  (37 357)  (37 357)  LC_2 Logic Functioning bit
 (42 5)  (42 357)  (42 357)  LC_2 Logic Functioning bit
 (43 5)  (43 357)  (43 357)  LC_2 Logic Functioning bit
 (36 6)  (36 358)  (36 358)  LC_3 Logic Functioning bit
 (37 6)  (37 358)  (37 358)  LC_3 Logic Functioning bit
 (42 6)  (42 358)  (42 358)  LC_3 Logic Functioning bit
 (43 6)  (43 358)  (43 358)  LC_3 Logic Functioning bit
 (50 6)  (50 358)  (50 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 359)  (36 359)  LC_3 Logic Functioning bit
 (37 7)  (37 359)  (37 359)  LC_3 Logic Functioning bit
 (42 7)  (42 359)  (42 359)  LC_3 Logic Functioning bit
 (43 7)  (43 359)  (43 359)  LC_3 Logic Functioning bit
 (36 8)  (36 360)  (36 360)  LC_4 Logic Functioning bit
 (37 8)  (37 360)  (37 360)  LC_4 Logic Functioning bit
 (42 8)  (42 360)  (42 360)  LC_4 Logic Functioning bit
 (43 8)  (43 360)  (43 360)  LC_4 Logic Functioning bit
 (50 8)  (50 360)  (50 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 361)  (36 361)  LC_4 Logic Functioning bit
 (37 9)  (37 361)  (37 361)  LC_4 Logic Functioning bit
 (42 9)  (42 361)  (42 361)  LC_4 Logic Functioning bit
 (43 9)  (43 361)  (43 361)  LC_4 Logic Functioning bit
 (11 10)  (11 362)  (11 362)  routing T_0_22.sp4_h_r_2 <X> T_0_22.sp4_v_t_45
 (13 10)  (13 362)  (13 362)  routing T_0_22.sp4_h_r_2 <X> T_0_22.sp4_v_t_45
 (36 10)  (36 362)  (36 362)  LC_5 Logic Functioning bit
 (37 10)  (37 362)  (37 362)  LC_5 Logic Functioning bit
 (42 10)  (42 362)  (42 362)  LC_5 Logic Functioning bit
 (43 10)  (43 362)  (43 362)  LC_5 Logic Functioning bit
 (50 10)  (50 362)  (50 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (12 11)  (12 363)  (12 363)  routing T_0_22.sp4_h_r_2 <X> T_0_22.sp4_v_t_45
 (36 11)  (36 363)  (36 363)  LC_5 Logic Functioning bit
 (37 11)  (37 363)  (37 363)  LC_5 Logic Functioning bit
 (42 11)  (42 363)  (42 363)  LC_5 Logic Functioning bit
 (43 11)  (43 363)  (43 363)  LC_5 Logic Functioning bit
 (36 12)  (36 364)  (36 364)  LC_6 Logic Functioning bit
 (37 12)  (37 364)  (37 364)  LC_6 Logic Functioning bit
 (42 12)  (42 364)  (42 364)  LC_6 Logic Functioning bit
 (43 12)  (43 364)  (43 364)  LC_6 Logic Functioning bit
 (50 12)  (50 364)  (50 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 365)  (36 365)  LC_6 Logic Functioning bit
 (37 13)  (37 365)  (37 365)  LC_6 Logic Functioning bit
 (42 13)  (42 365)  (42 365)  LC_6 Logic Functioning bit
 (43 13)  (43 365)  (43 365)  LC_6 Logic Functioning bit
 (36 14)  (36 366)  (36 366)  LC_7 Logic Functioning bit
 (37 14)  (37 366)  (37 366)  LC_7 Logic Functioning bit
 (42 14)  (42 366)  (42 366)  LC_7 Logic Functioning bit
 (43 14)  (43 366)  (43 366)  LC_7 Logic Functioning bit
 (50 14)  (50 366)  (50 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 367)  (36 367)  LC_7 Logic Functioning bit
 (37 15)  (37 367)  (37 367)  LC_7 Logic Functioning bit
 (42 15)  (42 367)  (42 367)  LC_7 Logic Functioning bit
 (43 15)  (43 367)  (43 367)  LC_7 Logic Functioning bit


LogicTile_1_22

 (31 0)  (85 352)  (85 352)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 352)  (86 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 352)  (87 352)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 352)  (90 352)  LC_0 Logic Functioning bit
 (37 0)  (91 352)  (91 352)  LC_0 Logic Functioning bit
 (38 0)  (92 352)  (92 352)  LC_0 Logic Functioning bit
 (39 0)  (93 352)  (93 352)  LC_0 Logic Functioning bit
 (45 0)  (99 352)  (99 352)  LC_0 Logic Functioning bit
 (51 0)  (105 352)  (105 352)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (31 1)  (85 353)  (85 353)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (90 353)  (90 353)  LC_0 Logic Functioning bit
 (37 1)  (91 353)  (91 353)  LC_0 Logic Functioning bit
 (38 1)  (92 353)  (92 353)  LC_0 Logic Functioning bit
 (39 1)  (93 353)  (93 353)  LC_0 Logic Functioning bit
 (48 1)  (102 353)  (102 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (54 354)  (54 354)  routing T_1_22.glb_netwk_7 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (1 2)  (55 354)  (55 354)  routing T_1_22.glb_netwk_7 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (2 2)  (56 354)  (56 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (85 354)  (85 354)  routing T_1_22.lc_trk_g3_5 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 354)  (86 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 354)  (87 354)  routing T_1_22.lc_trk_g3_5 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (88 354)  (88 354)  routing T_1_22.lc_trk_g3_5 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 354)  (90 354)  LC_1 Logic Functioning bit
 (37 2)  (91 354)  (91 354)  LC_1 Logic Functioning bit
 (38 2)  (92 354)  (92 354)  LC_1 Logic Functioning bit
 (39 2)  (93 354)  (93 354)  LC_1 Logic Functioning bit
 (45 2)  (99 354)  (99 354)  LC_1 Logic Functioning bit
 (51 2)  (105 354)  (105 354)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (54 355)  (54 355)  routing T_1_22.glb_netwk_7 <X> T_1_22.wire_logic_cluster/lc_7/clk
 (36 3)  (90 355)  (90 355)  LC_1 Logic Functioning bit
 (37 3)  (91 355)  (91 355)  LC_1 Logic Functioning bit
 (38 3)  (92 355)  (92 355)  LC_1 Logic Functioning bit
 (39 3)  (93 355)  (93 355)  LC_1 Logic Functioning bit
 (1 4)  (55 356)  (55 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (32 4)  (86 356)  (86 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 356)  (87 356)  routing T_1_22.lc_trk_g2_1 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 356)  (90 356)  LC_2 Logic Functioning bit
 (37 4)  (91 356)  (91 356)  LC_2 Logic Functioning bit
 (38 4)  (92 356)  (92 356)  LC_2 Logic Functioning bit
 (39 4)  (93 356)  (93 356)  LC_2 Logic Functioning bit
 (45 4)  (99 356)  (99 356)  LC_2 Logic Functioning bit
 (51 4)  (105 356)  (105 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (107 356)  (107 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (54 357)  (54 357)  routing T_1_22.glb_netwk_3 <X> T_1_22.wire_logic_cluster/lc_7/cen
 (36 5)  (90 357)  (90 357)  LC_2 Logic Functioning bit
 (37 5)  (91 357)  (91 357)  LC_2 Logic Functioning bit
 (38 5)  (92 357)  (92 357)  LC_2 Logic Functioning bit
 (39 5)  (93 357)  (93 357)  LC_2 Logic Functioning bit
 (15 6)  (69 358)  (69 358)  routing T_1_22.sp4_h_r_13 <X> T_1_22.lc_trk_g1_5
 (16 6)  (70 358)  (70 358)  routing T_1_22.sp4_h_r_13 <X> T_1_22.lc_trk_g1_5
 (17 6)  (71 358)  (71 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (72 358)  (72 358)  routing T_1_22.sp4_h_r_13 <X> T_1_22.lc_trk_g1_5
 (3 8)  (57 360)  (57 360)  routing T_1_22.sp12_h_r_1 <X> T_1_22.sp12_v_b_1
 (16 8)  (70 360)  (70 360)  routing T_1_22.sp4_v_b_33 <X> T_1_22.lc_trk_g2_1
 (17 8)  (71 360)  (71 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (72 360)  (72 360)  routing T_1_22.sp4_v_b_33 <X> T_1_22.lc_trk_g2_1
 (31 8)  (85 360)  (85 360)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 360)  (86 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 360)  (87 360)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 360)  (88 360)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 360)  (90 360)  LC_4 Logic Functioning bit
 (37 8)  (91 360)  (91 360)  LC_4 Logic Functioning bit
 (38 8)  (92 360)  (92 360)  LC_4 Logic Functioning bit
 (39 8)  (93 360)  (93 360)  LC_4 Logic Functioning bit
 (45 8)  (99 360)  (99 360)  LC_4 Logic Functioning bit
 (53 8)  (107 360)  (107 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (3 9)  (57 361)  (57 361)  routing T_1_22.sp12_h_r_1 <X> T_1_22.sp12_v_b_1
 (18 9)  (72 361)  (72 361)  routing T_1_22.sp4_v_b_33 <X> T_1_22.lc_trk_g2_1
 (36 9)  (90 361)  (90 361)  LC_4 Logic Functioning bit
 (37 9)  (91 361)  (91 361)  LC_4 Logic Functioning bit
 (38 9)  (92 361)  (92 361)  LC_4 Logic Functioning bit
 (39 9)  (93 361)  (93 361)  LC_4 Logic Functioning bit
 (22 10)  (76 362)  (76 362)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (78 362)  (78 362)  routing T_1_22.tnl_op_7 <X> T_1_22.lc_trk_g2_7
 (25 10)  (79 362)  (79 362)  routing T_1_22.sp4_v_b_38 <X> T_1_22.lc_trk_g2_6
 (31 10)  (85 362)  (85 362)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 362)  (86 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 362)  (87 362)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 362)  (90 362)  LC_5 Logic Functioning bit
 (37 10)  (91 362)  (91 362)  LC_5 Logic Functioning bit
 (38 10)  (92 362)  (92 362)  LC_5 Logic Functioning bit
 (39 10)  (93 362)  (93 362)  LC_5 Logic Functioning bit
 (45 10)  (99 362)  (99 362)  LC_5 Logic Functioning bit
 (48 10)  (102 362)  (102 362)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (106 362)  (106 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (75 363)  (75 363)  routing T_1_22.tnl_op_7 <X> T_1_22.lc_trk_g2_7
 (22 11)  (76 363)  (76 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (77 363)  (77 363)  routing T_1_22.sp4_v_b_38 <X> T_1_22.lc_trk_g2_6
 (25 11)  (79 363)  (79 363)  routing T_1_22.sp4_v_b_38 <X> T_1_22.lc_trk_g2_6
 (31 11)  (85 363)  (85 363)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 363)  (90 363)  LC_5 Logic Functioning bit
 (37 11)  (91 363)  (91 363)  LC_5 Logic Functioning bit
 (38 11)  (92 363)  (92 363)  LC_5 Logic Functioning bit
 (39 11)  (93 363)  (93 363)  LC_5 Logic Functioning bit
 (32 12)  (86 364)  (86 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 364)  (87 364)  routing T_1_22.lc_trk_g3_0 <X> T_1_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 364)  (88 364)  routing T_1_22.lc_trk_g3_0 <X> T_1_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 364)  (90 364)  LC_6 Logic Functioning bit
 (37 12)  (91 364)  (91 364)  LC_6 Logic Functioning bit
 (38 12)  (92 364)  (92 364)  LC_6 Logic Functioning bit
 (39 12)  (93 364)  (93 364)  LC_6 Logic Functioning bit
 (45 12)  (99 364)  (99 364)  LC_6 Logic Functioning bit
 (15 13)  (69 365)  (69 365)  routing T_1_22.sp4_v_t_29 <X> T_1_22.lc_trk_g3_0
 (16 13)  (70 365)  (70 365)  routing T_1_22.sp4_v_t_29 <X> T_1_22.lc_trk_g3_0
 (17 13)  (71 365)  (71 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (36 13)  (90 365)  (90 365)  LC_6 Logic Functioning bit
 (37 13)  (91 365)  (91 365)  LC_6 Logic Functioning bit
 (38 13)  (92 365)  (92 365)  LC_6 Logic Functioning bit
 (39 13)  (93 365)  (93 365)  LC_6 Logic Functioning bit
 (53 13)  (107 365)  (107 365)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (55 366)  (55 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (68 366)  (68 366)  routing T_1_22.sp4_v_b_36 <X> T_1_22.lc_trk_g3_4
 (15 14)  (69 366)  (69 366)  routing T_1_22.tnl_op_5 <X> T_1_22.lc_trk_g3_5
 (17 14)  (71 366)  (71 366)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (31 14)  (85 366)  (85 366)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 366)  (86 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 366)  (88 366)  routing T_1_22.lc_trk_g1_5 <X> T_1_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 366)  (90 366)  LC_7 Logic Functioning bit
 (37 14)  (91 366)  (91 366)  LC_7 Logic Functioning bit
 (38 14)  (92 366)  (92 366)  LC_7 Logic Functioning bit
 (39 14)  (93 366)  (93 366)  LC_7 Logic Functioning bit
 (45 14)  (99 366)  (99 366)  LC_7 Logic Functioning bit
 (0 15)  (54 367)  (54 367)  routing T_1_22.glb_netwk_2 <X> T_1_22.wire_logic_cluster/lc_7/s_r
 (14 15)  (68 367)  (68 367)  routing T_1_22.sp4_v_b_36 <X> T_1_22.lc_trk_g3_4
 (16 15)  (70 367)  (70 367)  routing T_1_22.sp4_v_b_36 <X> T_1_22.lc_trk_g3_4
 (17 15)  (71 367)  (71 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (72 367)  (72 367)  routing T_1_22.tnl_op_5 <X> T_1_22.lc_trk_g3_5
 (36 15)  (90 367)  (90 367)  LC_7 Logic Functioning bit
 (37 15)  (91 367)  (91 367)  LC_7 Logic Functioning bit
 (38 15)  (92 367)  (92 367)  LC_7 Logic Functioning bit
 (39 15)  (93 367)  (93 367)  LC_7 Logic Functioning bit
 (46 15)  (100 367)  (100 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_2_22

 (4 8)  (112 360)  (112 360)  routing T_2_22.sp4_v_t_47 <X> T_2_22.sp4_v_b_6
 (6 8)  (114 360)  (114 360)  routing T_2_22.sp4_v_t_47 <X> T_2_22.sp4_v_b_6
 (13 8)  (121 360)  (121 360)  routing T_2_22.sp4_v_t_45 <X> T_2_22.sp4_v_b_8


LogicTile_3_22

 (0 2)  (162 354)  (162 354)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (1 2)  (163 354)  (163 354)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (2 2)  (164 354)  (164 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (176 354)  (176 354)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (26 2)  (188 354)  (188 354)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (189 354)  (189 354)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 354)  (191 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 354)  (192 354)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 354)  (194 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 354)  (195 354)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 354)  (198 354)  LC_1 Logic Functioning bit
 (37 2)  (199 354)  (199 354)  LC_1 Logic Functioning bit
 (38 2)  (200 354)  (200 354)  LC_1 Logic Functioning bit
 (41 2)  (203 354)  (203 354)  LC_1 Logic Functioning bit
 (42 2)  (204 354)  (204 354)  LC_1 Logic Functioning bit
 (43 2)  (205 354)  (205 354)  LC_1 Logic Functioning bit
 (45 2)  (207 354)  (207 354)  LC_1 Logic Functioning bit
 (51 2)  (213 354)  (213 354)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (162 355)  (162 355)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (14 3)  (176 355)  (176 355)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (15 3)  (177 355)  (177 355)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (16 3)  (178 355)  (178 355)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (17 3)  (179 355)  (179 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (28 3)  (190 355)  (190 355)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 355)  (191 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 355)  (193 355)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 355)  (194 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 355)  (195 355)  routing T_3_22.lc_trk_g2_1 <X> T_3_22.input_2_1
 (36 3)  (198 355)  (198 355)  LC_1 Logic Functioning bit
 (37 3)  (199 355)  (199 355)  LC_1 Logic Functioning bit
 (38 3)  (200 355)  (200 355)  LC_1 Logic Functioning bit
 (42 3)  (204 355)  (204 355)  LC_1 Logic Functioning bit
 (26 4)  (188 356)  (188 356)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (189 356)  (189 356)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 356)  (190 356)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 356)  (191 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 356)  (194 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 356)  (195 356)  routing T_3_22.lc_trk_g2_3 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 356)  (198 356)  LC_2 Logic Functioning bit
 (38 4)  (200 356)  (200 356)  LC_2 Logic Functioning bit
 (43 4)  (205 356)  (205 356)  LC_2 Logic Functioning bit
 (45 4)  (207 356)  (207 356)  LC_2 Logic Functioning bit
 (48 4)  (210 356)  (210 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (27 5)  (189 357)  (189 357)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 357)  (191 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 357)  (192 357)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 357)  (193 357)  routing T_3_22.lc_trk_g2_3 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 357)  (194 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (195 357)  (195 357)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.input_2_2
 (35 5)  (197 357)  (197 357)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.input_2_2
 (36 5)  (198 357)  (198 357)  LC_2 Logic Functioning bit
 (37 5)  (199 357)  (199 357)  LC_2 Logic Functioning bit
 (38 5)  (200 357)  (200 357)  LC_2 Logic Functioning bit
 (39 5)  (201 357)  (201 357)  LC_2 Logic Functioning bit
 (41 5)  (203 357)  (203 357)  LC_2 Logic Functioning bit
 (42 5)  (204 357)  (204 357)  LC_2 Logic Functioning bit
 (43 5)  (205 357)  (205 357)  LC_2 Logic Functioning bit
 (11 6)  (173 358)  (173 358)  routing T_3_22.sp4_v_b_9 <X> T_3_22.sp4_v_t_40
 (13 6)  (175 358)  (175 358)  routing T_3_22.sp4_v_b_9 <X> T_3_22.sp4_v_t_40
 (17 6)  (179 358)  (179 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (17 8)  (179 360)  (179 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 360)  (180 360)  routing T_3_22.wire_logic_cluster/lc_1/out <X> T_3_22.lc_trk_g2_1
 (22 8)  (184 360)  (184 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (185 360)  (185 360)  routing T_3_22.sp12_v_b_19 <X> T_3_22.lc_trk_g2_3
 (21 9)  (183 361)  (183 361)  routing T_3_22.sp12_v_b_19 <X> T_3_22.lc_trk_g2_3
 (22 9)  (184 361)  (184 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (15 10)  (177 362)  (177 362)  routing T_3_22.sp4_v_t_32 <X> T_3_22.lc_trk_g2_5
 (16 10)  (178 362)  (178 362)  routing T_3_22.sp4_v_t_32 <X> T_3_22.lc_trk_g2_5
 (17 10)  (179 362)  (179 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (5 12)  (167 364)  (167 364)  routing T_3_22.sp4_v_b_9 <X> T_3_22.sp4_h_r_9
 (25 12)  (187 364)  (187 364)  routing T_3_22.wire_logic_cluster/lc_2/out <X> T_3_22.lc_trk_g3_2
 (6 13)  (168 365)  (168 365)  routing T_3_22.sp4_v_b_9 <X> T_3_22.sp4_h_r_9
 (22 13)  (184 365)  (184 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (163 366)  (163 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (163 367)  (163 367)  routing T_3_22.lc_trk_g0_4 <X> T_3_22.wire_logic_cluster/lc_7/s_r


LogicTile_4_22

 (21 0)  (237 352)  (237 352)  routing T_4_22.bnr_op_3 <X> T_4_22.lc_trk_g0_3
 (22 0)  (238 352)  (238 352)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (243 352)  (243 352)  routing T_4_22.lc_trk_g1_0 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 352)  (245 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 352)  (248 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (251 352)  (251 352)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.input_2_0
 (36 0)  (252 352)  (252 352)  LC_0 Logic Functioning bit
 (39 0)  (255 352)  (255 352)  LC_0 Logic Functioning bit
 (41 0)  (257 352)  (257 352)  LC_0 Logic Functioning bit
 (42 0)  (258 352)  (258 352)  LC_0 Logic Functioning bit
 (44 0)  (260 352)  (260 352)  LC_0 Logic Functioning bit
 (15 1)  (231 353)  (231 353)  routing T_4_22.sp4_v_t_5 <X> T_4_22.lc_trk_g0_0
 (16 1)  (232 353)  (232 353)  routing T_4_22.sp4_v_t_5 <X> T_4_22.lc_trk_g0_0
 (17 1)  (233 353)  (233 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (237 353)  (237 353)  routing T_4_22.bnr_op_3 <X> T_4_22.lc_trk_g0_3
 (32 1)  (248 353)  (248 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (249 353)  (249 353)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.input_2_0
 (36 1)  (252 353)  (252 353)  LC_0 Logic Functioning bit
 (39 1)  (255 353)  (255 353)  LC_0 Logic Functioning bit
 (41 1)  (257 353)  (257 353)  LC_0 Logic Functioning bit
 (42 1)  (258 353)  (258 353)  LC_0 Logic Functioning bit
 (49 1)  (265 353)  (265 353)  Carry_In_Mux bit 

 (51 1)  (267 353)  (267 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (230 354)  (230 354)  routing T_4_22.sp4_v_t_1 <X> T_4_22.lc_trk_g0_4
 (29 2)  (245 354)  (245 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 354)  (246 354)  routing T_4_22.lc_trk_g0_4 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 354)  (248 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (251 354)  (251 354)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.input_2_1
 (36 2)  (252 354)  (252 354)  LC_1 Logic Functioning bit
 (39 2)  (255 354)  (255 354)  LC_1 Logic Functioning bit
 (41 2)  (257 354)  (257 354)  LC_1 Logic Functioning bit
 (42 2)  (258 354)  (258 354)  LC_1 Logic Functioning bit
 (44 2)  (260 354)  (260 354)  LC_1 Logic Functioning bit
 (13 3)  (229 355)  (229 355)  routing T_4_22.sp4_v_b_9 <X> T_4_22.sp4_h_l_39
 (14 3)  (230 355)  (230 355)  routing T_4_22.sp4_v_t_1 <X> T_4_22.lc_trk_g0_4
 (16 3)  (232 355)  (232 355)  routing T_4_22.sp4_v_t_1 <X> T_4_22.lc_trk_g0_4
 (17 3)  (233 355)  (233 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (32 3)  (248 355)  (248 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (249 355)  (249 355)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.input_2_1
 (36 3)  (252 355)  (252 355)  LC_1 Logic Functioning bit
 (39 3)  (255 355)  (255 355)  LC_1 Logic Functioning bit
 (41 3)  (257 355)  (257 355)  LC_1 Logic Functioning bit
 (42 3)  (258 355)  (258 355)  LC_1 Logic Functioning bit
 (51 3)  (267 355)  (267 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (220 356)  (220 356)  routing T_4_22.sp4_h_l_38 <X> T_4_22.sp4_v_b_3
 (8 4)  (224 356)  (224 356)  routing T_4_22.sp4_v_b_4 <X> T_4_22.sp4_h_r_4
 (9 4)  (225 356)  (225 356)  routing T_4_22.sp4_v_b_4 <X> T_4_22.sp4_h_r_4
 (14 4)  (230 356)  (230 356)  routing T_4_22.sp4_v_b_8 <X> T_4_22.lc_trk_g1_0
 (27 4)  (243 356)  (243 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 356)  (244 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 356)  (245 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 356)  (246 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 356)  (248 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 356)  (252 356)  LC_2 Logic Functioning bit
 (39 4)  (255 356)  (255 356)  LC_2 Logic Functioning bit
 (41 4)  (257 356)  (257 356)  LC_2 Logic Functioning bit
 (42 4)  (258 356)  (258 356)  LC_2 Logic Functioning bit
 (44 4)  (260 356)  (260 356)  LC_2 Logic Functioning bit
 (5 5)  (221 357)  (221 357)  routing T_4_22.sp4_h_l_38 <X> T_4_22.sp4_v_b_3
 (14 5)  (230 357)  (230 357)  routing T_4_22.sp4_v_b_8 <X> T_4_22.lc_trk_g1_0
 (16 5)  (232 357)  (232 357)  routing T_4_22.sp4_v_b_8 <X> T_4_22.lc_trk_g1_0
 (17 5)  (233 357)  (233 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (30 5)  (246 357)  (246 357)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (248 357)  (248 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (252 357)  (252 357)  LC_2 Logic Functioning bit
 (39 5)  (255 357)  (255 357)  LC_2 Logic Functioning bit
 (41 5)  (257 357)  (257 357)  LC_2 Logic Functioning bit
 (42 5)  (258 357)  (258 357)  LC_2 Logic Functioning bit
 (51 5)  (267 357)  (267 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (230 358)  (230 358)  routing T_4_22.sp12_h_l_3 <X> T_4_22.lc_trk_g1_4
 (16 6)  (232 358)  (232 358)  routing T_4_22.sp12_h_r_13 <X> T_4_22.lc_trk_g1_5
 (17 6)  (233 358)  (233 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (243 358)  (243 358)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 358)  (244 358)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 358)  (245 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 358)  (248 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 358)  (252 358)  LC_3 Logic Functioning bit
 (37 6)  (253 358)  (253 358)  LC_3 Logic Functioning bit
 (38 6)  (254 358)  (254 358)  LC_3 Logic Functioning bit
 (39 6)  (255 358)  (255 358)  LC_3 Logic Functioning bit
 (44 6)  (260 358)  (260 358)  LC_3 Logic Functioning bit
 (14 7)  (230 359)  (230 359)  routing T_4_22.sp12_h_l_3 <X> T_4_22.lc_trk_g1_4
 (15 7)  (231 359)  (231 359)  routing T_4_22.sp12_h_l_3 <X> T_4_22.lc_trk_g1_4
 (17 7)  (233 359)  (233 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (40 7)  (256 359)  (256 359)  LC_3 Logic Functioning bit
 (41 7)  (257 359)  (257 359)  LC_3 Logic Functioning bit
 (42 7)  (258 359)  (258 359)  LC_3 Logic Functioning bit
 (43 7)  (259 359)  (259 359)  LC_3 Logic Functioning bit
 (51 7)  (267 359)  (267 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (233 360)  (233 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (243 360)  (243 360)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 360)  (244 360)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 360)  (245 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (248 360)  (248 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (251 360)  (251 360)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.input_2_4
 (36 8)  (252 360)  (252 360)  LC_4 Logic Functioning bit
 (39 8)  (255 360)  (255 360)  LC_4 Logic Functioning bit
 (41 8)  (257 360)  (257 360)  LC_4 Logic Functioning bit
 (42 8)  (258 360)  (258 360)  LC_4 Logic Functioning bit
 (44 8)  (260 360)  (260 360)  LC_4 Logic Functioning bit
 (51 8)  (267 360)  (267 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (219 361)  (219 361)  routing T_4_22.sp12_h_l_22 <X> T_4_22.sp12_v_b_1
 (14 9)  (230 361)  (230 361)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g2_0
 (15 9)  (231 361)  (231 361)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g2_0
 (16 9)  (232 361)  (232 361)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g2_0
 (17 9)  (233 361)  (233 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (234 361)  (234 361)  routing T_4_22.sp4_r_v_b_33 <X> T_4_22.lc_trk_g2_1
 (30 9)  (246 361)  (246 361)  routing T_4_22.lc_trk_g3_2 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (248 361)  (248 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (250 361)  (250 361)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.input_2_4
 (36 9)  (252 361)  (252 361)  LC_4 Logic Functioning bit
 (39 9)  (255 361)  (255 361)  LC_4 Logic Functioning bit
 (41 9)  (257 361)  (257 361)  LC_4 Logic Functioning bit
 (42 9)  (258 361)  (258 361)  LC_4 Logic Functioning bit
 (10 10)  (226 362)  (226 362)  routing T_4_22.sp4_v_b_2 <X> T_4_22.sp4_h_l_42
 (14 10)  (230 362)  (230 362)  routing T_4_22.rgt_op_4 <X> T_4_22.lc_trk_g2_4
 (15 10)  (231 362)  (231 362)  routing T_4_22.rgt_op_5 <X> T_4_22.lc_trk_g2_5
 (17 10)  (233 362)  (233 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (234 362)  (234 362)  routing T_4_22.rgt_op_5 <X> T_4_22.lc_trk_g2_5
 (27 10)  (243 362)  (243 362)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 362)  (244 362)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 362)  (245 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 362)  (248 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (251 362)  (251 362)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.input_2_5
 (36 10)  (252 362)  (252 362)  LC_5 Logic Functioning bit
 (39 10)  (255 362)  (255 362)  LC_5 Logic Functioning bit
 (41 10)  (257 362)  (257 362)  LC_5 Logic Functioning bit
 (42 10)  (258 362)  (258 362)  LC_5 Logic Functioning bit
 (44 10)  (260 362)  (260 362)  LC_5 Logic Functioning bit
 (51 10)  (267 362)  (267 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (231 363)  (231 363)  routing T_4_22.rgt_op_4 <X> T_4_22.lc_trk_g2_4
 (17 11)  (233 363)  (233 363)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (30 11)  (246 363)  (246 363)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (248 363)  (248 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (250 363)  (250 363)  routing T_4_22.lc_trk_g1_4 <X> T_4_22.input_2_5
 (36 11)  (252 363)  (252 363)  LC_5 Logic Functioning bit
 (39 11)  (255 363)  (255 363)  LC_5 Logic Functioning bit
 (41 11)  (257 363)  (257 363)  LC_5 Logic Functioning bit
 (42 11)  (258 363)  (258 363)  LC_5 Logic Functioning bit
 (15 12)  (231 364)  (231 364)  routing T_4_22.sp4_h_r_41 <X> T_4_22.lc_trk_g3_1
 (16 12)  (232 364)  (232 364)  routing T_4_22.sp4_h_r_41 <X> T_4_22.lc_trk_g3_1
 (17 12)  (233 364)  (233 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (234 364)  (234 364)  routing T_4_22.sp4_h_r_41 <X> T_4_22.lc_trk_g3_1
 (22 12)  (238 364)  (238 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (241 364)  (241 364)  routing T_4_22.sp4_h_r_42 <X> T_4_22.lc_trk_g3_2
 (29 12)  (245 364)  (245 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (248 364)  (248 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 364)  (252 364)  LC_6 Logic Functioning bit
 (39 12)  (255 364)  (255 364)  LC_6 Logic Functioning bit
 (41 12)  (257 364)  (257 364)  LC_6 Logic Functioning bit
 (42 12)  (258 364)  (258 364)  LC_6 Logic Functioning bit
 (44 12)  (260 364)  (260 364)  LC_6 Logic Functioning bit
 (51 12)  (267 364)  (267 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (234 365)  (234 365)  routing T_4_22.sp4_h_r_41 <X> T_4_22.lc_trk_g3_1
 (21 13)  (237 365)  (237 365)  routing T_4_22.sp4_r_v_b_43 <X> T_4_22.lc_trk_g3_3
 (22 13)  (238 365)  (238 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (239 365)  (239 365)  routing T_4_22.sp4_h_r_42 <X> T_4_22.lc_trk_g3_2
 (24 13)  (240 365)  (240 365)  routing T_4_22.sp4_h_r_42 <X> T_4_22.lc_trk_g3_2
 (25 13)  (241 365)  (241 365)  routing T_4_22.sp4_h_r_42 <X> T_4_22.lc_trk_g3_2
 (30 13)  (246 365)  (246 365)  routing T_4_22.lc_trk_g0_3 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (248 365)  (248 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (249 365)  (249 365)  routing T_4_22.lc_trk_g2_0 <X> T_4_22.input_2_6
 (36 13)  (252 365)  (252 365)  LC_6 Logic Functioning bit
 (39 13)  (255 365)  (255 365)  LC_6 Logic Functioning bit
 (41 13)  (257 365)  (257 365)  LC_6 Logic Functioning bit
 (42 13)  (258 365)  (258 365)  LC_6 Logic Functioning bit
 (25 14)  (241 366)  (241 366)  routing T_4_22.rgt_op_6 <X> T_4_22.lc_trk_g3_6
 (28 14)  (244 366)  (244 366)  routing T_4_22.lc_trk_g2_0 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 366)  (245 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (248 366)  (248 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (40 14)  (256 366)  (256 366)  LC_7 Logic Functioning bit
 (41 14)  (257 366)  (257 366)  LC_7 Logic Functioning bit
 (42 14)  (258 366)  (258 366)  LC_7 Logic Functioning bit
 (43 14)  (259 366)  (259 366)  LC_7 Logic Functioning bit
 (52 14)  (268 366)  (268 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (238 367)  (238 367)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (240 367)  (240 367)  routing T_4_22.rgt_op_6 <X> T_4_22.lc_trk_g3_6
 (28 15)  (244 367)  (244 367)  routing T_4_22.lc_trk_g2_1 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 367)  (245 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (252 367)  (252 367)  LC_7 Logic Functioning bit
 (37 15)  (253 367)  (253 367)  LC_7 Logic Functioning bit
 (38 15)  (254 367)  (254 367)  LC_7 Logic Functioning bit
 (39 15)  (255 367)  (255 367)  LC_7 Logic Functioning bit


LogicTile_5_22

 (22 0)  (292 352)  (292 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (31 0)  (301 352)  (301 352)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 352)  (302 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 352)  (303 352)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 352)  (306 352)  LC_0 Logic Functioning bit
 (37 0)  (307 352)  (307 352)  LC_0 Logic Functioning bit
 (38 0)  (308 352)  (308 352)  LC_0 Logic Functioning bit
 (39 0)  (309 352)  (309 352)  LC_0 Logic Functioning bit
 (45 0)  (315 352)  (315 352)  LC_0 Logic Functioning bit
 (22 1)  (292 353)  (292 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (36 1)  (306 353)  (306 353)  LC_0 Logic Functioning bit
 (37 1)  (307 353)  (307 353)  LC_0 Logic Functioning bit
 (38 1)  (308 353)  (308 353)  LC_0 Logic Functioning bit
 (39 1)  (309 353)  (309 353)  LC_0 Logic Functioning bit
 (48 1)  (318 353)  (318 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (270 354)  (270 354)  routing T_5_22.glb_netwk_7 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (1 2)  (271 354)  (271 354)  routing T_5_22.glb_netwk_7 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (2 2)  (272 354)  (272 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (295 354)  (295 354)  routing T_5_22.sp4_v_b_6 <X> T_5_22.lc_trk_g0_6
 (32 2)  (302 354)  (302 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 354)  (303 354)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (304 354)  (304 354)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 354)  (306 354)  LC_1 Logic Functioning bit
 (37 2)  (307 354)  (307 354)  LC_1 Logic Functioning bit
 (38 2)  (308 354)  (308 354)  LC_1 Logic Functioning bit
 (39 2)  (309 354)  (309 354)  LC_1 Logic Functioning bit
 (45 2)  (315 354)  (315 354)  LC_1 Logic Functioning bit
 (0 3)  (270 355)  (270 355)  routing T_5_22.glb_netwk_7 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (19 3)  (289 355)  (289 355)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (292 355)  (292 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (293 355)  (293 355)  routing T_5_22.sp4_v_b_6 <X> T_5_22.lc_trk_g0_6
 (36 3)  (306 355)  (306 355)  LC_1 Logic Functioning bit
 (37 3)  (307 355)  (307 355)  LC_1 Logic Functioning bit
 (38 3)  (308 355)  (308 355)  LC_1 Logic Functioning bit
 (39 3)  (309 355)  (309 355)  LC_1 Logic Functioning bit
 (1 4)  (271 356)  (271 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (285 356)  (285 356)  routing T_5_22.sp4_h_l_4 <X> T_5_22.lc_trk_g1_1
 (16 4)  (286 356)  (286 356)  routing T_5_22.sp4_h_l_4 <X> T_5_22.lc_trk_g1_1
 (17 4)  (287 356)  (287 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (288 356)  (288 356)  routing T_5_22.sp4_h_l_4 <X> T_5_22.lc_trk_g1_1
 (25 4)  (295 356)  (295 356)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (32 4)  (302 356)  (302 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (306 356)  (306 356)  LC_2 Logic Functioning bit
 (37 4)  (307 356)  (307 356)  LC_2 Logic Functioning bit
 (38 4)  (308 356)  (308 356)  LC_2 Logic Functioning bit
 (39 4)  (309 356)  (309 356)  LC_2 Logic Functioning bit
 (45 4)  (315 356)  (315 356)  LC_2 Logic Functioning bit
 (1 5)  (271 357)  (271 357)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.wire_logic_cluster/lc_7/cen
 (18 5)  (288 357)  (288 357)  routing T_5_22.sp4_h_l_4 <X> T_5_22.lc_trk_g1_1
 (22 5)  (292 357)  (292 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (293 357)  (293 357)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (24 5)  (294 357)  (294 357)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (31 5)  (301 357)  (301 357)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 357)  (306 357)  LC_2 Logic Functioning bit
 (37 5)  (307 357)  (307 357)  LC_2 Logic Functioning bit
 (38 5)  (308 357)  (308 357)  LC_2 Logic Functioning bit
 (39 5)  (309 357)  (309 357)  LC_2 Logic Functioning bit
 (8 6)  (278 358)  (278 358)  routing T_5_22.sp4_h_r_4 <X> T_5_22.sp4_h_l_41
 (31 6)  (301 358)  (301 358)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 358)  (302 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (306 358)  (306 358)  LC_3 Logic Functioning bit
 (37 6)  (307 358)  (307 358)  LC_3 Logic Functioning bit
 (38 6)  (308 358)  (308 358)  LC_3 Logic Functioning bit
 (39 6)  (309 358)  (309 358)  LC_3 Logic Functioning bit
 (45 6)  (315 358)  (315 358)  LC_3 Logic Functioning bit
 (31 7)  (301 359)  (301 359)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 359)  (306 359)  LC_3 Logic Functioning bit
 (37 7)  (307 359)  (307 359)  LC_3 Logic Functioning bit
 (38 7)  (308 359)  (308 359)  LC_3 Logic Functioning bit
 (39 7)  (309 359)  (309 359)  LC_3 Logic Functioning bit
 (32 8)  (302 360)  (302 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (304 360)  (304 360)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 360)  (306 360)  LC_4 Logic Functioning bit
 (37 8)  (307 360)  (307 360)  LC_4 Logic Functioning bit
 (38 8)  (308 360)  (308 360)  LC_4 Logic Functioning bit
 (39 8)  (309 360)  (309 360)  LC_4 Logic Functioning bit
 (45 8)  (315 360)  (315 360)  LC_4 Logic Functioning bit
 (31 9)  (301 361)  (301 361)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (306 361)  (306 361)  LC_4 Logic Functioning bit
 (37 9)  (307 361)  (307 361)  LC_4 Logic Functioning bit
 (38 9)  (308 361)  (308 361)  LC_4 Logic Functioning bit
 (39 9)  (309 361)  (309 361)  LC_4 Logic Functioning bit
 (8 10)  (278 362)  (278 362)  routing T_5_22.sp4_h_r_7 <X> T_5_22.sp4_h_l_42
 (16 10)  (286 362)  (286 362)  routing T_5_22.sp12_v_t_10 <X> T_5_22.lc_trk_g2_5
 (17 10)  (287 362)  (287 362)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (32 10)  (302 362)  (302 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 362)  (304 362)  routing T_5_22.lc_trk_g1_1 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 362)  (306 362)  LC_5 Logic Functioning bit
 (37 10)  (307 362)  (307 362)  LC_5 Logic Functioning bit
 (38 10)  (308 362)  (308 362)  LC_5 Logic Functioning bit
 (39 10)  (309 362)  (309 362)  LC_5 Logic Functioning bit
 (45 10)  (315 362)  (315 362)  LC_5 Logic Functioning bit
 (36 11)  (306 363)  (306 363)  LC_5 Logic Functioning bit
 (37 11)  (307 363)  (307 363)  LC_5 Logic Functioning bit
 (38 11)  (308 363)  (308 363)  LC_5 Logic Functioning bit
 (39 11)  (309 363)  (309 363)  LC_5 Logic Functioning bit
 (15 12)  (285 364)  (285 364)  routing T_5_22.sp4_h_r_33 <X> T_5_22.lc_trk_g3_1
 (16 12)  (286 364)  (286 364)  routing T_5_22.sp4_h_r_33 <X> T_5_22.lc_trk_g3_1
 (17 12)  (287 364)  (287 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (288 364)  (288 364)  routing T_5_22.sp4_h_r_33 <X> T_5_22.lc_trk_g3_1
 (31 12)  (301 364)  (301 364)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 364)  (302 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 364)  (303 364)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 364)  (304 364)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 364)  (306 364)  LC_6 Logic Functioning bit
 (37 12)  (307 364)  (307 364)  LC_6 Logic Functioning bit
 (38 12)  (308 364)  (308 364)  LC_6 Logic Functioning bit
 (39 12)  (309 364)  (309 364)  LC_6 Logic Functioning bit
 (45 12)  (315 364)  (315 364)  LC_6 Logic Functioning bit
 (36 13)  (306 365)  (306 365)  LC_6 Logic Functioning bit
 (37 13)  (307 365)  (307 365)  LC_6 Logic Functioning bit
 (38 13)  (308 365)  (308 365)  LC_6 Logic Functioning bit
 (39 13)  (309 365)  (309 365)  LC_6 Logic Functioning bit
 (0 14)  (270 366)  (270 366)  routing T_5_22.glb_netwk_6 <X> T_5_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 366)  (271 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (270 367)  (270 367)  routing T_5_22.glb_netwk_6 <X> T_5_22.wire_logic_cluster/lc_7/s_r
 (14 15)  (284 367)  (284 367)  routing T_5_22.sp12_v_b_20 <X> T_5_22.lc_trk_g3_4
 (16 15)  (286 367)  (286 367)  routing T_5_22.sp12_v_b_20 <X> T_5_22.lc_trk_g3_4
 (17 15)  (287 367)  (287 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


RAM_Tile_6_22

 (4 3)  (328 355)  (328 355)  routing T_6_22.sp4_h_r_4 <X> T_6_22.sp4_h_l_37
 (6 3)  (330 355)  (330 355)  routing T_6_22.sp4_h_r_4 <X> T_6_22.sp4_h_l_37
 (12 12)  (336 364)  (336 364)  routing T_6_22.sp4_v_b_11 <X> T_6_22.sp4_h_r_11
 (11 13)  (335 365)  (335 365)  routing T_6_22.sp4_v_b_11 <X> T_6_22.sp4_h_r_11
 (5 14)  (329 366)  (329 366)  routing T_6_22.sp4_v_b_9 <X> T_6_22.sp4_h_l_44


LogicTile_7_22

 (0 2)  (366 354)  (366 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (1 2)  (367 354)  (367 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (368 354)  (368 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (366 355)  (366 355)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (3 6)  (369 358)  (369 358)  routing T_7_22.sp12_v_b_0 <X> T_7_22.sp12_v_t_23
 (16 10)  (382 362)  (382 362)  routing T_7_22.sp12_v_t_10 <X> T_7_22.lc_trk_g2_5
 (17 10)  (383 362)  (383 362)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (391 362)  (391 362)  routing T_7_22.wire_logic_cluster/lc_6/out <X> T_7_22.lc_trk_g2_6
 (22 11)  (388 363)  (388 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (25 12)  (391 364)  (391 364)  routing T_7_22.sp4_h_r_34 <X> T_7_22.lc_trk_g3_2
 (26 12)  (392 364)  (392 364)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (394 364)  (394 364)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 364)  (395 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 364)  (396 364)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 364)  (398 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 364)  (399 364)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 364)  (400 364)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (401 364)  (401 364)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.input_2_6
 (36 12)  (402 364)  (402 364)  LC_6 Logic Functioning bit
 (38 12)  (404 364)  (404 364)  LC_6 Logic Functioning bit
 (41 12)  (407 364)  (407 364)  LC_6 Logic Functioning bit
 (45 12)  (411 364)  (411 364)  LC_6 Logic Functioning bit
 (22 13)  (388 365)  (388 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (389 365)  (389 365)  routing T_7_22.sp4_h_r_34 <X> T_7_22.lc_trk_g3_2
 (24 13)  (390 365)  (390 365)  routing T_7_22.sp4_h_r_34 <X> T_7_22.lc_trk_g3_2
 (26 13)  (392 365)  (392 365)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 365)  (394 365)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 365)  (395 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (397 365)  (397 365)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (398 365)  (398 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (399 365)  (399 365)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.input_2_6
 (34 13)  (400 365)  (400 365)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.input_2_6
 (36 13)  (402 365)  (402 365)  LC_6 Logic Functioning bit
 (37 13)  (403 365)  (403 365)  LC_6 Logic Functioning bit
 (39 13)  (405 365)  (405 365)  LC_6 Logic Functioning bit
 (40 13)  (406 365)  (406 365)  LC_6 Logic Functioning bit
 (42 13)  (408 365)  (408 365)  LC_6 Logic Functioning bit
 (44 13)  (410 365)  (410 365)  LC_6 Logic Functioning bit
 (51 13)  (417 365)  (417 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (366 366)  (366 366)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 366)  (367 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (382 366)  (382 366)  routing T_7_22.sp12_v_b_21 <X> T_7_22.lc_trk_g3_5
 (17 14)  (383 366)  (383 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (366 367)  (366 367)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (384 367)  (384 367)  routing T_7_22.sp12_v_b_21 <X> T_7_22.lc_trk_g3_5


LogicTile_8_22

 (0 2)  (420 354)  (420 354)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (1 2)  (421 354)  (421 354)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (2 2)  (422 354)  (422 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 355)  (420 355)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (17 3)  (437 355)  (437 355)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 4)  (420 356)  (420 356)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_logic_cluster/lc_7/cen
 (1 4)  (421 356)  (421 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (441 356)  (441 356)  routing T_8_22.sp4_v_b_11 <X> T_8_22.lc_trk_g1_3
 (22 4)  (442 356)  (442 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (443 356)  (443 356)  routing T_8_22.sp4_v_b_11 <X> T_8_22.lc_trk_g1_3
 (0 5)  (420 357)  (420 357)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_logic_cluster/lc_7/cen
 (1 5)  (421 357)  (421 357)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_logic_cluster/lc_7/cen
 (21 5)  (441 357)  (441 357)  routing T_8_22.sp4_v_b_11 <X> T_8_22.lc_trk_g1_3
 (0 6)  (420 358)  (420 358)  routing T_8_22.glb_netwk_2 <X> T_8_22.glb2local_0
 (1 6)  (421 358)  (421 358)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (27 6)  (447 358)  (447 358)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 358)  (449 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (451 358)  (451 358)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 358)  (452 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (461 358)  (461 358)  LC_3 Logic Functioning bit
 (43 6)  (463 358)  (463 358)  LC_3 Logic Functioning bit
 (45 6)  (465 358)  (465 358)  LC_3 Logic Functioning bit
 (47 6)  (467 358)  (467 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (450 359)  (450 359)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_logic_cluster/lc_3/in_1
 (41 7)  (461 359)  (461 359)  LC_3 Logic Functioning bit
 (43 7)  (463 359)  (463 359)  LC_3 Logic Functioning bit
 (21 12)  (441 364)  (441 364)  routing T_8_22.sp4_h_r_35 <X> T_8_22.lc_trk_g3_3
 (22 12)  (442 364)  (442 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (443 364)  (443 364)  routing T_8_22.sp4_h_r_35 <X> T_8_22.lc_trk_g3_3
 (24 12)  (444 364)  (444 364)  routing T_8_22.sp4_h_r_35 <X> T_8_22.lc_trk_g3_3


LogicTile_9_22

 (9 6)  (483 358)  (483 358)  routing T_9_22.sp4_v_b_4 <X> T_9_22.sp4_h_l_41
 (10 10)  (484 362)  (484 362)  routing T_9_22.sp4_v_b_2 <X> T_9_22.sp4_h_l_42
 (10 14)  (484 366)  (484 366)  routing T_9_22.sp4_v_b_5 <X> T_9_22.sp4_h_l_47


LogicTile_10_22

 (15 0)  (543 352)  (543 352)  routing T_10_22.bot_op_1 <X> T_10_22.lc_trk_g0_1
 (17 0)  (545 352)  (545 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (19 0)  (547 352)  (547 352)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 4)  (531 356)  (531 356)  routing T_10_22.sp12_v_b_0 <X> T_10_22.sp12_h_r_0
 (3 5)  (531 357)  (531 357)  routing T_10_22.sp12_v_b_0 <X> T_10_22.sp12_h_r_0
 (10 6)  (538 358)  (538 358)  routing T_10_22.sp4_v_b_11 <X> T_10_22.sp4_h_l_41
 (21 8)  (549 360)  (549 360)  routing T_10_22.bnl_op_3 <X> T_10_22.lc_trk_g2_3
 (22 8)  (550 360)  (550 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (29 8)  (557 360)  (557 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (37 8)  (565 360)  (565 360)  LC_4 Logic Functioning bit
 (39 8)  (567 360)  (567 360)  LC_4 Logic Functioning bit
 (40 8)  (568 360)  (568 360)  LC_4 Logic Functioning bit
 (42 8)  (570 360)  (570 360)  LC_4 Logic Functioning bit
 (48 8)  (576 360)  (576 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (549 361)  (549 361)  routing T_10_22.bnl_op_3 <X> T_10_22.lc_trk_g2_3
 (37 9)  (565 361)  (565 361)  LC_4 Logic Functioning bit
 (39 9)  (567 361)  (567 361)  LC_4 Logic Functioning bit
 (40 9)  (568 361)  (568 361)  LC_4 Logic Functioning bit
 (42 9)  (570 361)  (570 361)  LC_4 Logic Functioning bit
 (3 11)  (531 363)  (531 363)  routing T_10_22.sp12_v_b_1 <X> T_10_22.sp12_h_l_22
 (8 12)  (536 364)  (536 364)  routing T_10_22.sp4_v_b_4 <X> T_10_22.sp4_h_r_10
 (9 12)  (537 364)  (537 364)  routing T_10_22.sp4_v_b_4 <X> T_10_22.sp4_h_r_10
 (10 12)  (538 364)  (538 364)  routing T_10_22.sp4_v_b_4 <X> T_10_22.sp4_h_r_10
 (32 12)  (560 364)  (560 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 364)  (561 364)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (568 364)  (568 364)  LC_6 Logic Functioning bit
 (41 12)  (569 364)  (569 364)  LC_6 Logic Functioning bit
 (42 12)  (570 364)  (570 364)  LC_6 Logic Functioning bit
 (43 12)  (571 364)  (571 364)  LC_6 Logic Functioning bit
 (11 13)  (539 365)  (539 365)  routing T_10_22.sp4_h_l_46 <X> T_10_22.sp4_h_r_11
 (31 13)  (559 365)  (559 365)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (40 13)  (568 365)  (568 365)  LC_6 Logic Functioning bit
 (41 13)  (569 365)  (569 365)  LC_6 Logic Functioning bit
 (42 13)  (570 365)  (570 365)  LC_6 Logic Functioning bit
 (43 13)  (571 365)  (571 365)  LC_6 Logic Functioning bit
 (48 13)  (576 365)  (576 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_11_22

 (0 2)  (582 354)  (582 354)  routing T_11_22.glb_netwk_7 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (583 354)  (583 354)  routing T_11_22.glb_netwk_7 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (584 354)  (584 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (609 354)  (609 354)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 354)  (610 354)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 354)  (611 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 354)  (614 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 354)  (615 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (616 354)  (616 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (619 354)  (619 354)  LC_1 Logic Functioning bit
 (39 2)  (621 354)  (621 354)  LC_1 Logic Functioning bit
 (45 2)  (627 354)  (627 354)  LC_1 Logic Functioning bit
 (53 2)  (635 354)  (635 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (582 355)  (582 355)  routing T_11_22.glb_netwk_7 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (26 3)  (608 355)  (608 355)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (610 355)  (610 355)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 355)  (611 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (612 355)  (612 355)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (618 355)  (618 355)  LC_1 Logic Functioning bit
 (37 3)  (619 355)  (619 355)  LC_1 Logic Functioning bit
 (38 3)  (620 355)  (620 355)  LC_1 Logic Functioning bit
 (39 3)  (621 355)  (621 355)  LC_1 Logic Functioning bit
 (40 3)  (622 355)  (622 355)  LC_1 Logic Functioning bit
 (42 3)  (624 355)  (624 355)  LC_1 Logic Functioning bit
 (52 3)  (634 355)  (634 355)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 8)  (604 360)  (604 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (605 360)  (605 360)  routing T_11_22.sp4_h_r_27 <X> T_11_22.lc_trk_g2_3
 (24 8)  (606 360)  (606 360)  routing T_11_22.sp4_h_r_27 <X> T_11_22.lc_trk_g2_3
 (21 9)  (603 361)  (603 361)  routing T_11_22.sp4_h_r_27 <X> T_11_22.lc_trk_g2_3
 (17 12)  (599 364)  (599 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 364)  (600 364)  routing T_11_22.wire_logic_cluster/lc_1/out <X> T_11_22.lc_trk_g3_1
 (21 12)  (603 364)  (603 364)  routing T_11_22.sp12_v_t_0 <X> T_11_22.lc_trk_g3_3
 (22 12)  (604 364)  (604 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (606 364)  (606 364)  routing T_11_22.sp12_v_t_0 <X> T_11_22.lc_trk_g3_3
 (21 13)  (603 365)  (603 365)  routing T_11_22.sp12_v_t_0 <X> T_11_22.lc_trk_g3_3
 (0 14)  (582 366)  (582 366)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 366)  (583 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (582 367)  (582 367)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/s_r


LogicTile_12_22

 (3 2)  (639 354)  (639 354)  routing T_12_22.sp12_h_r_0 <X> T_12_22.sp12_h_l_23
 (3 3)  (639 355)  (639 355)  routing T_12_22.sp12_h_r_0 <X> T_12_22.sp12_h_l_23
 (19 15)  (655 367)  (655 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_22

 (5 4)  (699 356)  (699 356)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_h_r_3
 (6 5)  (700 357)  (700 357)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_h_r_3
 (14 5)  (708 357)  (708 357)  routing T_13_22.sp4_h_r_0 <X> T_13_22.lc_trk_g1_0
 (15 5)  (709 357)  (709 357)  routing T_13_22.sp4_h_r_0 <X> T_13_22.lc_trk_g1_0
 (16 5)  (710 357)  (710 357)  routing T_13_22.sp4_h_r_0 <X> T_13_22.lc_trk_g1_0
 (17 5)  (711 357)  (711 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (716 357)  (716 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (717 357)  (717 357)  routing T_13_22.sp4_h_r_2 <X> T_13_22.lc_trk_g1_2
 (24 5)  (718 357)  (718 357)  routing T_13_22.sp4_h_r_2 <X> T_13_22.lc_trk_g1_2
 (25 5)  (719 357)  (719 357)  routing T_13_22.sp4_h_r_2 <X> T_13_22.lc_trk_g1_2
 (5 6)  (699 358)  (699 358)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_h_l_38
 (15 6)  (709 358)  (709 358)  routing T_13_22.sp4_h_r_5 <X> T_13_22.lc_trk_g1_5
 (16 6)  (710 358)  (710 358)  routing T_13_22.sp4_h_r_5 <X> T_13_22.lc_trk_g1_5
 (17 6)  (711 358)  (711 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (716 358)  (716 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (718 358)  (718 358)  routing T_13_22.top_op_7 <X> T_13_22.lc_trk_g1_7
 (18 7)  (712 359)  (712 359)  routing T_13_22.sp4_h_r_5 <X> T_13_22.lc_trk_g1_5
 (21 7)  (715 359)  (715 359)  routing T_13_22.top_op_7 <X> T_13_22.lc_trk_g1_7
 (22 8)  (716 360)  (716 360)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (718 360)  (718 360)  routing T_13_22.tnr_op_3 <X> T_13_22.lc_trk_g2_3
 (27 10)  (721 362)  (721 362)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 362)  (723 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 362)  (724 362)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (725 362)  (725 362)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 362)  (726 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (728 362)  (728 362)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (40 10)  (734 362)  (734 362)  LC_5 Logic Functioning bit
 (26 11)  (720 363)  (720 363)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (721 363)  (721 363)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 363)  (723 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (725 363)  (725 363)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (726 363)  (726 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (727 363)  (727 363)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.input_2_5
 (35 11)  (729 363)  (729 363)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.input_2_5
 (26 12)  (720 364)  (720 364)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (721 364)  (721 364)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (722 364)  (722 364)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 364)  (723 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 364)  (724 364)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (726 364)  (726 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (728 364)  (728 364)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (42 12)  (736 364)  (736 364)  LC_6 Logic Functioning bit
 (50 12)  (744 364)  (744 364)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (720 365)  (720 365)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (721 365)  (721 365)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 365)  (722 365)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 365)  (723 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 365)  (724 365)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (48 13)  (742 365)  (742 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (698 366)  (698 366)  routing T_13_22.sp4_h_r_9 <X> T_13_22.sp4_v_t_44
 (22 14)  (716 366)  (716 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (718 366)  (718 366)  routing T_13_22.tnr_op_7 <X> T_13_22.lc_trk_g3_7
 (5 15)  (699 367)  (699 367)  routing T_13_22.sp4_h_r_9 <X> T_13_22.sp4_v_t_44
 (22 15)  (716 367)  (716 367)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (718 367)  (718 367)  routing T_13_22.tnr_op_6 <X> T_13_22.lc_trk_g3_6


LogicTile_14_22

 (22 1)  (770 353)  (770 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (771 353)  (771 353)  routing T_14_22.sp4_v_b_18 <X> T_14_22.lc_trk_g0_2
 (24 1)  (772 353)  (772 353)  routing T_14_22.sp4_v_b_18 <X> T_14_22.lc_trk_g0_2
 (0 2)  (748 354)  (748 354)  routing T_14_22.glb_netwk_7 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (749 354)  (749 354)  routing T_14_22.glb_netwk_7 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (750 354)  (750 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (763 354)  (763 354)  routing T_14_22.sp4_v_b_21 <X> T_14_22.lc_trk_g0_5
 (16 2)  (764 354)  (764 354)  routing T_14_22.sp4_v_b_21 <X> T_14_22.lc_trk_g0_5
 (17 2)  (765 354)  (765 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (29 2)  (777 354)  (777 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (780 354)  (780 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 354)  (781 354)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (782 354)  (782 354)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (783 354)  (783 354)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.input_2_1
 (38 2)  (786 354)  (786 354)  LC_1 Logic Functioning bit
 (39 2)  (787 354)  (787 354)  LC_1 Logic Functioning bit
 (45 2)  (793 354)  (793 354)  LC_1 Logic Functioning bit
 (0 3)  (748 355)  (748 355)  routing T_14_22.glb_netwk_7 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (14 3)  (762 355)  (762 355)  routing T_14_22.sp4_h_r_4 <X> T_14_22.lc_trk_g0_4
 (15 3)  (763 355)  (763 355)  routing T_14_22.sp4_h_r_4 <X> T_14_22.lc_trk_g0_4
 (16 3)  (764 355)  (764 355)  routing T_14_22.sp4_h_r_4 <X> T_14_22.lc_trk_g0_4
 (17 3)  (765 355)  (765 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (775 355)  (775 355)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 355)  (777 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (778 355)  (778 355)  routing T_14_22.lc_trk_g0_2 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (780 355)  (780 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (782 355)  (782 355)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.input_2_1
 (36 3)  (784 355)  (784 355)  LC_1 Logic Functioning bit
 (37 3)  (785 355)  (785 355)  LC_1 Logic Functioning bit
 (38 3)  (786 355)  (786 355)  LC_1 Logic Functioning bit
 (39 3)  (787 355)  (787 355)  LC_1 Logic Functioning bit
 (42 3)  (790 355)  (790 355)  LC_1 Logic Functioning bit
 (43 3)  (791 355)  (791 355)  LC_1 Logic Functioning bit
 (52 3)  (800 355)  (800 355)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (17 4)  (765 356)  (765 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (769 356)  (769 356)  routing T_14_22.wire_logic_cluster/lc_3/out <X> T_14_22.lc_trk_g1_3
 (22 4)  (770 356)  (770 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (765 357)  (765 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (766 357)  (766 357)  routing T_14_22.sp4_r_v_b_25 <X> T_14_22.lc_trk_g1_1
 (22 5)  (770 357)  (770 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (771 357)  (771 357)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g1_2
 (24 5)  (772 357)  (772 357)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g1_2
 (25 5)  (773 357)  (773 357)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g1_2
 (14 6)  (762 358)  (762 358)  routing T_14_22.sp4_h_l_1 <X> T_14_22.lc_trk_g1_4
 (17 6)  (765 358)  (765 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (766 358)  (766 358)  routing T_14_22.wire_logic_cluster/lc_5/out <X> T_14_22.lc_trk_g1_5
 (25 6)  (773 358)  (773 358)  routing T_14_22.sp4_h_r_14 <X> T_14_22.lc_trk_g1_6
 (26 6)  (774 358)  (774 358)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (777 358)  (777 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (778 358)  (778 358)  routing T_14_22.lc_trk_g0_4 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (780 358)  (780 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (782 358)  (782 358)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (783 358)  (783 358)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.input_2_3
 (37 6)  (785 358)  (785 358)  LC_3 Logic Functioning bit
 (38 6)  (786 358)  (786 358)  LC_3 Logic Functioning bit
 (39 6)  (787 358)  (787 358)  LC_3 Logic Functioning bit
 (41 6)  (789 358)  (789 358)  LC_3 Logic Functioning bit
 (45 6)  (793 358)  (793 358)  LC_3 Logic Functioning bit
 (15 7)  (763 359)  (763 359)  routing T_14_22.sp4_h_l_1 <X> T_14_22.lc_trk_g1_4
 (16 7)  (764 359)  (764 359)  routing T_14_22.sp4_h_l_1 <X> T_14_22.lc_trk_g1_4
 (17 7)  (765 359)  (765 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (770 359)  (770 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (771 359)  (771 359)  routing T_14_22.sp4_h_r_14 <X> T_14_22.lc_trk_g1_6
 (24 7)  (772 359)  (772 359)  routing T_14_22.sp4_h_r_14 <X> T_14_22.lc_trk_g1_6
 (26 7)  (774 359)  (774 359)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (775 359)  (775 359)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 359)  (777 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (779 359)  (779 359)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (780 359)  (780 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (784 359)  (784 359)  LC_3 Logic Functioning bit
 (37 7)  (785 359)  (785 359)  LC_3 Logic Functioning bit
 (38 7)  (786 359)  (786 359)  LC_3 Logic Functioning bit
 (42 7)  (790 359)  (790 359)  LC_3 Logic Functioning bit
 (4 9)  (752 361)  (752 361)  routing T_14_22.sp4_h_l_47 <X> T_14_22.sp4_h_r_6
 (6 9)  (754 361)  (754 361)  routing T_14_22.sp4_h_l_47 <X> T_14_22.sp4_h_r_6
 (26 10)  (774 362)  (774 362)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (775 362)  (775 362)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 362)  (777 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (779 362)  (779 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 362)  (780 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 362)  (782 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (785 362)  (785 362)  LC_5 Logic Functioning bit
 (38 10)  (786 362)  (786 362)  LC_5 Logic Functioning bit
 (39 10)  (787 362)  (787 362)  LC_5 Logic Functioning bit
 (41 10)  (789 362)  (789 362)  LC_5 Logic Functioning bit
 (45 10)  (793 362)  (793 362)  LC_5 Logic Functioning bit
 (26 11)  (774 363)  (774 363)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (775 363)  (775 363)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 363)  (777 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (780 363)  (780 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (782 363)  (782 363)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.input_2_5
 (35 11)  (783 363)  (783 363)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.input_2_5
 (36 11)  (784 363)  (784 363)  LC_5 Logic Functioning bit
 (37 11)  (785 363)  (785 363)  LC_5 Logic Functioning bit
 (38 11)  (786 363)  (786 363)  LC_5 Logic Functioning bit
 (42 11)  (790 363)  (790 363)  LC_5 Logic Functioning bit
 (17 12)  (765 364)  (765 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (766 364)  (766 364)  routing T_14_22.wire_logic_cluster/lc_1/out <X> T_14_22.lc_trk_g3_1
 (11 13)  (759 365)  (759 365)  routing T_14_22.sp4_h_l_46 <X> T_14_22.sp4_h_r_11
 (0 14)  (748 366)  (748 366)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 366)  (749 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (748 367)  (748 367)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/s_r


LogicTile_15_22

 (17 0)  (819 352)  (819 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (820 352)  (820 352)  routing T_15_22.wire_logic_cluster/lc_1/out <X> T_15_22.lc_trk_g0_1
 (0 2)  (802 354)  (802 354)  routing T_15_22.glb_netwk_7 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (803 354)  (803 354)  routing T_15_22.glb_netwk_7 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (804 354)  (804 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (808 354)  (808 354)  routing T_15_22.sp4_v_b_9 <X> T_15_22.sp4_v_t_37
 (14 2)  (816 354)  (816 354)  routing T_15_22.sp4_h_l_9 <X> T_15_22.lc_trk_g0_4
 (16 2)  (818 354)  (818 354)  routing T_15_22.sp12_h_l_18 <X> T_15_22.lc_trk_g0_5
 (17 2)  (819 354)  (819 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (22 2)  (824 354)  (824 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (825 354)  (825 354)  routing T_15_22.sp12_h_l_12 <X> T_15_22.lc_trk_g0_7
 (27 2)  (829 354)  (829 354)  routing T_15_22.lc_trk_g1_1 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 354)  (831 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 354)  (834 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 354)  (835 354)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (839 354)  (839 354)  LC_1 Logic Functioning bit
 (41 2)  (843 354)  (843 354)  LC_1 Logic Functioning bit
 (42 2)  (844 354)  (844 354)  LC_1 Logic Functioning bit
 (43 2)  (845 354)  (845 354)  LC_1 Logic Functioning bit
 (45 2)  (847 354)  (847 354)  LC_1 Logic Functioning bit
 (0 3)  (802 355)  (802 355)  routing T_15_22.glb_netwk_7 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (5 3)  (807 355)  (807 355)  routing T_15_22.sp4_v_b_9 <X> T_15_22.sp4_v_t_37
 (14 3)  (816 355)  (816 355)  routing T_15_22.sp4_h_l_9 <X> T_15_22.lc_trk_g0_4
 (15 3)  (817 355)  (817 355)  routing T_15_22.sp4_h_l_9 <X> T_15_22.lc_trk_g0_4
 (16 3)  (818 355)  (818 355)  routing T_15_22.sp4_h_l_9 <X> T_15_22.lc_trk_g0_4
 (17 3)  (819 355)  (819 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (820 355)  (820 355)  routing T_15_22.sp12_h_l_18 <X> T_15_22.lc_trk_g0_5
 (22 3)  (824 355)  (824 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (825 355)  (825 355)  routing T_15_22.sp4_v_b_22 <X> T_15_22.lc_trk_g0_6
 (24 3)  (826 355)  (826 355)  routing T_15_22.sp4_v_b_22 <X> T_15_22.lc_trk_g0_6
 (26 3)  (828 355)  (828 355)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (830 355)  (830 355)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 355)  (831 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (833 355)  (833 355)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (834 355)  (834 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (838 355)  (838 355)  LC_1 Logic Functioning bit
 (37 3)  (839 355)  (839 355)  LC_1 Logic Functioning bit
 (39 3)  (841 355)  (841 355)  LC_1 Logic Functioning bit
 (43 3)  (845 355)  (845 355)  LC_1 Logic Functioning bit
 (15 4)  (817 356)  (817 356)  routing T_15_22.sp4_h_r_9 <X> T_15_22.lc_trk_g1_1
 (16 4)  (818 356)  (818 356)  routing T_15_22.sp4_h_r_9 <X> T_15_22.lc_trk_g1_1
 (17 4)  (819 356)  (819 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (820 356)  (820 356)  routing T_15_22.sp4_h_r_9 <X> T_15_22.lc_trk_g1_1
 (27 4)  (829 356)  (829 356)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (830 356)  (830 356)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 356)  (831 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (834 356)  (834 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 356)  (835 356)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 356)  (836 356)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (837 356)  (837 356)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.input_2_2
 (37 4)  (839 356)  (839 356)  LC_2 Logic Functioning bit
 (38 4)  (840 356)  (840 356)  LC_2 Logic Functioning bit
 (39 4)  (841 356)  (841 356)  LC_2 Logic Functioning bit
 (41 4)  (843 356)  (843 356)  LC_2 Logic Functioning bit
 (45 4)  (847 356)  (847 356)  LC_2 Logic Functioning bit
 (26 5)  (828 357)  (828 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (829 357)  (829 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (830 357)  (830 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 357)  (831 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 357)  (833 357)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (834 357)  (834 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (835 357)  (835 357)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.input_2_2
 (34 5)  (836 357)  (836 357)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.input_2_2
 (36 5)  (838 357)  (838 357)  LC_2 Logic Functioning bit
 (37 5)  (839 357)  (839 357)  LC_2 Logic Functioning bit
 (38 5)  (840 357)  (840 357)  LC_2 Logic Functioning bit
 (42 5)  (844 357)  (844 357)  LC_2 Logic Functioning bit
 (17 6)  (819 358)  (819 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (820 358)  (820 358)  routing T_15_22.wire_logic_cluster/lc_5/out <X> T_15_22.lc_trk_g1_5
 (21 6)  (823 358)  (823 358)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g1_7
 (22 6)  (824 358)  (824 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (6 8)  (808 360)  (808 360)  routing T_15_22.sp4_v_t_38 <X> T_15_22.sp4_v_b_6
 (22 8)  (824 360)  (824 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (825 360)  (825 360)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g2_3
 (24 8)  (826 360)  (826 360)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g2_3
 (25 8)  (827 360)  (827 360)  routing T_15_22.sp4_v_b_26 <X> T_15_22.lc_trk_g2_2
 (29 8)  (831 360)  (831 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 360)  (832 360)  routing T_15_22.lc_trk_g0_5 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (833 360)  (833 360)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 360)  (834 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (837 360)  (837 360)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.input_2_4
 (36 8)  (838 360)  (838 360)  LC_4 Logic Functioning bit
 (37 8)  (839 360)  (839 360)  LC_4 Logic Functioning bit
 (38 8)  (840 360)  (840 360)  LC_4 Logic Functioning bit
 (42 8)  (844 360)  (844 360)  LC_4 Logic Functioning bit
 (45 8)  (847 360)  (847 360)  LC_4 Logic Functioning bit
 (46 8)  (848 360)  (848 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (807 361)  (807 361)  routing T_15_22.sp4_v_t_38 <X> T_15_22.sp4_v_b_6
 (21 9)  (823 361)  (823 361)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g2_3
 (22 9)  (824 361)  (824 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (825 361)  (825 361)  routing T_15_22.sp4_v_b_26 <X> T_15_22.lc_trk_g2_2
 (26 9)  (828 361)  (828 361)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (829 361)  (829 361)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (830 361)  (830 361)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 361)  (831 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (833 361)  (833 361)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (834 361)  (834 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (835 361)  (835 361)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.input_2_4
 (36 9)  (838 361)  (838 361)  LC_4 Logic Functioning bit
 (40 9)  (842 361)  (842 361)  LC_4 Logic Functioning bit
 (42 9)  (844 361)  (844 361)  LC_4 Logic Functioning bit
 (43 9)  (845 361)  (845 361)  LC_4 Logic Functioning bit
 (48 9)  (850 361)  (850 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (816 362)  (816 362)  routing T_15_22.wire_logic_cluster/lc_4/out <X> T_15_22.lc_trk_g2_4
 (21 10)  (823 362)  (823 362)  routing T_15_22.sp4_h_l_34 <X> T_15_22.lc_trk_g2_7
 (22 10)  (824 362)  (824 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (825 362)  (825 362)  routing T_15_22.sp4_h_l_34 <X> T_15_22.lc_trk_g2_7
 (24 10)  (826 362)  (826 362)  routing T_15_22.sp4_h_l_34 <X> T_15_22.lc_trk_g2_7
 (26 10)  (828 362)  (828 362)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (831 362)  (831 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 362)  (832 362)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (833 362)  (833 362)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 362)  (834 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 362)  (836 362)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (838 362)  (838 362)  LC_5 Logic Functioning bit
 (37 10)  (839 362)  (839 362)  LC_5 Logic Functioning bit
 (38 10)  (840 362)  (840 362)  LC_5 Logic Functioning bit
 (39 10)  (841 362)  (841 362)  LC_5 Logic Functioning bit
 (42 10)  (844 362)  (844 362)  LC_5 Logic Functioning bit
 (43 10)  (845 362)  (845 362)  LC_5 Logic Functioning bit
 (45 10)  (847 362)  (847 362)  LC_5 Logic Functioning bit
 (46 10)  (848 362)  (848 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (819 363)  (819 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (823 363)  (823 363)  routing T_15_22.sp4_h_l_34 <X> T_15_22.lc_trk_g2_7
 (26 11)  (828 363)  (828 363)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (830 363)  (830 363)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 363)  (831 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (832 363)  (832 363)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (834 363)  (834 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (835 363)  (835 363)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.input_2_5
 (35 11)  (837 363)  (837 363)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.input_2_5
 (38 11)  (840 363)  (840 363)  LC_5 Logic Functioning bit
 (39 11)  (841 363)  (841 363)  LC_5 Logic Functioning bit
 (48 11)  (850 363)  (850 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (806 364)  (806 364)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_v_b_9
 (6 12)  (808 364)  (808 364)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_v_b_9
 (14 12)  (816 364)  (816 364)  routing T_15_22.sp4_v_t_21 <X> T_15_22.lc_trk_g3_0
 (22 12)  (824 364)  (824 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (825 364)  (825 364)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g3_3
 (24 12)  (826 364)  (826 364)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g3_3
 (25 12)  (827 364)  (827 364)  routing T_15_22.wire_logic_cluster/lc_2/out <X> T_15_22.lc_trk_g3_2
 (5 13)  (807 365)  (807 365)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_v_b_9
 (14 13)  (816 365)  (816 365)  routing T_15_22.sp4_v_t_21 <X> T_15_22.lc_trk_g3_0
 (16 13)  (818 365)  (818 365)  routing T_15_22.sp4_v_t_21 <X> T_15_22.lc_trk_g3_0
 (17 13)  (819 365)  (819 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (823 365)  (823 365)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g3_3
 (22 13)  (824 365)  (824 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (802 366)  (802 366)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 366)  (803 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (817 366)  (817 366)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g3_5
 (16 14)  (818 366)  (818 366)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g3_5
 (17 14)  (819 366)  (819 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (820 366)  (820 366)  routing T_15_22.sp4_h_l_24 <X> T_15_22.lc_trk_g3_5
 (19 14)  (821 366)  (821 366)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (827 366)  (827 366)  routing T_15_22.sp4_h_r_46 <X> T_15_22.lc_trk_g3_6
 (26 14)  (828 366)  (828 366)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (831 366)  (831 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 366)  (832 366)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (833 366)  (833 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 366)  (834 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 366)  (836 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (838 366)  (838 366)  LC_7 Logic Functioning bit
 (37 14)  (839 366)  (839 366)  LC_7 Logic Functioning bit
 (38 14)  (840 366)  (840 366)  LC_7 Logic Functioning bit
 (39 14)  (841 366)  (841 366)  LC_7 Logic Functioning bit
 (42 14)  (844 366)  (844 366)  LC_7 Logic Functioning bit
 (43 14)  (845 366)  (845 366)  LC_7 Logic Functioning bit
 (45 14)  (847 366)  (847 366)  LC_7 Logic Functioning bit
 (0 15)  (802 367)  (802 367)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (22 15)  (824 367)  (824 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (825 367)  (825 367)  routing T_15_22.sp4_h_r_46 <X> T_15_22.lc_trk_g3_6
 (24 15)  (826 367)  (826 367)  routing T_15_22.sp4_h_r_46 <X> T_15_22.lc_trk_g3_6
 (25 15)  (827 367)  (827 367)  routing T_15_22.sp4_h_r_46 <X> T_15_22.lc_trk_g3_6
 (26 15)  (828 367)  (828 367)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (829 367)  (829 367)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (830 367)  (830 367)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 367)  (831 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (833 367)  (833 367)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (834 367)  (834 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (835 367)  (835 367)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.input_2_7
 (35 15)  (837 367)  (837 367)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.input_2_7
 (38 15)  (840 367)  (840 367)  LC_7 Logic Functioning bit
 (39 15)  (841 367)  (841 367)  LC_7 Logic Functioning bit
 (48 15)  (850 367)  (850 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (853 367)  (853 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_22

 (27 0)  (883 352)  (883 352)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (884 352)  (884 352)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 352)  (885 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (887 352)  (887 352)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 352)  (888 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (897 352)  (897 352)  LC_0 Logic Functioning bit
 (43 0)  (899 352)  (899 352)  LC_0 Logic Functioning bit
 (45 0)  (901 352)  (901 352)  LC_0 Logic Functioning bit
 (47 0)  (903 352)  (903 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (30 1)  (886 353)  (886 353)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (887 353)  (887 353)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (41 1)  (897 353)  (897 353)  LC_0 Logic Functioning bit
 (43 1)  (899 353)  (899 353)  LC_0 Logic Functioning bit
 (0 2)  (856 354)  (856 354)  routing T_16_22.glb_netwk_7 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (857 354)  (857 354)  routing T_16_22.glb_netwk_7 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (858 354)  (858 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (878 354)  (878 354)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (856 355)  (856 355)  routing T_16_22.glb_netwk_7 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (4 3)  (860 355)  (860 355)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_h_l_37
 (6 3)  (862 355)  (862 355)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_h_l_37
 (0 4)  (856 356)  (856 356)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (1 4)  (857 356)  (857 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (856 357)  (856 357)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (1 5)  (857 357)  (857 357)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (31 6)  (887 358)  (887 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 358)  (888 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 358)  (889 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (890 358)  (890 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (896 358)  (896 358)  LC_3 Logic Functioning bit
 (41 6)  (897 358)  (897 358)  LC_3 Logic Functioning bit
 (42 6)  (898 358)  (898 358)  LC_3 Logic Functioning bit
 (43 6)  (899 358)  (899 358)  LC_3 Logic Functioning bit
 (31 7)  (887 359)  (887 359)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (896 359)  (896 359)  LC_3 Logic Functioning bit
 (41 7)  (897 359)  (897 359)  LC_3 Logic Functioning bit
 (42 7)  (898 359)  (898 359)  LC_3 Logic Functioning bit
 (43 7)  (899 359)  (899 359)  LC_3 Logic Functioning bit
 (53 7)  (909 359)  (909 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (873 360)  (873 360)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (874 360)  (874 360)  routing T_16_22.bnl_op_1 <X> T_16_22.lc_trk_g2_1
 (21 8)  (877 360)  (877 360)  routing T_16_22.bnl_op_3 <X> T_16_22.lc_trk_g2_3
 (22 8)  (878 360)  (878 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (881 360)  (881 360)  routing T_16_22.bnl_op_2 <X> T_16_22.lc_trk_g2_2
 (32 8)  (888 360)  (888 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 360)  (889 360)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (40 8)  (896 360)  (896 360)  LC_4 Logic Functioning bit
 (41 8)  (897 360)  (897 360)  LC_4 Logic Functioning bit
 (42 8)  (898 360)  (898 360)  LC_4 Logic Functioning bit
 (43 8)  (899 360)  (899 360)  LC_4 Logic Functioning bit
 (18 9)  (874 361)  (874 361)  routing T_16_22.bnl_op_1 <X> T_16_22.lc_trk_g2_1
 (21 9)  (877 361)  (877 361)  routing T_16_22.bnl_op_3 <X> T_16_22.lc_trk_g2_3
 (22 9)  (878 361)  (878 361)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (881 361)  (881 361)  routing T_16_22.bnl_op_2 <X> T_16_22.lc_trk_g2_2
 (40 9)  (896 361)  (896 361)  LC_4 Logic Functioning bit
 (41 9)  (897 361)  (897 361)  LC_4 Logic Functioning bit
 (42 9)  (898 361)  (898 361)  LC_4 Logic Functioning bit
 (43 9)  (899 361)  (899 361)  LC_4 Logic Functioning bit
 (14 10)  (870 362)  (870 362)  routing T_16_22.bnl_op_4 <X> T_16_22.lc_trk_g2_4
 (32 10)  (888 362)  (888 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 362)  (889 362)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (40 10)  (896 362)  (896 362)  LC_5 Logic Functioning bit
 (41 10)  (897 362)  (897 362)  LC_5 Logic Functioning bit
 (42 10)  (898 362)  (898 362)  LC_5 Logic Functioning bit
 (43 10)  (899 362)  (899 362)  LC_5 Logic Functioning bit
 (14 11)  (870 363)  (870 363)  routing T_16_22.bnl_op_4 <X> T_16_22.lc_trk_g2_4
 (17 11)  (873 363)  (873 363)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (31 11)  (887 363)  (887 363)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (896 363)  (896 363)  LC_5 Logic Functioning bit
 (41 11)  (897 363)  (897 363)  LC_5 Logic Functioning bit
 (42 11)  (898 363)  (898 363)  LC_5 Logic Functioning bit
 (43 11)  (899 363)  (899 363)  LC_5 Logic Functioning bit
 (0 12)  (856 364)  (856 364)  routing T_16_22.glb_netwk_2 <X> T_16_22.glb2local_3
 (1 12)  (857 364)  (857 364)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (21 12)  (877 364)  (877 364)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g3_3
 (22 12)  (878 364)  (878 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (879 364)  (879 364)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g3_3
 (24 12)  (880 364)  (880 364)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g3_3
 (25 12)  (881 364)  (881 364)  routing T_16_22.sp4_v_b_26 <X> T_16_22.lc_trk_g3_2
 (32 12)  (888 364)  (888 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 364)  (889 364)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (896 364)  (896 364)  LC_6 Logic Functioning bit
 (41 12)  (897 364)  (897 364)  LC_6 Logic Functioning bit
 (42 12)  (898 364)  (898 364)  LC_6 Logic Functioning bit
 (43 12)  (899 364)  (899 364)  LC_6 Logic Functioning bit
 (22 13)  (878 365)  (878 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (879 365)  (879 365)  routing T_16_22.sp4_v_b_26 <X> T_16_22.lc_trk_g3_2
 (31 13)  (887 365)  (887 365)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (40 13)  (896 365)  (896 365)  LC_6 Logic Functioning bit
 (41 13)  (897 365)  (897 365)  LC_6 Logic Functioning bit
 (42 13)  (898 365)  (898 365)  LC_6 Logic Functioning bit
 (43 13)  (899 365)  (899 365)  LC_6 Logic Functioning bit
 (8 14)  (864 366)  (864 366)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_h_l_47
 (10 14)  (866 366)  (866 366)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_h_l_47
 (22 14)  (878 366)  (878 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (879 366)  (879 366)  routing T_16_22.sp4_v_b_47 <X> T_16_22.lc_trk_g3_7
 (24 14)  (880 366)  (880 366)  routing T_16_22.sp4_v_b_47 <X> T_16_22.lc_trk_g3_7
 (31 14)  (887 366)  (887 366)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 366)  (888 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 366)  (889 366)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (40 14)  (896 366)  (896 366)  LC_7 Logic Functioning bit
 (41 14)  (897 366)  (897 366)  LC_7 Logic Functioning bit
 (42 14)  (898 366)  (898 366)  LC_7 Logic Functioning bit
 (43 14)  (899 366)  (899 366)  LC_7 Logic Functioning bit
 (11 15)  (867 367)  (867 367)  routing T_16_22.sp4_h_r_11 <X> T_16_22.sp4_h_l_46
 (40 15)  (896 367)  (896 367)  LC_7 Logic Functioning bit
 (41 15)  (897 367)  (897 367)  LC_7 Logic Functioning bit
 (42 15)  (898 367)  (898 367)  LC_7 Logic Functioning bit
 (43 15)  (899 367)  (899 367)  LC_7 Logic Functioning bit


LogicTile_17_22

 (0 2)  (910 354)  (910 354)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (911 354)  (911 354)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (912 354)  (912 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (920 354)  (920 354)  routing T_17_22.sp4_v_b_8 <X> T_17_22.sp4_h_l_36
 (0 3)  (910 355)  (910 355)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (0 4)  (910 356)  (910 356)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (1 4)  (911 356)  (911 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (910 357)  (910 357)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (1 5)  (911 357)  (911 357)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (10 5)  (920 357)  (920 357)  routing T_17_22.sp4_h_r_11 <X> T_17_22.sp4_v_b_4
 (12 6)  (922 358)  (922 358)  routing T_17_22.sp4_v_b_5 <X> T_17_22.sp4_h_l_40
 (3 10)  (913 362)  (913 362)  routing T_17_22.sp12_h_r_1 <X> T_17_22.sp12_h_l_22
 (14 10)  (924 362)  (924 362)  routing T_17_22.sp4_v_t_17 <X> T_17_22.lc_trk_g2_4
 (3 11)  (913 363)  (913 363)  routing T_17_22.sp12_h_r_1 <X> T_17_22.sp12_h_l_22
 (16 11)  (926 363)  (926 363)  routing T_17_22.sp4_v_t_17 <X> T_17_22.lc_trk_g2_4
 (17 11)  (927 363)  (927 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (4 12)  (914 364)  (914 364)  routing T_17_22.sp4_h_l_38 <X> T_17_22.sp4_v_b_9
 (6 12)  (916 364)  (916 364)  routing T_17_22.sp4_h_l_38 <X> T_17_22.sp4_v_b_9
 (21 12)  (931 364)  (931 364)  routing T_17_22.sp4_h_r_43 <X> T_17_22.lc_trk_g3_3
 (22 12)  (932 364)  (932 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (933 364)  (933 364)  routing T_17_22.sp4_h_r_43 <X> T_17_22.lc_trk_g3_3
 (24 12)  (934 364)  (934 364)  routing T_17_22.sp4_h_r_43 <X> T_17_22.lc_trk_g3_3
 (5 13)  (915 365)  (915 365)  routing T_17_22.sp4_h_l_38 <X> T_17_22.sp4_v_b_9
 (21 13)  (931 365)  (931 365)  routing T_17_22.sp4_h_r_43 <X> T_17_22.lc_trk_g3_3
 (0 14)  (910 366)  (910 366)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 366)  (911 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (941 366)  (941 366)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (942 366)  (942 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (943 366)  (943 366)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (946 366)  (946 366)  LC_7 Logic Functioning bit
 (37 14)  (947 366)  (947 366)  LC_7 Logic Functioning bit
 (38 14)  (948 366)  (948 366)  LC_7 Logic Functioning bit
 (39 14)  (949 366)  (949 366)  LC_7 Logic Functioning bit
 (45 14)  (955 366)  (955 366)  LC_7 Logic Functioning bit
 (0 15)  (910 367)  (910 367)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (4 15)  (914 367)  (914 367)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_h_l_44
 (6 15)  (916 367)  (916 367)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_h_l_44
 (36 15)  (946 367)  (946 367)  LC_7 Logic Functioning bit
 (37 15)  (947 367)  (947 367)  LC_7 Logic Functioning bit
 (38 15)  (948 367)  (948 367)  LC_7 Logic Functioning bit
 (39 15)  (949 367)  (949 367)  LC_7 Logic Functioning bit
 (53 15)  (963 367)  (963 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_22

 (25 0)  (989 352)  (989 352)  routing T_18_22.sp12_h_r_2 <X> T_18_22.lc_trk_g0_2
 (27 0)  (991 352)  (991 352)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 352)  (993 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 352)  (994 352)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (44 0)  (1008 352)  (1008 352)  LC_0 Logic Functioning bit
 (22 1)  (986 353)  (986 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (988 353)  (988 353)  routing T_18_22.sp12_h_r_2 <X> T_18_22.lc_trk_g0_2
 (25 1)  (989 353)  (989 353)  routing T_18_22.sp12_h_r_2 <X> T_18_22.lc_trk_g0_2
 (50 1)  (1014 353)  (1014 353)  Carry_In_Mux bit 

 (27 2)  (991 354)  (991 354)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 354)  (993 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (996 354)  (996 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 354)  (1000 354)  LC_1 Logic Functioning bit
 (37 2)  (1001 354)  (1001 354)  LC_1 Logic Functioning bit
 (38 2)  (1002 354)  (1002 354)  LC_1 Logic Functioning bit
 (39 2)  (1003 354)  (1003 354)  LC_1 Logic Functioning bit
 (44 2)  (1008 354)  (1008 354)  LC_1 Logic Functioning bit
 (22 3)  (986 355)  (986 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (987 355)  (987 355)  routing T_18_22.sp4_h_r_6 <X> T_18_22.lc_trk_g0_6
 (24 3)  (988 355)  (988 355)  routing T_18_22.sp4_h_r_6 <X> T_18_22.lc_trk_g0_6
 (25 3)  (989 355)  (989 355)  routing T_18_22.sp4_h_r_6 <X> T_18_22.lc_trk_g0_6
 (30 3)  (994 355)  (994 355)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (1000 355)  (1000 355)  LC_1 Logic Functioning bit
 (37 3)  (1001 355)  (1001 355)  LC_1 Logic Functioning bit
 (38 3)  (1002 355)  (1002 355)  LC_1 Logic Functioning bit
 (39 3)  (1003 355)  (1003 355)  LC_1 Logic Functioning bit
 (48 3)  (1012 355)  (1012 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (985 356)  (985 356)  routing T_18_22.sp4_h_r_11 <X> T_18_22.lc_trk_g1_3
 (22 4)  (986 356)  (986 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (987 356)  (987 356)  routing T_18_22.sp4_h_r_11 <X> T_18_22.lc_trk_g1_3
 (24 4)  (988 356)  (988 356)  routing T_18_22.sp4_h_r_11 <X> T_18_22.lc_trk_g1_3
 (27 4)  (991 356)  (991 356)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 356)  (993 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 356)  (996 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 356)  (1000 356)  LC_2 Logic Functioning bit
 (37 4)  (1001 356)  (1001 356)  LC_2 Logic Functioning bit
 (38 4)  (1002 356)  (1002 356)  LC_2 Logic Functioning bit
 (39 4)  (1003 356)  (1003 356)  LC_2 Logic Functioning bit
 (44 4)  (1008 356)  (1008 356)  LC_2 Logic Functioning bit
 (22 5)  (986 357)  (986 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (987 357)  (987 357)  routing T_18_22.sp12_h_r_10 <X> T_18_22.lc_trk_g1_2
 (30 5)  (994 357)  (994 357)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (1000 357)  (1000 357)  LC_2 Logic Functioning bit
 (37 5)  (1001 357)  (1001 357)  LC_2 Logic Functioning bit
 (38 5)  (1002 357)  (1002 357)  LC_2 Logic Functioning bit
 (39 5)  (1003 357)  (1003 357)  LC_2 Logic Functioning bit
 (51 5)  (1015 357)  (1015 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (967 358)  (967 358)  routing T_18_22.sp12_h_r_0 <X> T_18_22.sp12_v_t_23
 (8 6)  (972 358)  (972 358)  routing T_18_22.sp4_v_t_47 <X> T_18_22.sp4_h_l_41
 (9 6)  (973 358)  (973 358)  routing T_18_22.sp4_v_t_47 <X> T_18_22.sp4_h_l_41
 (10 6)  (974 358)  (974 358)  routing T_18_22.sp4_v_t_47 <X> T_18_22.sp4_h_l_41
 (14 6)  (978 358)  (978 358)  routing T_18_22.sp4_h_l_9 <X> T_18_22.lc_trk_g1_4
 (28 6)  (992 358)  (992 358)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 358)  (993 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (994 358)  (994 358)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (996 358)  (996 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 358)  (1000 358)  LC_3 Logic Functioning bit
 (37 6)  (1001 358)  (1001 358)  LC_3 Logic Functioning bit
 (38 6)  (1002 358)  (1002 358)  LC_3 Logic Functioning bit
 (39 6)  (1003 358)  (1003 358)  LC_3 Logic Functioning bit
 (44 6)  (1008 358)  (1008 358)  LC_3 Logic Functioning bit
 (46 6)  (1010 358)  (1010 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (967 359)  (967 359)  routing T_18_22.sp12_h_r_0 <X> T_18_22.sp12_v_t_23
 (14 7)  (978 359)  (978 359)  routing T_18_22.sp4_h_l_9 <X> T_18_22.lc_trk_g1_4
 (15 7)  (979 359)  (979 359)  routing T_18_22.sp4_h_l_9 <X> T_18_22.lc_trk_g1_4
 (16 7)  (980 359)  (980 359)  routing T_18_22.sp4_h_l_9 <X> T_18_22.lc_trk_g1_4
 (17 7)  (981 359)  (981 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (986 359)  (986 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (987 359)  (987 359)  routing T_18_22.sp12_h_r_14 <X> T_18_22.lc_trk_g1_6
 (30 7)  (994 359)  (994 359)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (1000 359)  (1000 359)  LC_3 Logic Functioning bit
 (37 7)  (1001 359)  (1001 359)  LC_3 Logic Functioning bit
 (38 7)  (1002 359)  (1002 359)  LC_3 Logic Functioning bit
 (39 7)  (1003 359)  (1003 359)  LC_3 Logic Functioning bit
 (27 8)  (991 360)  (991 360)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 360)  (993 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 360)  (994 360)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (996 360)  (996 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (999 360)  (999 360)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.input_2_4
 (36 8)  (1000 360)  (1000 360)  LC_4 Logic Functioning bit
 (37 8)  (1001 360)  (1001 360)  LC_4 Logic Functioning bit
 (38 8)  (1002 360)  (1002 360)  LC_4 Logic Functioning bit
 (39 8)  (1003 360)  (1003 360)  LC_4 Logic Functioning bit
 (44 8)  (1008 360)  (1008 360)  LC_4 Logic Functioning bit
 (30 9)  (994 361)  (994 361)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (996 361)  (996 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (997 361)  (997 361)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.input_2_4
 (34 9)  (998 361)  (998 361)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.input_2_4
 (36 9)  (1000 361)  (1000 361)  LC_4 Logic Functioning bit
 (37 9)  (1001 361)  (1001 361)  LC_4 Logic Functioning bit
 (38 9)  (1002 361)  (1002 361)  LC_4 Logic Functioning bit
 (39 9)  (1003 361)  (1003 361)  LC_4 Logic Functioning bit
 (53 9)  (1017 361)  (1017 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (981 362)  (981 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (989 362)  (989 362)  routing T_18_22.sp4_h_r_46 <X> T_18_22.lc_trk_g2_6
 (27 10)  (991 362)  (991 362)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (992 362)  (992 362)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 362)  (993 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 362)  (994 362)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (996 362)  (996 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 362)  (1000 362)  LC_5 Logic Functioning bit
 (37 10)  (1001 362)  (1001 362)  LC_5 Logic Functioning bit
 (38 10)  (1002 362)  (1002 362)  LC_5 Logic Functioning bit
 (39 10)  (1003 362)  (1003 362)  LC_5 Logic Functioning bit
 (44 10)  (1008 362)  (1008 362)  LC_5 Logic Functioning bit
 (46 10)  (1010 362)  (1010 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (986 363)  (986 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (987 363)  (987 363)  routing T_18_22.sp4_h_r_46 <X> T_18_22.lc_trk_g2_6
 (24 11)  (988 363)  (988 363)  routing T_18_22.sp4_h_r_46 <X> T_18_22.lc_trk_g2_6
 (25 11)  (989 363)  (989 363)  routing T_18_22.sp4_h_r_46 <X> T_18_22.lc_trk_g2_6
 (32 11)  (996 363)  (996 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (997 363)  (997 363)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.input_2_5
 (34 11)  (998 363)  (998 363)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.input_2_5
 (35 11)  (999 363)  (999 363)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.input_2_5
 (36 11)  (1000 363)  (1000 363)  LC_5 Logic Functioning bit
 (37 11)  (1001 363)  (1001 363)  LC_5 Logic Functioning bit
 (38 11)  (1002 363)  (1002 363)  LC_5 Logic Functioning bit
 (39 11)  (1003 363)  (1003 363)  LC_5 Logic Functioning bit
 (11 12)  (975 364)  (975 364)  routing T_18_22.sp4_h_r_6 <X> T_18_22.sp4_v_b_11
 (28 12)  (992 364)  (992 364)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 364)  (993 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 364)  (994 364)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (996 364)  (996 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 364)  (1000 364)  LC_6 Logic Functioning bit
 (37 12)  (1001 364)  (1001 364)  LC_6 Logic Functioning bit
 (38 12)  (1002 364)  (1002 364)  LC_6 Logic Functioning bit
 (39 12)  (1003 364)  (1003 364)  LC_6 Logic Functioning bit
 (44 12)  (1008 364)  (1008 364)  LC_6 Logic Functioning bit
 (48 12)  (1012 364)  (1012 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (19 13)  (983 365)  (983 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (986 365)  (986 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (32 13)  (996 365)  (996 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (999 365)  (999 365)  routing T_18_22.lc_trk_g0_2 <X> T_18_22.input_2_6
 (36 13)  (1000 365)  (1000 365)  LC_6 Logic Functioning bit
 (37 13)  (1001 365)  (1001 365)  LC_6 Logic Functioning bit
 (38 13)  (1002 365)  (1002 365)  LC_6 Logic Functioning bit
 (39 13)  (1003 365)  (1003 365)  LC_6 Logic Functioning bit
 (5 14)  (969 366)  (969 366)  routing T_18_22.sp4_v_t_38 <X> T_18_22.sp4_h_l_44
 (17 14)  (981 366)  (981 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (29 14)  (993 366)  (993 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 366)  (994 366)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (996 366)  (996 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (999 366)  (999 366)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.input_2_7
 (36 14)  (1000 366)  (1000 366)  LC_7 Logic Functioning bit
 (37 14)  (1001 366)  (1001 366)  LC_7 Logic Functioning bit
 (38 14)  (1002 366)  (1002 366)  LC_7 Logic Functioning bit
 (39 14)  (1003 366)  (1003 366)  LC_7 Logic Functioning bit
 (44 14)  (1008 366)  (1008 366)  LC_7 Logic Functioning bit
 (4 15)  (968 367)  (968 367)  routing T_18_22.sp4_v_t_38 <X> T_18_22.sp4_h_l_44
 (6 15)  (970 367)  (970 367)  routing T_18_22.sp4_v_t_38 <X> T_18_22.sp4_h_l_44
 (30 15)  (994 367)  (994 367)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (996 367)  (996 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (997 367)  (997 367)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.input_2_7
 (36 15)  (1000 367)  (1000 367)  LC_7 Logic Functioning bit
 (37 15)  (1001 367)  (1001 367)  LC_7 Logic Functioning bit
 (38 15)  (1002 367)  (1002 367)  LC_7 Logic Functioning bit
 (39 15)  (1003 367)  (1003 367)  LC_7 Logic Functioning bit


RAM_Tile_19_22

 (5 14)  (1023 366)  (1023 366)  routing T_19_22.sp4_v_t_44 <X> T_19_22.sp4_h_l_44
 (6 15)  (1024 367)  (1024 367)  routing T_19_22.sp4_v_t_44 <X> T_19_22.sp4_h_l_44
 (11 15)  (1029 367)  (1029 367)  routing T_19_22.sp4_h_r_11 <X> T_19_22.sp4_h_l_46


LogicTile_20_22

 (8 6)  (1068 358)  (1068 358)  routing T_20_22.sp4_h_r_4 <X> T_20_22.sp4_h_l_41
 (11 15)  (1071 367)  (1071 367)  routing T_20_22.sp4_h_r_11 <X> T_20_22.sp4_h_l_46


LogicTile_21_22

 (5 14)  (1119 366)  (1119 366)  routing T_21_22.sp4_v_t_44 <X> T_21_22.sp4_h_l_44
 (6 15)  (1120 367)  (1120 367)  routing T_21_22.sp4_v_t_44 <X> T_21_22.sp4_h_l_44


LogicTile_22_22

 (4 11)  (1172 363)  (1172 363)  routing T_22_22.sp4_h_r_10 <X> T_22_22.sp4_h_l_43
 (6 11)  (1174 363)  (1174 363)  routing T_22_22.sp4_h_r_10 <X> T_22_22.sp4_h_l_43
 (12 14)  (1180 366)  (1180 366)  routing T_22_22.sp4_v_t_46 <X> T_22_22.sp4_h_l_46
 (11 15)  (1179 367)  (1179 367)  routing T_22_22.sp4_v_t_46 <X> T_22_22.sp4_h_l_46


LogicTile_23_22

 (3 10)  (1225 362)  (1225 362)  routing T_23_22.sp12_v_t_22 <X> T_23_22.sp12_h_l_22
 (12 14)  (1234 366)  (1234 366)  routing T_23_22.sp4_v_t_40 <X> T_23_22.sp4_h_l_46
 (11 15)  (1233 367)  (1233 367)  routing T_23_22.sp4_v_t_40 <X> T_23_22.sp4_h_l_46
 (13 15)  (1235 367)  (1235 367)  routing T_23_22.sp4_v_t_40 <X> T_23_22.sp4_h_l_46


LogicTile_24_22

 (28 0)  (1304 352)  (1304 352)  routing T_24_22.lc_trk_g2_1 <X> T_24_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1305 352)  (1305 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1308 352)  (1308 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1310 352)  (1310 352)  routing T_24_22.lc_trk_g1_0 <X> T_24_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1312 352)  (1312 352)  LC_0 Logic Functioning bit
 (37 0)  (1313 352)  (1313 352)  LC_0 Logic Functioning bit
 (38 0)  (1314 352)  (1314 352)  LC_0 Logic Functioning bit
 (39 0)  (1315 352)  (1315 352)  LC_0 Logic Functioning bit
 (41 0)  (1317 352)  (1317 352)  LC_0 Logic Functioning bit
 (43 0)  (1319 352)  (1319 352)  LC_0 Logic Functioning bit
 (45 0)  (1321 352)  (1321 352)  LC_0 Logic Functioning bit
 (27 1)  (1303 353)  (1303 353)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1304 353)  (1304 353)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1305 353)  (1305 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (1313 353)  (1313 353)  LC_0 Logic Functioning bit
 (39 1)  (1315 353)  (1315 353)  LC_0 Logic Functioning bit
 (48 1)  (1324 353)  (1324 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1327 353)  (1327 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1276 354)  (1276 354)  routing T_24_22.glb_netwk_7 <X> T_24_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1277 354)  (1277 354)  routing T_24_22.glb_netwk_7 <X> T_24_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1278 354)  (1278 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (1303 354)  (1303 354)  routing T_24_22.lc_trk_g1_1 <X> T_24_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1305 354)  (1305 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1308 354)  (1308 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1309 354)  (1309 354)  routing T_24_22.lc_trk_g2_0 <X> T_24_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1312 354)  (1312 354)  LC_1 Logic Functioning bit
 (38 2)  (1314 354)  (1314 354)  LC_1 Logic Functioning bit
 (45 2)  (1321 354)  (1321 354)  LC_1 Logic Functioning bit
 (0 3)  (1276 355)  (1276 355)  routing T_24_22.glb_netwk_7 <X> T_24_22.wire_logic_cluster/lc_7/clk
 (22 3)  (1298 355)  (1298 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1301 355)  (1301 355)  routing T_24_22.sp4_r_v_b_30 <X> T_24_22.lc_trk_g0_6
 (28 3)  (1304 355)  (1304 355)  routing T_24_22.lc_trk_g2_1 <X> T_24_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1305 355)  (1305 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1312 355)  (1312 355)  LC_1 Logic Functioning bit
 (37 3)  (1313 355)  (1313 355)  LC_1 Logic Functioning bit
 (38 3)  (1314 355)  (1314 355)  LC_1 Logic Functioning bit
 (39 3)  (1315 355)  (1315 355)  LC_1 Logic Functioning bit
 (41 3)  (1317 355)  (1317 355)  LC_1 Logic Functioning bit
 (43 3)  (1319 355)  (1319 355)  LC_1 Logic Functioning bit
 (47 3)  (1323 355)  (1323 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (1290 356)  (1290 356)  routing T_24_22.wire_logic_cluster/lc_0/out <X> T_24_22.lc_trk_g1_0
 (17 4)  (1293 356)  (1293 356)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1294 356)  (1294 356)  routing T_24_22.wire_logic_cluster/lc_1/out <X> T_24_22.lc_trk_g1_1
 (21 4)  (1297 356)  (1297 356)  routing T_24_22.wire_logic_cluster/lc_3/out <X> T_24_22.lc_trk_g1_3
 (22 4)  (1298 356)  (1298 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1302 356)  (1302 356)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (1304 356)  (1304 356)  routing T_24_22.lc_trk_g2_1 <X> T_24_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1305 356)  (1305 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1308 356)  (1308 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1309 356)  (1309 356)  routing T_24_22.lc_trk_g3_2 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1310 356)  (1310 356)  routing T_24_22.lc_trk_g3_2 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1312 356)  (1312 356)  LC_2 Logic Functioning bit
 (37 4)  (1313 356)  (1313 356)  LC_2 Logic Functioning bit
 (38 4)  (1314 356)  (1314 356)  LC_2 Logic Functioning bit
 (39 4)  (1315 356)  (1315 356)  LC_2 Logic Functioning bit
 (41 4)  (1317 356)  (1317 356)  LC_2 Logic Functioning bit
 (43 4)  (1319 356)  (1319 356)  LC_2 Logic Functioning bit
 (45 4)  (1321 356)  (1321 356)  LC_2 Logic Functioning bit
 (47 4)  (1323 356)  (1323 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (1293 357)  (1293 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (1304 357)  (1304 357)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1305 357)  (1305 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1307 357)  (1307 357)  routing T_24_22.lc_trk_g3_2 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (1313 357)  (1313 357)  LC_2 Logic Functioning bit
 (39 5)  (1315 357)  (1315 357)  LC_2 Logic Functioning bit
 (8 6)  (1284 358)  (1284 358)  routing T_24_22.sp4_v_t_47 <X> T_24_22.sp4_h_l_41
 (9 6)  (1285 358)  (1285 358)  routing T_24_22.sp4_v_t_47 <X> T_24_22.sp4_h_l_41
 (10 6)  (1286 358)  (1286 358)  routing T_24_22.sp4_v_t_47 <X> T_24_22.sp4_h_l_41
 (21 6)  (1297 358)  (1297 358)  routing T_24_22.wire_logic_cluster/lc_7/out <X> T_24_22.lc_trk_g1_7
 (22 6)  (1298 358)  (1298 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1303 358)  (1303 358)  routing T_24_22.lc_trk_g1_3 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1305 358)  (1305 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1307 358)  (1307 358)  routing T_24_22.lc_trk_g0_6 <X> T_24_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1308 358)  (1308 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1312 358)  (1312 358)  LC_3 Logic Functioning bit
 (38 6)  (1314 358)  (1314 358)  LC_3 Logic Functioning bit
 (45 6)  (1321 358)  (1321 358)  LC_3 Logic Functioning bit
 (47 6)  (1323 358)  (1323 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (1304 359)  (1304 359)  routing T_24_22.lc_trk_g2_1 <X> T_24_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1305 359)  (1305 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1306 359)  (1306 359)  routing T_24_22.lc_trk_g1_3 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (1307 359)  (1307 359)  routing T_24_22.lc_trk_g0_6 <X> T_24_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1312 359)  (1312 359)  LC_3 Logic Functioning bit
 (37 7)  (1313 359)  (1313 359)  LC_3 Logic Functioning bit
 (38 7)  (1314 359)  (1314 359)  LC_3 Logic Functioning bit
 (39 7)  (1315 359)  (1315 359)  LC_3 Logic Functioning bit
 (41 7)  (1317 359)  (1317 359)  LC_3 Logic Functioning bit
 (43 7)  (1319 359)  (1319 359)  LC_3 Logic Functioning bit
 (16 8)  (1292 360)  (1292 360)  routing T_24_22.sp4_v_b_33 <X> T_24_22.lc_trk_g2_1
 (17 8)  (1293 360)  (1293 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1294 360)  (1294 360)  routing T_24_22.sp4_v_b_33 <X> T_24_22.lc_trk_g2_1
 (14 9)  (1290 361)  (1290 361)  routing T_24_22.sp4_r_v_b_32 <X> T_24_22.lc_trk_g2_0
 (17 9)  (1293 361)  (1293 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1294 361)  (1294 361)  routing T_24_22.sp4_v_b_33 <X> T_24_22.lc_trk_g2_1
 (3 10)  (1279 362)  (1279 362)  routing T_24_22.sp12_v_t_22 <X> T_24_22.sp12_h_l_22
 (14 11)  (1290 363)  (1290 363)  routing T_24_22.sp4_r_v_b_36 <X> T_24_22.lc_trk_g2_4
 (17 11)  (1293 363)  (1293 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (17 12)  (1293 364)  (1293 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (1301 364)  (1301 364)  routing T_24_22.wire_logic_cluster/lc_2/out <X> T_24_22.lc_trk_g3_2
 (18 13)  (1294 365)  (1294 365)  routing T_24_22.sp4_r_v_b_41 <X> T_24_22.lc_trk_g3_1
 (22 13)  (1298 365)  (1298 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (1277 366)  (1277 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (1288 366)  (1288 366)  routing T_24_22.sp4_v_t_46 <X> T_24_22.sp4_h_l_46
 (22 14)  (1298 366)  (1298 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1300 366)  (1300 366)  routing T_24_22.tnr_op_7 <X> T_24_22.lc_trk_g3_7
 (27 14)  (1303 366)  (1303 366)  routing T_24_22.lc_trk_g1_7 <X> T_24_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1305 366)  (1305 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1306 366)  (1306 366)  routing T_24_22.lc_trk_g1_7 <X> T_24_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1307 366)  (1307 366)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1308 366)  (1308 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1309 366)  (1309 366)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (1310 366)  (1310 366)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (1312 366)  (1312 366)  LC_7 Logic Functioning bit
 (38 14)  (1314 366)  (1314 366)  LC_7 Logic Functioning bit
 (45 14)  (1321 366)  (1321 366)  LC_7 Logic Functioning bit
 (48 14)  (1324 366)  (1324 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1327 366)  (1327 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1276 367)  (1276 367)  routing T_24_22.glb_netwk_2 <X> T_24_22.wire_logic_cluster/lc_7/s_r
 (11 15)  (1287 367)  (1287 367)  routing T_24_22.sp4_v_t_46 <X> T_24_22.sp4_h_l_46
 (28 15)  (1304 367)  (1304 367)  routing T_24_22.lc_trk_g2_1 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1305 367)  (1305 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1306 367)  (1306 367)  routing T_24_22.lc_trk_g1_7 <X> T_24_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (1307 367)  (1307 367)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (1312 367)  (1312 367)  LC_7 Logic Functioning bit
 (37 15)  (1313 367)  (1313 367)  LC_7 Logic Functioning bit
 (38 15)  (1314 367)  (1314 367)  LC_7 Logic Functioning bit
 (39 15)  (1315 367)  (1315 367)  LC_7 Logic Functioning bit
 (41 15)  (1317 367)  (1317 367)  LC_7 Logic Functioning bit
 (43 15)  (1319 367)  (1319 367)  LC_7 Logic Functioning bit


IpCon_Tile_25_22

 (36 0)  (1366 352)  (1366 352)  LC_0 Logic Functioning bit
 (37 0)  (1367 352)  (1367 352)  LC_0 Logic Functioning bit
 (42 0)  (1372 352)  (1372 352)  LC_0 Logic Functioning bit
 (43 0)  (1373 352)  (1373 352)  LC_0 Logic Functioning bit
 (50 0)  (1380 352)  (1380 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 353)  (1366 353)  LC_0 Logic Functioning bit
 (37 1)  (1367 353)  (1367 353)  LC_0 Logic Functioning bit
 (42 1)  (1372 353)  (1372 353)  LC_0 Logic Functioning bit
 (43 1)  (1373 353)  (1373 353)  LC_0 Logic Functioning bit
 (36 2)  (1366 354)  (1366 354)  LC_1 Logic Functioning bit
 (37 2)  (1367 354)  (1367 354)  LC_1 Logic Functioning bit
 (42 2)  (1372 354)  (1372 354)  LC_1 Logic Functioning bit
 (43 2)  (1373 354)  (1373 354)  LC_1 Logic Functioning bit
 (50 2)  (1380 354)  (1380 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 355)  (1366 355)  LC_1 Logic Functioning bit
 (37 3)  (1367 355)  (1367 355)  LC_1 Logic Functioning bit
 (42 3)  (1372 355)  (1372 355)  LC_1 Logic Functioning bit
 (43 3)  (1373 355)  (1373 355)  LC_1 Logic Functioning bit
 (36 4)  (1366 356)  (1366 356)  LC_2 Logic Functioning bit
 (37 4)  (1367 356)  (1367 356)  LC_2 Logic Functioning bit
 (42 4)  (1372 356)  (1372 356)  LC_2 Logic Functioning bit
 (43 4)  (1373 356)  (1373 356)  LC_2 Logic Functioning bit
 (50 4)  (1380 356)  (1380 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 357)  (1366 357)  LC_2 Logic Functioning bit
 (37 5)  (1367 357)  (1367 357)  LC_2 Logic Functioning bit
 (42 5)  (1372 357)  (1372 357)  LC_2 Logic Functioning bit
 (43 5)  (1373 357)  (1373 357)  LC_2 Logic Functioning bit
 (36 6)  (1366 358)  (1366 358)  LC_3 Logic Functioning bit
 (37 6)  (1367 358)  (1367 358)  LC_3 Logic Functioning bit
 (42 6)  (1372 358)  (1372 358)  LC_3 Logic Functioning bit
 (43 6)  (1373 358)  (1373 358)  LC_3 Logic Functioning bit
 (50 6)  (1380 358)  (1380 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 359)  (1366 359)  LC_3 Logic Functioning bit
 (37 7)  (1367 359)  (1367 359)  LC_3 Logic Functioning bit
 (42 7)  (1372 359)  (1372 359)  LC_3 Logic Functioning bit
 (43 7)  (1373 359)  (1373 359)  LC_3 Logic Functioning bit
 (36 8)  (1366 360)  (1366 360)  LC_4 Logic Functioning bit
 (37 8)  (1367 360)  (1367 360)  LC_4 Logic Functioning bit
 (42 8)  (1372 360)  (1372 360)  LC_4 Logic Functioning bit
 (43 8)  (1373 360)  (1373 360)  LC_4 Logic Functioning bit
 (50 8)  (1380 360)  (1380 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 361)  (1366 361)  LC_4 Logic Functioning bit
 (37 9)  (1367 361)  (1367 361)  LC_4 Logic Functioning bit
 (42 9)  (1372 361)  (1372 361)  LC_4 Logic Functioning bit
 (43 9)  (1373 361)  (1373 361)  LC_4 Logic Functioning bit
 (36 10)  (1366 362)  (1366 362)  LC_5 Logic Functioning bit
 (37 10)  (1367 362)  (1367 362)  LC_5 Logic Functioning bit
 (42 10)  (1372 362)  (1372 362)  LC_5 Logic Functioning bit
 (43 10)  (1373 362)  (1373 362)  LC_5 Logic Functioning bit
 (50 10)  (1380 362)  (1380 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 363)  (1366 363)  LC_5 Logic Functioning bit
 (37 11)  (1367 363)  (1367 363)  LC_5 Logic Functioning bit
 (42 11)  (1372 363)  (1372 363)  LC_5 Logic Functioning bit
 (43 11)  (1373 363)  (1373 363)  LC_5 Logic Functioning bit
 (36 12)  (1366 364)  (1366 364)  LC_6 Logic Functioning bit
 (37 12)  (1367 364)  (1367 364)  LC_6 Logic Functioning bit
 (42 12)  (1372 364)  (1372 364)  LC_6 Logic Functioning bit
 (43 12)  (1373 364)  (1373 364)  LC_6 Logic Functioning bit
 (50 12)  (1380 364)  (1380 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 365)  (1366 365)  LC_6 Logic Functioning bit
 (37 13)  (1367 365)  (1367 365)  LC_6 Logic Functioning bit
 (42 13)  (1372 365)  (1372 365)  LC_6 Logic Functioning bit
 (43 13)  (1373 365)  (1373 365)  LC_6 Logic Functioning bit
 (36 14)  (1366 366)  (1366 366)  LC_7 Logic Functioning bit
 (37 14)  (1367 366)  (1367 366)  LC_7 Logic Functioning bit
 (42 14)  (1372 366)  (1372 366)  LC_7 Logic Functioning bit
 (43 14)  (1373 366)  (1373 366)  LC_7 Logic Functioning bit
 (50 14)  (1380 366)  (1380 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 367)  (1366 367)  LC_7 Logic Functioning bit
 (37 15)  (1367 367)  (1367 367)  LC_7 Logic Functioning bit
 (42 15)  (1372 367)  (1372 367)  LC_7 Logic Functioning bit
 (43 15)  (1373 367)  (1373 367)  LC_7 Logic Functioning bit


IpCon_Tile_0_21

 (36 0)  (36 336)  (36 336)  LC_0 Logic Functioning bit
 (37 0)  (37 336)  (37 336)  LC_0 Logic Functioning bit
 (42 0)  (42 336)  (42 336)  LC_0 Logic Functioning bit
 (43 0)  (43 336)  (43 336)  LC_0 Logic Functioning bit
 (50 0)  (50 336)  (50 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 337)  (36 337)  LC_0 Logic Functioning bit
 (37 1)  (37 337)  (37 337)  LC_0 Logic Functioning bit
 (42 1)  (42 337)  (42 337)  LC_0 Logic Functioning bit
 (43 1)  (43 337)  (43 337)  LC_0 Logic Functioning bit
 (36 2)  (36 338)  (36 338)  LC_1 Logic Functioning bit
 (37 2)  (37 338)  (37 338)  LC_1 Logic Functioning bit
 (42 2)  (42 338)  (42 338)  LC_1 Logic Functioning bit
 (43 2)  (43 338)  (43 338)  LC_1 Logic Functioning bit
 (50 2)  (50 338)  (50 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (9 3)  (9 339)  (9 339)  routing T_0_21.sp4_v_b_5 <X> T_0_21.sp4_v_t_36
 (10 3)  (10 339)  (10 339)  routing T_0_21.sp4_v_b_5 <X> T_0_21.sp4_v_t_36
 (36 3)  (36 339)  (36 339)  LC_1 Logic Functioning bit
 (37 3)  (37 339)  (37 339)  LC_1 Logic Functioning bit
 (42 3)  (42 339)  (42 339)  LC_1 Logic Functioning bit
 (43 3)  (43 339)  (43 339)  LC_1 Logic Functioning bit
 (36 4)  (36 340)  (36 340)  LC_2 Logic Functioning bit
 (37 4)  (37 340)  (37 340)  LC_2 Logic Functioning bit
 (42 4)  (42 340)  (42 340)  LC_2 Logic Functioning bit
 (43 4)  (43 340)  (43 340)  LC_2 Logic Functioning bit
 (50 4)  (50 340)  (50 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 341)  (36 341)  LC_2 Logic Functioning bit
 (37 5)  (37 341)  (37 341)  LC_2 Logic Functioning bit
 (42 5)  (42 341)  (42 341)  LC_2 Logic Functioning bit
 (43 5)  (43 341)  (43 341)  LC_2 Logic Functioning bit
 (36 6)  (36 342)  (36 342)  LC_3 Logic Functioning bit
 (37 6)  (37 342)  (37 342)  LC_3 Logic Functioning bit
 (42 6)  (42 342)  (42 342)  LC_3 Logic Functioning bit
 (43 6)  (43 342)  (43 342)  LC_3 Logic Functioning bit
 (50 6)  (50 342)  (50 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 343)  (36 343)  LC_3 Logic Functioning bit
 (37 7)  (37 343)  (37 343)  LC_3 Logic Functioning bit
 (42 7)  (42 343)  (42 343)  LC_3 Logic Functioning bit
 (43 7)  (43 343)  (43 343)  LC_3 Logic Functioning bit
 (36 8)  (36 344)  (36 344)  LC_4 Logic Functioning bit
 (37 8)  (37 344)  (37 344)  LC_4 Logic Functioning bit
 (42 8)  (42 344)  (42 344)  LC_4 Logic Functioning bit
 (43 8)  (43 344)  (43 344)  LC_4 Logic Functioning bit
 (50 8)  (50 344)  (50 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 345)  (36 345)  LC_4 Logic Functioning bit
 (37 9)  (37 345)  (37 345)  LC_4 Logic Functioning bit
 (42 9)  (42 345)  (42 345)  LC_4 Logic Functioning bit
 (43 9)  (43 345)  (43 345)  LC_4 Logic Functioning bit
 (36 10)  (36 346)  (36 346)  LC_5 Logic Functioning bit
 (37 10)  (37 346)  (37 346)  LC_5 Logic Functioning bit
 (42 10)  (42 346)  (42 346)  LC_5 Logic Functioning bit
 (43 10)  (43 346)  (43 346)  LC_5 Logic Functioning bit
 (50 10)  (50 346)  (50 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 347)  (36 347)  LC_5 Logic Functioning bit
 (37 11)  (37 347)  (37 347)  LC_5 Logic Functioning bit
 (42 11)  (42 347)  (42 347)  LC_5 Logic Functioning bit
 (43 11)  (43 347)  (43 347)  LC_5 Logic Functioning bit
 (36 12)  (36 348)  (36 348)  LC_6 Logic Functioning bit
 (37 12)  (37 348)  (37 348)  LC_6 Logic Functioning bit
 (42 12)  (42 348)  (42 348)  LC_6 Logic Functioning bit
 (43 12)  (43 348)  (43 348)  LC_6 Logic Functioning bit
 (50 12)  (50 348)  (50 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 349)  (36 349)  LC_6 Logic Functioning bit
 (37 13)  (37 349)  (37 349)  LC_6 Logic Functioning bit
 (42 13)  (42 349)  (42 349)  LC_6 Logic Functioning bit
 (43 13)  (43 349)  (43 349)  LC_6 Logic Functioning bit
 (36 14)  (36 350)  (36 350)  LC_7 Logic Functioning bit
 (37 14)  (37 350)  (37 350)  LC_7 Logic Functioning bit
 (42 14)  (42 350)  (42 350)  LC_7 Logic Functioning bit
 (43 14)  (43 350)  (43 350)  LC_7 Logic Functioning bit
 (50 14)  (50 350)  (50 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 351)  (36 351)  LC_7 Logic Functioning bit
 (37 15)  (37 351)  (37 351)  LC_7 Logic Functioning bit
 (42 15)  (42 351)  (42 351)  LC_7 Logic Functioning bit
 (43 15)  (43 351)  (43 351)  LC_7 Logic Functioning bit


LogicTile_1_21

 (31 0)  (85 336)  (85 336)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 336)  (86 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 336)  (87 336)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 336)  (90 336)  LC_0 Logic Functioning bit
 (37 0)  (91 336)  (91 336)  LC_0 Logic Functioning bit
 (38 0)  (92 336)  (92 336)  LC_0 Logic Functioning bit
 (39 0)  (93 336)  (93 336)  LC_0 Logic Functioning bit
 (45 0)  (99 336)  (99 336)  LC_0 Logic Functioning bit
 (48 0)  (102 336)  (102 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (90 337)  (90 337)  LC_0 Logic Functioning bit
 (37 1)  (91 337)  (91 337)  LC_0 Logic Functioning bit
 (38 1)  (92 337)  (92 337)  LC_0 Logic Functioning bit
 (39 1)  (93 337)  (93 337)  LC_0 Logic Functioning bit
 (48 1)  (102 337)  (102 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (54 338)  (54 338)  routing T_1_21.glb_netwk_7 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (1 2)  (55 338)  (55 338)  routing T_1_21.glb_netwk_7 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (2 2)  (56 338)  (56 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 339)  (54 339)  routing T_1_21.glb_netwk_7 <X> T_1_21.wire_logic_cluster/lc_7/clk
 (1 4)  (55 340)  (55 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (54 341)  (54 341)  routing T_1_21.glb_netwk_3 <X> T_1_21.wire_logic_cluster/lc_7/cen
 (10 5)  (64 341)  (64 341)  routing T_1_21.sp4_h_r_11 <X> T_1_21.sp4_v_b_4
 (10 9)  (64 345)  (64 345)  routing T_1_21.sp4_h_r_2 <X> T_1_21.sp4_v_b_7
 (16 10)  (70 346)  (70 346)  routing T_1_21.sp4_v_b_37 <X> T_1_21.lc_trk_g2_5
 (17 10)  (71 346)  (71 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (72 346)  (72 346)  routing T_1_21.sp4_v_b_37 <X> T_1_21.lc_trk_g2_5
 (18 11)  (72 347)  (72 347)  routing T_1_21.sp4_v_b_37 <X> T_1_21.lc_trk_g2_5
 (5 13)  (59 349)  (59 349)  routing T_1_21.sp4_h_r_9 <X> T_1_21.sp4_v_b_9
 (9 13)  (63 349)  (63 349)  routing T_1_21.sp4_v_t_47 <X> T_1_21.sp4_v_b_10
 (1 14)  (55 350)  (55 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (54 351)  (54 351)  routing T_1_21.glb_netwk_2 <X> T_1_21.wire_logic_cluster/lc_7/s_r


LogicTile_2_21

 (4 0)  (112 336)  (112 336)  routing T_2_21.sp4_v_t_41 <X> T_2_21.sp4_v_b_0
 (6 0)  (114 336)  (114 336)  routing T_2_21.sp4_v_t_41 <X> T_2_21.sp4_v_b_0
 (25 0)  (133 336)  (133 336)  routing T_2_21.sp4_v_b_2 <X> T_2_21.lc_trk_g0_2
 (31 0)  (139 336)  (139 336)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 336)  (140 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 336)  (142 336)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 336)  (144 336)  LC_0 Logic Functioning bit
 (37 0)  (145 336)  (145 336)  LC_0 Logic Functioning bit
 (38 0)  (146 336)  (146 336)  LC_0 Logic Functioning bit
 (39 0)  (147 336)  (147 336)  LC_0 Logic Functioning bit
 (45 0)  (153 336)  (153 336)  LC_0 Logic Functioning bit
 (22 1)  (130 337)  (130 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (131 337)  (131 337)  routing T_2_21.sp4_v_b_2 <X> T_2_21.lc_trk_g0_2
 (31 1)  (139 337)  (139 337)  routing T_2_21.lc_trk_g1_6 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (144 337)  (144 337)  LC_0 Logic Functioning bit
 (37 1)  (145 337)  (145 337)  LC_0 Logic Functioning bit
 (38 1)  (146 337)  (146 337)  LC_0 Logic Functioning bit
 (39 1)  (147 337)  (147 337)  LC_0 Logic Functioning bit
 (0 2)  (108 338)  (108 338)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (1 2)  (109 338)  (109 338)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (2 2)  (110 338)  (110 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (139 338)  (139 338)  routing T_2_21.lc_trk_g0_4 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 338)  (140 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (144 338)  (144 338)  LC_1 Logic Functioning bit
 (37 2)  (145 338)  (145 338)  LC_1 Logic Functioning bit
 (38 2)  (146 338)  (146 338)  LC_1 Logic Functioning bit
 (39 2)  (147 338)  (147 338)  LC_1 Logic Functioning bit
 (45 2)  (153 338)  (153 338)  LC_1 Logic Functioning bit
 (0 3)  (108 339)  (108 339)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (16 3)  (124 339)  (124 339)  routing T_2_21.sp12_h_r_12 <X> T_2_21.lc_trk_g0_4
 (17 3)  (125 339)  (125 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (36 3)  (144 339)  (144 339)  LC_1 Logic Functioning bit
 (37 3)  (145 339)  (145 339)  LC_1 Logic Functioning bit
 (38 3)  (146 339)  (146 339)  LC_1 Logic Functioning bit
 (39 3)  (147 339)  (147 339)  LC_1 Logic Functioning bit
 (1 4)  (109 340)  (109 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (119 340)  (119 340)  routing T_2_21.sp4_v_t_44 <X> T_2_21.sp4_v_b_5
 (13 4)  (121 340)  (121 340)  routing T_2_21.sp4_v_t_44 <X> T_2_21.sp4_v_b_5
 (31 4)  (139 340)  (139 340)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 340)  (140 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 340)  (141 340)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 340)  (142 340)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 340)  (144 340)  LC_2 Logic Functioning bit
 (37 4)  (145 340)  (145 340)  LC_2 Logic Functioning bit
 (38 4)  (146 340)  (146 340)  LC_2 Logic Functioning bit
 (39 4)  (147 340)  (147 340)  LC_2 Logic Functioning bit
 (45 4)  (153 340)  (153 340)  LC_2 Logic Functioning bit
 (1 5)  (109 341)  (109 341)  routing T_2_21.lc_trk_g0_2 <X> T_2_21.wire_logic_cluster/lc_7/cen
 (9 5)  (117 341)  (117 341)  routing T_2_21.sp4_v_t_45 <X> T_2_21.sp4_v_b_4
 (10 5)  (118 341)  (118 341)  routing T_2_21.sp4_v_t_45 <X> T_2_21.sp4_v_b_4
 (31 5)  (139 341)  (139 341)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (144 341)  (144 341)  LC_2 Logic Functioning bit
 (37 5)  (145 341)  (145 341)  LC_2 Logic Functioning bit
 (38 5)  (146 341)  (146 341)  LC_2 Logic Functioning bit
 (39 5)  (147 341)  (147 341)  LC_2 Logic Functioning bit
 (31 6)  (139 342)  (139 342)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 342)  (140 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 342)  (141 342)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (142 342)  (142 342)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 342)  (144 342)  LC_3 Logic Functioning bit
 (37 6)  (145 342)  (145 342)  LC_3 Logic Functioning bit
 (38 6)  (146 342)  (146 342)  LC_3 Logic Functioning bit
 (39 6)  (147 342)  (147 342)  LC_3 Logic Functioning bit
 (45 6)  (153 342)  (153 342)  LC_3 Logic Functioning bit
 (22 7)  (130 343)  (130 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (131 343)  (131 343)  routing T_2_21.sp4_h_r_6 <X> T_2_21.lc_trk_g1_6
 (24 7)  (132 343)  (132 343)  routing T_2_21.sp4_h_r_6 <X> T_2_21.lc_trk_g1_6
 (25 7)  (133 343)  (133 343)  routing T_2_21.sp4_h_r_6 <X> T_2_21.lc_trk_g1_6
 (31 7)  (139 343)  (139 343)  routing T_2_21.lc_trk_g3_7 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (144 343)  (144 343)  LC_3 Logic Functioning bit
 (37 7)  (145 343)  (145 343)  LC_3 Logic Functioning bit
 (38 7)  (146 343)  (146 343)  LC_3 Logic Functioning bit
 (39 7)  (147 343)  (147 343)  LC_3 Logic Functioning bit
 (6 12)  (114 348)  (114 348)  routing T_2_21.sp4_v_t_43 <X> T_2_21.sp4_v_b_9
 (5 13)  (113 349)  (113 349)  routing T_2_21.sp4_v_t_43 <X> T_2_21.sp4_v_b_9
 (8 13)  (116 349)  (116 349)  routing T_2_21.sp4_h_r_10 <X> T_2_21.sp4_v_b_10
 (0 14)  (108 350)  (108 350)  routing T_2_21.glb_netwk_6 <X> T_2_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 350)  (109 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (130 350)  (130 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (108 351)  (108 351)  routing T_2_21.glb_netwk_6 <X> T_2_21.wire_logic_cluster/lc_7/s_r
 (21 15)  (129 351)  (129 351)  routing T_2_21.sp4_r_v_b_47 <X> T_2_21.lc_trk_g3_7
 (22 15)  (130 351)  (130 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (131 351)  (131 351)  routing T_2_21.sp4_v_b_46 <X> T_2_21.lc_trk_g3_6
 (24 15)  (132 351)  (132 351)  routing T_2_21.sp4_v_b_46 <X> T_2_21.lc_trk_g3_6


LogicTile_3_21

 (4 2)  (166 338)  (166 338)  routing T_3_21.sp4_v_b_0 <X> T_3_21.sp4_v_t_37
 (13 2)  (175 338)  (175 338)  routing T_3_21.sp4_v_b_2 <X> T_3_21.sp4_v_t_39
 (4 6)  (166 342)  (166 342)  routing T_3_21.sp4_v_b_7 <X> T_3_21.sp4_v_t_38
 (6 6)  (168 342)  (168 342)  routing T_3_21.sp4_v_b_7 <X> T_3_21.sp4_v_t_38
 (11 6)  (173 342)  (173 342)  routing T_3_21.sp4_v_b_9 <X> T_3_21.sp4_v_t_40
 (13 6)  (175 342)  (175 342)  routing T_3_21.sp4_v_b_9 <X> T_3_21.sp4_v_t_40
 (8 7)  (170 343)  (170 343)  routing T_3_21.sp4_v_b_1 <X> T_3_21.sp4_v_t_41
 (10 7)  (172 343)  (172 343)  routing T_3_21.sp4_v_b_1 <X> T_3_21.sp4_v_t_41
 (4 10)  (166 346)  (166 346)  routing T_3_21.sp4_v_b_10 <X> T_3_21.sp4_v_t_43
 (6 10)  (168 346)  (168 346)  routing T_3_21.sp4_v_b_10 <X> T_3_21.sp4_v_t_43
 (13 10)  (175 346)  (175 346)  routing T_3_21.sp4_v_b_8 <X> T_3_21.sp4_v_t_45
 (8 11)  (170 347)  (170 347)  routing T_3_21.sp4_h_r_1 <X> T_3_21.sp4_v_t_42
 (9 11)  (171 347)  (171 347)  routing T_3_21.sp4_h_r_1 <X> T_3_21.sp4_v_t_42
 (10 11)  (172 347)  (172 347)  routing T_3_21.sp4_h_r_1 <X> T_3_21.sp4_v_t_42
 (17 12)  (179 348)  (179 348)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (180 348)  (180 348)  routing T_3_21.bnl_op_1 <X> T_3_21.lc_trk_g3_1
 (18 13)  (180 349)  (180 349)  routing T_3_21.bnl_op_1 <X> T_3_21.lc_trk_g3_1
 (4 14)  (166 350)  (166 350)  routing T_3_21.sp4_h_r_9 <X> T_3_21.sp4_v_t_44
 (13 14)  (175 350)  (175 350)  routing T_3_21.sp4_v_b_11 <X> T_3_21.sp4_v_t_46
 (32 14)  (194 350)  (194 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 350)  (195 350)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 350)  (196 350)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (202 350)  (202 350)  LC_7 Logic Functioning bit
 (41 14)  (203 350)  (203 350)  LC_7 Logic Functioning bit
 (42 14)  (204 350)  (204 350)  LC_7 Logic Functioning bit
 (43 14)  (205 350)  (205 350)  LC_7 Logic Functioning bit
 (5 15)  (167 351)  (167 351)  routing T_3_21.sp4_h_r_9 <X> T_3_21.sp4_v_t_44
 (40 15)  (202 351)  (202 351)  LC_7 Logic Functioning bit
 (41 15)  (203 351)  (203 351)  LC_7 Logic Functioning bit
 (42 15)  (204 351)  (204 351)  LC_7 Logic Functioning bit
 (43 15)  (205 351)  (205 351)  LC_7 Logic Functioning bit


LogicTile_4_21

 (6 0)  (222 336)  (222 336)  routing T_4_21.sp4_v_t_44 <X> T_4_21.sp4_v_b_0
 (15 0)  (231 336)  (231 336)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g0_1
 (16 0)  (232 336)  (232 336)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g0_1
 (17 0)  (233 336)  (233 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (234 336)  (234 336)  routing T_4_21.sp4_h_r_9 <X> T_4_21.lc_trk_g0_1
 (22 0)  (238 336)  (238 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (239 336)  (239 336)  routing T_4_21.sp4_h_r_3 <X> T_4_21.lc_trk_g0_3
 (24 0)  (240 336)  (240 336)  routing T_4_21.sp4_h_r_3 <X> T_4_21.lc_trk_g0_3
 (27 0)  (243 336)  (243 336)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 336)  (244 336)  routing T_4_21.lc_trk_g3_0 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 336)  (245 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 336)  (248 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 336)  (250 336)  routing T_4_21.lc_trk_g1_0 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (256 336)  (256 336)  LC_0 Logic Functioning bit
 (41 0)  (257 336)  (257 336)  LC_0 Logic Functioning bit
 (42 0)  (258 336)  (258 336)  LC_0 Logic Functioning bit
 (43 0)  (259 336)  (259 336)  LC_0 Logic Functioning bit
 (44 0)  (260 336)  (260 336)  LC_0 Logic Functioning bit
 (5 1)  (221 337)  (221 337)  routing T_4_21.sp4_v_t_44 <X> T_4_21.sp4_v_b_0
 (9 1)  (225 337)  (225 337)  routing T_4_21.sp4_v_t_36 <X> T_4_21.sp4_v_b_1
 (21 1)  (237 337)  (237 337)  routing T_4_21.sp4_h_r_3 <X> T_4_21.lc_trk_g0_3
 (40 1)  (256 337)  (256 337)  LC_0 Logic Functioning bit
 (41 1)  (257 337)  (257 337)  LC_0 Logic Functioning bit
 (42 1)  (258 337)  (258 337)  LC_0 Logic Functioning bit
 (43 1)  (259 337)  (259 337)  LC_0 Logic Functioning bit
 (50 1)  (266 337)  (266 337)  Carry_In_Mux bit 

 (17 2)  (233 338)  (233 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (238 338)  (238 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (239 338)  (239 338)  routing T_4_21.sp4_h_r_7 <X> T_4_21.lc_trk_g0_7
 (24 2)  (240 338)  (240 338)  routing T_4_21.sp4_h_r_7 <X> T_4_21.lc_trk_g0_7
 (27 2)  (243 338)  (243 338)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 338)  (245 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 338)  (246 338)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 338)  (248 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 338)  (252 338)  LC_1 Logic Functioning bit
 (37 2)  (253 338)  (253 338)  LC_1 Logic Functioning bit
 (38 2)  (254 338)  (254 338)  LC_1 Logic Functioning bit
 (39 2)  (255 338)  (255 338)  LC_1 Logic Functioning bit
 (44 2)  (260 338)  (260 338)  LC_1 Logic Functioning bit
 (18 3)  (234 339)  (234 339)  routing T_4_21.sp4_r_v_b_29 <X> T_4_21.lc_trk_g0_5
 (21 3)  (237 339)  (237 339)  routing T_4_21.sp4_h_r_7 <X> T_4_21.lc_trk_g0_7
 (30 3)  (246 339)  (246 339)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (40 3)  (256 339)  (256 339)  LC_1 Logic Functioning bit
 (41 3)  (257 339)  (257 339)  LC_1 Logic Functioning bit
 (42 3)  (258 339)  (258 339)  LC_1 Logic Functioning bit
 (43 3)  (259 339)  (259 339)  LC_1 Logic Functioning bit
 (47 3)  (263 339)  (263 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 4)  (220 340)  (220 340)  routing T_4_21.sp4_v_t_42 <X> T_4_21.sp4_v_b_3
 (6 4)  (222 340)  (222 340)  routing T_4_21.sp4_v_t_42 <X> T_4_21.sp4_v_b_3
 (13 4)  (229 340)  (229 340)  routing T_4_21.sp4_v_t_40 <X> T_4_21.sp4_v_b_5
 (14 4)  (230 340)  (230 340)  routing T_4_21.sp12_h_r_0 <X> T_4_21.lc_trk_g1_0
 (15 4)  (231 340)  (231 340)  routing T_4_21.sp4_h_r_1 <X> T_4_21.lc_trk_g1_1
 (16 4)  (232 340)  (232 340)  routing T_4_21.sp4_h_r_1 <X> T_4_21.lc_trk_g1_1
 (17 4)  (233 340)  (233 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (237 340)  (237 340)  routing T_4_21.sp4_h_r_11 <X> T_4_21.lc_trk_g1_3
 (22 4)  (238 340)  (238 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (239 340)  (239 340)  routing T_4_21.sp4_h_r_11 <X> T_4_21.lc_trk_g1_3
 (24 4)  (240 340)  (240 340)  routing T_4_21.sp4_h_r_11 <X> T_4_21.lc_trk_g1_3
 (29 4)  (245 340)  (245 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 340)  (248 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 340)  (252 340)  LC_2 Logic Functioning bit
 (37 4)  (253 340)  (253 340)  LC_2 Logic Functioning bit
 (38 4)  (254 340)  (254 340)  LC_2 Logic Functioning bit
 (39 4)  (255 340)  (255 340)  LC_2 Logic Functioning bit
 (44 4)  (260 340)  (260 340)  LC_2 Logic Functioning bit
 (48 4)  (264 340)  (264 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (230 341)  (230 341)  routing T_4_21.sp12_h_r_0 <X> T_4_21.lc_trk_g1_0
 (15 5)  (231 341)  (231 341)  routing T_4_21.sp12_h_r_0 <X> T_4_21.lc_trk_g1_0
 (17 5)  (233 341)  (233 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (234 341)  (234 341)  routing T_4_21.sp4_h_r_1 <X> T_4_21.lc_trk_g1_1
 (40 5)  (256 341)  (256 341)  LC_2 Logic Functioning bit
 (41 5)  (257 341)  (257 341)  LC_2 Logic Functioning bit
 (42 5)  (258 341)  (258 341)  LC_2 Logic Functioning bit
 (43 5)  (259 341)  (259 341)  LC_2 Logic Functioning bit
 (21 6)  (237 342)  (237 342)  routing T_4_21.sp12_h_l_4 <X> T_4_21.lc_trk_g1_7
 (22 6)  (238 342)  (238 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (240 342)  (240 342)  routing T_4_21.sp12_h_l_4 <X> T_4_21.lc_trk_g1_7
 (27 6)  (243 342)  (243 342)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 342)  (245 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 342)  (248 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 342)  (252 342)  LC_3 Logic Functioning bit
 (37 6)  (253 342)  (253 342)  LC_3 Logic Functioning bit
 (38 6)  (254 342)  (254 342)  LC_3 Logic Functioning bit
 (39 6)  (255 342)  (255 342)  LC_3 Logic Functioning bit
 (44 6)  (260 342)  (260 342)  LC_3 Logic Functioning bit
 (21 7)  (237 343)  (237 343)  routing T_4_21.sp12_h_l_4 <X> T_4_21.lc_trk_g1_7
 (30 7)  (246 343)  (246 343)  routing T_4_21.lc_trk_g1_3 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (40 7)  (256 343)  (256 343)  LC_3 Logic Functioning bit
 (41 7)  (257 343)  (257 343)  LC_3 Logic Functioning bit
 (42 7)  (258 343)  (258 343)  LC_3 Logic Functioning bit
 (43 7)  (259 343)  (259 343)  LC_3 Logic Functioning bit
 (52 7)  (268 343)  (268 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (2 8)  (218 344)  (218 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 8)  (222 344)  (222 344)  routing T_4_21.sp4_v_t_38 <X> T_4_21.sp4_v_b_6
 (29 8)  (245 344)  (245 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 344)  (246 344)  routing T_4_21.lc_trk_g0_5 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 344)  (248 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 344)  (252 344)  LC_4 Logic Functioning bit
 (39 8)  (255 344)  (255 344)  LC_4 Logic Functioning bit
 (41 8)  (257 344)  (257 344)  LC_4 Logic Functioning bit
 (42 8)  (258 344)  (258 344)  LC_4 Logic Functioning bit
 (44 8)  (260 344)  (260 344)  LC_4 Logic Functioning bit
 (5 9)  (221 345)  (221 345)  routing T_4_21.sp4_v_t_38 <X> T_4_21.sp4_v_b_6
 (22 9)  (238 345)  (238 345)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (240 345)  (240 345)  routing T_4_21.tnr_op_2 <X> T_4_21.lc_trk_g2_2
 (32 9)  (248 345)  (248 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (250 345)  (250 345)  routing T_4_21.lc_trk_g1_1 <X> T_4_21.input_2_4
 (36 9)  (252 345)  (252 345)  LC_4 Logic Functioning bit
 (39 9)  (255 345)  (255 345)  LC_4 Logic Functioning bit
 (41 9)  (257 345)  (257 345)  LC_4 Logic Functioning bit
 (42 9)  (258 345)  (258 345)  LC_4 Logic Functioning bit
 (48 9)  (264 345)  (264 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (243 346)  (243 346)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 346)  (244 346)  routing T_4_21.lc_trk_g3_1 <X> T_4_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 346)  (245 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 346)  (248 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (251 346)  (251 346)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.input_2_5
 (36 10)  (252 346)  (252 346)  LC_5 Logic Functioning bit
 (39 10)  (255 346)  (255 346)  LC_5 Logic Functioning bit
 (41 10)  (257 346)  (257 346)  LC_5 Logic Functioning bit
 (42 10)  (258 346)  (258 346)  LC_5 Logic Functioning bit
 (44 10)  (260 346)  (260 346)  LC_5 Logic Functioning bit
 (32 11)  (248 347)  (248 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (251 347)  (251 347)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.input_2_5
 (36 11)  (252 347)  (252 347)  LC_5 Logic Functioning bit
 (39 11)  (255 347)  (255 347)  LC_5 Logic Functioning bit
 (41 11)  (257 347)  (257 347)  LC_5 Logic Functioning bit
 (42 11)  (258 347)  (258 347)  LC_5 Logic Functioning bit
 (48 11)  (264 347)  (264 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (230 348)  (230 348)  routing T_4_21.wire_logic_cluster/lc_0/out <X> T_4_21.lc_trk_g3_0
 (15 12)  (231 348)  (231 348)  routing T_4_21.tnr_op_1 <X> T_4_21.lc_trk_g3_1
 (17 12)  (233 348)  (233 348)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (238 348)  (238 348)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (240 348)  (240 348)  routing T_4_21.tnr_op_3 <X> T_4_21.lc_trk_g3_3
 (27 12)  (243 348)  (243 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 348)  (244 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 348)  (245 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 348)  (246 348)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 348)  (248 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 348)  (252 348)  LC_6 Logic Functioning bit
 (39 12)  (255 348)  (255 348)  LC_6 Logic Functioning bit
 (41 12)  (257 348)  (257 348)  LC_6 Logic Functioning bit
 (42 12)  (258 348)  (258 348)  LC_6 Logic Functioning bit
 (44 12)  (260 348)  (260 348)  LC_6 Logic Functioning bit
 (17 13)  (233 349)  (233 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (246 349)  (246 349)  routing T_4_21.lc_trk_g3_6 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (248 349)  (248 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (249 349)  (249 349)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_6
 (35 13)  (251 349)  (251 349)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.input_2_6
 (36 13)  (252 349)  (252 349)  LC_6 Logic Functioning bit
 (39 13)  (255 349)  (255 349)  LC_6 Logic Functioning bit
 (41 13)  (257 349)  (257 349)  LC_6 Logic Functioning bit
 (42 13)  (258 349)  (258 349)  LC_6 Logic Functioning bit
 (47 13)  (263 349)  (263 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (25 14)  (241 350)  (241 350)  routing T_4_21.rgt_op_6 <X> T_4_21.lc_trk_g3_6
 (27 14)  (243 350)  (243 350)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 350)  (244 350)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 350)  (245 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (248 350)  (248 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (252 350)  (252 350)  LC_7 Logic Functioning bit
 (39 14)  (255 350)  (255 350)  LC_7 Logic Functioning bit
 (41 14)  (257 350)  (257 350)  LC_7 Logic Functioning bit
 (42 14)  (258 350)  (258 350)  LC_7 Logic Functioning bit
 (44 14)  (260 350)  (260 350)  LC_7 Logic Functioning bit
 (22 15)  (238 351)  (238 351)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (240 351)  (240 351)  routing T_4_21.rgt_op_6 <X> T_4_21.lc_trk_g3_6
 (30 15)  (246 351)  (246 351)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (248 351)  (248 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (251 351)  (251 351)  routing T_4_21.lc_trk_g0_3 <X> T_4_21.input_2_7
 (36 15)  (252 351)  (252 351)  LC_7 Logic Functioning bit
 (39 15)  (255 351)  (255 351)  LC_7 Logic Functioning bit
 (41 15)  (257 351)  (257 351)  LC_7 Logic Functioning bit
 (42 15)  (258 351)  (258 351)  LC_7 Logic Functioning bit
 (47 15)  (263 351)  (263 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_5_21

 (15 0)  (285 336)  (285 336)  routing T_5_21.sp4_h_r_9 <X> T_5_21.lc_trk_g0_1
 (16 0)  (286 336)  (286 336)  routing T_5_21.sp4_h_r_9 <X> T_5_21.lc_trk_g0_1
 (17 0)  (287 336)  (287 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (288 336)  (288 336)  routing T_5_21.sp4_h_r_9 <X> T_5_21.lc_trk_g0_1
 (27 0)  (297 336)  (297 336)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 336)  (299 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 336)  (302 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 336)  (303 336)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (304 336)  (304 336)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (307 336)  (307 336)  LC_0 Logic Functioning bit
 (39 0)  (309 336)  (309 336)  LC_0 Logic Functioning bit
 (41 0)  (311 336)  (311 336)  LC_0 Logic Functioning bit
 (43 0)  (313 336)  (313 336)  LC_0 Logic Functioning bit
 (45 0)  (315 336)  (315 336)  LC_0 Logic Functioning bit
 (48 0)  (318 336)  (318 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (321 336)  (321 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (30 1)  (300 337)  (300 337)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (301 337)  (301 337)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (307 337)  (307 337)  LC_0 Logic Functioning bit
 (39 1)  (309 337)  (309 337)  LC_0 Logic Functioning bit
 (41 1)  (311 337)  (311 337)  LC_0 Logic Functioning bit
 (43 1)  (313 337)  (313 337)  LC_0 Logic Functioning bit
 (0 2)  (270 338)  (270 338)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (1 2)  (271 338)  (271 338)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (272 338)  (272 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (282 338)  (282 338)  routing T_5_21.sp4_h_r_11 <X> T_5_21.sp4_h_l_39
 (0 3)  (270 339)  (270 339)  routing T_5_21.glb_netwk_7 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (13 3)  (283 339)  (283 339)  routing T_5_21.sp4_h_r_11 <X> T_5_21.sp4_h_l_39
 (0 4)  (270 340)  (270 340)  routing T_5_21.glb_netwk_5 <X> T_5_21.wire_logic_cluster/lc_7/cen
 (1 4)  (271 340)  (271 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (25 4)  (295 340)  (295 340)  routing T_5_21.sp4_v_b_2 <X> T_5_21.lc_trk_g1_2
 (22 5)  (292 341)  (292 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (293 341)  (293 341)  routing T_5_21.sp4_v_b_2 <X> T_5_21.lc_trk_g1_2
 (15 6)  (285 342)  (285 342)  routing T_5_21.sp4_h_r_5 <X> T_5_21.lc_trk_g1_5
 (16 6)  (286 342)  (286 342)  routing T_5_21.sp4_h_r_5 <X> T_5_21.lc_trk_g1_5
 (17 6)  (287 342)  (287 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (31 6)  (301 342)  (301 342)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 342)  (302 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 342)  (304 342)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (310 342)  (310 342)  LC_3 Logic Functioning bit
 (41 6)  (311 342)  (311 342)  LC_3 Logic Functioning bit
 (42 6)  (312 342)  (312 342)  LC_3 Logic Functioning bit
 (43 6)  (313 342)  (313 342)  LC_3 Logic Functioning bit
 (18 7)  (288 343)  (288 343)  routing T_5_21.sp4_h_r_5 <X> T_5_21.lc_trk_g1_5
 (40 7)  (310 343)  (310 343)  LC_3 Logic Functioning bit
 (41 7)  (311 343)  (311 343)  LC_3 Logic Functioning bit
 (42 7)  (312 343)  (312 343)  LC_3 Logic Functioning bit
 (43 7)  (313 343)  (313 343)  LC_3 Logic Functioning bit
 (4 10)  (274 346)  (274 346)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_43
 (6 10)  (276 346)  (276 346)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_43
 (5 11)  (275 347)  (275 347)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_43
 (29 12)  (299 348)  (299 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (37 12)  (307 348)  (307 348)  LC_6 Logic Functioning bit
 (39 12)  (309 348)  (309 348)  LC_6 Logic Functioning bit
 (40 12)  (310 348)  (310 348)  LC_6 Logic Functioning bit
 (42 12)  (312 348)  (312 348)  LC_6 Logic Functioning bit
 (22 13)  (292 349)  (292 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (37 13)  (307 349)  (307 349)  LC_6 Logic Functioning bit
 (39 13)  (309 349)  (309 349)  LC_6 Logic Functioning bit
 (40 13)  (310 349)  (310 349)  LC_6 Logic Functioning bit
 (42 13)  (312 349)  (312 349)  LC_6 Logic Functioning bit
 (0 14)  (270 350)  (270 350)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 350)  (271 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (270 351)  (270 351)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/s_r


RAM_Tile_6_21

 (8 9)  (332 345)  (332 345)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_v_b_7
 (4 11)  (328 347)  (328 347)  routing T_6_21.sp4_v_b_1 <X> T_6_21.sp4_h_l_43
 (5 13)  (329 349)  (329 349)  routing T_6_21.sp4_h_r_9 <X> T_6_21.sp4_v_b_9


LogicTile_7_21

 (27 0)  (393 336)  (393 336)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 336)  (394 336)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 336)  (395 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 336)  (396 336)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (397 336)  (397 336)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 336)  (398 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (402 336)  (402 336)  LC_0 Logic Functioning bit
 (37 0)  (403 336)  (403 336)  LC_0 Logic Functioning bit
 (38 0)  (404 336)  (404 336)  LC_0 Logic Functioning bit
 (39 0)  (405 336)  (405 336)  LC_0 Logic Functioning bit
 (41 0)  (407 336)  (407 336)  LC_0 Logic Functioning bit
 (43 0)  (409 336)  (409 336)  LC_0 Logic Functioning bit
 (47 0)  (413 336)  (413 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (30 1)  (396 337)  (396 337)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 337)  (397 337)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (402 337)  (402 337)  LC_0 Logic Functioning bit
 (37 1)  (403 337)  (403 337)  LC_0 Logic Functioning bit
 (38 1)  (404 337)  (404 337)  LC_0 Logic Functioning bit
 (39 1)  (405 337)  (405 337)  LC_0 Logic Functioning bit
 (41 1)  (407 337)  (407 337)  LC_0 Logic Functioning bit
 (43 1)  (409 337)  (409 337)  LC_0 Logic Functioning bit
 (8 2)  (374 338)  (374 338)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_h_l_36
 (22 2)  (388 338)  (388 338)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (3 4)  (369 340)  (369 340)  routing T_7_21.sp12_v_b_0 <X> T_7_21.sp12_h_r_0
 (31 4)  (397 340)  (397 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 340)  (398 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 340)  (399 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 340)  (400 340)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (406 340)  (406 340)  LC_2 Logic Functioning bit
 (41 4)  (407 340)  (407 340)  LC_2 Logic Functioning bit
 (42 4)  (408 340)  (408 340)  LC_2 Logic Functioning bit
 (43 4)  (409 340)  (409 340)  LC_2 Logic Functioning bit
 (3 5)  (369 341)  (369 341)  routing T_7_21.sp12_v_b_0 <X> T_7_21.sp12_h_r_0
 (40 5)  (406 341)  (406 341)  LC_2 Logic Functioning bit
 (41 5)  (407 341)  (407 341)  LC_2 Logic Functioning bit
 (42 5)  (408 341)  (408 341)  LC_2 Logic Functioning bit
 (43 5)  (409 341)  (409 341)  LC_2 Logic Functioning bit
 (47 5)  (413 341)  (413 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (31 6)  (397 342)  (397 342)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 342)  (398 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 342)  (399 342)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 342)  (400 342)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (406 342)  (406 342)  LC_3 Logic Functioning bit
 (41 6)  (407 342)  (407 342)  LC_3 Logic Functioning bit
 (42 6)  (408 342)  (408 342)  LC_3 Logic Functioning bit
 (43 6)  (409 342)  (409 342)  LC_3 Logic Functioning bit
 (31 7)  (397 343)  (397 343)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (40 7)  (406 343)  (406 343)  LC_3 Logic Functioning bit
 (41 7)  (407 343)  (407 343)  LC_3 Logic Functioning bit
 (42 7)  (408 343)  (408 343)  LC_3 Logic Functioning bit
 (43 7)  (409 343)  (409 343)  LC_3 Logic Functioning bit
 (47 7)  (413 343)  (413 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (31 10)  (397 346)  (397 346)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 346)  (398 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 346)  (399 346)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (400 346)  (400 346)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (406 346)  (406 346)  LC_5 Logic Functioning bit
 (41 10)  (407 346)  (407 346)  LC_5 Logic Functioning bit
 (42 10)  (408 346)  (408 346)  LC_5 Logic Functioning bit
 (43 10)  (409 346)  (409 346)  LC_5 Logic Functioning bit
 (40 11)  (406 347)  (406 347)  LC_5 Logic Functioning bit
 (41 11)  (407 347)  (407 347)  LC_5 Logic Functioning bit
 (42 11)  (408 347)  (408 347)  LC_5 Logic Functioning bit
 (43 11)  (409 347)  (409 347)  LC_5 Logic Functioning bit
 (47 11)  (413 347)  (413 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (0 12)  (366 348)  (366 348)  routing T_7_21.glb_netwk_6 <X> T_7_21.glb2local_3
 (1 12)  (367 348)  (367 348)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (21 12)  (387 348)  (387 348)  routing T_7_21.rgt_op_3 <X> T_7_21.lc_trk_g3_3
 (22 12)  (388 348)  (388 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (390 348)  (390 348)  routing T_7_21.rgt_op_3 <X> T_7_21.lc_trk_g3_3
 (25 12)  (391 348)  (391 348)  routing T_7_21.rgt_op_2 <X> T_7_21.lc_trk_g3_2
 (32 12)  (398 348)  (398 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 348)  (399 348)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 348)  (400 348)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (406 348)  (406 348)  LC_6 Logic Functioning bit
 (41 12)  (407 348)  (407 348)  LC_6 Logic Functioning bit
 (42 12)  (408 348)  (408 348)  LC_6 Logic Functioning bit
 (43 12)  (409 348)  (409 348)  LC_6 Logic Functioning bit
 (1 13)  (367 349)  (367 349)  routing T_7_21.glb_netwk_6 <X> T_7_21.glb2local_3
 (22 13)  (388 349)  (388 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (390 349)  (390 349)  routing T_7_21.rgt_op_2 <X> T_7_21.lc_trk_g3_2
 (31 13)  (397 349)  (397 349)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (40 13)  (406 349)  (406 349)  LC_6 Logic Functioning bit
 (41 13)  (407 349)  (407 349)  LC_6 Logic Functioning bit
 (42 13)  (408 349)  (408 349)  LC_6 Logic Functioning bit
 (43 13)  (409 349)  (409 349)  LC_6 Logic Functioning bit
 (47 13)  (413 349)  (413 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (380 350)  (380 350)  routing T_7_21.rgt_op_4 <X> T_7_21.lc_trk_g3_4
 (15 14)  (381 350)  (381 350)  routing T_7_21.rgt_op_5 <X> T_7_21.lc_trk_g3_5
 (17 14)  (383 350)  (383 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (384 350)  (384 350)  routing T_7_21.rgt_op_5 <X> T_7_21.lc_trk_g3_5
 (21 14)  (387 350)  (387 350)  routing T_7_21.rgt_op_7 <X> T_7_21.lc_trk_g3_7
 (22 14)  (388 350)  (388 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (390 350)  (390 350)  routing T_7_21.rgt_op_7 <X> T_7_21.lc_trk_g3_7
 (32 14)  (398 350)  (398 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 350)  (399 350)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 350)  (400 350)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (406 350)  (406 350)  LC_7 Logic Functioning bit
 (41 14)  (407 350)  (407 350)  LC_7 Logic Functioning bit
 (42 14)  (408 350)  (408 350)  LC_7 Logic Functioning bit
 (43 14)  (409 350)  (409 350)  LC_7 Logic Functioning bit
 (15 15)  (381 351)  (381 351)  routing T_7_21.rgt_op_4 <X> T_7_21.lc_trk_g3_4
 (17 15)  (383 351)  (383 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (388 351)  (388 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (389 351)  (389 351)  routing T_7_21.sp4_h_r_30 <X> T_7_21.lc_trk_g3_6
 (24 15)  (390 351)  (390 351)  routing T_7_21.sp4_h_r_30 <X> T_7_21.lc_trk_g3_6
 (25 15)  (391 351)  (391 351)  routing T_7_21.sp4_h_r_30 <X> T_7_21.lc_trk_g3_6
 (31 15)  (397 351)  (397 351)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (406 351)  (406 351)  LC_7 Logic Functioning bit
 (41 15)  (407 351)  (407 351)  LC_7 Logic Functioning bit
 (42 15)  (408 351)  (408 351)  LC_7 Logic Functioning bit
 (43 15)  (409 351)  (409 351)  LC_7 Logic Functioning bit
 (47 15)  (413 351)  (413 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_8_21

 (32 0)  (452 336)  (452 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 336)  (453 336)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 336)  (454 336)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 336)  (456 336)  LC_0 Logic Functioning bit
 (37 0)  (457 336)  (457 336)  LC_0 Logic Functioning bit
 (38 0)  (458 336)  (458 336)  LC_0 Logic Functioning bit
 (39 0)  (459 336)  (459 336)  LC_0 Logic Functioning bit
 (45 0)  (465 336)  (465 336)  LC_0 Logic Functioning bit
 (47 0)  (467 336)  (467 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (472 336)  (472 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (456 337)  (456 337)  LC_0 Logic Functioning bit
 (37 1)  (457 337)  (457 337)  LC_0 Logic Functioning bit
 (38 1)  (458 337)  (458 337)  LC_0 Logic Functioning bit
 (39 1)  (459 337)  (459 337)  LC_0 Logic Functioning bit
 (0 2)  (420 338)  (420 338)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (1 2)  (421 338)  (421 338)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (2 2)  (422 338)  (422 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (436 338)  (436 338)  routing T_8_21.sp12_h_l_18 <X> T_8_21.lc_trk_g0_5
 (17 2)  (437 338)  (437 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (31 2)  (451 338)  (451 338)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 338)  (452 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (454 338)  (454 338)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 338)  (456 338)  LC_1 Logic Functioning bit
 (37 2)  (457 338)  (457 338)  LC_1 Logic Functioning bit
 (38 2)  (458 338)  (458 338)  LC_1 Logic Functioning bit
 (39 2)  (459 338)  (459 338)  LC_1 Logic Functioning bit
 (45 2)  (465 338)  (465 338)  LC_1 Logic Functioning bit
 (0 3)  (420 339)  (420 339)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (3 3)  (423 339)  (423 339)  routing T_8_21.sp12_v_b_0 <X> T_8_21.sp12_h_l_23
 (18 3)  (438 339)  (438 339)  routing T_8_21.sp12_h_l_18 <X> T_8_21.lc_trk_g0_5
 (36 3)  (456 339)  (456 339)  LC_1 Logic Functioning bit
 (37 3)  (457 339)  (457 339)  LC_1 Logic Functioning bit
 (38 3)  (458 339)  (458 339)  LC_1 Logic Functioning bit
 (39 3)  (459 339)  (459 339)  LC_1 Logic Functioning bit
 (1 4)  (421 340)  (421 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (442 340)  (442 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (443 340)  (443 340)  routing T_8_21.sp12_h_r_11 <X> T_8_21.lc_trk_g1_3
 (31 4)  (451 340)  (451 340)  routing T_8_21.lc_trk_g0_5 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 340)  (452 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (456 340)  (456 340)  LC_2 Logic Functioning bit
 (37 4)  (457 340)  (457 340)  LC_2 Logic Functioning bit
 (38 4)  (458 340)  (458 340)  LC_2 Logic Functioning bit
 (39 4)  (459 340)  (459 340)  LC_2 Logic Functioning bit
 (45 4)  (465 340)  (465 340)  LC_2 Logic Functioning bit
 (0 5)  (420 341)  (420 341)  routing T_8_21.lc_trk_g1_3 <X> T_8_21.wire_logic_cluster/lc_7/cen
 (1 5)  (421 341)  (421 341)  routing T_8_21.lc_trk_g1_3 <X> T_8_21.wire_logic_cluster/lc_7/cen
 (36 5)  (456 341)  (456 341)  LC_2 Logic Functioning bit
 (37 5)  (457 341)  (457 341)  LC_2 Logic Functioning bit
 (38 5)  (458 341)  (458 341)  LC_2 Logic Functioning bit
 (39 5)  (459 341)  (459 341)  LC_2 Logic Functioning bit
 (14 6)  (434 342)  (434 342)  routing T_8_21.sp4_v_b_4 <X> T_8_21.lc_trk_g1_4
 (15 6)  (435 342)  (435 342)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g1_5
 (16 6)  (436 342)  (436 342)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g1_5
 (17 6)  (437 342)  (437 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (31 6)  (451 342)  (451 342)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 342)  (452 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 342)  (453 342)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (454 342)  (454 342)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 342)  (456 342)  LC_3 Logic Functioning bit
 (37 6)  (457 342)  (457 342)  LC_3 Logic Functioning bit
 (38 6)  (458 342)  (458 342)  LC_3 Logic Functioning bit
 (39 6)  (459 342)  (459 342)  LC_3 Logic Functioning bit
 (45 6)  (465 342)  (465 342)  LC_3 Logic Functioning bit
 (16 7)  (436 343)  (436 343)  routing T_8_21.sp4_v_b_4 <X> T_8_21.lc_trk_g1_4
 (17 7)  (437 343)  (437 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (438 343)  (438 343)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g1_5
 (31 7)  (451 343)  (451 343)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (456 343)  (456 343)  LC_3 Logic Functioning bit
 (37 7)  (457 343)  (457 343)  LC_3 Logic Functioning bit
 (38 7)  (458 343)  (458 343)  LC_3 Logic Functioning bit
 (39 7)  (459 343)  (459 343)  LC_3 Logic Functioning bit
 (15 8)  (435 344)  (435 344)  routing T_8_21.sp4_h_r_33 <X> T_8_21.lc_trk_g2_1
 (16 8)  (436 344)  (436 344)  routing T_8_21.sp4_h_r_33 <X> T_8_21.lc_trk_g2_1
 (17 8)  (437 344)  (437 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (438 344)  (438 344)  routing T_8_21.sp4_h_r_33 <X> T_8_21.lc_trk_g2_1
 (32 8)  (452 344)  (452 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 344)  (453 344)  routing T_8_21.lc_trk_g2_1 <X> T_8_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 344)  (456 344)  LC_4 Logic Functioning bit
 (37 8)  (457 344)  (457 344)  LC_4 Logic Functioning bit
 (38 8)  (458 344)  (458 344)  LC_4 Logic Functioning bit
 (39 8)  (459 344)  (459 344)  LC_4 Logic Functioning bit
 (45 8)  (465 344)  (465 344)  LC_4 Logic Functioning bit
 (36 9)  (456 345)  (456 345)  LC_4 Logic Functioning bit
 (37 9)  (457 345)  (457 345)  LC_4 Logic Functioning bit
 (38 9)  (458 345)  (458 345)  LC_4 Logic Functioning bit
 (39 9)  (459 345)  (459 345)  LC_4 Logic Functioning bit
 (31 10)  (451 346)  (451 346)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 346)  (452 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 346)  (453 346)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 346)  (456 346)  LC_5 Logic Functioning bit
 (37 10)  (457 346)  (457 346)  LC_5 Logic Functioning bit
 (38 10)  (458 346)  (458 346)  LC_5 Logic Functioning bit
 (39 10)  (459 346)  (459 346)  LC_5 Logic Functioning bit
 (45 10)  (465 346)  (465 346)  LC_5 Logic Functioning bit
 (14 11)  (434 347)  (434 347)  routing T_8_21.sp4_r_v_b_36 <X> T_8_21.lc_trk_g2_4
 (17 11)  (437 347)  (437 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (442 347)  (442 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (445 347)  (445 347)  routing T_8_21.sp4_r_v_b_38 <X> T_8_21.lc_trk_g2_6
 (31 11)  (451 347)  (451 347)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (456 347)  (456 347)  LC_5 Logic Functioning bit
 (37 11)  (457 347)  (457 347)  LC_5 Logic Functioning bit
 (38 11)  (458 347)  (458 347)  LC_5 Logic Functioning bit
 (39 11)  (459 347)  (459 347)  LC_5 Logic Functioning bit
 (8 12)  (428 348)  (428 348)  routing T_8_21.sp4_v_b_4 <X> T_8_21.sp4_h_r_10
 (9 12)  (429 348)  (429 348)  routing T_8_21.sp4_v_b_4 <X> T_8_21.sp4_h_r_10
 (10 12)  (430 348)  (430 348)  routing T_8_21.sp4_v_b_4 <X> T_8_21.sp4_h_r_10
 (31 12)  (451 348)  (451 348)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 348)  (452 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (454 348)  (454 348)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 348)  (456 348)  LC_6 Logic Functioning bit
 (37 12)  (457 348)  (457 348)  LC_6 Logic Functioning bit
 (38 12)  (458 348)  (458 348)  LC_6 Logic Functioning bit
 (39 12)  (459 348)  (459 348)  LC_6 Logic Functioning bit
 (45 12)  (465 348)  (465 348)  LC_6 Logic Functioning bit
 (14 13)  (434 349)  (434 349)  routing T_8_21.sp4_r_v_b_40 <X> T_8_21.lc_trk_g3_0
 (17 13)  (437 349)  (437 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (36 13)  (456 349)  (456 349)  LC_6 Logic Functioning bit
 (37 13)  (457 349)  (457 349)  LC_6 Logic Functioning bit
 (38 13)  (458 349)  (458 349)  LC_6 Logic Functioning bit
 (39 13)  (459 349)  (459 349)  LC_6 Logic Functioning bit
 (47 13)  (467 349)  (467 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (420 350)  (420 350)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 350)  (421 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (442 350)  (442 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (443 350)  (443 350)  routing T_8_21.sp4_h_r_31 <X> T_8_21.lc_trk_g3_7
 (24 14)  (444 350)  (444 350)  routing T_8_21.sp4_h_r_31 <X> T_8_21.lc_trk_g3_7
 (31 14)  (451 350)  (451 350)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 350)  (452 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 350)  (453 350)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 350)  (456 350)  LC_7 Logic Functioning bit
 (37 14)  (457 350)  (457 350)  LC_7 Logic Functioning bit
 (38 14)  (458 350)  (458 350)  LC_7 Logic Functioning bit
 (39 14)  (459 350)  (459 350)  LC_7 Logic Functioning bit
 (45 14)  (465 350)  (465 350)  LC_7 Logic Functioning bit
 (0 15)  (420 351)  (420 351)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_logic_cluster/lc_7/s_r
 (21 15)  (441 351)  (441 351)  routing T_8_21.sp4_h_r_31 <X> T_8_21.lc_trk_g3_7
 (36 15)  (456 351)  (456 351)  LC_7 Logic Functioning bit
 (37 15)  (457 351)  (457 351)  LC_7 Logic Functioning bit
 (38 15)  (458 351)  (458 351)  LC_7 Logic Functioning bit
 (39 15)  (459 351)  (459 351)  LC_7 Logic Functioning bit


LogicTile_9_21

 (15 0)  (489 336)  (489 336)  routing T_9_21.lft_op_1 <X> T_9_21.lc_trk_g0_1
 (17 0)  (491 336)  (491 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (492 336)  (492 336)  routing T_9_21.lft_op_1 <X> T_9_21.lc_trk_g0_1
 (32 0)  (506 336)  (506 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (507 336)  (507 336)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (514 336)  (514 336)  LC_0 Logic Functioning bit
 (41 0)  (515 336)  (515 336)  LC_0 Logic Functioning bit
 (42 0)  (516 336)  (516 336)  LC_0 Logic Functioning bit
 (43 0)  (517 336)  (517 336)  LC_0 Logic Functioning bit
 (47 0)  (521 336)  (521 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (491 337)  (491 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (496 337)  (496 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (499 337)  (499 337)  routing T_9_21.sp4_r_v_b_33 <X> T_9_21.lc_trk_g0_2
 (40 1)  (514 337)  (514 337)  LC_0 Logic Functioning bit
 (41 1)  (515 337)  (515 337)  LC_0 Logic Functioning bit
 (42 1)  (516 337)  (516 337)  LC_0 Logic Functioning bit
 (43 1)  (517 337)  (517 337)  LC_0 Logic Functioning bit
 (0 2)  (474 338)  (474 338)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (475 338)  (475 338)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (476 338)  (476 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (479 338)  (479 338)  routing T_9_21.sp4_h_r_9 <X> T_9_21.sp4_h_l_37
 (31 2)  (505 338)  (505 338)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 338)  (506 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 338)  (507 338)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (510 338)  (510 338)  LC_1 Logic Functioning bit
 (37 2)  (511 338)  (511 338)  LC_1 Logic Functioning bit
 (38 2)  (512 338)  (512 338)  LC_1 Logic Functioning bit
 (39 2)  (513 338)  (513 338)  LC_1 Logic Functioning bit
 (45 2)  (519 338)  (519 338)  LC_1 Logic Functioning bit
 (0 3)  (474 339)  (474 339)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (4 3)  (478 339)  (478 339)  routing T_9_21.sp4_h_r_9 <X> T_9_21.sp4_h_l_37
 (36 3)  (510 339)  (510 339)  LC_1 Logic Functioning bit
 (37 3)  (511 339)  (511 339)  LC_1 Logic Functioning bit
 (38 3)  (512 339)  (512 339)  LC_1 Logic Functioning bit
 (39 3)  (513 339)  (513 339)  LC_1 Logic Functioning bit
 (1 4)  (475 340)  (475 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (475 341)  (475 341)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_7/cen
 (29 6)  (503 342)  (503 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (510 342)  (510 342)  LC_3 Logic Functioning bit
 (38 6)  (512 342)  (512 342)  LC_3 Logic Functioning bit
 (41 6)  (515 342)  (515 342)  LC_3 Logic Functioning bit
 (43 6)  (517 342)  (517 342)  LC_3 Logic Functioning bit
 (45 6)  (519 342)  (519 342)  LC_3 Logic Functioning bit
 (11 7)  (485 343)  (485 343)  routing T_9_21.sp4_h_r_9 <X> T_9_21.sp4_h_l_40
 (13 7)  (487 343)  (487 343)  routing T_9_21.sp4_h_r_9 <X> T_9_21.sp4_h_l_40
 (36 7)  (510 343)  (510 343)  LC_3 Logic Functioning bit
 (38 7)  (512 343)  (512 343)  LC_3 Logic Functioning bit
 (41 7)  (515 343)  (515 343)  LC_3 Logic Functioning bit
 (43 7)  (517 343)  (517 343)  LC_3 Logic Functioning bit
 (17 8)  (491 344)  (491 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (492 344)  (492 344)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g2_1
 (29 8)  (503 344)  (503 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (37 8)  (511 344)  (511 344)  LC_4 Logic Functioning bit
 (39 8)  (513 344)  (513 344)  LC_4 Logic Functioning bit
 (40 8)  (514 344)  (514 344)  LC_4 Logic Functioning bit
 (42 8)  (516 344)  (516 344)  LC_4 Logic Functioning bit
 (48 8)  (522 344)  (522 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (37 9)  (511 345)  (511 345)  LC_4 Logic Functioning bit
 (39 9)  (513 345)  (513 345)  LC_4 Logic Functioning bit
 (40 9)  (514 345)  (514 345)  LC_4 Logic Functioning bit
 (42 9)  (516 345)  (516 345)  LC_4 Logic Functioning bit
 (5 10)  (479 346)  (479 346)  routing T_9_21.sp4_v_b_6 <X> T_9_21.sp4_h_l_43
 (17 11)  (491 347)  (491 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (474 350)  (474 350)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 350)  (475 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (486 350)  (486 350)  routing T_9_21.sp4_h_r_8 <X> T_9_21.sp4_h_l_46
 (0 15)  (474 351)  (474 351)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (13 15)  (487 351)  (487 351)  routing T_9_21.sp4_h_r_8 <X> T_9_21.sp4_h_l_46


LogicTile_10_21

 (31 0)  (559 336)  (559 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 336)  (560 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 336)  (561 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (562 336)  (562 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 336)  (564 336)  LC_0 Logic Functioning bit
 (37 0)  (565 336)  (565 336)  LC_0 Logic Functioning bit
 (38 0)  (566 336)  (566 336)  LC_0 Logic Functioning bit
 (39 0)  (567 336)  (567 336)  LC_0 Logic Functioning bit
 (45 0)  (573 336)  (573 336)  LC_0 Logic Functioning bit
 (19 1)  (547 337)  (547 337)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (36 1)  (564 337)  (564 337)  LC_0 Logic Functioning bit
 (37 1)  (565 337)  (565 337)  LC_0 Logic Functioning bit
 (38 1)  (566 337)  (566 337)  LC_0 Logic Functioning bit
 (39 1)  (567 337)  (567 337)  LC_0 Logic Functioning bit
 (0 2)  (528 338)  (528 338)  routing T_10_21.glb_netwk_7 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (529 338)  (529 338)  routing T_10_21.glb_netwk_7 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (530 338)  (530 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (560 338)  (560 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 338)  (561 338)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (564 338)  (564 338)  LC_1 Logic Functioning bit
 (37 2)  (565 338)  (565 338)  LC_1 Logic Functioning bit
 (38 2)  (566 338)  (566 338)  LC_1 Logic Functioning bit
 (39 2)  (567 338)  (567 338)  LC_1 Logic Functioning bit
 (45 2)  (573 338)  (573 338)  LC_1 Logic Functioning bit
 (51 2)  (579 338)  (579 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (528 339)  (528 339)  routing T_10_21.glb_netwk_7 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (36 3)  (564 339)  (564 339)  LC_1 Logic Functioning bit
 (37 3)  (565 339)  (565 339)  LC_1 Logic Functioning bit
 (38 3)  (566 339)  (566 339)  LC_1 Logic Functioning bit
 (39 3)  (567 339)  (567 339)  LC_1 Logic Functioning bit
 (0 4)  (528 340)  (528 340)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (1 4)  (529 340)  (529 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (560 340)  (560 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 340)  (561 340)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 340)  (564 340)  LC_2 Logic Functioning bit
 (37 4)  (565 340)  (565 340)  LC_2 Logic Functioning bit
 (38 4)  (566 340)  (566 340)  LC_2 Logic Functioning bit
 (39 4)  (567 340)  (567 340)  LC_2 Logic Functioning bit
 (45 4)  (573 340)  (573 340)  LC_2 Logic Functioning bit
 (46 4)  (574 340)  (574 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (528 341)  (528 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (1 5)  (529 341)  (529 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (31 5)  (559 341)  (559 341)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (564 341)  (564 341)  LC_2 Logic Functioning bit
 (37 5)  (565 341)  (565 341)  LC_2 Logic Functioning bit
 (38 5)  (566 341)  (566 341)  LC_2 Logic Functioning bit
 (39 5)  (567 341)  (567 341)  LC_2 Logic Functioning bit
 (31 6)  (559 342)  (559 342)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 342)  (560 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 342)  (561 342)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (564 342)  (564 342)  LC_3 Logic Functioning bit
 (37 6)  (565 342)  (565 342)  LC_3 Logic Functioning bit
 (38 6)  (566 342)  (566 342)  LC_3 Logic Functioning bit
 (39 6)  (567 342)  (567 342)  LC_3 Logic Functioning bit
 (45 6)  (573 342)  (573 342)  LC_3 Logic Functioning bit
 (36 7)  (564 343)  (564 343)  LC_3 Logic Functioning bit
 (37 7)  (565 343)  (565 343)  LC_3 Logic Functioning bit
 (38 7)  (566 343)  (566 343)  LC_3 Logic Functioning bit
 (39 7)  (567 343)  (567 343)  LC_3 Logic Functioning bit
 (48 7)  (576 343)  (576 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (549 344)  (549 344)  routing T_10_21.sp12_v_t_0 <X> T_10_21.lc_trk_g2_3
 (22 8)  (550 344)  (550 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (552 344)  (552 344)  routing T_10_21.sp12_v_t_0 <X> T_10_21.lc_trk_g2_3
 (16 9)  (544 345)  (544 345)  routing T_10_21.sp12_v_b_8 <X> T_10_21.lc_trk_g2_0
 (17 9)  (545 345)  (545 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (549 345)  (549 345)  routing T_10_21.sp12_v_t_0 <X> T_10_21.lc_trk_g2_3
 (10 10)  (538 346)  (538 346)  routing T_10_21.sp4_v_b_2 <X> T_10_21.sp4_h_l_42
 (3 11)  (531 347)  (531 347)  routing T_10_21.sp12_v_b_1 <X> T_10_21.sp12_h_l_22
 (14 11)  (542 347)  (542 347)  routing T_10_21.sp12_v_b_20 <X> T_10_21.lc_trk_g2_4
 (16 11)  (544 347)  (544 347)  routing T_10_21.sp12_v_b_20 <X> T_10_21.lc_trk_g2_4
 (17 11)  (545 347)  (545 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (8 12)  (536 348)  (536 348)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_h_r_10
 (9 12)  (537 348)  (537 348)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_h_r_10
 (10 12)  (538 348)  (538 348)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_h_r_10
 (21 12)  (549 348)  (549 348)  routing T_10_21.sp4_v_t_14 <X> T_10_21.lc_trk_g3_3
 (22 12)  (550 348)  (550 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (551 348)  (551 348)  routing T_10_21.sp4_v_t_14 <X> T_10_21.lc_trk_g3_3
 (0 14)  (528 350)  (528 350)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 350)  (529 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (542 350)  (542 350)  routing T_10_21.sp12_v_t_3 <X> T_10_21.lc_trk_g3_4
 (0 15)  (528 351)  (528 351)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (4 15)  (532 351)  (532 351)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_h_l_44
 (14 15)  (542 351)  (542 351)  routing T_10_21.sp12_v_t_3 <X> T_10_21.lc_trk_g3_4
 (15 15)  (543 351)  (543 351)  routing T_10_21.sp12_v_t_3 <X> T_10_21.lc_trk_g3_4
 (17 15)  (545 351)  (545 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_11_21

 (27 0)  (609 336)  (609 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 336)  (611 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (612 336)  (612 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (613 336)  (613 336)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (614 336)  (614 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (623 336)  (623 336)  LC_0 Logic Functioning bit
 (43 0)  (625 336)  (625 336)  LC_0 Logic Functioning bit
 (45 0)  (627 336)  (627 336)  LC_0 Logic Functioning bit
 (41 1)  (623 337)  (623 337)  LC_0 Logic Functioning bit
 (43 1)  (625 337)  (625 337)  LC_0 Logic Functioning bit
 (47 1)  (629 337)  (629 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (582 338)  (582 338)  routing T_11_21.glb_netwk_7 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (583 338)  (583 338)  routing T_11_21.glb_netwk_7 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (584 338)  (584 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (592 338)  (592 338)  routing T_11_21.sp4_v_b_8 <X> T_11_21.sp4_h_l_36
 (17 2)  (599 338)  (599 338)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (0 3)  (582 339)  (582 339)  routing T_11_21.glb_netwk_7 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 4)  (583 340)  (583 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (604 340)  (604 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (582 341)  (582 341)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 5)  (583 341)  (583 341)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (15 7)  (597 343)  (597 343)  routing T_11_21.sp4_v_t_9 <X> T_11_21.lc_trk_g1_4
 (16 7)  (598 343)  (598 343)  routing T_11_21.sp4_v_t_9 <X> T_11_21.lc_trk_g1_4
 (17 7)  (599 343)  (599 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (0 8)  (582 344)  (582 344)  routing T_11_21.glb_netwk_2 <X> T_11_21.glb2local_1
 (1 8)  (583 344)  (583 344)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (5 8)  (587 344)  (587 344)  routing T_11_21.sp4_v_b_0 <X> T_11_21.sp4_h_r_6
 (4 9)  (586 345)  (586 345)  routing T_11_21.sp4_v_b_0 <X> T_11_21.sp4_h_r_6
 (6 9)  (588 345)  (588 345)  routing T_11_21.sp4_v_b_0 <X> T_11_21.sp4_h_r_6
 (27 12)  (609 348)  (609 348)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (610 348)  (610 348)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 348)  (611 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (613 348)  (613 348)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (614 348)  (614 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (623 348)  (623 348)  LC_6 Logic Functioning bit
 (43 12)  (625 348)  (625 348)  LC_6 Logic Functioning bit
 (45 12)  (627 348)  (627 348)  LC_6 Logic Functioning bit
 (22 13)  (604 349)  (604 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (612 349)  (612 349)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (41 13)  (623 349)  (623 349)  LC_6 Logic Functioning bit
 (43 13)  (625 349)  (625 349)  LC_6 Logic Functioning bit
 (53 13)  (635 349)  (635 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (11 14)  (593 350)  (593 350)  routing T_11_21.sp4_v_b_8 <X> T_11_21.sp4_v_t_46
 (12 15)  (594 351)  (594 351)  routing T_11_21.sp4_v_b_8 <X> T_11_21.sp4_v_t_46


LogicTile_12_21

 (0 2)  (636 338)  (636 338)  routing T_12_21.glb_netwk_7 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (637 338)  (637 338)  routing T_12_21.glb_netwk_7 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (638 338)  (638 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 339)  (636 339)  routing T_12_21.glb_netwk_7 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 4)  (637 340)  (637 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (657 340)  (657 340)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g1_3
 (22 4)  (658 340)  (658 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (659 340)  (659 340)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g1_3
 (24 4)  (660 340)  (660 340)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g1_3
 (0 5)  (636 341)  (636 341)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (1 5)  (637 341)  (637 341)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (21 5)  (657 341)  (657 341)  routing T_12_21.sp4_h_r_19 <X> T_12_21.lc_trk_g1_3
 (12 6)  (648 342)  (648 342)  routing T_12_21.sp4_v_b_5 <X> T_12_21.sp4_h_l_40
 (16 6)  (652 342)  (652 342)  routing T_12_21.sp4_v_b_5 <X> T_12_21.lc_trk_g1_5
 (17 6)  (653 342)  (653 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (654 342)  (654 342)  routing T_12_21.sp4_v_b_5 <X> T_12_21.lc_trk_g1_5
 (31 10)  (667 346)  (667 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (668 346)  (668 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (670 346)  (670 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (672 346)  (672 346)  LC_5 Logic Functioning bit
 (37 10)  (673 346)  (673 346)  LC_5 Logic Functioning bit
 (38 10)  (674 346)  (674 346)  LC_5 Logic Functioning bit
 (39 10)  (675 346)  (675 346)  LC_5 Logic Functioning bit
 (45 10)  (681 346)  (681 346)  LC_5 Logic Functioning bit
 (36 11)  (672 347)  (672 347)  LC_5 Logic Functioning bit
 (37 11)  (673 347)  (673 347)  LC_5 Logic Functioning bit
 (38 11)  (674 347)  (674 347)  LC_5 Logic Functioning bit
 (39 11)  (675 347)  (675 347)  LC_5 Logic Functioning bit
 (8 12)  (644 348)  (644 348)  routing T_12_21.sp4_h_l_47 <X> T_12_21.sp4_h_r_10
 (12 12)  (648 348)  (648 348)  routing T_12_21.sp4_v_b_5 <X> T_12_21.sp4_h_r_11
 (11 13)  (647 349)  (647 349)  routing T_12_21.sp4_v_b_5 <X> T_12_21.sp4_h_r_11
 (13 13)  (649 349)  (649 349)  routing T_12_21.sp4_v_b_5 <X> T_12_21.sp4_h_r_11
 (0 14)  (636 350)  (636 350)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 350)  (637 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (636 351)  (636 351)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/s_r


LogicTile_13_21

 (19 1)  (713 337)  (713 337)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (15 2)  (709 338)  (709 338)  routing T_13_21.lft_op_5 <X> T_13_21.lc_trk_g0_5
 (17 2)  (711 338)  (711 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (712 338)  (712 338)  routing T_13_21.lft_op_5 <X> T_13_21.lc_trk_g0_5
 (19 3)  (713 339)  (713 339)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (31 4)  (725 340)  (725 340)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (726 340)  (726 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (734 340)  (734 340)  LC_2 Logic Functioning bit
 (41 4)  (735 340)  (735 340)  LC_2 Logic Functioning bit
 (42 4)  (736 340)  (736 340)  LC_2 Logic Functioning bit
 (43 4)  (737 340)  (737 340)  LC_2 Logic Functioning bit
 (40 5)  (734 341)  (734 341)  LC_2 Logic Functioning bit
 (41 5)  (735 341)  (735 341)  LC_2 Logic Functioning bit
 (42 5)  (736 341)  (736 341)  LC_2 Logic Functioning bit
 (43 5)  (737 341)  (737 341)  LC_2 Logic Functioning bit
 (46 5)  (740 341)  (740 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (11 8)  (705 344)  (705 344)  routing T_13_21.sp4_h_r_3 <X> T_13_21.sp4_v_b_8
 (6 12)  (700 348)  (700 348)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_v_b_9
 (12 12)  (706 348)  (706 348)  routing T_13_21.sp4_h_l_45 <X> T_13_21.sp4_h_r_11
 (5 13)  (699 349)  (699 349)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_v_b_9
 (13 13)  (707 349)  (707 349)  routing T_13_21.sp4_h_l_45 <X> T_13_21.sp4_h_r_11


LogicTile_14_21

 (4 0)  (752 336)  (752 336)  routing T_14_21.sp4_v_t_41 <X> T_14_21.sp4_v_b_0
 (6 0)  (754 336)  (754 336)  routing T_14_21.sp4_v_t_41 <X> T_14_21.sp4_v_b_0
 (9 0)  (757 336)  (757 336)  routing T_14_21.sp4_h_l_47 <X> T_14_21.sp4_h_r_1
 (10 0)  (758 336)  (758 336)  routing T_14_21.sp4_h_l_47 <X> T_14_21.sp4_h_r_1
 (22 0)  (770 336)  (770 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (772 336)  (772 336)  routing T_14_21.top_op_3 <X> T_14_21.lc_trk_g0_3
 (21 1)  (769 337)  (769 337)  routing T_14_21.top_op_3 <X> T_14_21.lc_trk_g0_3
 (15 2)  (763 338)  (763 338)  routing T_14_21.top_op_5 <X> T_14_21.lc_trk_g0_5
 (17 2)  (765 338)  (765 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (766 339)  (766 339)  routing T_14_21.top_op_5 <X> T_14_21.lc_trk_g0_5
 (28 6)  (776 342)  (776 342)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 342)  (777 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 342)  (780 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 342)  (781 342)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (782 342)  (782 342)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (783 342)  (783 342)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.input_2_3
 (40 6)  (788 342)  (788 342)  LC_3 Logic Functioning bit
 (26 7)  (774 343)  (774 343)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 343)  (777 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (778 343)  (778 343)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (780 343)  (780 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (22 9)  (770 345)  (770 345)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (772 345)  (772 345)  routing T_14_21.tnr_op_2 <X> T_14_21.lc_trk_g2_2
 (15 12)  (763 348)  (763 348)  routing T_14_21.tnr_op_1 <X> T_14_21.lc_trk_g3_1
 (17 12)  (765 348)  (765 348)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1


LogicTile_15_21

 (11 1)  (813 337)  (813 337)  routing T_15_21.sp4_h_l_43 <X> T_15_21.sp4_h_r_2
 (13 1)  (815 337)  (815 337)  routing T_15_21.sp4_h_l_43 <X> T_15_21.sp4_h_r_2
 (22 1)  (824 337)  (824 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (825 337)  (825 337)  routing T_15_21.sp4_h_r_2 <X> T_15_21.lc_trk_g0_2
 (24 1)  (826 337)  (826 337)  routing T_15_21.sp4_h_r_2 <X> T_15_21.lc_trk_g0_2
 (25 1)  (827 337)  (827 337)  routing T_15_21.sp4_h_r_2 <X> T_15_21.lc_trk_g0_2
 (0 2)  (802 338)  (802 338)  routing T_15_21.glb_netwk_7 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (803 338)  (803 338)  routing T_15_21.glb_netwk_7 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (804 338)  (804 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (816 338)  (816 338)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g0_4
 (31 2)  (833 338)  (833 338)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 338)  (834 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (838 338)  (838 338)  LC_1 Logic Functioning bit
 (37 2)  (839 338)  (839 338)  LC_1 Logic Functioning bit
 (38 2)  (840 338)  (840 338)  LC_1 Logic Functioning bit
 (39 2)  (841 338)  (841 338)  LC_1 Logic Functioning bit
 (45 2)  (847 338)  (847 338)  LC_1 Logic Functioning bit
 (0 3)  (802 339)  (802 339)  routing T_15_21.glb_netwk_7 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (15 3)  (817 339)  (817 339)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g0_4
 (16 3)  (818 339)  (818 339)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g0_4
 (17 3)  (819 339)  (819 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (838 339)  (838 339)  LC_1 Logic Functioning bit
 (37 3)  (839 339)  (839 339)  LC_1 Logic Functioning bit
 (38 3)  (840 339)  (840 339)  LC_1 Logic Functioning bit
 (39 3)  (841 339)  (841 339)  LC_1 Logic Functioning bit
 (1 4)  (803 340)  (803 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (833 340)  (833 340)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 340)  (834 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 340)  (836 340)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 340)  (838 340)  LC_2 Logic Functioning bit
 (37 4)  (839 340)  (839 340)  LC_2 Logic Functioning bit
 (38 4)  (840 340)  (840 340)  LC_2 Logic Functioning bit
 (39 4)  (841 340)  (841 340)  LC_2 Logic Functioning bit
 (45 4)  (847 340)  (847 340)  LC_2 Logic Functioning bit
 (1 5)  (803 341)  (803 341)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (36 5)  (838 341)  (838 341)  LC_2 Logic Functioning bit
 (37 5)  (839 341)  (839 341)  LC_2 Logic Functioning bit
 (38 5)  (840 341)  (840 341)  LC_2 Logic Functioning bit
 (39 5)  (841 341)  (841 341)  LC_2 Logic Functioning bit
 (31 6)  (833 342)  (833 342)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 342)  (834 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 342)  (835 342)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (836 342)  (836 342)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (838 342)  (838 342)  LC_3 Logic Functioning bit
 (37 6)  (839 342)  (839 342)  LC_3 Logic Functioning bit
 (38 6)  (840 342)  (840 342)  LC_3 Logic Functioning bit
 (39 6)  (841 342)  (841 342)  LC_3 Logic Functioning bit
 (45 6)  (847 342)  (847 342)  LC_3 Logic Functioning bit
 (15 7)  (817 343)  (817 343)  routing T_15_21.sp4_v_t_9 <X> T_15_21.lc_trk_g1_4
 (16 7)  (818 343)  (818 343)  routing T_15_21.sp4_v_t_9 <X> T_15_21.lc_trk_g1_4
 (17 7)  (819 343)  (819 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (31 7)  (833 343)  (833 343)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (838 343)  (838 343)  LC_3 Logic Functioning bit
 (37 7)  (839 343)  (839 343)  LC_3 Logic Functioning bit
 (38 7)  (840 343)  (840 343)  LC_3 Logic Functioning bit
 (39 7)  (841 343)  (841 343)  LC_3 Logic Functioning bit
 (31 8)  (833 344)  (833 344)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 344)  (834 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 344)  (835 344)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 344)  (836 344)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 344)  (838 344)  LC_4 Logic Functioning bit
 (37 8)  (839 344)  (839 344)  LC_4 Logic Functioning bit
 (38 8)  (840 344)  (840 344)  LC_4 Logic Functioning bit
 (39 8)  (841 344)  (841 344)  LC_4 Logic Functioning bit
 (45 8)  (847 344)  (847 344)  LC_4 Logic Functioning bit
 (31 9)  (833 345)  (833 345)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (838 345)  (838 345)  LC_4 Logic Functioning bit
 (37 9)  (839 345)  (839 345)  LC_4 Logic Functioning bit
 (38 9)  (840 345)  (840 345)  LC_4 Logic Functioning bit
 (39 9)  (841 345)  (841 345)  LC_4 Logic Functioning bit
 (0 14)  (802 350)  (802 350)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 350)  (803 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (823 350)  (823 350)  routing T_15_21.sp4_h_l_34 <X> T_15_21.lc_trk_g3_7
 (22 14)  (824 350)  (824 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (825 350)  (825 350)  routing T_15_21.sp4_h_l_34 <X> T_15_21.lc_trk_g3_7
 (24 14)  (826 350)  (826 350)  routing T_15_21.sp4_h_l_34 <X> T_15_21.lc_trk_g3_7
 (25 14)  (827 350)  (827 350)  routing T_15_21.sp12_v_b_6 <X> T_15_21.lc_trk_g3_6
 (0 15)  (802 351)  (802 351)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (21 15)  (823 351)  (823 351)  routing T_15_21.sp4_h_l_34 <X> T_15_21.lc_trk_g3_7
 (22 15)  (824 351)  (824 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (826 351)  (826 351)  routing T_15_21.sp12_v_b_6 <X> T_15_21.lc_trk_g3_6
 (25 15)  (827 351)  (827 351)  routing T_15_21.sp12_v_b_6 <X> T_15_21.lc_trk_g3_6


LogicTile_16_21

 (14 0)  (870 336)  (870 336)  routing T_16_21.sp4_h_r_8 <X> T_16_21.lc_trk_g0_0
 (15 0)  (871 336)  (871 336)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (16 0)  (872 336)  (872 336)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (17 0)  (873 336)  (873 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (874 336)  (874 336)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (15 1)  (871 337)  (871 337)  routing T_16_21.sp4_h_r_8 <X> T_16_21.lc_trk_g0_0
 (16 1)  (872 337)  (872 337)  routing T_16_21.sp4_h_r_8 <X> T_16_21.lc_trk_g0_0
 (17 1)  (873 337)  (873 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (874 337)  (874 337)  routing T_16_21.sp4_h_l_4 <X> T_16_21.lc_trk_g0_1
 (0 2)  (856 338)  (856 338)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (857 338)  (857 338)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (858 338)  (858 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (882 338)  (882 338)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (883 338)  (883 338)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (884 338)  (884 338)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 338)  (885 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (888 338)  (888 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 338)  (889 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (890 338)  (890 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (892 338)  (892 338)  LC_1 Logic Functioning bit
 (37 2)  (893 338)  (893 338)  LC_1 Logic Functioning bit
 (39 2)  (895 338)  (895 338)  LC_1 Logic Functioning bit
 (43 2)  (899 338)  (899 338)  LC_1 Logic Functioning bit
 (45 2)  (901 338)  (901 338)  LC_1 Logic Functioning bit
 (0 3)  (856 339)  (856 339)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (27 3)  (883 339)  (883 339)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (884 339)  (884 339)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 339)  (885 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (886 339)  (886 339)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (888 339)  (888 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (892 339)  (892 339)  LC_1 Logic Functioning bit
 (38 3)  (894 339)  (894 339)  LC_1 Logic Functioning bit
 (39 3)  (895 339)  (895 339)  LC_1 Logic Functioning bit
 (40 3)  (896 339)  (896 339)  LC_1 Logic Functioning bit
 (51 3)  (907 339)  (907 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (877 340)  (877 340)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g1_3
 (22 4)  (878 340)  (878 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (6 6)  (862 342)  (862 342)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_v_t_38
 (26 6)  (882 342)  (882 342)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (885 342)  (885 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 342)  (888 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (890 342)  (890 342)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (891 342)  (891 342)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_3
 (37 6)  (893 342)  (893 342)  LC_3 Logic Functioning bit
 (38 6)  (894 342)  (894 342)  LC_3 Logic Functioning bit
 (39 6)  (895 342)  (895 342)  LC_3 Logic Functioning bit
 (41 6)  (897 342)  (897 342)  LC_3 Logic Functioning bit
 (45 6)  (901 342)  (901 342)  LC_3 Logic Functioning bit
 (10 7)  (866 343)  (866 343)  routing T_16_21.sp4_h_l_46 <X> T_16_21.sp4_v_t_41
 (27 7)  (883 343)  (883 343)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (884 343)  (884 343)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 343)  (885 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (887 343)  (887 343)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (888 343)  (888 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (889 343)  (889 343)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_3
 (35 7)  (891 343)  (891 343)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_3
 (36 7)  (892 343)  (892 343)  LC_3 Logic Functioning bit
 (37 7)  (893 343)  (893 343)  LC_3 Logic Functioning bit
 (38 7)  (894 343)  (894 343)  LC_3 Logic Functioning bit
 (42 7)  (898 343)  (898 343)  LC_3 Logic Functioning bit
 (47 7)  (903 343)  (903 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 10)  (878 346)  (878 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (879 346)  (879 346)  routing T_16_21.sp4_h_r_31 <X> T_16_21.lc_trk_g2_7
 (24 10)  (880 346)  (880 346)  routing T_16_21.sp4_h_r_31 <X> T_16_21.lc_trk_g2_7
 (21 11)  (877 347)  (877 347)  routing T_16_21.sp4_h_r_31 <X> T_16_21.lc_trk_g2_7
 (17 12)  (873 348)  (873 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (874 348)  (874 348)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g3_1
 (21 12)  (877 348)  (877 348)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g3_3
 (22 12)  (878 348)  (878 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (879 348)  (879 348)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g3_3
 (21 13)  (877 349)  (877 349)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g3_3
 (0 14)  (856 350)  (856 350)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 350)  (857 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (869 350)  (869 350)  routing T_16_21.sp4_h_r_11 <X> T_16_21.sp4_v_t_46
 (0 15)  (856 351)  (856 351)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (12 15)  (868 351)  (868 351)  routing T_16_21.sp4_h_r_11 <X> T_16_21.sp4_v_t_46
 (17 15)  (873 351)  (873 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_17_21

 (12 0)  (922 336)  (922 336)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_h_r_2
 (26 0)  (936 336)  (936 336)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (937 336)  (937 336)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 336)  (938 336)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 336)  (939 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 336)  (940 336)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (942 336)  (942 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (944 336)  (944 336)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (945 336)  (945 336)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.input_2_0
 (36 0)  (946 336)  (946 336)  LC_0 Logic Functioning bit
 (37 0)  (947 336)  (947 336)  LC_0 Logic Functioning bit
 (38 0)  (948 336)  (948 336)  LC_0 Logic Functioning bit
 (39 0)  (949 336)  (949 336)  LC_0 Logic Functioning bit
 (42 0)  (952 336)  (952 336)  LC_0 Logic Functioning bit
 (43 0)  (953 336)  (953 336)  LC_0 Logic Functioning bit
 (45 0)  (955 336)  (955 336)  LC_0 Logic Functioning bit
 (11 1)  (921 337)  (921 337)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_h_r_2
 (13 1)  (923 337)  (923 337)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_h_r_2
 (26 1)  (936 337)  (936 337)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (937 337)  (937 337)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (938 337)  (938 337)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 337)  (939 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (940 337)  (940 337)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (942 337)  (942 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (948 337)  (948 337)  LC_0 Logic Functioning bit
 (39 1)  (949 337)  (949 337)  LC_0 Logic Functioning bit
 (48 1)  (958 337)  (958 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (910 338)  (910 338)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (911 338)  (911 338)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (912 338)  (912 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (910 339)  (910 339)  routing T_17_21.glb_netwk_7 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (15 3)  (925 339)  (925 339)  routing T_17_21.sp4_v_t_9 <X> T_17_21.lc_trk_g0_4
 (16 3)  (926 339)  (926 339)  routing T_17_21.sp4_v_t_9 <X> T_17_21.lc_trk_g0_4
 (17 3)  (927 339)  (927 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (14 4)  (924 340)  (924 340)  routing T_17_21.wire_logic_cluster/lc_0/out <X> T_17_21.lc_trk_g1_0
 (17 5)  (927 341)  (927 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (3 7)  (913 343)  (913 343)  routing T_17_21.sp12_h_l_23 <X> T_17_21.sp12_v_t_23
 (8 8)  (918 344)  (918 344)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_h_r_7
 (9 8)  (919 344)  (919 344)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_h_r_7
 (10 8)  (920 344)  (920 344)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_h_r_7
 (2 12)  (912 348)  (912 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (11 13)  (921 349)  (921 349)  routing T_17_21.sp4_h_l_46 <X> T_17_21.sp4_h_r_11
 (0 14)  (910 350)  (910 350)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 350)  (911 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (916 350)  (916 350)  routing T_17_21.sp4_h_l_41 <X> T_17_21.sp4_v_t_44
 (22 14)  (932 350)  (932 350)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (934 350)  (934 350)  routing T_17_21.tnr_op_7 <X> T_17_21.lc_trk_g3_7
 (0 15)  (910 351)  (910 351)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (932 351)  (932 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_18_21

 (27 0)  (991 336)  (991 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (992 336)  (992 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 336)  (993 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (996 336)  (996 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1000 336)  (1000 336)  LC_0 Logic Functioning bit
 (37 0)  (1001 336)  (1001 336)  LC_0 Logic Functioning bit
 (38 0)  (1002 336)  (1002 336)  LC_0 Logic Functioning bit
 (39 0)  (1003 336)  (1003 336)  LC_0 Logic Functioning bit
 (44 0)  (1008 336)  (1008 336)  LC_0 Logic Functioning bit
 (45 0)  (1009 336)  (1009 336)  LC_0 Logic Functioning bit
 (51 0)  (1015 336)  (1015 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (40 1)  (1004 337)  (1004 337)  LC_0 Logic Functioning bit
 (41 1)  (1005 337)  (1005 337)  LC_0 Logic Functioning bit
 (42 1)  (1006 337)  (1006 337)  LC_0 Logic Functioning bit
 (43 1)  (1007 337)  (1007 337)  LC_0 Logic Functioning bit
 (49 1)  (1013 337)  (1013 337)  Carry_In_Mux bit 

 (0 2)  (964 338)  (964 338)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (965 338)  (965 338)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (966 338)  (966 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (991 338)  (991 338)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (992 338)  (992 338)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 338)  (993 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (996 338)  (996 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 338)  (1000 338)  LC_1 Logic Functioning bit
 (37 2)  (1001 338)  (1001 338)  LC_1 Logic Functioning bit
 (38 2)  (1002 338)  (1002 338)  LC_1 Logic Functioning bit
 (39 2)  (1003 338)  (1003 338)  LC_1 Logic Functioning bit
 (44 2)  (1008 338)  (1008 338)  LC_1 Logic Functioning bit
 (45 2)  (1009 338)  (1009 338)  LC_1 Logic Functioning bit
 (51 2)  (1015 338)  (1015 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (964 339)  (964 339)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (40 3)  (1004 339)  (1004 339)  LC_1 Logic Functioning bit
 (41 3)  (1005 339)  (1005 339)  LC_1 Logic Functioning bit
 (42 3)  (1006 339)  (1006 339)  LC_1 Logic Functioning bit
 (43 3)  (1007 339)  (1007 339)  LC_1 Logic Functioning bit
 (27 4)  (991 340)  (991 340)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (992 340)  (992 340)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 340)  (993 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 340)  (996 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1001 340)  (1001 340)  LC_2 Logic Functioning bit
 (39 4)  (1003 340)  (1003 340)  LC_2 Logic Functioning bit
 (41 4)  (1005 340)  (1005 340)  LC_2 Logic Functioning bit
 (43 4)  (1007 340)  (1007 340)  LC_2 Logic Functioning bit
 (45 4)  (1009 340)  (1009 340)  LC_2 Logic Functioning bit
 (51 4)  (1015 340)  (1015 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (30 5)  (994 341)  (994 341)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (37 5)  (1001 341)  (1001 341)  LC_2 Logic Functioning bit
 (39 5)  (1003 341)  (1003 341)  LC_2 Logic Functioning bit
 (41 5)  (1005 341)  (1005 341)  LC_2 Logic Functioning bit
 (43 5)  (1007 341)  (1007 341)  LC_2 Logic Functioning bit
 (8 10)  (972 346)  (972 346)  routing T_18_21.sp4_v_t_36 <X> T_18_21.sp4_h_l_42
 (9 10)  (973 346)  (973 346)  routing T_18_21.sp4_v_t_36 <X> T_18_21.sp4_h_l_42
 (10 10)  (974 346)  (974 346)  routing T_18_21.sp4_v_t_36 <X> T_18_21.sp4_h_l_42
 (14 12)  (978 348)  (978 348)  routing T_18_21.wire_logic_cluster/lc_0/out <X> T_18_21.lc_trk_g3_0
 (17 12)  (981 348)  (981 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (982 348)  (982 348)  routing T_18_21.wire_logic_cluster/lc_1/out <X> T_18_21.lc_trk_g3_1
 (25 12)  (989 348)  (989 348)  routing T_18_21.wire_logic_cluster/lc_2/out <X> T_18_21.lc_trk_g3_2
 (17 13)  (981 349)  (981 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (986 349)  (986 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (964 350)  (964 350)  routing T_18_21.glb_netwk_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 350)  (965 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_19_21

 (8 6)  (1026 342)  (1026 342)  routing T_19_21.sp4_v_t_41 <X> T_19_21.sp4_h_l_41
 (9 6)  (1027 342)  (1027 342)  routing T_19_21.sp4_v_t_41 <X> T_19_21.sp4_h_l_41
 (6 14)  (1024 350)  (1024 350)  routing T_19_21.sp4_v_b_6 <X> T_19_21.sp4_v_t_44
 (5 15)  (1023 351)  (1023 351)  routing T_19_21.sp4_v_b_6 <X> T_19_21.sp4_v_t_44


LogicTile_20_21

 (12 10)  (1072 346)  (1072 346)  routing T_20_21.sp4_h_r_5 <X> T_20_21.sp4_h_l_45
 (13 11)  (1073 347)  (1073 347)  routing T_20_21.sp4_h_r_5 <X> T_20_21.sp4_h_l_45


LogicTile_21_21

 (12 0)  (1126 336)  (1126 336)  routing T_21_21.sp4_h_l_46 <X> T_21_21.sp4_h_r_2
 (13 1)  (1127 337)  (1127 337)  routing T_21_21.sp4_h_l_46 <X> T_21_21.sp4_h_r_2
 (12 4)  (1126 340)  (1126 340)  routing T_21_21.sp4_h_l_39 <X> T_21_21.sp4_h_r_5
 (13 5)  (1127 341)  (1127 341)  routing T_21_21.sp4_h_l_39 <X> T_21_21.sp4_h_r_5
 (9 12)  (1123 348)  (1123 348)  routing T_21_21.sp4_h_l_42 <X> T_21_21.sp4_h_r_10
 (10 12)  (1124 348)  (1124 348)  routing T_21_21.sp4_h_l_42 <X> T_21_21.sp4_h_r_10


LogicTile_24_21

 (12 6)  (1288 342)  (1288 342)  routing T_24_21.sp4_v_t_46 <X> T_24_21.sp4_h_l_40
 (11 7)  (1287 343)  (1287 343)  routing T_24_21.sp4_v_t_46 <X> T_24_21.sp4_h_l_40
 (13 7)  (1289 343)  (1289 343)  routing T_24_21.sp4_v_t_46 <X> T_24_21.sp4_h_l_40


IpCon_Tile_25_21

 (36 0)  (1366 336)  (1366 336)  LC_0 Logic Functioning bit
 (37 0)  (1367 336)  (1367 336)  LC_0 Logic Functioning bit
 (42 0)  (1372 336)  (1372 336)  LC_0 Logic Functioning bit
 (43 0)  (1373 336)  (1373 336)  LC_0 Logic Functioning bit
 (50 0)  (1380 336)  (1380 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 337)  (1366 337)  LC_0 Logic Functioning bit
 (37 1)  (1367 337)  (1367 337)  LC_0 Logic Functioning bit
 (42 1)  (1372 337)  (1372 337)  LC_0 Logic Functioning bit
 (43 1)  (1373 337)  (1373 337)  LC_0 Logic Functioning bit
 (36 2)  (1366 338)  (1366 338)  LC_1 Logic Functioning bit
 (37 2)  (1367 338)  (1367 338)  LC_1 Logic Functioning bit
 (42 2)  (1372 338)  (1372 338)  LC_1 Logic Functioning bit
 (43 2)  (1373 338)  (1373 338)  LC_1 Logic Functioning bit
 (50 2)  (1380 338)  (1380 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (12 3)  (1342 339)  (1342 339)  routing T_25_21.sp4_h_l_39 <X> T_25_21.sp4_v_t_39
 (36 3)  (1366 339)  (1366 339)  LC_1 Logic Functioning bit
 (37 3)  (1367 339)  (1367 339)  LC_1 Logic Functioning bit
 (42 3)  (1372 339)  (1372 339)  LC_1 Logic Functioning bit
 (43 3)  (1373 339)  (1373 339)  LC_1 Logic Functioning bit
 (36 4)  (1366 340)  (1366 340)  LC_2 Logic Functioning bit
 (37 4)  (1367 340)  (1367 340)  LC_2 Logic Functioning bit
 (42 4)  (1372 340)  (1372 340)  LC_2 Logic Functioning bit
 (43 4)  (1373 340)  (1373 340)  LC_2 Logic Functioning bit
 (50 4)  (1380 340)  (1380 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 341)  (1366 341)  LC_2 Logic Functioning bit
 (37 5)  (1367 341)  (1367 341)  LC_2 Logic Functioning bit
 (42 5)  (1372 341)  (1372 341)  LC_2 Logic Functioning bit
 (43 5)  (1373 341)  (1373 341)  LC_2 Logic Functioning bit
 (6 6)  (1336 342)  (1336 342)  routing T_25_21.sp4_h_l_47 <X> T_25_21.sp4_v_t_38
 (36 6)  (1366 342)  (1366 342)  LC_3 Logic Functioning bit
 (37 6)  (1367 342)  (1367 342)  LC_3 Logic Functioning bit
 (42 6)  (1372 342)  (1372 342)  LC_3 Logic Functioning bit
 (43 6)  (1373 342)  (1373 342)  LC_3 Logic Functioning bit
 (50 6)  (1380 342)  (1380 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (12 7)  (1342 343)  (1342 343)  routing T_25_21.sp4_h_l_40 <X> T_25_21.sp4_v_t_40
 (36 7)  (1366 343)  (1366 343)  LC_3 Logic Functioning bit
 (37 7)  (1367 343)  (1367 343)  LC_3 Logic Functioning bit
 (42 7)  (1372 343)  (1372 343)  LC_3 Logic Functioning bit
 (43 7)  (1373 343)  (1373 343)  LC_3 Logic Functioning bit
 (36 8)  (1366 344)  (1366 344)  LC_4 Logic Functioning bit
 (37 8)  (1367 344)  (1367 344)  LC_4 Logic Functioning bit
 (42 8)  (1372 344)  (1372 344)  LC_4 Logic Functioning bit
 (43 8)  (1373 344)  (1373 344)  LC_4 Logic Functioning bit
 (50 8)  (1380 344)  (1380 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 345)  (1366 345)  LC_4 Logic Functioning bit
 (37 9)  (1367 345)  (1367 345)  LC_4 Logic Functioning bit
 (42 9)  (1372 345)  (1372 345)  LC_4 Logic Functioning bit
 (43 9)  (1373 345)  (1373 345)  LC_4 Logic Functioning bit
 (36 10)  (1366 346)  (1366 346)  LC_5 Logic Functioning bit
 (37 10)  (1367 346)  (1367 346)  LC_5 Logic Functioning bit
 (42 10)  (1372 346)  (1372 346)  LC_5 Logic Functioning bit
 (43 10)  (1373 346)  (1373 346)  LC_5 Logic Functioning bit
 (50 10)  (1380 346)  (1380 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 347)  (1366 347)  LC_5 Logic Functioning bit
 (37 11)  (1367 347)  (1367 347)  LC_5 Logic Functioning bit
 (42 11)  (1372 347)  (1372 347)  LC_5 Logic Functioning bit
 (43 11)  (1373 347)  (1373 347)  LC_5 Logic Functioning bit
 (36 12)  (1366 348)  (1366 348)  LC_6 Logic Functioning bit
 (37 12)  (1367 348)  (1367 348)  LC_6 Logic Functioning bit
 (42 12)  (1372 348)  (1372 348)  LC_6 Logic Functioning bit
 (43 12)  (1373 348)  (1373 348)  LC_6 Logic Functioning bit
 (50 12)  (1380 348)  (1380 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 349)  (1366 349)  LC_6 Logic Functioning bit
 (37 13)  (1367 349)  (1367 349)  LC_6 Logic Functioning bit
 (42 13)  (1372 349)  (1372 349)  LC_6 Logic Functioning bit
 (43 13)  (1373 349)  (1373 349)  LC_6 Logic Functioning bit
 (36 14)  (1366 350)  (1366 350)  LC_7 Logic Functioning bit
 (37 14)  (1367 350)  (1367 350)  LC_7 Logic Functioning bit
 (42 14)  (1372 350)  (1372 350)  LC_7 Logic Functioning bit
 (43 14)  (1373 350)  (1373 350)  LC_7 Logic Functioning bit
 (50 14)  (1380 350)  (1380 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 351)  (1366 351)  LC_7 Logic Functioning bit
 (37 15)  (1367 351)  (1367 351)  LC_7 Logic Functioning bit
 (42 15)  (1372 351)  (1372 351)  LC_7 Logic Functioning bit
 (43 15)  (1373 351)  (1373 351)  LC_7 Logic Functioning bit


IpCon_Tile_0_20

 (36 0)  (36 320)  (36 320)  LC_0 Logic Functioning bit
 (37 0)  (37 320)  (37 320)  LC_0 Logic Functioning bit
 (42 0)  (42 320)  (42 320)  LC_0 Logic Functioning bit
 (43 0)  (43 320)  (43 320)  LC_0 Logic Functioning bit
 (50 0)  (50 320)  (50 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (12 1)  (12 321)  (12 321)  routing T_0_20.sp4_h_r_2 <X> T_0_20.sp4_v_b_2
 (36 1)  (36 321)  (36 321)  LC_0 Logic Functioning bit
 (37 1)  (37 321)  (37 321)  LC_0 Logic Functioning bit
 (42 1)  (42 321)  (42 321)  LC_0 Logic Functioning bit
 (43 1)  (43 321)  (43 321)  LC_0 Logic Functioning bit
 (36 2)  (36 322)  (36 322)  LC_1 Logic Functioning bit
 (37 2)  (37 322)  (37 322)  LC_1 Logic Functioning bit
 (42 2)  (42 322)  (42 322)  LC_1 Logic Functioning bit
 (43 2)  (43 322)  (43 322)  LC_1 Logic Functioning bit
 (50 2)  (50 322)  (50 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 323)  (36 323)  LC_1 Logic Functioning bit
 (37 3)  (37 323)  (37 323)  LC_1 Logic Functioning bit
 (42 3)  (42 323)  (42 323)  LC_1 Logic Functioning bit
 (43 3)  (43 323)  (43 323)  LC_1 Logic Functioning bit
 (6 4)  (6 324)  (6 324)  routing T_0_20.sp4_h_r_10 <X> T_0_20.sp4_v_b_3
 (36 4)  (36 324)  (36 324)  LC_2 Logic Functioning bit
 (37 4)  (37 324)  (37 324)  LC_2 Logic Functioning bit
 (42 4)  (42 324)  (42 324)  LC_2 Logic Functioning bit
 (43 4)  (43 324)  (43 324)  LC_2 Logic Functioning bit
 (50 4)  (50 324)  (50 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 325)  (36 325)  LC_2 Logic Functioning bit
 (37 5)  (37 325)  (37 325)  LC_2 Logic Functioning bit
 (42 5)  (42 325)  (42 325)  LC_2 Logic Functioning bit
 (43 5)  (43 325)  (43 325)  LC_2 Logic Functioning bit
 (36 6)  (36 326)  (36 326)  LC_3 Logic Functioning bit
 (37 6)  (37 326)  (37 326)  LC_3 Logic Functioning bit
 (42 6)  (42 326)  (42 326)  LC_3 Logic Functioning bit
 (43 6)  (43 326)  (43 326)  LC_3 Logic Functioning bit
 (50 6)  (50 326)  (50 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 327)  (36 327)  LC_3 Logic Functioning bit
 (37 7)  (37 327)  (37 327)  LC_3 Logic Functioning bit
 (42 7)  (42 327)  (42 327)  LC_3 Logic Functioning bit
 (43 7)  (43 327)  (43 327)  LC_3 Logic Functioning bit
 (3 8)  (3 328)  (3 328)  routing T_0_20.sp12_h_r_1 <X> T_0_20.sp12_v_b_1
 (36 8)  (36 328)  (36 328)  LC_4 Logic Functioning bit
 (37 8)  (37 328)  (37 328)  LC_4 Logic Functioning bit
 (42 8)  (42 328)  (42 328)  LC_4 Logic Functioning bit
 (43 8)  (43 328)  (43 328)  LC_4 Logic Functioning bit
 (50 8)  (50 328)  (50 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (3 9)  (3 329)  (3 329)  routing T_0_20.sp12_h_r_1 <X> T_0_20.sp12_v_b_1
 (36 9)  (36 329)  (36 329)  LC_4 Logic Functioning bit
 (37 9)  (37 329)  (37 329)  LC_4 Logic Functioning bit
 (42 9)  (42 329)  (42 329)  LC_4 Logic Functioning bit
 (43 9)  (43 329)  (43 329)  LC_4 Logic Functioning bit
 (36 10)  (36 330)  (36 330)  LC_5 Logic Functioning bit
 (37 10)  (37 330)  (37 330)  LC_5 Logic Functioning bit
 (42 10)  (42 330)  (42 330)  LC_5 Logic Functioning bit
 (43 10)  (43 330)  (43 330)  LC_5 Logic Functioning bit
 (50 10)  (50 330)  (50 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 331)  (36 331)  LC_5 Logic Functioning bit
 (37 11)  (37 331)  (37 331)  LC_5 Logic Functioning bit
 (42 11)  (42 331)  (42 331)  LC_5 Logic Functioning bit
 (43 11)  (43 331)  (43 331)  LC_5 Logic Functioning bit
 (36 12)  (36 332)  (36 332)  LC_6 Logic Functioning bit
 (37 12)  (37 332)  (37 332)  LC_6 Logic Functioning bit
 (42 12)  (42 332)  (42 332)  LC_6 Logic Functioning bit
 (43 12)  (43 332)  (43 332)  LC_6 Logic Functioning bit
 (50 12)  (50 332)  (50 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 333)  (36 333)  LC_6 Logic Functioning bit
 (37 13)  (37 333)  (37 333)  LC_6 Logic Functioning bit
 (42 13)  (42 333)  (42 333)  LC_6 Logic Functioning bit
 (43 13)  (43 333)  (43 333)  LC_6 Logic Functioning bit
 (3 14)  (3 334)  (3 334)  routing T_0_20.sp12_h_r_1 <X> T_0_20.sp12_v_t_22
 (36 14)  (36 334)  (36 334)  LC_7 Logic Functioning bit
 (37 14)  (37 334)  (37 334)  LC_7 Logic Functioning bit
 (42 14)  (42 334)  (42 334)  LC_7 Logic Functioning bit
 (43 14)  (43 334)  (43 334)  LC_7 Logic Functioning bit
 (50 14)  (50 334)  (50 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (3 15)  (3 335)  (3 335)  routing T_0_20.sp12_h_r_1 <X> T_0_20.sp12_v_t_22
 (36 15)  (36 335)  (36 335)  LC_7 Logic Functioning bit
 (37 15)  (37 335)  (37 335)  LC_7 Logic Functioning bit
 (42 15)  (42 335)  (42 335)  LC_7 Logic Functioning bit
 (43 15)  (43 335)  (43 335)  LC_7 Logic Functioning bit


LogicTile_1_20

 (21 0)  (75 320)  (75 320)  routing T_1_20.wire_logic_cluster/lc_3/out <X> T_1_20.lc_trk_g0_3
 (22 0)  (76 320)  (76 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (80 320)  (80 320)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (82 320)  (82 320)  routing T_1_20.lc_trk_g2_1 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 320)  (83 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (85 320)  (85 320)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 320)  (86 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 320)  (87 320)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 320)  (90 320)  LC_0 Logic Functioning bit
 (37 0)  (91 320)  (91 320)  LC_0 Logic Functioning bit
 (38 0)  (92 320)  (92 320)  LC_0 Logic Functioning bit
 (39 0)  (93 320)  (93 320)  LC_0 Logic Functioning bit
 (26 1)  (80 321)  (80 321)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (81 321)  (81 321)  routing T_1_20.lc_trk_g1_7 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 321)  (83 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (91 321)  (91 321)  LC_0 Logic Functioning bit
 (39 1)  (93 321)  (93 321)  LC_0 Logic Functioning bit
 (40 1)  (94 321)  (94 321)  LC_0 Logic Functioning bit
 (42 1)  (96 321)  (96 321)  LC_0 Logic Functioning bit
 (52 1)  (106 321)  (106 321)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (54 322)  (54 322)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (1 2)  (55 322)  (55 322)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (2 2)  (56 322)  (56 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (80 322)  (80 322)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (36 2)  (90 322)  (90 322)  LC_1 Logic Functioning bit
 (38 2)  (92 322)  (92 322)  LC_1 Logic Functioning bit
 (41 2)  (95 322)  (95 322)  LC_1 Logic Functioning bit
 (43 2)  (97 322)  (97 322)  LC_1 Logic Functioning bit
 (45 2)  (99 322)  (99 322)  LC_1 Logic Functioning bit
 (53 2)  (107 322)  (107 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (54 323)  (54 323)  routing T_1_20.glb_netwk_7 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (28 3)  (82 323)  (82 323)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 323)  (83 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (91 323)  (91 323)  LC_1 Logic Functioning bit
 (39 3)  (93 323)  (93 323)  LC_1 Logic Functioning bit
 (40 3)  (94 323)  (94 323)  LC_1 Logic Functioning bit
 (42 3)  (96 323)  (96 323)  LC_1 Logic Functioning bit
 (0 4)  (54 324)  (54 324)  routing T_1_20.glb_netwk_5 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (1 4)  (55 324)  (55 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (29 4)  (83 324)  (83 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (85 324)  (85 324)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 324)  (86 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 324)  (87 324)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 324)  (88 324)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (94 324)  (94 324)  LC_2 Logic Functioning bit
 (41 4)  (95 324)  (95 324)  LC_2 Logic Functioning bit
 (42 4)  (96 324)  (96 324)  LC_2 Logic Functioning bit
 (43 4)  (97 324)  (97 324)  LC_2 Logic Functioning bit
 (48 4)  (102 324)  (102 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (28 5)  (82 325)  (82 325)  routing T_1_20.lc_trk_g2_0 <X> T_1_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 325)  (83 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (84 325)  (84 325)  routing T_1_20.lc_trk_g0_3 <X> T_1_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (90 325)  (90 325)  LC_2 Logic Functioning bit
 (37 5)  (91 325)  (91 325)  LC_2 Logic Functioning bit
 (38 5)  (92 325)  (92 325)  LC_2 Logic Functioning bit
 (39 5)  (93 325)  (93 325)  LC_2 Logic Functioning bit
 (22 6)  (76 326)  (76 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (77 326)  (77 326)  routing T_1_20.sp4_v_b_23 <X> T_1_20.lc_trk_g1_7
 (24 6)  (78 326)  (78 326)  routing T_1_20.sp4_v_b_23 <X> T_1_20.lc_trk_g1_7
 (26 6)  (80 326)  (80 326)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.wire_logic_cluster/lc_3/in_0
 (36 6)  (90 326)  (90 326)  LC_3 Logic Functioning bit
 (38 6)  (92 326)  (92 326)  LC_3 Logic Functioning bit
 (41 6)  (95 326)  (95 326)  LC_3 Logic Functioning bit
 (43 6)  (97 326)  (97 326)  LC_3 Logic Functioning bit
 (45 6)  (99 326)  (99 326)  LC_3 Logic Functioning bit
 (27 7)  (81 327)  (81 327)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (82 327)  (82 327)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 327)  (83 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (91 327)  (91 327)  LC_3 Logic Functioning bit
 (39 7)  (93 327)  (93 327)  LC_3 Logic Functioning bit
 (40 7)  (94 327)  (94 327)  LC_3 Logic Functioning bit
 (42 7)  (96 327)  (96 327)  LC_3 Logic Functioning bit
 (48 7)  (102 327)  (102 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (71 328)  (71 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (72 328)  (72 328)  routing T_1_20.wire_logic_cluster/lc_1/out <X> T_1_20.lc_trk_g2_1
 (29 8)  (83 328)  (83 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 328)  (85 328)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 328)  (86 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 328)  (87 328)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 328)  (88 328)  routing T_1_20.lc_trk_g3_4 <X> T_1_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (91 328)  (91 328)  LC_4 Logic Functioning bit
 (39 8)  (93 328)  (93 328)  LC_4 Logic Functioning bit
 (41 8)  (95 328)  (95 328)  LC_4 Logic Functioning bit
 (43 8)  (97 328)  (97 328)  LC_4 Logic Functioning bit
 (15 9)  (69 329)  (69 329)  routing T_1_20.sp4_v_t_29 <X> T_1_20.lc_trk_g2_0
 (16 9)  (70 329)  (70 329)  routing T_1_20.sp4_v_t_29 <X> T_1_20.lc_trk_g2_0
 (17 9)  (71 329)  (71 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (30 9)  (84 329)  (84 329)  routing T_1_20.lc_trk_g0_3 <X> T_1_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (91 329)  (91 329)  LC_4 Logic Functioning bit
 (39 9)  (93 329)  (93 329)  LC_4 Logic Functioning bit
 (41 9)  (95 329)  (95 329)  LC_4 Logic Functioning bit
 (43 9)  (97 329)  (97 329)  LC_4 Logic Functioning bit
 (48 9)  (102 329)  (102 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (70 330)  (70 330)  routing T_1_20.sp12_v_b_21 <X> T_1_20.lc_trk_g2_5
 (17 10)  (71 330)  (71 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (79 330)  (79 330)  routing T_1_20.wire_logic_cluster/lc_6/out <X> T_1_20.lc_trk_g2_6
 (28 10)  (82 330)  (82 330)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 330)  (83 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 330)  (84 330)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 330)  (86 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 330)  (87 330)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 330)  (88 330)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 330)  (90 330)  LC_5 Logic Functioning bit
 (37 10)  (91 330)  (91 330)  LC_5 Logic Functioning bit
 (38 10)  (92 330)  (92 330)  LC_5 Logic Functioning bit
 (39 10)  (93 330)  (93 330)  LC_5 Logic Functioning bit
 (18 11)  (72 331)  (72 331)  routing T_1_20.sp12_v_b_21 <X> T_1_20.lc_trk_g2_5
 (22 11)  (76 331)  (76 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (81 331)  (81 331)  routing T_1_20.lc_trk_g3_0 <X> T_1_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 331)  (82 331)  routing T_1_20.lc_trk_g3_0 <X> T_1_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 331)  (83 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (84 331)  (84 331)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (85 331)  (85 331)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (91 331)  (91 331)  LC_5 Logic Functioning bit
 (39 11)  (93 331)  (93 331)  LC_5 Logic Functioning bit
 (40 11)  (94 331)  (94 331)  LC_5 Logic Functioning bit
 (42 11)  (96 331)  (96 331)  LC_5 Logic Functioning bit
 (52 11)  (106 331)  (106 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (11 12)  (65 332)  (65 332)  routing T_1_20.sp4_v_t_45 <X> T_1_20.sp4_v_b_11
 (22 12)  (76 332)  (76 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (77 332)  (77 332)  routing T_1_20.sp12_v_b_11 <X> T_1_20.lc_trk_g3_3
 (36 12)  (90 332)  (90 332)  LC_6 Logic Functioning bit
 (38 12)  (92 332)  (92 332)  LC_6 Logic Functioning bit
 (41 12)  (95 332)  (95 332)  LC_6 Logic Functioning bit
 (43 12)  (97 332)  (97 332)  LC_6 Logic Functioning bit
 (45 12)  (99 332)  (99 332)  LC_6 Logic Functioning bit
 (12 13)  (66 333)  (66 333)  routing T_1_20.sp4_v_t_45 <X> T_1_20.sp4_v_b_11
 (16 13)  (70 333)  (70 333)  routing T_1_20.sp12_v_b_8 <X> T_1_20.lc_trk_g3_0
 (17 13)  (71 333)  (71 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (80 333)  (80 333)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (81 333)  (81 333)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (82 333)  (82 333)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 333)  (83 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (91 333)  (91 333)  LC_6 Logic Functioning bit
 (39 13)  (93 333)  (93 333)  LC_6 Logic Functioning bit
 (40 13)  (94 333)  (94 333)  LC_6 Logic Functioning bit
 (42 13)  (96 333)  (96 333)  LC_6 Logic Functioning bit
 (47 13)  (101 333)  (101 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (54 334)  (54 334)  routing T_1_20.glb_netwk_6 <X> T_1_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 334)  (55 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (54 335)  (54 335)  routing T_1_20.glb_netwk_6 <X> T_1_20.wire_logic_cluster/lc_7/s_r
 (16 15)  (70 335)  (70 335)  routing T_1_20.sp12_v_b_12 <X> T_1_20.lc_trk_g3_4
 (17 15)  (71 335)  (71 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_2_20

 (6 0)  (114 320)  (114 320)  routing T_2_20.sp4_h_r_7 <X> T_2_20.sp4_v_b_0
 (31 0)  (139 320)  (139 320)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 320)  (140 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 320)  (142 320)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 320)  (144 320)  LC_0 Logic Functioning bit
 (37 0)  (145 320)  (145 320)  LC_0 Logic Functioning bit
 (38 0)  (146 320)  (146 320)  LC_0 Logic Functioning bit
 (39 0)  (147 320)  (147 320)  LC_0 Logic Functioning bit
 (45 0)  (153 320)  (153 320)  LC_0 Logic Functioning bit
 (31 1)  (139 321)  (139 321)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (144 321)  (144 321)  LC_0 Logic Functioning bit
 (37 1)  (145 321)  (145 321)  LC_0 Logic Functioning bit
 (38 1)  (146 321)  (146 321)  LC_0 Logic Functioning bit
 (39 1)  (147 321)  (147 321)  LC_0 Logic Functioning bit
 (0 2)  (108 322)  (108 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (1 2)  (109 322)  (109 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (110 322)  (110 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 322)  (122 322)  routing T_2_20.sp4_v_t_1 <X> T_2_20.lc_trk_g0_4
 (31 2)  (139 322)  (139 322)  routing T_2_20.lc_trk_g0_4 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 322)  (140 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (144 322)  (144 322)  LC_1 Logic Functioning bit
 (37 2)  (145 322)  (145 322)  LC_1 Logic Functioning bit
 (38 2)  (146 322)  (146 322)  LC_1 Logic Functioning bit
 (39 2)  (147 322)  (147 322)  LC_1 Logic Functioning bit
 (45 2)  (153 322)  (153 322)  LC_1 Logic Functioning bit
 (0 3)  (108 323)  (108 323)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (14 3)  (122 323)  (122 323)  routing T_2_20.sp4_v_t_1 <X> T_2_20.lc_trk_g0_4
 (16 3)  (124 323)  (124 323)  routing T_2_20.sp4_v_t_1 <X> T_2_20.lc_trk_g0_4
 (17 3)  (125 323)  (125 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (144 323)  (144 323)  LC_1 Logic Functioning bit
 (37 3)  (145 323)  (145 323)  LC_1 Logic Functioning bit
 (38 3)  (146 323)  (146 323)  LC_1 Logic Functioning bit
 (39 3)  (147 323)  (147 323)  LC_1 Logic Functioning bit
 (0 4)  (108 324)  (108 324)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_7/cen
 (1 4)  (109 324)  (109 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (122 324)  (122 324)  routing T_2_20.sp4_h_l_5 <X> T_2_20.lc_trk_g1_0
 (15 4)  (123 324)  (123 324)  routing T_2_20.sp4_h_r_1 <X> T_2_20.lc_trk_g1_1
 (16 4)  (124 324)  (124 324)  routing T_2_20.sp4_h_r_1 <X> T_2_20.lc_trk_g1_1
 (17 4)  (125 324)  (125 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (129 324)  (129 324)  routing T_2_20.sp4_h_r_19 <X> T_2_20.lc_trk_g1_3
 (22 4)  (130 324)  (130 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (131 324)  (131 324)  routing T_2_20.sp4_h_r_19 <X> T_2_20.lc_trk_g1_3
 (24 4)  (132 324)  (132 324)  routing T_2_20.sp4_h_r_19 <X> T_2_20.lc_trk_g1_3
 (32 4)  (140 324)  (140 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 324)  (141 324)  routing T_2_20.lc_trk_g2_3 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 324)  (144 324)  LC_2 Logic Functioning bit
 (37 4)  (145 324)  (145 324)  LC_2 Logic Functioning bit
 (38 4)  (146 324)  (146 324)  LC_2 Logic Functioning bit
 (39 4)  (147 324)  (147 324)  LC_2 Logic Functioning bit
 (45 4)  (153 324)  (153 324)  LC_2 Logic Functioning bit
 (46 4)  (154 324)  (154 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (109 325)  (109 325)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_7/cen
 (4 5)  (112 325)  (112 325)  routing T_2_20.sp4_v_t_47 <X> T_2_20.sp4_h_r_3
 (8 5)  (116 325)  (116 325)  routing T_2_20.sp4_v_t_36 <X> T_2_20.sp4_v_b_4
 (10 5)  (118 325)  (118 325)  routing T_2_20.sp4_v_t_36 <X> T_2_20.sp4_v_b_4
 (14 5)  (122 325)  (122 325)  routing T_2_20.sp4_h_l_5 <X> T_2_20.lc_trk_g1_0
 (15 5)  (123 325)  (123 325)  routing T_2_20.sp4_h_l_5 <X> T_2_20.lc_trk_g1_0
 (16 5)  (124 325)  (124 325)  routing T_2_20.sp4_h_l_5 <X> T_2_20.lc_trk_g1_0
 (17 5)  (125 325)  (125 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (126 325)  (126 325)  routing T_2_20.sp4_h_r_1 <X> T_2_20.lc_trk_g1_1
 (21 5)  (129 325)  (129 325)  routing T_2_20.sp4_h_r_19 <X> T_2_20.lc_trk_g1_3
 (31 5)  (139 325)  (139 325)  routing T_2_20.lc_trk_g2_3 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (144 325)  (144 325)  LC_2 Logic Functioning bit
 (37 5)  (145 325)  (145 325)  LC_2 Logic Functioning bit
 (38 5)  (146 325)  (146 325)  LC_2 Logic Functioning bit
 (39 5)  (147 325)  (147 325)  LC_2 Logic Functioning bit
 (32 6)  (140 326)  (140 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 326)  (142 326)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 326)  (144 326)  LC_3 Logic Functioning bit
 (37 6)  (145 326)  (145 326)  LC_3 Logic Functioning bit
 (38 6)  (146 326)  (146 326)  LC_3 Logic Functioning bit
 (39 6)  (147 326)  (147 326)  LC_3 Logic Functioning bit
 (45 6)  (153 326)  (153 326)  LC_3 Logic Functioning bit
 (22 7)  (130 327)  (130 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (131 327)  (131 327)  routing T_2_20.sp4_h_r_6 <X> T_2_20.lc_trk_g1_6
 (24 7)  (132 327)  (132 327)  routing T_2_20.sp4_h_r_6 <X> T_2_20.lc_trk_g1_6
 (25 7)  (133 327)  (133 327)  routing T_2_20.sp4_h_r_6 <X> T_2_20.lc_trk_g1_6
 (31 7)  (139 327)  (139 327)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (144 327)  (144 327)  LC_3 Logic Functioning bit
 (37 7)  (145 327)  (145 327)  LC_3 Logic Functioning bit
 (38 7)  (146 327)  (146 327)  LC_3 Logic Functioning bit
 (39 7)  (147 327)  (147 327)  LC_3 Logic Functioning bit
 (3 8)  (111 328)  (111 328)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_b_1
 (11 8)  (119 328)  (119 328)  routing T_2_20.sp4_v_t_40 <X> T_2_20.sp4_v_b_8
 (22 8)  (130 328)  (130 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (131 328)  (131 328)  routing T_2_20.sp12_v_b_11 <X> T_2_20.lc_trk_g2_3
 (25 8)  (133 328)  (133 328)  routing T_2_20.sp4_h_r_42 <X> T_2_20.lc_trk_g2_2
 (32 8)  (140 328)  (140 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (142 328)  (142 328)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 328)  (144 328)  LC_4 Logic Functioning bit
 (37 8)  (145 328)  (145 328)  LC_4 Logic Functioning bit
 (38 8)  (146 328)  (146 328)  LC_4 Logic Functioning bit
 (39 8)  (147 328)  (147 328)  LC_4 Logic Functioning bit
 (45 8)  (153 328)  (153 328)  LC_4 Logic Functioning bit
 (3 9)  (111 329)  (111 329)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_b_1
 (12 9)  (120 329)  (120 329)  routing T_2_20.sp4_v_t_40 <X> T_2_20.sp4_v_b_8
 (22 9)  (130 329)  (130 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (131 329)  (131 329)  routing T_2_20.sp4_h_r_42 <X> T_2_20.lc_trk_g2_2
 (24 9)  (132 329)  (132 329)  routing T_2_20.sp4_h_r_42 <X> T_2_20.lc_trk_g2_2
 (25 9)  (133 329)  (133 329)  routing T_2_20.sp4_h_r_42 <X> T_2_20.lc_trk_g2_2
 (36 9)  (144 329)  (144 329)  LC_4 Logic Functioning bit
 (37 9)  (145 329)  (145 329)  LC_4 Logic Functioning bit
 (38 9)  (146 329)  (146 329)  LC_4 Logic Functioning bit
 (39 9)  (147 329)  (147 329)  LC_4 Logic Functioning bit
 (13 10)  (121 330)  (121 330)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_45
 (32 10)  (140 330)  (140 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 330)  (142 330)  routing T_2_20.lc_trk_g1_1 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 330)  (144 330)  LC_5 Logic Functioning bit
 (37 10)  (145 330)  (145 330)  LC_5 Logic Functioning bit
 (38 10)  (146 330)  (146 330)  LC_5 Logic Functioning bit
 (39 10)  (147 330)  (147 330)  LC_5 Logic Functioning bit
 (45 10)  (153 330)  (153 330)  LC_5 Logic Functioning bit
 (12 11)  (120 331)  (120 331)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_45
 (36 11)  (144 331)  (144 331)  LC_5 Logic Functioning bit
 (37 11)  (145 331)  (145 331)  LC_5 Logic Functioning bit
 (38 11)  (146 331)  (146 331)  LC_5 Logic Functioning bit
 (39 11)  (147 331)  (147 331)  LC_5 Logic Functioning bit
 (4 12)  (112 332)  (112 332)  routing T_2_20.sp4_h_l_44 <X> T_2_20.sp4_v_b_9
 (5 13)  (113 333)  (113 333)  routing T_2_20.sp4_h_l_44 <X> T_2_20.sp4_v_b_9
 (9 13)  (117 333)  (117 333)  routing T_2_20.sp4_v_t_47 <X> T_2_20.sp4_v_b_10
 (0 14)  (108 334)  (108 334)  routing T_2_20.glb_netwk_6 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 334)  (109 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (121 334)  (121 334)  routing T_2_20.sp4_h_r_11 <X> T_2_20.sp4_v_t_46
 (0 15)  (108 335)  (108 335)  routing T_2_20.glb_netwk_6 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (12 15)  (120 335)  (120 335)  routing T_2_20.sp4_h_r_11 <X> T_2_20.sp4_v_t_46


LogicTile_3_20

 (14 0)  (176 320)  (176 320)  routing T_3_20.bnr_op_0 <X> T_3_20.lc_trk_g0_0
 (28 0)  (190 320)  (190 320)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 320)  (191 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 320)  (192 320)  routing T_3_20.lc_trk_g2_5 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 320)  (194 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (198 320)  (198 320)  LC_0 Logic Functioning bit
 (39 0)  (201 320)  (201 320)  LC_0 Logic Functioning bit
 (41 0)  (203 320)  (203 320)  LC_0 Logic Functioning bit
 (42 0)  (204 320)  (204 320)  LC_0 Logic Functioning bit
 (44 0)  (206 320)  (206 320)  LC_0 Logic Functioning bit
 (48 0)  (210 320)  (210 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (176 321)  (176 321)  routing T_3_20.bnr_op_0 <X> T_3_20.lc_trk_g0_0
 (17 1)  (179 321)  (179 321)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (32 1)  (194 321)  (194 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (195 321)  (195 321)  routing T_3_20.lc_trk_g2_0 <X> T_3_20.input_2_0
 (36 1)  (198 321)  (198 321)  LC_0 Logic Functioning bit
 (39 1)  (201 321)  (201 321)  LC_0 Logic Functioning bit
 (41 1)  (203 321)  (203 321)  LC_0 Logic Functioning bit
 (42 1)  (204 321)  (204 321)  LC_0 Logic Functioning bit
 (49 1)  (211 321)  (211 321)  Carry_In_Mux bit 

 (53 1)  (215 321)  (215 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (28 2)  (190 322)  (190 322)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 322)  (191 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 322)  (192 322)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 322)  (194 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 322)  (198 322)  LC_1 Logic Functioning bit
 (39 2)  (201 322)  (201 322)  LC_1 Logic Functioning bit
 (41 2)  (203 322)  (203 322)  LC_1 Logic Functioning bit
 (42 2)  (204 322)  (204 322)  LC_1 Logic Functioning bit
 (44 2)  (206 322)  (206 322)  LC_1 Logic Functioning bit
 (48 2)  (210 322)  (210 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (213 322)  (213 322)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (30 3)  (192 323)  (192 323)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 323)  (194 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 323)  (195 323)  routing T_3_20.lc_trk_g2_1 <X> T_3_20.input_2_1
 (36 3)  (198 323)  (198 323)  LC_1 Logic Functioning bit
 (39 3)  (201 323)  (201 323)  LC_1 Logic Functioning bit
 (41 3)  (203 323)  (203 323)  LC_1 Logic Functioning bit
 (42 3)  (204 323)  (204 323)  LC_1 Logic Functioning bit
 (48 3)  (210 323)  (210 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (183 324)  (183 324)  routing T_3_20.lft_op_3 <X> T_3_20.lc_trk_g1_3
 (22 4)  (184 324)  (184 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (186 324)  (186 324)  routing T_3_20.lft_op_3 <X> T_3_20.lc_trk_g1_3
 (25 4)  (187 324)  (187 324)  routing T_3_20.bnr_op_2 <X> T_3_20.lc_trk_g1_2
 (28 4)  (190 324)  (190 324)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 324)  (191 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 324)  (192 324)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 324)  (194 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 324)  (198 324)  LC_2 Logic Functioning bit
 (39 4)  (201 324)  (201 324)  LC_2 Logic Functioning bit
 (41 4)  (203 324)  (203 324)  LC_2 Logic Functioning bit
 (42 4)  (204 324)  (204 324)  LC_2 Logic Functioning bit
 (44 4)  (206 324)  (206 324)  LC_2 Logic Functioning bit
 (48 4)  (210 324)  (210 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (213 324)  (213 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (184 325)  (184 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (187 325)  (187 325)  routing T_3_20.bnr_op_2 <X> T_3_20.lc_trk_g1_2
 (30 5)  (192 325)  (192 325)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 325)  (194 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (195 325)  (195 325)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.input_2_2
 (35 5)  (197 325)  (197 325)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.input_2_2
 (36 5)  (198 325)  (198 325)  LC_2 Logic Functioning bit
 (39 5)  (201 325)  (201 325)  LC_2 Logic Functioning bit
 (41 5)  (203 325)  (203 325)  LC_2 Logic Functioning bit
 (42 5)  (204 325)  (204 325)  LC_2 Logic Functioning bit
 (48 5)  (210 325)  (210 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (184 326)  (184 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (186 326)  (186 326)  routing T_3_20.top_op_7 <X> T_3_20.lc_trk_g1_7
 (27 6)  (189 326)  (189 326)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 326)  (191 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 326)  (192 326)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 326)  (194 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 326)  (198 326)  LC_3 Logic Functioning bit
 (39 6)  (201 326)  (201 326)  LC_3 Logic Functioning bit
 (41 6)  (203 326)  (203 326)  LC_3 Logic Functioning bit
 (42 6)  (204 326)  (204 326)  LC_3 Logic Functioning bit
 (44 6)  (206 326)  (206 326)  LC_3 Logic Functioning bit
 (48 6)  (210 326)  (210 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (214 326)  (214 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (183 327)  (183 327)  routing T_3_20.top_op_7 <X> T_3_20.lc_trk_g1_7
 (30 7)  (192 327)  (192 327)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 327)  (194 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (195 327)  (195 327)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.input_2_3
 (35 7)  (197 327)  (197 327)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.input_2_3
 (36 7)  (198 327)  (198 327)  LC_3 Logic Functioning bit
 (39 7)  (201 327)  (201 327)  LC_3 Logic Functioning bit
 (41 7)  (203 327)  (203 327)  LC_3 Logic Functioning bit
 (42 7)  (204 327)  (204 327)  LC_3 Logic Functioning bit
 (48 7)  (210 327)  (210 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (177 328)  (177 328)  routing T_3_20.tnl_op_1 <X> T_3_20.lc_trk_g2_1
 (17 8)  (179 328)  (179 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (184 328)  (184 328)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (186 328)  (186 328)  routing T_3_20.tnl_op_3 <X> T_3_20.lc_trk_g2_3
 (32 8)  (194 328)  (194 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (197 328)  (197 328)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.input_2_4
 (36 8)  (198 328)  (198 328)  LC_4 Logic Functioning bit
 (39 8)  (201 328)  (201 328)  LC_4 Logic Functioning bit
 (41 8)  (203 328)  (203 328)  LC_4 Logic Functioning bit
 (42 8)  (204 328)  (204 328)  LC_4 Logic Functioning bit
 (44 8)  (206 328)  (206 328)  LC_4 Logic Functioning bit
 (52 8)  (214 328)  (214 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (12 9)  (174 329)  (174 329)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_v_b_8
 (14 9)  (176 329)  (176 329)  routing T_3_20.tnl_op_0 <X> T_3_20.lc_trk_g2_0
 (15 9)  (177 329)  (177 329)  routing T_3_20.tnl_op_0 <X> T_3_20.lc_trk_g2_0
 (17 9)  (179 329)  (179 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (180 329)  (180 329)  routing T_3_20.tnl_op_1 <X> T_3_20.lc_trk_g2_1
 (21 9)  (183 329)  (183 329)  routing T_3_20.tnl_op_3 <X> T_3_20.lc_trk_g2_3
 (22 9)  (184 329)  (184 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (186 329)  (186 329)  routing T_3_20.tnl_op_2 <X> T_3_20.lc_trk_g2_2
 (25 9)  (187 329)  (187 329)  routing T_3_20.tnl_op_2 <X> T_3_20.lc_trk_g2_2
 (32 9)  (194 329)  (194 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (195 329)  (195 329)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.input_2_4
 (34 9)  (196 329)  (196 329)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.input_2_4
 (35 9)  (197 329)  (197 329)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.input_2_4
 (37 9)  (199 329)  (199 329)  LC_4 Logic Functioning bit
 (38 9)  (200 329)  (200 329)  LC_4 Logic Functioning bit
 (40 9)  (202 329)  (202 329)  LC_4 Logic Functioning bit
 (43 9)  (205 329)  (205 329)  LC_4 Logic Functioning bit
 (53 9)  (215 329)  (215 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (170 330)  (170 330)  routing T_3_20.sp4_h_r_7 <X> T_3_20.sp4_h_l_42
 (17 10)  (179 330)  (179 330)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (180 330)  (180 330)  routing T_3_20.bnl_op_5 <X> T_3_20.lc_trk_g2_5
 (21 10)  (183 330)  (183 330)  routing T_3_20.bnl_op_7 <X> T_3_20.lc_trk_g2_7
 (22 10)  (184 330)  (184 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (187 330)  (187 330)  routing T_3_20.bnl_op_6 <X> T_3_20.lc_trk_g2_6
 (29 10)  (191 330)  (191 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 330)  (194 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (198 330)  (198 330)  LC_5 Logic Functioning bit
 (37 10)  (199 330)  (199 330)  LC_5 Logic Functioning bit
 (38 10)  (200 330)  (200 330)  LC_5 Logic Functioning bit
 (39 10)  (201 330)  (201 330)  LC_5 Logic Functioning bit
 (44 10)  (206 330)  (206 330)  LC_5 Logic Functioning bit
 (47 10)  (209 330)  (209 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (214 330)  (214 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (180 331)  (180 331)  routing T_3_20.bnl_op_5 <X> T_3_20.lc_trk_g2_5
 (21 11)  (183 331)  (183 331)  routing T_3_20.bnl_op_7 <X> T_3_20.lc_trk_g2_7
 (22 11)  (184 331)  (184 331)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (187 331)  (187 331)  routing T_3_20.bnl_op_6 <X> T_3_20.lc_trk_g2_6
 (40 11)  (202 331)  (202 331)  LC_5 Logic Functioning bit
 (41 11)  (203 331)  (203 331)  LC_5 Logic Functioning bit
 (42 11)  (204 331)  (204 331)  LC_5 Logic Functioning bit
 (43 11)  (205 331)  (205 331)  LC_5 Logic Functioning bit
 (48 11)  (210 331)  (210 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (2 12)  (164 332)  (164 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (27 12)  (189 332)  (189 332)  routing T_3_20.lc_trk_g1_2 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 332)  (191 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 332)  (194 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (198 332)  (198 332)  LC_6 Logic Functioning bit
 (37 12)  (199 332)  (199 332)  LC_6 Logic Functioning bit
 (38 12)  (200 332)  (200 332)  LC_6 Logic Functioning bit
 (39 12)  (201 332)  (201 332)  LC_6 Logic Functioning bit
 (44 12)  (206 332)  (206 332)  LC_6 Logic Functioning bit
 (52 12)  (214 332)  (214 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (30 13)  (192 333)  (192 333)  routing T_3_20.lc_trk_g1_2 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (40 13)  (202 333)  (202 333)  LC_6 Logic Functioning bit
 (41 13)  (203 333)  (203 333)  LC_6 Logic Functioning bit
 (42 13)  (204 333)  (204 333)  LC_6 Logic Functioning bit
 (43 13)  (205 333)  (205 333)  LC_6 Logic Functioning bit
 (48 13)  (210 333)  (210 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (183 334)  (183 334)  routing T_3_20.rgt_op_7 <X> T_3_20.lc_trk_g3_7
 (22 14)  (184 334)  (184 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (186 334)  (186 334)  routing T_3_20.rgt_op_7 <X> T_3_20.lc_trk_g3_7
 (27 14)  (189 334)  (189 334)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 334)  (191 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 334)  (194 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (198 334)  (198 334)  LC_7 Logic Functioning bit
 (38 14)  (200 334)  (200 334)  LC_7 Logic Functioning bit
 (40 14)  (202 334)  (202 334)  LC_7 Logic Functioning bit
 (42 14)  (204 334)  (204 334)  LC_7 Logic Functioning bit
 (47 14)  (209 334)  (209 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (8 15)  (170 335)  (170 335)  routing T_3_20.sp4_v_b_7 <X> T_3_20.sp4_v_t_47
 (10 15)  (172 335)  (172 335)  routing T_3_20.sp4_v_b_7 <X> T_3_20.sp4_v_t_47
 (30 15)  (192 335)  (192 335)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (198 335)  (198 335)  LC_7 Logic Functioning bit
 (38 15)  (200 335)  (200 335)  LC_7 Logic Functioning bit
 (40 15)  (202 335)  (202 335)  LC_7 Logic Functioning bit
 (42 15)  (204 335)  (204 335)  LC_7 Logic Functioning bit


LogicTile_4_20

 (17 0)  (233 320)  (233 320)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (234 320)  (234 320)  routing T_4_20.bnr_op_1 <X> T_4_20.lc_trk_g0_1
 (21 0)  (237 320)  (237 320)  routing T_4_20.wire_logic_cluster/lc_3/out <X> T_4_20.lc_trk_g0_3
 (22 0)  (238 320)  (238 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (248 320)  (248 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 320)  (249 320)  routing T_4_20.lc_trk_g2_1 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (256 320)  (256 320)  LC_0 Logic Functioning bit
 (41 0)  (257 320)  (257 320)  LC_0 Logic Functioning bit
 (42 0)  (258 320)  (258 320)  LC_0 Logic Functioning bit
 (43 0)  (259 320)  (259 320)  LC_0 Logic Functioning bit
 (12 1)  (228 321)  (228 321)  routing T_4_20.sp4_h_r_2 <X> T_4_20.sp4_v_b_2
 (18 1)  (234 321)  (234 321)  routing T_4_20.bnr_op_1 <X> T_4_20.lc_trk_g0_1
 (40 1)  (256 321)  (256 321)  LC_0 Logic Functioning bit
 (41 1)  (257 321)  (257 321)  LC_0 Logic Functioning bit
 (42 1)  (258 321)  (258 321)  LC_0 Logic Functioning bit
 (43 1)  (259 321)  (259 321)  LC_0 Logic Functioning bit
 (51 1)  (267 321)  (267 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (216 322)  (216 322)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (1 2)  (217 322)  (217 322)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (218 322)  (218 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (228 322)  (228 322)  routing T_4_20.sp4_v_t_45 <X> T_4_20.sp4_h_l_39
 (31 2)  (247 322)  (247 322)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 322)  (248 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (250 322)  (250 322)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 322)  (252 322)  LC_1 Logic Functioning bit
 (37 2)  (253 322)  (253 322)  LC_1 Logic Functioning bit
 (38 2)  (254 322)  (254 322)  LC_1 Logic Functioning bit
 (39 2)  (255 322)  (255 322)  LC_1 Logic Functioning bit
 (45 2)  (261 322)  (261 322)  LC_1 Logic Functioning bit
 (0 3)  (216 323)  (216 323)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (11 3)  (227 323)  (227 323)  routing T_4_20.sp4_v_t_45 <X> T_4_20.sp4_h_l_39
 (13 3)  (229 323)  (229 323)  routing T_4_20.sp4_v_t_45 <X> T_4_20.sp4_h_l_39
 (36 3)  (252 323)  (252 323)  LC_1 Logic Functioning bit
 (37 3)  (253 323)  (253 323)  LC_1 Logic Functioning bit
 (38 3)  (254 323)  (254 323)  LC_1 Logic Functioning bit
 (39 3)  (255 323)  (255 323)  LC_1 Logic Functioning bit
 (0 4)  (216 324)  (216 324)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_7/cen
 (1 4)  (217 324)  (217 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (248 324)  (248 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (256 324)  (256 324)  LC_2 Logic Functioning bit
 (41 4)  (257 324)  (257 324)  LC_2 Logic Functioning bit
 (42 4)  (258 324)  (258 324)  LC_2 Logic Functioning bit
 (43 4)  (259 324)  (259 324)  LC_2 Logic Functioning bit
 (1 5)  (217 325)  (217 325)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_7/cen
 (31 5)  (247 325)  (247 325)  routing T_4_20.lc_trk_g0_3 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (40 5)  (256 325)  (256 325)  LC_2 Logic Functioning bit
 (41 5)  (257 325)  (257 325)  LC_2 Logic Functioning bit
 (42 5)  (258 325)  (258 325)  LC_2 Logic Functioning bit
 (43 5)  (259 325)  (259 325)  LC_2 Logic Functioning bit
 (51 5)  (267 325)  (267 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (233 326)  (233 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (32 6)  (248 326)  (248 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 326)  (249 326)  routing T_4_20.lc_trk_g3_1 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (250 326)  (250 326)  routing T_4_20.lc_trk_g3_1 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 326)  (252 326)  LC_3 Logic Functioning bit
 (37 6)  (253 326)  (253 326)  LC_3 Logic Functioning bit
 (38 6)  (254 326)  (254 326)  LC_3 Logic Functioning bit
 (39 6)  (255 326)  (255 326)  LC_3 Logic Functioning bit
 (45 6)  (261 326)  (261 326)  LC_3 Logic Functioning bit
 (36 7)  (252 327)  (252 327)  LC_3 Logic Functioning bit
 (37 7)  (253 327)  (253 327)  LC_3 Logic Functioning bit
 (38 7)  (254 327)  (254 327)  LC_3 Logic Functioning bit
 (39 7)  (255 327)  (255 327)  LC_3 Logic Functioning bit
 (17 8)  (233 328)  (233 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (234 328)  (234 328)  routing T_4_20.wire_logic_cluster/lc_1/out <X> T_4_20.lc_trk_g2_1
 (25 8)  (241 328)  (241 328)  routing T_4_20.sp4_h_r_42 <X> T_4_20.lc_trk_g2_2
 (31 8)  (247 328)  (247 328)  routing T_4_20.lc_trk_g2_5 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 328)  (248 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 328)  (249 328)  routing T_4_20.lc_trk_g2_5 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (256 328)  (256 328)  LC_4 Logic Functioning bit
 (41 8)  (257 328)  (257 328)  LC_4 Logic Functioning bit
 (42 8)  (258 328)  (258 328)  LC_4 Logic Functioning bit
 (43 8)  (259 328)  (259 328)  LC_4 Logic Functioning bit
 (51 8)  (267 328)  (267 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (238 329)  (238 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (239 329)  (239 329)  routing T_4_20.sp4_h_r_42 <X> T_4_20.lc_trk_g2_2
 (24 9)  (240 329)  (240 329)  routing T_4_20.sp4_h_r_42 <X> T_4_20.lc_trk_g2_2
 (25 9)  (241 329)  (241 329)  routing T_4_20.sp4_h_r_42 <X> T_4_20.lc_trk_g2_2
 (40 9)  (256 329)  (256 329)  LC_4 Logic Functioning bit
 (41 9)  (257 329)  (257 329)  LC_4 Logic Functioning bit
 (42 9)  (258 329)  (258 329)  LC_4 Logic Functioning bit
 (43 9)  (259 329)  (259 329)  LC_4 Logic Functioning bit
 (14 10)  (230 330)  (230 330)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (17 10)  (233 330)  (233 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (234 330)  (234 330)  routing T_4_20.wire_logic_cluster/lc_5/out <X> T_4_20.lc_trk_g2_5
 (31 10)  (247 330)  (247 330)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 330)  (248 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 330)  (249 330)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 330)  (252 330)  LC_5 Logic Functioning bit
 (37 10)  (253 330)  (253 330)  LC_5 Logic Functioning bit
 (38 10)  (254 330)  (254 330)  LC_5 Logic Functioning bit
 (39 10)  (255 330)  (255 330)  LC_5 Logic Functioning bit
 (45 10)  (261 330)  (261 330)  LC_5 Logic Functioning bit
 (14 11)  (230 331)  (230 331)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (15 11)  (231 331)  (231 331)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (16 11)  (232 331)  (232 331)  routing T_4_20.sp4_h_r_44 <X> T_4_20.lc_trk_g2_4
 (17 11)  (233 331)  (233 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (238 331)  (238 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (241 331)  (241 331)  routing T_4_20.sp4_r_v_b_38 <X> T_4_20.lc_trk_g2_6
 (31 11)  (247 331)  (247 331)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (252 331)  (252 331)  LC_5 Logic Functioning bit
 (37 11)  (253 331)  (253 331)  LC_5 Logic Functioning bit
 (38 11)  (254 331)  (254 331)  LC_5 Logic Functioning bit
 (39 11)  (255 331)  (255 331)  LC_5 Logic Functioning bit
 (15 12)  (231 332)  (231 332)  routing T_4_20.sp4_h_r_25 <X> T_4_20.lc_trk_g3_1
 (16 12)  (232 332)  (232 332)  routing T_4_20.sp4_h_r_25 <X> T_4_20.lc_trk_g3_1
 (17 12)  (233 332)  (233 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (29 12)  (245 332)  (245 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (37 12)  (253 332)  (253 332)  LC_6 Logic Functioning bit
 (39 12)  (255 332)  (255 332)  LC_6 Logic Functioning bit
 (40 12)  (256 332)  (256 332)  LC_6 Logic Functioning bit
 (42 12)  (258 332)  (258 332)  LC_6 Logic Functioning bit
 (18 13)  (234 333)  (234 333)  routing T_4_20.sp4_h_r_25 <X> T_4_20.lc_trk_g3_1
 (37 13)  (253 333)  (253 333)  LC_6 Logic Functioning bit
 (39 13)  (255 333)  (255 333)  LC_6 Logic Functioning bit
 (40 13)  (256 333)  (256 333)  LC_6 Logic Functioning bit
 (42 13)  (258 333)  (258 333)  LC_6 Logic Functioning bit
 (0 14)  (216 334)  (216 334)  routing T_4_20.glb_netwk_6 <X> T_4_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 334)  (217 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (224 334)  (224 334)  routing T_4_20.sp4_v_t_47 <X> T_4_20.sp4_h_l_47
 (9 14)  (225 334)  (225 334)  routing T_4_20.sp4_v_t_47 <X> T_4_20.sp4_h_l_47
 (31 14)  (247 334)  (247 334)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 334)  (248 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 334)  (249 334)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (256 334)  (256 334)  LC_7 Logic Functioning bit
 (41 14)  (257 334)  (257 334)  LC_7 Logic Functioning bit
 (42 14)  (258 334)  (258 334)  LC_7 Logic Functioning bit
 (43 14)  (259 334)  (259 334)  LC_7 Logic Functioning bit
 (0 15)  (216 335)  (216 335)  routing T_4_20.glb_netwk_6 <X> T_4_20.wire_logic_cluster/lc_7/s_r
 (40 15)  (256 335)  (256 335)  LC_7 Logic Functioning bit
 (41 15)  (257 335)  (257 335)  LC_7 Logic Functioning bit
 (42 15)  (258 335)  (258 335)  LC_7 Logic Functioning bit
 (43 15)  (259 335)  (259 335)  LC_7 Logic Functioning bit


LogicTile_5_20

 (28 0)  (298 320)  (298 320)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 320)  (299 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 320)  (301 320)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 320)  (302 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (311 320)  (311 320)  LC_0 Logic Functioning bit
 (43 0)  (313 320)  (313 320)  LC_0 Logic Functioning bit
 (45 0)  (315 320)  (315 320)  LC_0 Logic Functioning bit
 (47 0)  (317 320)  (317 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (301 321)  (301 321)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (41 1)  (311 321)  (311 321)  LC_0 Logic Functioning bit
 (43 1)  (313 321)  (313 321)  LC_0 Logic Functioning bit
 (47 1)  (317 321)  (317 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (270 322)  (270 322)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (1 2)  (271 322)  (271 322)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (272 322)  (272 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (292 322)  (292 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (270 323)  (270 323)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (3 3)  (273 323)  (273 323)  routing T_5_20.sp12_v_b_0 <X> T_5_20.sp12_h_l_23
 (15 3)  (285 323)  (285 323)  routing T_5_20.bot_op_4 <X> T_5_20.lc_trk_g0_4
 (17 3)  (287 323)  (287 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (1 4)  (271 324)  (271 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (273 324)  (273 324)  routing T_5_20.sp12_v_b_0 <X> T_5_20.sp12_h_r_0
 (21 4)  (291 324)  (291 324)  routing T_5_20.sp4_h_r_11 <X> T_5_20.lc_trk_g1_3
 (22 4)  (292 324)  (292 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (293 324)  (293 324)  routing T_5_20.sp4_h_r_11 <X> T_5_20.lc_trk_g1_3
 (24 4)  (294 324)  (294 324)  routing T_5_20.sp4_h_r_11 <X> T_5_20.lc_trk_g1_3
 (28 4)  (298 324)  (298 324)  routing T_5_20.lc_trk_g2_5 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 324)  (299 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 324)  (300 324)  routing T_5_20.lc_trk_g2_5 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (301 324)  (301 324)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 324)  (302 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (311 324)  (311 324)  LC_2 Logic Functioning bit
 (43 4)  (313 324)  (313 324)  LC_2 Logic Functioning bit
 (45 4)  (315 324)  (315 324)  LC_2 Logic Functioning bit
 (47 4)  (317 324)  (317 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (270 325)  (270 325)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (1 5)  (271 325)  (271 325)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (3 5)  (273 325)  (273 325)  routing T_5_20.sp12_v_b_0 <X> T_5_20.sp12_h_r_0
 (31 5)  (301 325)  (301 325)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (41 5)  (311 325)  (311 325)  LC_2 Logic Functioning bit
 (43 5)  (313 325)  (313 325)  LC_2 Logic Functioning bit
 (52 5)  (322 325)  (322 325)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (3 6)  (273 326)  (273 326)  routing T_5_20.sp12_v_b_0 <X> T_5_20.sp12_v_t_23
 (12 6)  (282 326)  (282 326)  routing T_5_20.sp4_v_b_5 <X> T_5_20.sp4_h_l_40
 (14 8)  (284 328)  (284 328)  routing T_5_20.sp12_v_b_0 <X> T_5_20.lc_trk_g2_0
 (16 8)  (286 328)  (286 328)  routing T_5_20.sp12_v_t_14 <X> T_5_20.lc_trk_g2_1
 (17 8)  (287 328)  (287 328)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (14 9)  (284 329)  (284 329)  routing T_5_20.sp12_v_b_0 <X> T_5_20.lc_trk_g2_0
 (15 9)  (285 329)  (285 329)  routing T_5_20.sp12_v_b_0 <X> T_5_20.lc_trk_g2_0
 (17 9)  (287 329)  (287 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (288 329)  (288 329)  routing T_5_20.sp12_v_t_14 <X> T_5_20.lc_trk_g2_1
 (5 10)  (275 330)  (275 330)  routing T_5_20.sp4_h_r_3 <X> T_5_20.sp4_h_l_43
 (9 10)  (279 330)  (279 330)  routing T_5_20.sp4_h_r_4 <X> T_5_20.sp4_h_l_42
 (10 10)  (280 330)  (280 330)  routing T_5_20.sp4_h_r_4 <X> T_5_20.sp4_h_l_42
 (15 10)  (285 330)  (285 330)  routing T_5_20.sp4_h_r_45 <X> T_5_20.lc_trk_g2_5
 (16 10)  (286 330)  (286 330)  routing T_5_20.sp4_h_r_45 <X> T_5_20.lc_trk_g2_5
 (17 10)  (287 330)  (287 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (288 330)  (288 330)  routing T_5_20.sp4_h_r_45 <X> T_5_20.lc_trk_g2_5
 (26 10)  (296 330)  (296 330)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (32 10)  (302 330)  (302 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 330)  (303 330)  routing T_5_20.lc_trk_g2_0 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (307 330)  (307 330)  LC_5 Logic Functioning bit
 (39 10)  (309 330)  (309 330)  LC_5 Logic Functioning bit
 (45 10)  (315 330)  (315 330)  LC_5 Logic Functioning bit
 (47 10)  (317 330)  (317 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (4 11)  (274 331)  (274 331)  routing T_5_20.sp4_h_r_3 <X> T_5_20.sp4_h_l_43
 (8 11)  (278 331)  (278 331)  routing T_5_20.sp4_h_l_42 <X> T_5_20.sp4_v_t_42
 (18 11)  (288 331)  (288 331)  routing T_5_20.sp4_h_r_45 <X> T_5_20.lc_trk_g2_5
 (26 11)  (296 331)  (296 331)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 331)  (299 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (306 331)  (306 331)  LC_5 Logic Functioning bit
 (38 11)  (308 331)  (308 331)  LC_5 Logic Functioning bit
 (47 11)  (317 331)  (317 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (0 12)  (270 332)  (270 332)  routing T_5_20.glb_netwk_2 <X> T_5_20.glb2local_3
 (1 12)  (271 332)  (271 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (31 14)  (301 334)  (301 334)  routing T_5_20.lc_trk_g0_4 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 334)  (302 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (310 334)  (310 334)  LC_7 Logic Functioning bit
 (41 14)  (311 334)  (311 334)  LC_7 Logic Functioning bit
 (42 14)  (312 334)  (312 334)  LC_7 Logic Functioning bit
 (43 14)  (313 334)  (313 334)  LC_7 Logic Functioning bit
 (51 14)  (321 334)  (321 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (40 15)  (310 335)  (310 335)  LC_7 Logic Functioning bit
 (41 15)  (311 335)  (311 335)  LC_7 Logic Functioning bit
 (42 15)  (312 335)  (312 335)  LC_7 Logic Functioning bit
 (43 15)  (313 335)  (313 335)  LC_7 Logic Functioning bit


RAM_Tile_6_20

 (19 1)  (343 321)  (343 321)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (9 2)  (333 322)  (333 322)  routing T_6_20.sp4_v_b_1 <X> T_6_20.sp4_h_l_36
 (12 2)  (336 322)  (336 322)  routing T_6_20.sp4_h_r_11 <X> T_6_20.sp4_h_l_39
 (12 3)  (336 323)  (336 323)  routing T_6_20.sp4_h_l_39 <X> T_6_20.sp4_v_t_39
 (13 3)  (337 323)  (337 323)  routing T_6_20.sp4_h_r_11 <X> T_6_20.sp4_h_l_39
 (4 6)  (328 326)  (328 326)  routing T_6_20.sp4_v_b_3 <X> T_6_20.sp4_v_t_38
 (5 10)  (329 330)  (329 330)  routing T_6_20.sp4_h_r_3 <X> T_6_20.sp4_h_l_43
 (4 11)  (328 331)  (328 331)  routing T_6_20.sp4_h_r_3 <X> T_6_20.sp4_h_l_43
 (13 11)  (337 331)  (337 331)  routing T_6_20.sp4_v_b_3 <X> T_6_20.sp4_h_l_45
 (3 12)  (327 332)  (327 332)  routing T_6_20.sp12_v_b_1 <X> T_6_20.sp12_h_r_1
 (4 12)  (328 332)  (328 332)  routing T_6_20.sp4_h_l_38 <X> T_6_20.sp4_v_b_9
 (6 12)  (330 332)  (330 332)  routing T_6_20.sp4_h_l_38 <X> T_6_20.sp4_v_b_9
 (3 13)  (327 333)  (327 333)  routing T_6_20.sp12_v_b_1 <X> T_6_20.sp12_h_r_1
 (5 13)  (329 333)  (329 333)  routing T_6_20.sp4_h_l_38 <X> T_6_20.sp4_v_b_9


LogicTile_7_20

 (17 3)  (383 323)  (383 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 4)  (387 324)  (387 324)  routing T_7_20.sp4_v_b_3 <X> T_7_20.lc_trk_g1_3
 (22 4)  (388 324)  (388 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (389 324)  (389 324)  routing T_7_20.sp4_v_b_3 <X> T_7_20.lc_trk_g1_3
 (0 6)  (366 326)  (366 326)  routing T_7_20.glb_netwk_6 <X> T_7_20.glb2local_0
 (1 6)  (367 326)  (367 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (27 6)  (393 326)  (393 326)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 326)  (395 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (397 326)  (397 326)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 326)  (398 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (402 326)  (402 326)  LC_3 Logic Functioning bit
 (37 6)  (403 326)  (403 326)  LC_3 Logic Functioning bit
 (38 6)  (404 326)  (404 326)  LC_3 Logic Functioning bit
 (39 6)  (405 326)  (405 326)  LC_3 Logic Functioning bit
 (41 6)  (407 326)  (407 326)  LC_3 Logic Functioning bit
 (43 6)  (409 326)  (409 326)  LC_3 Logic Functioning bit
 (46 6)  (412 326)  (412 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (1 7)  (367 327)  (367 327)  routing T_7_20.glb_netwk_6 <X> T_7_20.glb2local_0
 (30 7)  (396 327)  (396 327)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (402 327)  (402 327)  LC_3 Logic Functioning bit
 (37 7)  (403 327)  (403 327)  LC_3 Logic Functioning bit
 (38 7)  (404 327)  (404 327)  LC_3 Logic Functioning bit
 (39 7)  (405 327)  (405 327)  LC_3 Logic Functioning bit
 (41 7)  (407 327)  (407 327)  LC_3 Logic Functioning bit
 (43 7)  (409 327)  (409 327)  LC_3 Logic Functioning bit
 (10 10)  (376 330)  (376 330)  routing T_7_20.sp4_v_b_2 <X> T_7_20.sp4_h_l_42
 (3 14)  (369 334)  (369 334)  routing T_7_20.sp12_v_b_1 <X> T_7_20.sp12_v_t_22


LogicTile_8_20

 (32 0)  (452 320)  (452 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 320)  (453 320)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 320)  (456 320)  LC_0 Logic Functioning bit
 (37 0)  (457 320)  (457 320)  LC_0 Logic Functioning bit
 (38 0)  (458 320)  (458 320)  LC_0 Logic Functioning bit
 (39 0)  (459 320)  (459 320)  LC_0 Logic Functioning bit
 (45 0)  (465 320)  (465 320)  LC_0 Logic Functioning bit
 (31 1)  (451 321)  (451 321)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (456 321)  (456 321)  LC_0 Logic Functioning bit
 (37 1)  (457 321)  (457 321)  LC_0 Logic Functioning bit
 (38 1)  (458 321)  (458 321)  LC_0 Logic Functioning bit
 (39 1)  (459 321)  (459 321)  LC_0 Logic Functioning bit
 (44 1)  (464 321)  (464 321)  LC_0 Logic Functioning bit
 (0 2)  (420 322)  (420 322)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (1 2)  (421 322)  (421 322)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (2 2)  (422 322)  (422 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 323)  (420 323)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (11 3)  (431 323)  (431 323)  routing T_8_20.sp4_h_r_2 <X> T_8_20.sp4_h_l_39
 (1 4)  (421 324)  (421 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (441 324)  (441 324)  routing T_8_20.lft_op_3 <X> T_8_20.lc_trk_g1_3
 (22 4)  (442 324)  (442 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (444 324)  (444 324)  routing T_8_20.lft_op_3 <X> T_8_20.lc_trk_g1_3
 (0 5)  (420 325)  (420 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_logic_cluster/lc_7/cen
 (1 5)  (421 325)  (421 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_logic_cluster/lc_7/cen
 (5 8)  (425 328)  (425 328)  routing T_8_20.sp4_v_b_0 <X> T_8_20.sp4_h_r_6
 (12 8)  (432 328)  (432 328)  routing T_8_20.sp4_v_b_8 <X> T_8_20.sp4_h_r_8
 (21 8)  (441 328)  (441 328)  routing T_8_20.sp4_v_t_22 <X> T_8_20.lc_trk_g2_3
 (22 8)  (442 328)  (442 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (443 328)  (443 328)  routing T_8_20.sp4_v_t_22 <X> T_8_20.lc_trk_g2_3
 (4 9)  (424 329)  (424 329)  routing T_8_20.sp4_v_b_0 <X> T_8_20.sp4_h_r_6
 (6 9)  (426 329)  (426 329)  routing T_8_20.sp4_v_b_0 <X> T_8_20.sp4_h_r_6
 (11 9)  (431 329)  (431 329)  routing T_8_20.sp4_v_b_8 <X> T_8_20.sp4_h_r_8
 (21 9)  (441 329)  (441 329)  routing T_8_20.sp4_v_t_22 <X> T_8_20.lc_trk_g2_3
 (0 14)  (420 334)  (420 334)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 334)  (421 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (420 335)  (420 335)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_logic_cluster/lc_7/s_r


LogicTile_9_20

 (27 0)  (501 320)  (501 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 320)  (502 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 320)  (503 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 320)  (504 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (505 320)  (505 320)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 320)  (506 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (508 320)  (508 320)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (510 320)  (510 320)  LC_0 Logic Functioning bit
 (37 0)  (511 320)  (511 320)  LC_0 Logic Functioning bit
 (38 0)  (512 320)  (512 320)  LC_0 Logic Functioning bit
 (39 0)  (513 320)  (513 320)  LC_0 Logic Functioning bit
 (28 1)  (502 321)  (502 321)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 321)  (503 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (510 321)  (510 321)  LC_0 Logic Functioning bit
 (38 1)  (512 321)  (512 321)  LC_0 Logic Functioning bit
 (41 1)  (515 321)  (515 321)  LC_0 Logic Functioning bit
 (43 1)  (517 321)  (517 321)  LC_0 Logic Functioning bit
 (48 1)  (522 321)  (522 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (8 3)  (482 323)  (482 323)  routing T_9_20.sp4_v_b_10 <X> T_9_20.sp4_v_t_36
 (10 3)  (484 323)  (484 323)  routing T_9_20.sp4_v_b_10 <X> T_9_20.sp4_v_t_36
 (14 4)  (488 324)  (488 324)  routing T_9_20.lft_op_0 <X> T_9_20.lc_trk_g1_0
 (15 5)  (489 325)  (489 325)  routing T_9_20.lft_op_0 <X> T_9_20.lc_trk_g1_0
 (17 5)  (491 325)  (491 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (6 6)  (480 326)  (480 326)  routing T_9_20.sp4_v_b_0 <X> T_9_20.sp4_v_t_38
 (10 6)  (484 326)  (484 326)  routing T_9_20.sp4_v_b_11 <X> T_9_20.sp4_h_l_41
 (13 6)  (487 326)  (487 326)  routing T_9_20.sp4_v_b_5 <X> T_9_20.sp4_v_t_40
 (14 6)  (488 326)  (488 326)  routing T_9_20.sp4_v_b_4 <X> T_9_20.lc_trk_g1_4
 (4 7)  (478 327)  (478 327)  routing T_9_20.sp4_v_b_10 <X> T_9_20.sp4_h_l_38
 (5 7)  (479 327)  (479 327)  routing T_9_20.sp4_v_b_0 <X> T_9_20.sp4_v_t_38
 (16 7)  (490 327)  (490 327)  routing T_9_20.sp4_v_b_4 <X> T_9_20.lc_trk_g1_4
 (17 7)  (491 327)  (491 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (16 9)  (490 329)  (490 329)  routing T_9_20.sp12_v_b_8 <X> T_9_20.lc_trk_g2_0
 (17 9)  (491 329)  (491 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (32 10)  (506 330)  (506 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (507 330)  (507 330)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (508 330)  (508 330)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (510 330)  (510 330)  LC_5 Logic Functioning bit
 (37 10)  (511 330)  (511 330)  LC_5 Logic Functioning bit
 (39 10)  (513 330)  (513 330)  LC_5 Logic Functioning bit
 (40 10)  (514 330)  (514 330)  LC_5 Logic Functioning bit
 (42 10)  (516 330)  (516 330)  LC_5 Logic Functioning bit
 (43 10)  (517 330)  (517 330)  LC_5 Logic Functioning bit
 (27 11)  (501 331)  (501 331)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 331)  (502 331)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 331)  (503 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (506 331)  (506 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (508 331)  (508 331)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.input_2_5
 (36 11)  (510 331)  (510 331)  LC_5 Logic Functioning bit
 (37 11)  (511 331)  (511 331)  LC_5 Logic Functioning bit
 (38 11)  (512 331)  (512 331)  LC_5 Logic Functioning bit
 (41 11)  (515 331)  (515 331)  LC_5 Logic Functioning bit
 (42 11)  (516 331)  (516 331)  LC_5 Logic Functioning bit
 (43 11)  (517 331)  (517 331)  LC_5 Logic Functioning bit
 (51 11)  (525 331)  (525 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (489 332)  (489 332)  routing T_9_20.tnr_op_1 <X> T_9_20.lc_trk_g3_1
 (17 12)  (491 332)  (491 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (27 12)  (501 332)  (501 332)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 332)  (503 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (506 332)  (506 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 332)  (507 332)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 332)  (508 332)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (511 332)  (511 332)  LC_6 Logic Functioning bit
 (39 12)  (513 332)  (513 332)  LC_6 Logic Functioning bit
 (41 12)  (515 332)  (515 332)  LC_6 Logic Functioning bit
 (43 12)  (517 332)  (517 332)  LC_6 Logic Functioning bit
 (15 13)  (489 333)  (489 333)  routing T_9_20.tnr_op_0 <X> T_9_20.lc_trk_g3_0
 (17 13)  (491 333)  (491 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (37 13)  (511 333)  (511 333)  LC_6 Logic Functioning bit
 (39 13)  (513 333)  (513 333)  LC_6 Logic Functioning bit
 (41 13)  (515 333)  (515 333)  LC_6 Logic Functioning bit
 (43 13)  (517 333)  (517 333)  LC_6 Logic Functioning bit
 (51 13)  (525 333)  (525 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (488 334)  (488 334)  routing T_9_20.sp4_v_b_36 <X> T_9_20.lc_trk_g3_4
 (13 15)  (487 335)  (487 335)  routing T_9_20.sp4_v_b_6 <X> T_9_20.sp4_h_l_46
 (14 15)  (488 335)  (488 335)  routing T_9_20.sp4_v_b_36 <X> T_9_20.lc_trk_g3_4
 (16 15)  (490 335)  (490 335)  routing T_9_20.sp4_v_b_36 <X> T_9_20.lc_trk_g3_4
 (17 15)  (491 335)  (491 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_10_20

 (19 2)  (547 322)  (547 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 2)  (550 322)  (550 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (19 4)  (547 324)  (547 324)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (5 6)  (533 326)  (533 326)  routing T_10_20.sp4_v_b_3 <X> T_10_20.sp4_h_l_38
 (16 10)  (544 330)  (544 330)  routing T_10_20.sp12_v_t_10 <X> T_10_20.lc_trk_g2_5
 (17 10)  (545 330)  (545 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (0 12)  (528 332)  (528 332)  routing T_10_20.glb_netwk_6 <X> T_10_20.glb2local_3
 (1 12)  (529 332)  (529 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (28 12)  (556 332)  (556 332)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 332)  (557 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 332)  (558 332)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (559 332)  (559 332)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 332)  (560 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (564 332)  (564 332)  LC_6 Logic Functioning bit
 (37 12)  (565 332)  (565 332)  LC_6 Logic Functioning bit
 (38 12)  (566 332)  (566 332)  LC_6 Logic Functioning bit
 (39 12)  (567 332)  (567 332)  LC_6 Logic Functioning bit
 (41 12)  (569 332)  (569 332)  LC_6 Logic Functioning bit
 (43 12)  (571 332)  (571 332)  LC_6 Logic Functioning bit
 (51 12)  (579 332)  (579 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (1 13)  (529 333)  (529 333)  routing T_10_20.glb_netwk_6 <X> T_10_20.glb2local_3
 (31 13)  (559 333)  (559 333)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (564 333)  (564 333)  LC_6 Logic Functioning bit
 (37 13)  (565 333)  (565 333)  LC_6 Logic Functioning bit
 (38 13)  (566 333)  (566 333)  LC_6 Logic Functioning bit
 (39 13)  (567 333)  (567 333)  LC_6 Logic Functioning bit
 (41 13)  (569 333)  (569 333)  LC_6 Logic Functioning bit
 (43 13)  (571 333)  (571 333)  LC_6 Logic Functioning bit
 (51 13)  (579 333)  (579 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (580 333)  (580 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_11_20

 (0 2)  (582 322)  (582 322)  routing T_11_20.glb_netwk_7 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (583 322)  (583 322)  routing T_11_20.glb_netwk_7 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (584 322)  (584 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (609 322)  (609 322)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 322)  (610 322)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 322)  (611 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 322)  (614 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 322)  (615 322)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (616 322)  (616 322)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (617 322)  (617 322)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_1
 (38 2)  (620 322)  (620 322)  LC_1 Logic Functioning bit
 (39 2)  (621 322)  (621 322)  LC_1 Logic Functioning bit
 (45 2)  (627 322)  (627 322)  LC_1 Logic Functioning bit
 (48 2)  (630 322)  (630 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (582 323)  (582 323)  routing T_11_20.glb_netwk_7 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (26 3)  (608 323)  (608 323)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (609 323)  (609 323)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 323)  (611 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (612 323)  (612 323)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (614 323)  (614 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (615 323)  (615 323)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_1
 (36 3)  (618 323)  (618 323)  LC_1 Logic Functioning bit
 (37 3)  (619 323)  (619 323)  LC_1 Logic Functioning bit
 (38 3)  (620 323)  (620 323)  LC_1 Logic Functioning bit
 (39 3)  (621 323)  (621 323)  LC_1 Logic Functioning bit
 (42 3)  (624 323)  (624 323)  LC_1 Logic Functioning bit
 (43 3)  (625 323)  (625 323)  LC_1 Logic Functioning bit
 (48 3)  (630 323)  (630 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 5)  (585 325)  (585 325)  routing T_11_20.sp12_h_l_23 <X> T_11_20.sp12_h_r_0
 (22 5)  (604 325)  (604 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (607 325)  (607 325)  routing T_11_20.sp4_r_v_b_26 <X> T_11_20.lc_trk_g1_2
 (16 10)  (598 330)  (598 330)  routing T_11_20.sp12_v_t_10 <X> T_11_20.lc_trk_g2_5
 (17 10)  (599 330)  (599 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (10 12)  (592 332)  (592 332)  routing T_11_20.sp4_v_t_40 <X> T_11_20.sp4_h_r_10
 (17 12)  (599 332)  (599 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 332)  (600 332)  routing T_11_20.wire_logic_cluster/lc_1/out <X> T_11_20.lc_trk_g3_1
 (21 12)  (603 332)  (603 332)  routing T_11_20.sp4_h_r_43 <X> T_11_20.lc_trk_g3_3
 (22 12)  (604 332)  (604 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (605 332)  (605 332)  routing T_11_20.sp4_h_r_43 <X> T_11_20.lc_trk_g3_3
 (24 12)  (606 332)  (606 332)  routing T_11_20.sp4_h_r_43 <X> T_11_20.lc_trk_g3_3
 (21 13)  (603 333)  (603 333)  routing T_11_20.sp4_h_r_43 <X> T_11_20.lc_trk_g3_3
 (0 14)  (582 334)  (582 334)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 334)  (583 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (582 335)  (582 335)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/s_r


LogicTile_12_20

 (11 0)  (647 320)  (647 320)  routing T_12_20.sp4_h_l_45 <X> T_12_20.sp4_v_b_2
 (13 0)  (649 320)  (649 320)  routing T_12_20.sp4_h_l_45 <X> T_12_20.sp4_v_b_2
 (14 0)  (650 320)  (650 320)  routing T_12_20.sp4_h_r_8 <X> T_12_20.lc_trk_g0_0
 (17 0)  (653 320)  (653 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (657 320)  (657 320)  routing T_12_20.sp4_h_r_19 <X> T_12_20.lc_trk_g0_3
 (22 0)  (658 320)  (658 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (659 320)  (659 320)  routing T_12_20.sp4_h_r_19 <X> T_12_20.lc_trk_g0_3
 (24 0)  (660 320)  (660 320)  routing T_12_20.sp4_h_r_19 <X> T_12_20.lc_trk_g0_3
 (12 1)  (648 321)  (648 321)  routing T_12_20.sp4_h_l_45 <X> T_12_20.sp4_v_b_2
 (15 1)  (651 321)  (651 321)  routing T_12_20.sp4_h_r_8 <X> T_12_20.lc_trk_g0_0
 (16 1)  (652 321)  (652 321)  routing T_12_20.sp4_h_r_8 <X> T_12_20.lc_trk_g0_0
 (17 1)  (653 321)  (653 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (657 321)  (657 321)  routing T_12_20.sp4_h_r_19 <X> T_12_20.lc_trk_g0_3
 (12 2)  (648 322)  (648 322)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_h_l_39
 (25 2)  (661 322)  (661 322)  routing T_12_20.sp4_h_l_11 <X> T_12_20.lc_trk_g0_6
 (29 2)  (665 322)  (665 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (666 322)  (666 322)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (668 322)  (668 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (669 322)  (669 322)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (670 322)  (670 322)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (42 2)  (678 322)  (678 322)  LC_1 Logic Functioning bit
 (11 3)  (647 323)  (647 323)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_h_l_39
 (13 3)  (649 323)  (649 323)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_h_l_39
 (22 3)  (658 323)  (658 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (659 323)  (659 323)  routing T_12_20.sp4_h_l_11 <X> T_12_20.lc_trk_g0_6
 (24 3)  (660 323)  (660 323)  routing T_12_20.sp4_h_l_11 <X> T_12_20.lc_trk_g0_6
 (25 3)  (661 323)  (661 323)  routing T_12_20.sp4_h_l_11 <X> T_12_20.lc_trk_g0_6
 (26 3)  (662 323)  (662 323)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 323)  (665 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (666 323)  (666 323)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (667 323)  (667 323)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (668 323)  (668 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (29 10)  (665 330)  (665 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (667 330)  (667 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (668 330)  (668 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (669 330)  (669 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (670 330)  (670 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (674 330)  (674 330)  LC_5 Logic Functioning bit
 (39 10)  (675 330)  (675 330)  LC_5 Logic Functioning bit
 (40 10)  (676 330)  (676 330)  LC_5 Logic Functioning bit
 (26 11)  (662 331)  (662 331)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (665 331)  (665 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (668 331)  (668 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (669 331)  (669 331)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.input_2_5
 (34 11)  (670 331)  (670 331)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.input_2_5
 (39 11)  (675 331)  (675 331)  LC_5 Logic Functioning bit
 (40 11)  (676 331)  (676 331)  LC_5 Logic Functioning bit
 (52 11)  (688 331)  (688 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (650 332)  (650 332)  routing T_12_20.sp4_h_l_21 <X> T_12_20.lc_trk_g3_0
 (22 12)  (658 332)  (658 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (659 332)  (659 332)  routing T_12_20.sp4_v_t_30 <X> T_12_20.lc_trk_g3_3
 (24 12)  (660 332)  (660 332)  routing T_12_20.sp4_v_t_30 <X> T_12_20.lc_trk_g3_3
 (15 13)  (651 333)  (651 333)  routing T_12_20.sp4_h_l_21 <X> T_12_20.lc_trk_g3_0
 (16 13)  (652 333)  (652 333)  routing T_12_20.sp4_h_l_21 <X> T_12_20.lc_trk_g3_0
 (17 13)  (653 333)  (653 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (17 14)  (653 334)  (653 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (654 335)  (654 335)  routing T_12_20.sp4_r_v_b_45 <X> T_12_20.lc_trk_g3_5


LogicTile_13_20

 (9 3)  (703 323)  (703 323)  routing T_13_20.sp4_v_b_5 <X> T_13_20.sp4_v_t_36
 (10 3)  (704 323)  (704 323)  routing T_13_20.sp4_v_b_5 <X> T_13_20.sp4_v_t_36
 (15 4)  (709 324)  (709 324)  routing T_13_20.lft_op_1 <X> T_13_20.lc_trk_g1_1
 (17 4)  (711 324)  (711 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (712 324)  (712 324)  routing T_13_20.lft_op_1 <X> T_13_20.lc_trk_g1_1
 (3 5)  (697 325)  (697 325)  routing T_13_20.sp12_h_l_23 <X> T_13_20.sp12_h_r_0
 (2 6)  (696 326)  (696 326)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (26 6)  (720 326)  (720 326)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (721 326)  (721 326)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 326)  (723 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 326)  (726 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 326)  (727 326)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (729 326)  (729 326)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_3
 (36 6)  (730 326)  (730 326)  LC_3 Logic Functioning bit
 (48 6)  (742 326)  (742 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (716 327)  (716 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (717 327)  (717 327)  routing T_13_20.sp4_h_r_6 <X> T_13_20.lc_trk_g1_6
 (24 7)  (718 327)  (718 327)  routing T_13_20.sp4_h_r_6 <X> T_13_20.lc_trk_g1_6
 (25 7)  (719 327)  (719 327)  routing T_13_20.sp4_h_r_6 <X> T_13_20.lc_trk_g1_6
 (26 7)  (720 327)  (720 327)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (721 327)  (721 327)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 327)  (723 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (726 327)  (726 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (727 327)  (727 327)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_3
 (34 7)  (728 327)  (728 327)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_3
 (2 8)  (696 328)  (696 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (708 328)  (708 328)  routing T_13_20.rgt_op_0 <X> T_13_20.lc_trk_g2_0
 (15 9)  (709 329)  (709 329)  routing T_13_20.rgt_op_0 <X> T_13_20.lc_trk_g2_0
 (17 9)  (711 329)  (711 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (12 12)  (706 332)  (706 332)  routing T_13_20.sp4_v_b_5 <X> T_13_20.sp4_h_r_11
 (11 13)  (705 333)  (705 333)  routing T_13_20.sp4_v_b_5 <X> T_13_20.sp4_h_r_11
 (13 13)  (707 333)  (707 333)  routing T_13_20.sp4_v_b_5 <X> T_13_20.sp4_h_r_11
 (14 14)  (708 334)  (708 334)  routing T_13_20.sp4_v_b_36 <X> T_13_20.lc_trk_g3_4
 (14 15)  (708 335)  (708 335)  routing T_13_20.sp4_v_b_36 <X> T_13_20.lc_trk_g3_4
 (16 15)  (710 335)  (710 335)  routing T_13_20.sp4_v_b_36 <X> T_13_20.lc_trk_g3_4
 (17 15)  (711 335)  (711 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_14_20

 (26 0)  (774 320)  (774 320)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (775 320)  (775 320)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (776 320)  (776 320)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 320)  (777 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 320)  (778 320)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (779 320)  (779 320)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 320)  (780 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 320)  (781 320)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (42 0)  (790 320)  (790 320)  LC_0 Logic Functioning bit
 (48 0)  (796 320)  (796 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (774 321)  (774 321)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (775 321)  (775 321)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (776 321)  (776 321)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 321)  (777 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (778 321)  (778 321)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (779 321)  (779 321)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (780 321)  (780 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (782 321)  (782 321)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_0
 (35 1)  (783 321)  (783 321)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_0
 (47 1)  (795 321)  (795 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (748 322)  (748 322)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (749 322)  (749 322)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (750 322)  (750 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (748 323)  (748 323)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (22 4)  (770 324)  (770 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (772 324)  (772 324)  routing T_14_20.top_op_3 <X> T_14_20.lc_trk_g1_3
 (21 5)  (769 325)  (769 325)  routing T_14_20.top_op_3 <X> T_14_20.lc_trk_g1_3
 (12 9)  (760 329)  (760 329)  routing T_14_20.sp4_h_r_8 <X> T_14_20.sp4_v_b_8
 (17 10)  (765 330)  (765 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (770 330)  (770 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (11 11)  (759 331)  (759 331)  routing T_14_20.sp4_h_r_8 <X> T_14_20.sp4_h_l_45
 (18 11)  (766 331)  (766 331)  routing T_14_20.sp4_r_v_b_37 <X> T_14_20.lc_trk_g2_5
 (21 11)  (769 331)  (769 331)  routing T_14_20.sp4_r_v_b_39 <X> T_14_20.lc_trk_g2_7
 (13 12)  (761 332)  (761 332)  routing T_14_20.sp4_v_t_46 <X> T_14_20.sp4_v_b_11
 (17 12)  (765 332)  (765 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (774 332)  (774 332)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (776 332)  (776 332)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 332)  (777 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 332)  (778 332)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (779 332)  (779 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 332)  (780 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 332)  (781 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 332)  (782 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (786 332)  (786 332)  LC_6 Logic Functioning bit
 (39 12)  (787 332)  (787 332)  LC_6 Logic Functioning bit
 (45 12)  (793 332)  (793 332)  LC_6 Logic Functioning bit
 (18 13)  (766 333)  (766 333)  routing T_14_20.sp4_r_v_b_41 <X> T_14_20.lc_trk_g3_1
 (27 13)  (775 333)  (775 333)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 333)  (776 333)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 333)  (777 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (779 333)  (779 333)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (780 333)  (780 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (781 333)  (781 333)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.input_2_6
 (34 13)  (782 333)  (782 333)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.input_2_6
 (36 13)  (784 333)  (784 333)  LC_6 Logic Functioning bit
 (37 13)  (785 333)  (785 333)  LC_6 Logic Functioning bit
 (38 13)  (786 333)  (786 333)  LC_6 Logic Functioning bit
 (39 13)  (787 333)  (787 333)  LC_6 Logic Functioning bit
 (42 13)  (790 333)  (790 333)  LC_6 Logic Functioning bit
 (43 13)  (791 333)  (791 333)  LC_6 Logic Functioning bit
 (0 14)  (748 334)  (748 334)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 334)  (749 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (763 334)  (763 334)  routing T_14_20.sp4_h_l_16 <X> T_14_20.lc_trk_g3_5
 (16 14)  (764 334)  (764 334)  routing T_14_20.sp4_h_l_16 <X> T_14_20.lc_trk_g3_5
 (17 14)  (765 334)  (765 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (770 334)  (770 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (773 334)  (773 334)  routing T_14_20.wire_logic_cluster/lc_6/out <X> T_14_20.lc_trk_g3_6
 (0 15)  (748 335)  (748 335)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (766 335)  (766 335)  routing T_14_20.sp4_h_l_16 <X> T_14_20.lc_trk_g3_5
 (21 15)  (769 335)  (769 335)  routing T_14_20.sp4_r_v_b_47 <X> T_14_20.lc_trk_g3_7
 (22 15)  (770 335)  (770 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_20

 (9 4)  (811 324)  (811 324)  routing T_15_20.sp4_v_t_41 <X> T_15_20.sp4_h_r_4
 (21 4)  (823 324)  (823 324)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (22 4)  (824 324)  (824 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (825 324)  (825 324)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (21 5)  (823 325)  (823 325)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (15 8)  (817 328)  (817 328)  routing T_15_20.tnr_op_1 <X> T_15_20.lc_trk_g2_1
 (17 8)  (819 328)  (819 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (5 10)  (807 330)  (807 330)  routing T_15_20.sp4_v_t_43 <X> T_15_20.sp4_h_l_43
 (15 10)  (817 330)  (817 330)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g2_5
 (17 10)  (819 330)  (819 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (820 330)  (820 330)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g2_5
 (6 11)  (808 331)  (808 331)  routing T_15_20.sp4_v_t_43 <X> T_15_20.sp4_h_l_43
 (22 12)  (824 332)  (824 332)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (826 332)  (826 332)  routing T_15_20.tnr_op_3 <X> T_15_20.lc_trk_g3_3
 (8 13)  (810 333)  (810 333)  routing T_15_20.sp4_h_l_47 <X> T_15_20.sp4_v_b_10
 (9 13)  (811 333)  (811 333)  routing T_15_20.sp4_h_l_47 <X> T_15_20.sp4_v_b_10
 (2 14)  (804 334)  (804 334)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (12 14)  (814 334)  (814 334)  routing T_15_20.sp4_v_t_46 <X> T_15_20.sp4_h_l_46
 (26 14)  (828 334)  (828 334)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (829 334)  (829 334)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (830 334)  (830 334)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 334)  (831 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (834 334)  (834 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 334)  (836 334)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (842 334)  (842 334)  LC_7 Logic Functioning bit
 (46 14)  (848 334)  (848 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (11 15)  (813 335)  (813 335)  routing T_15_20.sp4_v_t_46 <X> T_15_20.sp4_h_l_46
 (28 15)  (830 335)  (830 335)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 335)  (831 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (832 335)  (832 335)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (833 335)  (833 335)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (834 335)  (834 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (835 335)  (835 335)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.input_2_7


LogicTile_16_20

 (0 2)  (856 322)  (856 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (857 322)  (857 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (858 322)  (858 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (867 322)  (867 322)  routing T_16_20.sp4_h_l_44 <X> T_16_20.sp4_v_t_39
 (0 3)  (856 323)  (856 323)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (17 6)  (873 326)  (873 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (874 326)  (874 326)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g1_5
 (11 7)  (867 327)  (867 327)  routing T_16_20.sp4_h_r_5 <X> T_16_20.sp4_h_l_40
 (14 7)  (870 327)  (870 327)  routing T_16_20.sp4_r_v_b_28 <X> T_16_20.lc_trk_g1_4
 (17 7)  (873 327)  (873 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (17 8)  (873 328)  (873 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (874 329)  (874 329)  routing T_16_20.sp4_r_v_b_33 <X> T_16_20.lc_trk_g2_1
 (27 10)  (883 330)  (883 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (884 330)  (884 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 330)  (885 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 330)  (886 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (887 330)  (887 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 330)  (888 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (890 330)  (890 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (891 330)  (891 330)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.input_2_5
 (37 10)  (893 330)  (893 330)  LC_5 Logic Functioning bit
 (38 10)  (894 330)  (894 330)  LC_5 Logic Functioning bit
 (39 10)  (895 330)  (895 330)  LC_5 Logic Functioning bit
 (41 10)  (897 330)  (897 330)  LC_5 Logic Functioning bit
 (45 10)  (901 330)  (901 330)  LC_5 Logic Functioning bit
 (51 10)  (907 330)  (907 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (884 331)  (884 331)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 331)  (885 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (888 331)  (888 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (890 331)  (890 331)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.input_2_5
 (36 11)  (892 331)  (892 331)  LC_5 Logic Functioning bit
 (37 11)  (893 331)  (893 331)  LC_5 Logic Functioning bit
 (38 11)  (894 331)  (894 331)  LC_5 Logic Functioning bit
 (42 11)  (898 331)  (898 331)  LC_5 Logic Functioning bit
 (0 14)  (856 334)  (856 334)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 334)  (857 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (859 334)  (859 334)  routing T_16_20.sp12_v_b_1 <X> T_16_20.sp12_v_t_22
 (11 14)  (867 334)  (867 334)  routing T_16_20.sp4_h_l_43 <X> T_16_20.sp4_v_t_46
 (17 14)  (873 334)  (873 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (856 335)  (856 335)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (874 335)  (874 335)  routing T_16_20.sp4_r_v_b_45 <X> T_16_20.lc_trk_g3_5


LogicTile_17_20

 (27 0)  (937 320)  (937 320)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 320)  (938 320)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 320)  (939 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 320)  (940 320)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (941 320)  (941 320)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 320)  (942 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 320)  (943 320)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (950 320)  (950 320)  LC_0 Logic Functioning bit
 (42 0)  (952 320)  (952 320)  LC_0 Logic Functioning bit
 (30 1)  (940 321)  (940 321)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (40 1)  (950 321)  (950 321)  LC_0 Logic Functioning bit
 (42 1)  (952 321)  (952 321)  LC_0 Logic Functioning bit
 (31 4)  (941 324)  (941 324)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 324)  (942 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 324)  (943 324)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (944 324)  (944 324)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (950 324)  (950 324)  LC_2 Logic Functioning bit
 (41 4)  (951 324)  (951 324)  LC_2 Logic Functioning bit
 (42 4)  (952 324)  (952 324)  LC_2 Logic Functioning bit
 (43 4)  (953 324)  (953 324)  LC_2 Logic Functioning bit
 (52 4)  (962 324)  (962 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (40 5)  (950 325)  (950 325)  LC_2 Logic Functioning bit
 (41 5)  (951 325)  (951 325)  LC_2 Logic Functioning bit
 (42 5)  (952 325)  (952 325)  LC_2 Logic Functioning bit
 (43 5)  (953 325)  (953 325)  LC_2 Logic Functioning bit
 (6 6)  (916 326)  (916 326)  routing T_17_20.sp4_v_b_0 <X> T_17_20.sp4_v_t_38
 (5 7)  (915 327)  (915 327)  routing T_17_20.sp4_v_b_0 <X> T_17_20.sp4_v_t_38
 (10 7)  (920 327)  (920 327)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_t_41
 (15 8)  (925 328)  (925 328)  routing T_17_20.tnr_op_1 <X> T_17_20.lc_trk_g2_1
 (17 8)  (927 328)  (927 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (15 9)  (925 329)  (925 329)  routing T_17_20.tnr_op_0 <X> T_17_20.lc_trk_g2_0
 (17 9)  (927 329)  (927 329)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (15 10)  (925 330)  (925 330)  routing T_17_20.rgt_op_5 <X> T_17_20.lc_trk_g2_5
 (17 10)  (927 330)  (927 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (928 330)  (928 330)  routing T_17_20.rgt_op_5 <X> T_17_20.lc_trk_g2_5
 (22 13)  (932 333)  (932 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (934 333)  (934 333)  routing T_17_20.tnr_op_2 <X> T_17_20.lc_trk_g3_2
 (21 14)  (931 334)  (931 334)  routing T_17_20.rgt_op_7 <X> T_17_20.lc_trk_g3_7
 (22 14)  (932 334)  (932 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (934 334)  (934 334)  routing T_17_20.rgt_op_7 <X> T_17_20.lc_trk_g3_7
 (25 14)  (935 334)  (935 334)  routing T_17_20.rgt_op_6 <X> T_17_20.lc_trk_g3_6
 (28 14)  (938 334)  (938 334)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 334)  (939 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (941 334)  (941 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (942 334)  (942 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (943 334)  (943 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (944 334)  (944 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (950 334)  (950 334)  LC_7 Logic Functioning bit
 (52 14)  (962 334)  (962 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (924 335)  (924 335)  routing T_17_20.sp4_h_l_17 <X> T_17_20.lc_trk_g3_4
 (15 15)  (925 335)  (925 335)  routing T_17_20.sp4_h_l_17 <X> T_17_20.lc_trk_g3_4
 (16 15)  (926 335)  (926 335)  routing T_17_20.sp4_h_l_17 <X> T_17_20.lc_trk_g3_4
 (17 15)  (927 335)  (927 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (932 335)  (932 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (934 335)  (934 335)  routing T_17_20.rgt_op_6 <X> T_17_20.lc_trk_g3_6
 (28 15)  (938 335)  (938 335)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 335)  (939 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (941 335)  (941 335)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (942 335)  (942 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (943 335)  (943 335)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.input_2_7
 (34 15)  (944 335)  (944 335)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.input_2_7
 (35 15)  (945 335)  (945 335)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.input_2_7


LogicTile_18_20

 (27 0)  (991 320)  (991 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (992 320)  (992 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 320)  (993 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (996 320)  (996 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1000 320)  (1000 320)  LC_0 Logic Functioning bit
 (37 0)  (1001 320)  (1001 320)  LC_0 Logic Functioning bit
 (38 0)  (1002 320)  (1002 320)  LC_0 Logic Functioning bit
 (39 0)  (1003 320)  (1003 320)  LC_0 Logic Functioning bit
 (44 0)  (1008 320)  (1008 320)  LC_0 Logic Functioning bit
 (45 0)  (1009 320)  (1009 320)  LC_0 Logic Functioning bit
 (40 1)  (1004 321)  (1004 321)  LC_0 Logic Functioning bit
 (41 1)  (1005 321)  (1005 321)  LC_0 Logic Functioning bit
 (42 1)  (1006 321)  (1006 321)  LC_0 Logic Functioning bit
 (43 1)  (1007 321)  (1007 321)  LC_0 Logic Functioning bit
 (48 1)  (1012 321)  (1012 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1013 321)  (1013 321)  Carry_In_Mux bit 

 (0 2)  (964 322)  (964 322)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (965 322)  (965 322)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (966 322)  (966 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (991 322)  (991 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (992 322)  (992 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 322)  (993 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (996 322)  (996 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 322)  (1000 322)  LC_1 Logic Functioning bit
 (37 2)  (1001 322)  (1001 322)  LC_1 Logic Functioning bit
 (38 2)  (1002 322)  (1002 322)  LC_1 Logic Functioning bit
 (39 2)  (1003 322)  (1003 322)  LC_1 Logic Functioning bit
 (44 2)  (1008 322)  (1008 322)  LC_1 Logic Functioning bit
 (45 2)  (1009 322)  (1009 322)  LC_1 Logic Functioning bit
 (0 3)  (964 323)  (964 323)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (40 3)  (1004 323)  (1004 323)  LC_1 Logic Functioning bit
 (41 3)  (1005 323)  (1005 323)  LC_1 Logic Functioning bit
 (42 3)  (1006 323)  (1006 323)  LC_1 Logic Functioning bit
 (43 3)  (1007 323)  (1007 323)  LC_1 Logic Functioning bit
 (48 3)  (1012 323)  (1012 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (985 324)  (985 324)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g1_3
 (22 4)  (986 324)  (986 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (989 324)  (989 324)  routing T_18_20.wire_logic_cluster/lc_2/out <X> T_18_20.lc_trk_g1_2
 (27 4)  (991 324)  (991 324)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 324)  (993 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 324)  (996 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 324)  (1000 324)  LC_2 Logic Functioning bit
 (37 4)  (1001 324)  (1001 324)  LC_2 Logic Functioning bit
 (38 4)  (1002 324)  (1002 324)  LC_2 Logic Functioning bit
 (39 4)  (1003 324)  (1003 324)  LC_2 Logic Functioning bit
 (44 4)  (1008 324)  (1008 324)  LC_2 Logic Functioning bit
 (45 4)  (1009 324)  (1009 324)  LC_2 Logic Functioning bit
 (22 5)  (986 325)  (986 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (994 325)  (994 325)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (1004 325)  (1004 325)  LC_2 Logic Functioning bit
 (41 5)  (1005 325)  (1005 325)  LC_2 Logic Functioning bit
 (42 5)  (1006 325)  (1006 325)  LC_2 Logic Functioning bit
 (43 5)  (1007 325)  (1007 325)  LC_2 Logic Functioning bit
 (48 5)  (1012 325)  (1012 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (970 326)  (970 326)  routing T_18_20.sp4_h_l_47 <X> T_18_20.sp4_v_t_38
 (17 6)  (981 326)  (981 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (982 326)  (982 326)  routing T_18_20.wire_logic_cluster/lc_5/out <X> T_18_20.lc_trk_g1_5
 (25 6)  (989 326)  (989 326)  routing T_18_20.wire_logic_cluster/lc_6/out <X> T_18_20.lc_trk_g1_6
 (27 6)  (991 326)  (991 326)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 326)  (993 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 326)  (996 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 326)  (1000 326)  LC_3 Logic Functioning bit
 (37 6)  (1001 326)  (1001 326)  LC_3 Logic Functioning bit
 (38 6)  (1002 326)  (1002 326)  LC_3 Logic Functioning bit
 (39 6)  (1003 326)  (1003 326)  LC_3 Logic Functioning bit
 (44 6)  (1008 326)  (1008 326)  LC_3 Logic Functioning bit
 (45 6)  (1009 326)  (1009 326)  LC_3 Logic Functioning bit
 (53 6)  (1017 326)  (1017 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (986 327)  (986 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (994 327)  (994 327)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (1004 327)  (1004 327)  LC_3 Logic Functioning bit
 (41 7)  (1005 327)  (1005 327)  LC_3 Logic Functioning bit
 (42 7)  (1006 327)  (1006 327)  LC_3 Logic Functioning bit
 (43 7)  (1007 327)  (1007 327)  LC_3 Logic Functioning bit
 (48 7)  (1012 327)  (1012 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (991 328)  (991 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (992 328)  (992 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 328)  (993 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 328)  (994 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (996 328)  (996 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 328)  (1000 328)  LC_4 Logic Functioning bit
 (37 8)  (1001 328)  (1001 328)  LC_4 Logic Functioning bit
 (38 8)  (1002 328)  (1002 328)  LC_4 Logic Functioning bit
 (39 8)  (1003 328)  (1003 328)  LC_4 Logic Functioning bit
 (44 8)  (1008 328)  (1008 328)  LC_4 Logic Functioning bit
 (45 8)  (1009 328)  (1009 328)  LC_4 Logic Functioning bit
 (40 9)  (1004 329)  (1004 329)  LC_4 Logic Functioning bit
 (41 9)  (1005 329)  (1005 329)  LC_4 Logic Functioning bit
 (42 9)  (1006 329)  (1006 329)  LC_4 Logic Functioning bit
 (43 9)  (1007 329)  (1007 329)  LC_4 Logic Functioning bit
 (48 9)  (1012 329)  (1012 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (12 10)  (976 330)  (976 330)  routing T_18_20.sp4_v_t_45 <X> T_18_20.sp4_h_l_45
 (27 10)  (991 330)  (991 330)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 330)  (993 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 330)  (994 330)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (996 330)  (996 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 330)  (1000 330)  LC_5 Logic Functioning bit
 (37 10)  (1001 330)  (1001 330)  LC_5 Logic Functioning bit
 (38 10)  (1002 330)  (1002 330)  LC_5 Logic Functioning bit
 (39 10)  (1003 330)  (1003 330)  LC_5 Logic Functioning bit
 (44 10)  (1008 330)  (1008 330)  LC_5 Logic Functioning bit
 (45 10)  (1009 330)  (1009 330)  LC_5 Logic Functioning bit
 (11 11)  (975 331)  (975 331)  routing T_18_20.sp4_v_t_45 <X> T_18_20.sp4_h_l_45
 (40 11)  (1004 331)  (1004 331)  LC_5 Logic Functioning bit
 (41 11)  (1005 331)  (1005 331)  LC_5 Logic Functioning bit
 (42 11)  (1006 331)  (1006 331)  LC_5 Logic Functioning bit
 (43 11)  (1007 331)  (1007 331)  LC_5 Logic Functioning bit
 (52 11)  (1016 331)  (1016 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (978 332)  (978 332)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g3_0
 (17 12)  (981 332)  (981 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (982 332)  (982 332)  routing T_18_20.wire_logic_cluster/lc_1/out <X> T_18_20.lc_trk_g3_1
 (27 12)  (991 332)  (991 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 332)  (993 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 332)  (994 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (996 332)  (996 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 332)  (1000 332)  LC_6 Logic Functioning bit
 (37 12)  (1001 332)  (1001 332)  LC_6 Logic Functioning bit
 (38 12)  (1002 332)  (1002 332)  LC_6 Logic Functioning bit
 (39 12)  (1003 332)  (1003 332)  LC_6 Logic Functioning bit
 (44 12)  (1008 332)  (1008 332)  LC_6 Logic Functioning bit
 (45 12)  (1009 332)  (1009 332)  LC_6 Logic Functioning bit
 (17 13)  (981 333)  (981 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (994 333)  (994 333)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (40 13)  (1004 333)  (1004 333)  LC_6 Logic Functioning bit
 (41 13)  (1005 333)  (1005 333)  LC_6 Logic Functioning bit
 (42 13)  (1006 333)  (1006 333)  LC_6 Logic Functioning bit
 (43 13)  (1007 333)  (1007 333)  LC_6 Logic Functioning bit
 (48 13)  (1012 333)  (1012 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (964 334)  (964 334)  routing T_18_20.glb_netwk_4 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 334)  (965 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (978 334)  (978 334)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g3_4
 (21 14)  (985 334)  (985 334)  routing T_18_20.wire_logic_cluster/lc_7/out <X> T_18_20.lc_trk_g3_7
 (22 14)  (986 334)  (986 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (991 334)  (991 334)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (992 334)  (992 334)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 334)  (993 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 334)  (994 334)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (996 334)  (996 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1000 334)  (1000 334)  LC_7 Logic Functioning bit
 (37 14)  (1001 334)  (1001 334)  LC_7 Logic Functioning bit
 (38 14)  (1002 334)  (1002 334)  LC_7 Logic Functioning bit
 (39 14)  (1003 334)  (1003 334)  LC_7 Logic Functioning bit
 (44 14)  (1008 334)  (1008 334)  LC_7 Logic Functioning bit
 (45 14)  (1009 334)  (1009 334)  LC_7 Logic Functioning bit
 (17 15)  (981 335)  (981 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (994 335)  (994 335)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (40 15)  (1004 335)  (1004 335)  LC_7 Logic Functioning bit
 (41 15)  (1005 335)  (1005 335)  LC_7 Logic Functioning bit
 (42 15)  (1006 335)  (1006 335)  LC_7 Logic Functioning bit
 (43 15)  (1007 335)  (1007 335)  LC_7 Logic Functioning bit
 (48 15)  (1012 335)  (1012 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_20

 (12 6)  (1072 326)  (1072 326)  routing T_20_20.sp4_h_r_2 <X> T_20_20.sp4_h_l_40
 (13 7)  (1073 327)  (1073 327)  routing T_20_20.sp4_h_r_2 <X> T_20_20.sp4_h_l_40


LogicTile_21_20

 (17 2)  (1131 322)  (1131 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1132 323)  (1132 323)  routing T_21_20.sp4_r_v_b_29 <X> T_21_20.lc_trk_g0_5
 (27 4)  (1141 324)  (1141 324)  routing T_21_20.lc_trk_g1_0 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1143 324)  (1143 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1145 324)  (1145 324)  routing T_21_20.lc_trk_g0_5 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1146 324)  (1146 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1150 324)  (1150 324)  LC_2 Logic Functioning bit
 (37 4)  (1151 324)  (1151 324)  LC_2 Logic Functioning bit
 (38 4)  (1152 324)  (1152 324)  LC_2 Logic Functioning bit
 (39 4)  (1153 324)  (1153 324)  LC_2 Logic Functioning bit
 (41 4)  (1155 324)  (1155 324)  LC_2 Logic Functioning bit
 (43 4)  (1157 324)  (1157 324)  LC_2 Logic Functioning bit
 (46 4)  (1160 324)  (1160 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (1129 325)  (1129 325)  routing T_21_20.sp4_v_t_5 <X> T_21_20.lc_trk_g1_0
 (16 5)  (1130 325)  (1130 325)  routing T_21_20.sp4_v_t_5 <X> T_21_20.lc_trk_g1_0
 (17 5)  (1131 325)  (1131 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (36 5)  (1150 325)  (1150 325)  LC_2 Logic Functioning bit
 (37 5)  (1151 325)  (1151 325)  LC_2 Logic Functioning bit
 (38 5)  (1152 325)  (1152 325)  LC_2 Logic Functioning bit
 (39 5)  (1153 325)  (1153 325)  LC_2 Logic Functioning bit
 (41 5)  (1155 325)  (1155 325)  LC_2 Logic Functioning bit
 (43 5)  (1157 325)  (1157 325)  LC_2 Logic Functioning bit
 (51 5)  (1165 325)  (1165 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (1167 325)  (1167 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (2 12)  (1116 332)  (1116 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_24_20

 (11 2)  (1287 322)  (1287 322)  routing T_24_20.sp4_h_l_44 <X> T_24_20.sp4_v_t_39
 (12 2)  (1288 322)  (1288 322)  routing T_24_20.sp4_v_t_45 <X> T_24_20.sp4_h_l_39
 (11 3)  (1287 323)  (1287 323)  routing T_24_20.sp4_v_t_45 <X> T_24_20.sp4_h_l_39
 (13 3)  (1289 323)  (1289 323)  routing T_24_20.sp4_v_t_45 <X> T_24_20.sp4_h_l_39
 (10 7)  (1286 327)  (1286 327)  routing T_24_20.sp4_h_l_46 <X> T_24_20.sp4_v_t_41
 (5 15)  (1281 335)  (1281 335)  routing T_24_20.sp4_h_l_44 <X> T_24_20.sp4_v_t_44


IpCon_Tile_25_20

 (36 0)  (1366 320)  (1366 320)  LC_0 Logic Functioning bit
 (37 0)  (1367 320)  (1367 320)  LC_0 Logic Functioning bit
 (42 0)  (1372 320)  (1372 320)  LC_0 Logic Functioning bit
 (43 0)  (1373 320)  (1373 320)  LC_0 Logic Functioning bit
 (50 0)  (1380 320)  (1380 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 321)  (1366 321)  LC_0 Logic Functioning bit
 (37 1)  (1367 321)  (1367 321)  LC_0 Logic Functioning bit
 (42 1)  (1372 321)  (1372 321)  LC_0 Logic Functioning bit
 (43 1)  (1373 321)  (1373 321)  LC_0 Logic Functioning bit
 (36 2)  (1366 322)  (1366 322)  LC_1 Logic Functioning bit
 (37 2)  (1367 322)  (1367 322)  LC_1 Logic Functioning bit
 (42 2)  (1372 322)  (1372 322)  LC_1 Logic Functioning bit
 (43 2)  (1373 322)  (1373 322)  LC_1 Logic Functioning bit
 (50 2)  (1380 322)  (1380 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 323)  (1366 323)  LC_1 Logic Functioning bit
 (37 3)  (1367 323)  (1367 323)  LC_1 Logic Functioning bit
 (42 3)  (1372 323)  (1372 323)  LC_1 Logic Functioning bit
 (43 3)  (1373 323)  (1373 323)  LC_1 Logic Functioning bit
 (36 4)  (1366 324)  (1366 324)  LC_2 Logic Functioning bit
 (37 4)  (1367 324)  (1367 324)  LC_2 Logic Functioning bit
 (42 4)  (1372 324)  (1372 324)  LC_2 Logic Functioning bit
 (43 4)  (1373 324)  (1373 324)  LC_2 Logic Functioning bit
 (50 4)  (1380 324)  (1380 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 325)  (1366 325)  LC_2 Logic Functioning bit
 (37 5)  (1367 325)  (1367 325)  LC_2 Logic Functioning bit
 (42 5)  (1372 325)  (1372 325)  LC_2 Logic Functioning bit
 (43 5)  (1373 325)  (1373 325)  LC_2 Logic Functioning bit
 (36 6)  (1366 326)  (1366 326)  LC_3 Logic Functioning bit
 (37 6)  (1367 326)  (1367 326)  LC_3 Logic Functioning bit
 (42 6)  (1372 326)  (1372 326)  LC_3 Logic Functioning bit
 (43 6)  (1373 326)  (1373 326)  LC_3 Logic Functioning bit
 (50 6)  (1380 326)  (1380 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (3 7)  (1333 327)  (1333 327)  routing T_25_20.sp12_h_l_23 <X> T_25_20.sp12_v_t_23
 (36 7)  (1366 327)  (1366 327)  LC_3 Logic Functioning bit
 (37 7)  (1367 327)  (1367 327)  LC_3 Logic Functioning bit
 (42 7)  (1372 327)  (1372 327)  LC_3 Logic Functioning bit
 (43 7)  (1373 327)  (1373 327)  LC_3 Logic Functioning bit
 (36 8)  (1366 328)  (1366 328)  LC_4 Logic Functioning bit
 (37 8)  (1367 328)  (1367 328)  LC_4 Logic Functioning bit
 (42 8)  (1372 328)  (1372 328)  LC_4 Logic Functioning bit
 (43 8)  (1373 328)  (1373 328)  LC_4 Logic Functioning bit
 (50 8)  (1380 328)  (1380 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 329)  (1366 329)  LC_4 Logic Functioning bit
 (37 9)  (1367 329)  (1367 329)  LC_4 Logic Functioning bit
 (42 9)  (1372 329)  (1372 329)  LC_4 Logic Functioning bit
 (43 9)  (1373 329)  (1373 329)  LC_4 Logic Functioning bit
 (36 10)  (1366 330)  (1366 330)  LC_5 Logic Functioning bit
 (37 10)  (1367 330)  (1367 330)  LC_5 Logic Functioning bit
 (42 10)  (1372 330)  (1372 330)  LC_5 Logic Functioning bit
 (43 10)  (1373 330)  (1373 330)  LC_5 Logic Functioning bit
 (50 10)  (1380 330)  (1380 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 331)  (1366 331)  LC_5 Logic Functioning bit
 (37 11)  (1367 331)  (1367 331)  LC_5 Logic Functioning bit
 (42 11)  (1372 331)  (1372 331)  LC_5 Logic Functioning bit
 (43 11)  (1373 331)  (1373 331)  LC_5 Logic Functioning bit
 (36 12)  (1366 332)  (1366 332)  LC_6 Logic Functioning bit
 (37 12)  (1367 332)  (1367 332)  LC_6 Logic Functioning bit
 (42 12)  (1372 332)  (1372 332)  LC_6 Logic Functioning bit
 (43 12)  (1373 332)  (1373 332)  LC_6 Logic Functioning bit
 (50 12)  (1380 332)  (1380 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 333)  (1366 333)  LC_6 Logic Functioning bit
 (37 13)  (1367 333)  (1367 333)  LC_6 Logic Functioning bit
 (42 13)  (1372 333)  (1372 333)  LC_6 Logic Functioning bit
 (43 13)  (1373 333)  (1373 333)  LC_6 Logic Functioning bit
 (36 14)  (1366 334)  (1366 334)  LC_7 Logic Functioning bit
 (37 14)  (1367 334)  (1367 334)  LC_7 Logic Functioning bit
 (42 14)  (1372 334)  (1372 334)  LC_7 Logic Functioning bit
 (43 14)  (1373 334)  (1373 334)  LC_7 Logic Functioning bit
 (50 14)  (1380 334)  (1380 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 335)  (1366 335)  LC_7 Logic Functioning bit
 (37 15)  (1367 335)  (1367 335)  LC_7 Logic Functioning bit
 (42 15)  (1372 335)  (1372 335)  LC_7 Logic Functioning bit
 (43 15)  (1373 335)  (1373 335)  LC_7 Logic Functioning bit


IpCon_Tile_0_19

 (36 0)  (36 304)  (36 304)  LC_0 Logic Functioning bit
 (37 0)  (37 304)  (37 304)  LC_0 Logic Functioning bit
 (42 0)  (42 304)  (42 304)  LC_0 Logic Functioning bit
 (43 0)  (43 304)  (43 304)  LC_0 Logic Functioning bit
 (50 0)  (50 304)  (50 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 305)  (36 305)  LC_0 Logic Functioning bit
 (37 1)  (37 305)  (37 305)  LC_0 Logic Functioning bit
 (42 1)  (42 305)  (42 305)  LC_0 Logic Functioning bit
 (43 1)  (43 305)  (43 305)  LC_0 Logic Functioning bit
 (7 2)  (7 306)  (7 306)  MAC16 functional bit: IPCON_bram_cbit_3

 (36 2)  (36 306)  (36 306)  LC_1 Logic Functioning bit
 (37 2)  (37 306)  (37 306)  LC_1 Logic Functioning bit
 (42 2)  (42 306)  (42 306)  LC_1 Logic Functioning bit
 (43 2)  (43 306)  (43 306)  LC_1 Logic Functioning bit
 (50 2)  (50 306)  (50 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (8 3)  (8 307)  (8 307)  routing T_0_19.sp4_h_r_1 <X> T_0_19.sp4_v_t_36
 (9 3)  (9 307)  (9 307)  routing T_0_19.sp4_h_r_1 <X> T_0_19.sp4_v_t_36
 (36 3)  (36 307)  (36 307)  LC_1 Logic Functioning bit
 (37 3)  (37 307)  (37 307)  LC_1 Logic Functioning bit
 (42 3)  (42 307)  (42 307)  LC_1 Logic Functioning bit
 (43 3)  (43 307)  (43 307)  LC_1 Logic Functioning bit
 (12 4)  (12 308)  (12 308)  routing T_0_19.sp4_v_b_5 <X> T_0_19.sp4_h_r_5
 (36 4)  (36 308)  (36 308)  LC_2 Logic Functioning bit
 (37 4)  (37 308)  (37 308)  LC_2 Logic Functioning bit
 (42 4)  (42 308)  (42 308)  LC_2 Logic Functioning bit
 (43 4)  (43 308)  (43 308)  LC_2 Logic Functioning bit
 (50 4)  (50 308)  (50 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (11 5)  (11 309)  (11 309)  routing T_0_19.sp4_v_b_5 <X> T_0_19.sp4_h_r_5
 (36 5)  (36 309)  (36 309)  LC_2 Logic Functioning bit
 (37 5)  (37 309)  (37 309)  LC_2 Logic Functioning bit
 (42 5)  (42 309)  (42 309)  LC_2 Logic Functioning bit
 (43 5)  (43 309)  (43 309)  LC_2 Logic Functioning bit
 (36 6)  (36 310)  (36 310)  LC_3 Logic Functioning bit
 (37 6)  (37 310)  (37 310)  LC_3 Logic Functioning bit
 (42 6)  (42 310)  (42 310)  LC_3 Logic Functioning bit
 (43 6)  (43 310)  (43 310)  LC_3 Logic Functioning bit
 (50 6)  (50 310)  (50 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 311)  (36 311)  LC_3 Logic Functioning bit
 (37 7)  (37 311)  (37 311)  LC_3 Logic Functioning bit
 (42 7)  (42 311)  (42 311)  LC_3 Logic Functioning bit
 (43 7)  (43 311)  (43 311)  LC_3 Logic Functioning bit
 (3 8)  (3 312)  (3 312)  routing T_0_19.sp12_h_r_1 <X> T_0_19.sp12_v_b_1
 (6 8)  (6 312)  (6 312)  routing T_0_19.sp4_h_r_1 <X> T_0_19.sp4_v_b_6
 (8 8)  (8 312)  (8 312)  routing T_0_19.sp4_v_b_7 <X> T_0_19.sp4_h_r_7
 (9 8)  (9 312)  (9 312)  routing T_0_19.sp4_v_b_7 <X> T_0_19.sp4_h_r_7
 (36 8)  (36 312)  (36 312)  LC_4 Logic Functioning bit
 (37 8)  (37 312)  (37 312)  LC_4 Logic Functioning bit
 (42 8)  (42 312)  (42 312)  LC_4 Logic Functioning bit
 (43 8)  (43 312)  (43 312)  LC_4 Logic Functioning bit
 (50 8)  (50 312)  (50 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (3 9)  (3 313)  (3 313)  routing T_0_19.sp12_h_r_1 <X> T_0_19.sp12_v_b_1
 (36 9)  (36 313)  (36 313)  LC_4 Logic Functioning bit
 (37 9)  (37 313)  (37 313)  LC_4 Logic Functioning bit
 (42 9)  (42 313)  (42 313)  LC_4 Logic Functioning bit
 (43 9)  (43 313)  (43 313)  LC_4 Logic Functioning bit
 (36 10)  (36 314)  (36 314)  LC_5 Logic Functioning bit
 (37 10)  (37 314)  (37 314)  LC_5 Logic Functioning bit
 (42 10)  (42 314)  (42 314)  LC_5 Logic Functioning bit
 (43 10)  (43 314)  (43 314)  LC_5 Logic Functioning bit
 (50 10)  (50 314)  (50 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 315)  (36 315)  LC_5 Logic Functioning bit
 (37 11)  (37 315)  (37 315)  LC_5 Logic Functioning bit
 (42 11)  (42 315)  (42 315)  LC_5 Logic Functioning bit
 (43 11)  (43 315)  (43 315)  LC_5 Logic Functioning bit
 (36 12)  (36 316)  (36 316)  LC_6 Logic Functioning bit
 (37 12)  (37 316)  (37 316)  LC_6 Logic Functioning bit
 (42 12)  (42 316)  (42 316)  LC_6 Logic Functioning bit
 (43 12)  (43 316)  (43 316)  LC_6 Logic Functioning bit
 (50 12)  (50 316)  (50 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 317)  (36 317)  LC_6 Logic Functioning bit
 (37 13)  (37 317)  (37 317)  LC_6 Logic Functioning bit
 (42 13)  (42 317)  (42 317)  LC_6 Logic Functioning bit
 (43 13)  (43 317)  (43 317)  LC_6 Logic Functioning bit
 (3 14)  (3 318)  (3 318)  routing T_0_19.sp12_h_r_1 <X> T_0_19.sp12_v_t_22
 (36 14)  (36 318)  (36 318)  LC_7 Logic Functioning bit
 (37 14)  (37 318)  (37 318)  LC_7 Logic Functioning bit
 (42 14)  (42 318)  (42 318)  LC_7 Logic Functioning bit
 (43 14)  (43 318)  (43 318)  LC_7 Logic Functioning bit
 (50 14)  (50 318)  (50 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (3 15)  (3 319)  (3 319)  routing T_0_19.sp12_h_r_1 <X> T_0_19.sp12_v_t_22
 (36 15)  (36 319)  (36 319)  LC_7 Logic Functioning bit
 (37 15)  (37 319)  (37 319)  LC_7 Logic Functioning bit
 (42 15)  (42 319)  (42 319)  LC_7 Logic Functioning bit
 (43 15)  (43 319)  (43 319)  LC_7 Logic Functioning bit


LogicTile_1_19

 (25 0)  (79 304)  (79 304)  routing T_1_19.wire_logic_cluster/lc_2/out <X> T_1_19.lc_trk_g0_2
 (27 0)  (81 304)  (81 304)  routing T_1_19.lc_trk_g1_4 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 304)  (83 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 304)  (84 304)  routing T_1_19.lc_trk_g1_4 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (85 304)  (85 304)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 304)  (86 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 304)  (87 304)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (91 304)  (91 304)  LC_0 Logic Functioning bit
 (40 0)  (94 304)  (94 304)  LC_0 Logic Functioning bit
 (42 0)  (96 304)  (96 304)  LC_0 Logic Functioning bit
 (22 1)  (76 305)  (76 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (80 305)  (80 305)  routing T_1_19.lc_trk_g0_2 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 305)  (83 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (86 305)  (86 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (88 305)  (88 305)  routing T_1_19.lc_trk_g1_3 <X> T_1_19.input_2_0
 (35 1)  (89 305)  (89 305)  routing T_1_19.lc_trk_g1_3 <X> T_1_19.input_2_0
 (37 1)  (91 305)  (91 305)  LC_0 Logic Functioning bit
 (42 1)  (96 305)  (96 305)  LC_0 Logic Functioning bit
 (43 1)  (97 305)  (97 305)  LC_0 Logic Functioning bit
 (0 2)  (54 306)  (54 306)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (1 2)  (55 306)  (55 306)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (2 2)  (56 306)  (56 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (81 306)  (81 306)  routing T_1_19.lc_trk_g1_1 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 306)  (83 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (85 306)  (85 306)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 306)  (86 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 306)  (87 306)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 306)  (90 306)  LC_1 Logic Functioning bit
 (39 2)  (93 306)  (93 306)  LC_1 Logic Functioning bit
 (41 2)  (95 306)  (95 306)  LC_1 Logic Functioning bit
 (42 2)  (96 306)  (96 306)  LC_1 Logic Functioning bit
 (48 2)  (102 306)  (102 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (104 306)  (104 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (54 307)  (54 307)  routing T_1_19.glb_netwk_7 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (27 3)  (81 307)  (81 307)  routing T_1_19.lc_trk_g3_0 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (82 307)  (82 307)  routing T_1_19.lc_trk_g3_0 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 307)  (83 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (85 307)  (85 307)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 307)  (90 307)  LC_1 Logic Functioning bit
 (39 3)  (93 307)  (93 307)  LC_1 Logic Functioning bit
 (41 3)  (95 307)  (95 307)  LC_1 Logic Functioning bit
 (42 3)  (96 307)  (96 307)  LC_1 Logic Functioning bit
 (0 4)  (54 308)  (54 308)  routing T_1_19.glb_netwk_5 <X> T_1_19.wire_logic_cluster/lc_7/cen
 (1 4)  (55 308)  (55 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (4 4)  (58 308)  (58 308)  routing T_1_19.sp4_h_l_44 <X> T_1_19.sp4_v_b_3
 (6 4)  (60 308)  (60 308)  routing T_1_19.sp4_h_l_44 <X> T_1_19.sp4_v_b_3
 (12 4)  (66 308)  (66 308)  routing T_1_19.sp4_v_b_11 <X> T_1_19.sp4_h_r_5
 (15 4)  (69 308)  (69 308)  routing T_1_19.sp4_v_b_17 <X> T_1_19.lc_trk_g1_1
 (16 4)  (70 308)  (70 308)  routing T_1_19.sp4_v_b_17 <X> T_1_19.lc_trk_g1_1
 (17 4)  (71 308)  (71 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (75 308)  (75 308)  routing T_1_19.wire_logic_cluster/lc_3/out <X> T_1_19.lc_trk_g1_3
 (22 4)  (76 308)  (76 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (81 308)  (81 308)  routing T_1_19.lc_trk_g1_2 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 308)  (83 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 308)  (86 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (88 308)  (88 308)  routing T_1_19.lc_trk_g1_0 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (94 308)  (94 308)  LC_2 Logic Functioning bit
 (42 4)  (96 308)  (96 308)  LC_2 Logic Functioning bit
 (5 5)  (59 309)  (59 309)  routing T_1_19.sp4_h_l_44 <X> T_1_19.sp4_v_b_3
 (8 5)  (62 309)  (62 309)  routing T_1_19.sp4_h_r_4 <X> T_1_19.sp4_v_b_4
 (11 5)  (65 309)  (65 309)  routing T_1_19.sp4_v_b_11 <X> T_1_19.sp4_h_r_5
 (13 5)  (67 309)  (67 309)  routing T_1_19.sp4_v_b_11 <X> T_1_19.sp4_h_r_5
 (15 5)  (69 309)  (69 309)  routing T_1_19.sp4_v_t_5 <X> T_1_19.lc_trk_g1_0
 (16 5)  (70 309)  (70 309)  routing T_1_19.sp4_v_t_5 <X> T_1_19.lc_trk_g1_0
 (17 5)  (71 309)  (71 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (76 309)  (76 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (77 309)  (77 309)  routing T_1_19.sp4_v_b_18 <X> T_1_19.lc_trk_g1_2
 (24 5)  (78 309)  (78 309)  routing T_1_19.sp4_v_b_18 <X> T_1_19.lc_trk_g1_2
 (30 5)  (84 309)  (84 309)  routing T_1_19.lc_trk_g1_2 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (94 309)  (94 309)  LC_2 Logic Functioning bit
 (42 5)  (96 309)  (96 309)  LC_2 Logic Functioning bit
 (5 6)  (59 310)  (59 310)  routing T_1_19.sp4_h_r_0 <X> T_1_19.sp4_h_l_38
 (6 6)  (60 310)  (60 310)  routing T_1_19.sp4_v_b_0 <X> T_1_19.sp4_v_t_38
 (14 6)  (68 310)  (68 310)  routing T_1_19.wire_logic_cluster/lc_4/out <X> T_1_19.lc_trk_g1_4
 (22 6)  (76 310)  (76 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (78 310)  (78 310)  routing T_1_19.bot_op_7 <X> T_1_19.lc_trk_g1_7
 (27 6)  (81 310)  (81 310)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 310)  (83 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 310)  (84 310)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (85 310)  (85 310)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 310)  (86 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 310)  (87 310)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 310)  (88 310)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 310)  (90 310)  LC_3 Logic Functioning bit
 (37 6)  (91 310)  (91 310)  LC_3 Logic Functioning bit
 (38 6)  (92 310)  (92 310)  LC_3 Logic Functioning bit
 (39 6)  (93 310)  (93 310)  LC_3 Logic Functioning bit
 (4 7)  (58 311)  (58 311)  routing T_1_19.sp4_h_r_0 <X> T_1_19.sp4_h_l_38
 (5 7)  (59 311)  (59 311)  routing T_1_19.sp4_v_b_0 <X> T_1_19.sp4_v_t_38
 (17 7)  (71 311)  (71 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (82 311)  (82 311)  routing T_1_19.lc_trk_g2_1 <X> T_1_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 311)  (83 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (84 311)  (84 311)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (91 311)  (91 311)  LC_3 Logic Functioning bit
 (39 7)  (93 311)  (93 311)  LC_3 Logic Functioning bit
 (40 7)  (94 311)  (94 311)  LC_3 Logic Functioning bit
 (42 7)  (96 311)  (96 311)  LC_3 Logic Functioning bit
 (4 8)  (58 312)  (58 312)  routing T_1_19.sp4_v_t_43 <X> T_1_19.sp4_v_b_6
 (11 8)  (65 312)  (65 312)  routing T_1_19.sp4_v_t_40 <X> T_1_19.sp4_v_b_8
 (16 8)  (70 312)  (70 312)  routing T_1_19.sp12_v_t_6 <X> T_1_19.lc_trk_g2_1
 (17 8)  (71 312)  (71 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (28 8)  (82 312)  (82 312)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 312)  (83 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 312)  (84 312)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (85 312)  (85 312)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 312)  (86 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 312)  (87 312)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 312)  (88 312)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 312)  (90 312)  LC_4 Logic Functioning bit
 (37 8)  (91 312)  (91 312)  LC_4 Logic Functioning bit
 (38 8)  (92 312)  (92 312)  LC_4 Logic Functioning bit
 (39 8)  (93 312)  (93 312)  LC_4 Logic Functioning bit
 (12 9)  (66 313)  (66 313)  routing T_1_19.sp4_v_t_40 <X> T_1_19.sp4_v_b_8
 (15 9)  (69 313)  (69 313)  routing T_1_19.sp4_v_t_29 <X> T_1_19.lc_trk_g2_0
 (16 9)  (70 313)  (70 313)  routing T_1_19.sp4_v_t_29 <X> T_1_19.lc_trk_g2_0
 (17 9)  (71 313)  (71 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (82 313)  (82 313)  routing T_1_19.lc_trk_g2_0 <X> T_1_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 313)  (83 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (84 313)  (84 313)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (40 9)  (94 313)  (94 313)  LC_4 Logic Functioning bit
 (41 9)  (95 313)  (95 313)  LC_4 Logic Functioning bit
 (42 9)  (96 313)  (96 313)  LC_4 Logic Functioning bit
 (43 9)  (97 313)  (97 313)  LC_4 Logic Functioning bit
 (17 10)  (71 314)  (71 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (72 314)  (72 314)  routing T_1_19.wire_logic_cluster/lc_5/out <X> T_1_19.lc_trk_g2_5
 (21 10)  (75 314)  (75 314)  routing T_1_19.wire_logic_cluster/lc_7/out <X> T_1_19.lc_trk_g2_7
 (22 10)  (76 314)  (76 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (79 314)  (79 314)  routing T_1_19.wire_logic_cluster/lc_6/out <X> T_1_19.lc_trk_g2_6
 (27 10)  (81 314)  (81 314)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 314)  (83 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 314)  (84 314)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (85 314)  (85 314)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 314)  (86 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 314)  (87 314)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 314)  (88 314)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 314)  (90 314)  LC_5 Logic Functioning bit
 (37 10)  (91 314)  (91 314)  LC_5 Logic Functioning bit
 (38 10)  (92 314)  (92 314)  LC_5 Logic Functioning bit
 (39 10)  (93 314)  (93 314)  LC_5 Logic Functioning bit
 (22 11)  (76 315)  (76 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (82 315)  (82 315)  routing T_1_19.lc_trk_g2_1 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 315)  (83 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (84 315)  (84 315)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (40 11)  (94 315)  (94 315)  LC_5 Logic Functioning bit
 (41 11)  (95 315)  (95 315)  LC_5 Logic Functioning bit
 (42 11)  (96 315)  (96 315)  LC_5 Logic Functioning bit
 (43 11)  (97 315)  (97 315)  LC_5 Logic Functioning bit
 (3 12)  (57 316)  (57 316)  routing T_1_19.sp12_v_b_1 <X> T_1_19.sp12_h_r_1
 (4 12)  (58 316)  (58 316)  routing T_1_19.sp4_h_l_38 <X> T_1_19.sp4_v_b_9
 (6 12)  (60 316)  (60 316)  routing T_1_19.sp4_h_l_38 <X> T_1_19.sp4_v_b_9
 (28 12)  (82 316)  (82 316)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 316)  (83 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 316)  (84 316)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (85 316)  (85 316)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 316)  (86 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 316)  (87 316)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 316)  (88 316)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 316)  (90 316)  LC_6 Logic Functioning bit
 (37 12)  (91 316)  (91 316)  LC_6 Logic Functioning bit
 (38 12)  (92 316)  (92 316)  LC_6 Logic Functioning bit
 (39 12)  (93 316)  (93 316)  LC_6 Logic Functioning bit
 (3 13)  (57 317)  (57 317)  routing T_1_19.sp12_v_b_1 <X> T_1_19.sp12_h_r_1
 (5 13)  (59 317)  (59 317)  routing T_1_19.sp4_h_l_38 <X> T_1_19.sp4_v_b_9
 (14 13)  (68 317)  (68 317)  routing T_1_19.sp4_r_v_b_40 <X> T_1_19.lc_trk_g3_0
 (17 13)  (71 317)  (71 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (82 317)  (82 317)  routing T_1_19.lc_trk_g2_0 <X> T_1_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 317)  (83 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (84 317)  (84 317)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (37 13)  (91 317)  (91 317)  LC_6 Logic Functioning bit
 (39 13)  (93 317)  (93 317)  LC_6 Logic Functioning bit
 (40 13)  (94 317)  (94 317)  LC_6 Logic Functioning bit
 (42 13)  (96 317)  (96 317)  LC_6 Logic Functioning bit
 (0 14)  (54 318)  (54 318)  routing T_1_19.glb_netwk_6 <X> T_1_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 318)  (55 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (59 318)  (59 318)  routing T_1_19.sp4_v_t_44 <X> T_1_19.sp4_h_l_44
 (14 14)  (68 318)  (68 318)  routing T_1_19.sp12_v_t_3 <X> T_1_19.lc_trk_g3_4
 (15 14)  (69 318)  (69 318)  routing T_1_19.sp12_v_t_2 <X> T_1_19.lc_trk_g3_5
 (17 14)  (71 318)  (71 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (72 318)  (72 318)  routing T_1_19.sp12_v_t_2 <X> T_1_19.lc_trk_g3_5
 (26 14)  (80 318)  (80 318)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_7/in_0
 (36 14)  (90 318)  (90 318)  LC_7 Logic Functioning bit
 (38 14)  (92 318)  (92 318)  LC_7 Logic Functioning bit
 (41 14)  (95 318)  (95 318)  LC_7 Logic Functioning bit
 (43 14)  (97 318)  (97 318)  LC_7 Logic Functioning bit
 (45 14)  (99 318)  (99 318)  LC_7 Logic Functioning bit
 (0 15)  (54 319)  (54 319)  routing T_1_19.glb_netwk_6 <X> T_1_19.wire_logic_cluster/lc_7/s_r
 (6 15)  (60 319)  (60 319)  routing T_1_19.sp4_v_t_44 <X> T_1_19.sp4_h_l_44
 (14 15)  (68 319)  (68 319)  routing T_1_19.sp12_v_t_3 <X> T_1_19.lc_trk_g3_4
 (15 15)  (69 319)  (69 319)  routing T_1_19.sp12_v_t_3 <X> T_1_19.lc_trk_g3_4
 (17 15)  (71 319)  (71 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (72 319)  (72 319)  routing T_1_19.sp12_v_t_2 <X> T_1_19.lc_trk_g3_5
 (27 15)  (81 319)  (81 319)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (82 319)  (82 319)  routing T_1_19.lc_trk_g3_4 <X> T_1_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 319)  (83 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (91 319)  (91 319)  LC_7 Logic Functioning bit
 (39 15)  (93 319)  (93 319)  LC_7 Logic Functioning bit
 (40 15)  (94 319)  (94 319)  LC_7 Logic Functioning bit
 (42 15)  (96 319)  (96 319)  LC_7 Logic Functioning bit
 (48 15)  (102 319)  (102 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_2_19

 (16 0)  (124 304)  (124 304)  routing T_2_19.sp12_h_r_9 <X> T_2_19.lc_trk_g0_1
 (17 0)  (125 304)  (125 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (31 0)  (139 304)  (139 304)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 304)  (140 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 304)  (141 304)  routing T_2_19.lc_trk_g2_5 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 304)  (143 304)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.input_2_0
 (36 0)  (144 304)  (144 304)  LC_0 Logic Functioning bit
 (37 0)  (145 304)  (145 304)  LC_0 Logic Functioning bit
 (38 0)  (146 304)  (146 304)  LC_0 Logic Functioning bit
 (41 0)  (149 304)  (149 304)  LC_0 Logic Functioning bit
 (45 0)  (153 304)  (153 304)  LC_0 Logic Functioning bit
 (14 1)  (122 305)  (122 305)  routing T_2_19.top_op_0 <X> T_2_19.lc_trk_g0_0
 (15 1)  (123 305)  (123 305)  routing T_2_19.top_op_0 <X> T_2_19.lc_trk_g0_0
 (17 1)  (125 305)  (125 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (28 1)  (136 305)  (136 305)  routing T_2_19.lc_trk_g2_0 <X> T_2_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 305)  (137 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (140 305)  (140 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (142 305)  (142 305)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.input_2_0
 (35 1)  (143 305)  (143 305)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.input_2_0
 (36 1)  (144 305)  (144 305)  LC_0 Logic Functioning bit
 (37 1)  (145 305)  (145 305)  LC_0 Logic Functioning bit
 (39 1)  (147 305)  (147 305)  LC_0 Logic Functioning bit
 (40 1)  (148 305)  (148 305)  LC_0 Logic Functioning bit
 (46 1)  (154 305)  (154 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (108 306)  (108 306)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (1 2)  (109 306)  (109 306)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (110 306)  (110 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (123 306)  (123 306)  routing T_2_19.top_op_5 <X> T_2_19.lc_trk_g0_5
 (17 2)  (125 306)  (125 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (130 306)  (130 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (131 306)  (131 306)  routing T_2_19.sp4_h_r_7 <X> T_2_19.lc_trk_g0_7
 (24 2)  (132 306)  (132 306)  routing T_2_19.sp4_h_r_7 <X> T_2_19.lc_trk_g0_7
 (27 2)  (135 306)  (135 306)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 306)  (137 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 306)  (138 306)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (139 306)  (139 306)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 306)  (140 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 306)  (141 306)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 306)  (142 306)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 306)  (144 306)  LC_1 Logic Functioning bit
 (38 2)  (146 306)  (146 306)  LC_1 Logic Functioning bit
 (45 2)  (153 306)  (153 306)  LC_1 Logic Functioning bit
 (46 2)  (154 306)  (154 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (108 307)  (108 307)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (14 3)  (122 307)  (122 307)  routing T_2_19.top_op_4 <X> T_2_19.lc_trk_g0_4
 (15 3)  (123 307)  (123 307)  routing T_2_19.top_op_4 <X> T_2_19.lc_trk_g0_4
 (17 3)  (125 307)  (125 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (126 307)  (126 307)  routing T_2_19.top_op_5 <X> T_2_19.lc_trk_g0_5
 (21 3)  (129 307)  (129 307)  routing T_2_19.sp4_h_r_7 <X> T_2_19.lc_trk_g0_7
 (26 3)  (134 307)  (134 307)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (135 307)  (135 307)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 307)  (137 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 307)  (138 307)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 307)  (139 307)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (144 307)  (144 307)  LC_1 Logic Functioning bit
 (37 3)  (145 307)  (145 307)  LC_1 Logic Functioning bit
 (38 3)  (146 307)  (146 307)  LC_1 Logic Functioning bit
 (39 3)  (147 307)  (147 307)  LC_1 Logic Functioning bit
 (40 3)  (148 307)  (148 307)  LC_1 Logic Functioning bit
 (42 3)  (150 307)  (150 307)  LC_1 Logic Functioning bit
 (15 4)  (123 308)  (123 308)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g1_1
 (16 4)  (124 308)  (124 308)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g1_1
 (17 4)  (125 308)  (125 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (126 308)  (126 308)  routing T_2_19.sp4_h_r_9 <X> T_2_19.lc_trk_g1_1
 (25 4)  (133 308)  (133 308)  routing T_2_19.sp4_h_l_7 <X> T_2_19.lc_trk_g1_2
 (31 4)  (139 308)  (139 308)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 308)  (140 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (148 308)  (148 308)  LC_2 Logic Functioning bit
 (41 4)  (149 308)  (149 308)  LC_2 Logic Functioning bit
 (42 4)  (150 308)  (150 308)  LC_2 Logic Functioning bit
 (43 4)  (151 308)  (151 308)  LC_2 Logic Functioning bit
 (22 5)  (130 309)  (130 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (131 309)  (131 309)  routing T_2_19.sp4_h_l_7 <X> T_2_19.lc_trk_g1_2
 (24 5)  (132 309)  (132 309)  routing T_2_19.sp4_h_l_7 <X> T_2_19.lc_trk_g1_2
 (25 5)  (133 309)  (133 309)  routing T_2_19.sp4_h_l_7 <X> T_2_19.lc_trk_g1_2
 (31 5)  (139 309)  (139 309)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (40 5)  (148 309)  (148 309)  LC_2 Logic Functioning bit
 (41 5)  (149 309)  (149 309)  LC_2 Logic Functioning bit
 (42 5)  (150 309)  (150 309)  LC_2 Logic Functioning bit
 (43 5)  (151 309)  (151 309)  LC_2 Logic Functioning bit
 (21 6)  (129 310)  (129 310)  routing T_2_19.sp4_v_b_7 <X> T_2_19.lc_trk_g1_7
 (22 6)  (130 310)  (130 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (131 310)  (131 310)  routing T_2_19.sp4_v_b_7 <X> T_2_19.lc_trk_g1_7
 (32 6)  (140 310)  (140 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 310)  (142 310)  routing T_2_19.lc_trk_g1_1 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (148 310)  (148 310)  LC_3 Logic Functioning bit
 (41 6)  (149 310)  (149 310)  LC_3 Logic Functioning bit
 (42 6)  (150 310)  (150 310)  LC_3 Logic Functioning bit
 (43 6)  (151 310)  (151 310)  LC_3 Logic Functioning bit
 (40 7)  (148 311)  (148 311)  LC_3 Logic Functioning bit
 (41 7)  (149 311)  (149 311)  LC_3 Logic Functioning bit
 (42 7)  (150 311)  (150 311)  LC_3 Logic Functioning bit
 (43 7)  (151 311)  (151 311)  LC_3 Logic Functioning bit
 (3 8)  (111 312)  (111 312)  routing T_2_19.sp12_h_r_1 <X> T_2_19.sp12_v_b_1
 (11 8)  (119 312)  (119 312)  routing T_2_19.sp4_v_t_40 <X> T_2_19.sp4_v_b_8
 (12 8)  (120 312)  (120 312)  routing T_2_19.sp4_v_t_45 <X> T_2_19.sp4_h_r_8
 (14 8)  (122 312)  (122 312)  routing T_2_19.wire_logic_cluster/lc_0/out <X> T_2_19.lc_trk_g2_0
 (29 8)  (137 312)  (137 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (37 8)  (145 312)  (145 312)  LC_4 Logic Functioning bit
 (39 8)  (147 312)  (147 312)  LC_4 Logic Functioning bit
 (40 8)  (148 312)  (148 312)  LC_4 Logic Functioning bit
 (42 8)  (150 312)  (150 312)  LC_4 Logic Functioning bit
 (3 9)  (111 313)  (111 313)  routing T_2_19.sp12_h_r_1 <X> T_2_19.sp12_v_b_1
 (12 9)  (120 313)  (120 313)  routing T_2_19.sp4_v_t_40 <X> T_2_19.sp4_v_b_8
 (17 9)  (125 313)  (125 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (37 9)  (145 313)  (145 313)  LC_4 Logic Functioning bit
 (39 9)  (147 313)  (147 313)  LC_4 Logic Functioning bit
 (40 9)  (148 313)  (148 313)  LC_4 Logic Functioning bit
 (42 9)  (150 313)  (150 313)  LC_4 Logic Functioning bit
 (15 10)  (123 314)  (123 314)  routing T_2_19.sp4_h_l_16 <X> T_2_19.lc_trk_g2_5
 (16 10)  (124 314)  (124 314)  routing T_2_19.sp4_h_l_16 <X> T_2_19.lc_trk_g2_5
 (17 10)  (125 314)  (125 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (31 10)  (139 314)  (139 314)  routing T_2_19.lc_trk_g0_4 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 314)  (140 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (148 314)  (148 314)  LC_5 Logic Functioning bit
 (41 10)  (149 314)  (149 314)  LC_5 Logic Functioning bit
 (42 10)  (150 314)  (150 314)  LC_5 Logic Functioning bit
 (43 10)  (151 314)  (151 314)  LC_5 Logic Functioning bit
 (18 11)  (126 315)  (126 315)  routing T_2_19.sp4_h_l_16 <X> T_2_19.lc_trk_g2_5
 (40 11)  (148 315)  (148 315)  LC_5 Logic Functioning bit
 (41 11)  (149 315)  (149 315)  LC_5 Logic Functioning bit
 (42 11)  (150 315)  (150 315)  LC_5 Logic Functioning bit
 (43 11)  (151 315)  (151 315)  LC_5 Logic Functioning bit
 (31 12)  (139 316)  (139 316)  routing T_2_19.lc_trk_g0_5 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 316)  (140 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (148 316)  (148 316)  LC_6 Logic Functioning bit
 (41 12)  (149 316)  (149 316)  LC_6 Logic Functioning bit
 (42 12)  (150 316)  (150 316)  LC_6 Logic Functioning bit
 (43 12)  (151 316)  (151 316)  LC_6 Logic Functioning bit
 (40 13)  (148 317)  (148 317)  LC_6 Logic Functioning bit
 (41 13)  (149 317)  (149 317)  LC_6 Logic Functioning bit
 (42 13)  (150 317)  (150 317)  LC_6 Logic Functioning bit
 (43 13)  (151 317)  (151 317)  LC_6 Logic Functioning bit
 (1 14)  (109 318)  (109 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (130 318)  (130 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (131 318)  (131 318)  routing T_2_19.sp4_h_r_31 <X> T_2_19.lc_trk_g3_7
 (24 14)  (132 318)  (132 318)  routing T_2_19.sp4_h_r_31 <X> T_2_19.lc_trk_g3_7
 (29 14)  (137 318)  (137 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (37 14)  (145 318)  (145 318)  LC_7 Logic Functioning bit
 (39 14)  (147 318)  (147 318)  LC_7 Logic Functioning bit
 (40 14)  (148 318)  (148 318)  LC_7 Logic Functioning bit
 (42 14)  (150 318)  (150 318)  LC_7 Logic Functioning bit
 (0 15)  (108 319)  (108 319)  routing T_2_19.glb_netwk_2 <X> T_2_19.wire_logic_cluster/lc_7/s_r
 (21 15)  (129 319)  (129 319)  routing T_2_19.sp4_h_r_31 <X> T_2_19.lc_trk_g3_7
 (37 15)  (145 319)  (145 319)  LC_7 Logic Functioning bit
 (39 15)  (147 319)  (147 319)  LC_7 Logic Functioning bit
 (40 15)  (148 319)  (148 319)  LC_7 Logic Functioning bit
 (42 15)  (150 319)  (150 319)  LC_7 Logic Functioning bit


LogicTile_3_19

 (21 0)  (183 304)  (183 304)  routing T_3_19.lft_op_3 <X> T_3_19.lc_trk_g0_3
 (22 0)  (184 304)  (184 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (186 304)  (186 304)  routing T_3_19.lft_op_3 <X> T_3_19.lc_trk_g0_3
 (25 0)  (187 304)  (187 304)  routing T_3_19.lft_op_2 <X> T_3_19.lc_trk_g0_2
 (44 0)  (206 304)  (206 304)  LC_0 Logic Functioning bit
 (22 1)  (184 305)  (184 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (186 305)  (186 305)  routing T_3_19.lft_op_2 <X> T_3_19.lc_trk_g0_2
 (32 1)  (194 305)  (194 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (195 305)  (195 305)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.input_2_0
 (34 1)  (196 305)  (196 305)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.input_2_0
 (50 1)  (212 305)  (212 305)  Carry_In_Mux bit 

 (14 2)  (176 306)  (176 306)  routing T_3_19.lft_op_4 <X> T_3_19.lc_trk_g0_4
 (28 2)  (190 306)  (190 306)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 306)  (191 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 306)  (192 306)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 306)  (194 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 306)  (198 306)  LC_1 Logic Functioning bit
 (37 2)  (199 306)  (199 306)  LC_1 Logic Functioning bit
 (38 2)  (200 306)  (200 306)  LC_1 Logic Functioning bit
 (39 2)  (201 306)  (201 306)  LC_1 Logic Functioning bit
 (44 2)  (206 306)  (206 306)  LC_1 Logic Functioning bit
 (51 2)  (213 306)  (213 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (15 3)  (177 307)  (177 307)  routing T_3_19.lft_op_4 <X> T_3_19.lc_trk_g0_4
 (17 3)  (179 307)  (179 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (30 3)  (192 307)  (192 307)  routing T_3_19.lc_trk_g2_6 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (40 3)  (202 307)  (202 307)  LC_1 Logic Functioning bit
 (41 3)  (203 307)  (203 307)  LC_1 Logic Functioning bit
 (42 3)  (204 307)  (204 307)  LC_1 Logic Functioning bit
 (43 3)  (205 307)  (205 307)  LC_1 Logic Functioning bit
 (51 3)  (213 307)  (213 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (214 307)  (214 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 4)  (184 308)  (184 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (186 308)  (186 308)  routing T_3_19.bot_op_3 <X> T_3_19.lc_trk_g1_3
 (27 4)  (189 308)  (189 308)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 308)  (190 308)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 308)  (191 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 308)  (192 308)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 308)  (194 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 308)  (198 308)  LC_2 Logic Functioning bit
 (37 4)  (199 308)  (199 308)  LC_2 Logic Functioning bit
 (38 4)  (200 308)  (200 308)  LC_2 Logic Functioning bit
 (39 4)  (201 308)  (201 308)  LC_2 Logic Functioning bit
 (44 4)  (206 308)  (206 308)  LC_2 Logic Functioning bit
 (22 5)  (184 309)  (184 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (186 309)  (186 309)  routing T_3_19.bot_op_2 <X> T_3_19.lc_trk_g1_2
 (40 5)  (202 309)  (202 309)  LC_2 Logic Functioning bit
 (41 5)  (203 309)  (203 309)  LC_2 Logic Functioning bit
 (42 5)  (204 309)  (204 309)  LC_2 Logic Functioning bit
 (43 5)  (205 309)  (205 309)  LC_2 Logic Functioning bit
 (47 5)  (209 309)  (209 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (3 6)  (165 310)  (165 310)  routing T_3_19.sp12_v_b_0 <X> T_3_19.sp12_v_t_23
 (15 6)  (177 310)  (177 310)  routing T_3_19.bot_op_5 <X> T_3_19.lc_trk_g1_5
 (17 6)  (179 310)  (179 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (189 310)  (189 310)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (190 310)  (190 310)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 310)  (191 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 310)  (192 310)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 310)  (194 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 310)  (198 310)  LC_3 Logic Functioning bit
 (37 6)  (199 310)  (199 310)  LC_3 Logic Functioning bit
 (38 6)  (200 310)  (200 310)  LC_3 Logic Functioning bit
 (39 6)  (201 310)  (201 310)  LC_3 Logic Functioning bit
 (44 6)  (206 310)  (206 310)  LC_3 Logic Functioning bit
 (48 6)  (210 310)  (210 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (177 311)  (177 311)  routing T_3_19.bot_op_4 <X> T_3_19.lc_trk_g1_4
 (17 7)  (179 311)  (179 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (40 7)  (202 311)  (202 311)  LC_3 Logic Functioning bit
 (41 7)  (203 311)  (203 311)  LC_3 Logic Functioning bit
 (42 7)  (204 311)  (204 311)  LC_3 Logic Functioning bit
 (43 7)  (205 311)  (205 311)  LC_3 Logic Functioning bit
 (48 7)  (210 311)  (210 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (215 311)  (215 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (3 8)  (165 312)  (165 312)  routing T_3_19.sp12_v_t_22 <X> T_3_19.sp12_v_b_1
 (21 8)  (183 312)  (183 312)  routing T_3_19.sp4_h_r_35 <X> T_3_19.lc_trk_g2_3
 (22 8)  (184 312)  (184 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (185 312)  (185 312)  routing T_3_19.sp4_h_r_35 <X> T_3_19.lc_trk_g2_3
 (24 8)  (186 312)  (186 312)  routing T_3_19.sp4_h_r_35 <X> T_3_19.lc_trk_g2_3
 (28 8)  (190 312)  (190 312)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 312)  (191 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 312)  (194 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (197 312)  (197 312)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.input_2_4
 (36 8)  (198 312)  (198 312)  LC_4 Logic Functioning bit
 (39 8)  (201 312)  (201 312)  LC_4 Logic Functioning bit
 (41 8)  (203 312)  (203 312)  LC_4 Logic Functioning bit
 (42 8)  (204 312)  (204 312)  LC_4 Logic Functioning bit
 (44 8)  (206 312)  (206 312)  LC_4 Logic Functioning bit
 (46 8)  (208 312)  (208 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (30 9)  (192 313)  (192 313)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (194 313)  (194 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (196 313)  (196 313)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.input_2_4
 (36 9)  (198 313)  (198 313)  LC_4 Logic Functioning bit
 (39 9)  (201 313)  (201 313)  LC_4 Logic Functioning bit
 (41 9)  (203 313)  (203 313)  LC_4 Logic Functioning bit
 (42 9)  (204 313)  (204 313)  LC_4 Logic Functioning bit
 (51 9)  (213 313)  (213 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (29 10)  (191 314)  (191 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 314)  (194 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (198 314)  (198 314)  LC_5 Logic Functioning bit
 (39 10)  (201 314)  (201 314)  LC_5 Logic Functioning bit
 (41 10)  (203 314)  (203 314)  LC_5 Logic Functioning bit
 (42 10)  (204 314)  (204 314)  LC_5 Logic Functioning bit
 (44 10)  (206 314)  (206 314)  LC_5 Logic Functioning bit
 (47 10)  (209 314)  (209 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (214 314)  (214 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (184 315)  (184 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (186 315)  (186 315)  routing T_3_19.tnr_op_6 <X> T_3_19.lc_trk_g2_6
 (30 11)  (192 315)  (192 315)  routing T_3_19.lc_trk_g0_2 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 315)  (194 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (196 315)  (196 315)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.input_2_5
 (35 11)  (197 315)  (197 315)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.input_2_5
 (36 11)  (198 315)  (198 315)  LC_5 Logic Functioning bit
 (39 11)  (201 315)  (201 315)  LC_5 Logic Functioning bit
 (41 11)  (203 315)  (203 315)  LC_5 Logic Functioning bit
 (42 11)  (204 315)  (204 315)  LC_5 Logic Functioning bit
 (51 11)  (213 315)  (213 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (16 12)  (178 316)  (178 316)  routing T_3_19.sp12_v_t_14 <X> T_3_19.lc_trk_g3_1
 (17 12)  (179 316)  (179 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (29 12)  (191 316)  (191 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 316)  (194 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (198 316)  (198 316)  LC_6 Logic Functioning bit
 (39 12)  (201 316)  (201 316)  LC_6 Logic Functioning bit
 (41 12)  (203 316)  (203 316)  LC_6 Logic Functioning bit
 (42 12)  (204 316)  (204 316)  LC_6 Logic Functioning bit
 (44 12)  (206 316)  (206 316)  LC_6 Logic Functioning bit
 (52 12)  (214 316)  (214 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (180 317)  (180 317)  routing T_3_19.sp12_v_t_14 <X> T_3_19.lc_trk_g3_1
 (30 13)  (192 317)  (192 317)  routing T_3_19.lc_trk_g0_3 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (194 317)  (194 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (196 317)  (196 317)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.input_2_6
 (35 13)  (197 317)  (197 317)  routing T_3_19.lc_trk_g1_3 <X> T_3_19.input_2_6
 (36 13)  (198 317)  (198 317)  LC_6 Logic Functioning bit
 (39 13)  (201 317)  (201 317)  LC_6 Logic Functioning bit
 (41 13)  (203 317)  (203 317)  LC_6 Logic Functioning bit
 (42 13)  (204 317)  (204 317)  LC_6 Logic Functioning bit
 (48 13)  (210 317)  (210 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (176 318)  (176 318)  routing T_3_19.rgt_op_4 <X> T_3_19.lc_trk_g3_4
 (15 14)  (177 318)  (177 318)  routing T_3_19.rgt_op_5 <X> T_3_19.lc_trk_g3_5
 (17 14)  (179 318)  (179 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (180 318)  (180 318)  routing T_3_19.rgt_op_5 <X> T_3_19.lc_trk_g3_5
 (29 14)  (191 318)  (191 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 318)  (192 318)  routing T_3_19.lc_trk_g0_4 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (194 318)  (194 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (197 318)  (197 318)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.input_2_7
 (36 14)  (198 318)  (198 318)  LC_7 Logic Functioning bit
 (39 14)  (201 318)  (201 318)  LC_7 Logic Functioning bit
 (41 14)  (203 318)  (203 318)  LC_7 Logic Functioning bit
 (42 14)  (204 318)  (204 318)  LC_7 Logic Functioning bit
 (44 14)  (206 318)  (206 318)  LC_7 Logic Functioning bit
 (47 14)  (209 318)  (209 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (177 319)  (177 319)  routing T_3_19.rgt_op_4 <X> T_3_19.lc_trk_g3_4
 (17 15)  (179 319)  (179 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (32 15)  (194 319)  (194 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (196 319)  (196 319)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.input_2_7
 (36 15)  (198 319)  (198 319)  LC_7 Logic Functioning bit
 (39 15)  (201 319)  (201 319)  LC_7 Logic Functioning bit
 (41 15)  (203 319)  (203 319)  LC_7 Logic Functioning bit
 (42 15)  (204 319)  (204 319)  LC_7 Logic Functioning bit


LogicTile_4_19

 (21 0)  (237 304)  (237 304)  routing T_4_19.wire_logic_cluster/lc_3/out <X> T_4_19.lc_trk_g0_3
 (22 0)  (238 304)  (238 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (248 304)  (248 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 304)  (249 304)  routing T_4_19.lc_trk_g2_1 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (256 304)  (256 304)  LC_0 Logic Functioning bit
 (41 0)  (257 304)  (257 304)  LC_0 Logic Functioning bit
 (42 0)  (258 304)  (258 304)  LC_0 Logic Functioning bit
 (43 0)  (259 304)  (259 304)  LC_0 Logic Functioning bit
 (40 1)  (256 305)  (256 305)  LC_0 Logic Functioning bit
 (41 1)  (257 305)  (257 305)  LC_0 Logic Functioning bit
 (42 1)  (258 305)  (258 305)  LC_0 Logic Functioning bit
 (43 1)  (259 305)  (259 305)  LC_0 Logic Functioning bit
 (0 2)  (216 306)  (216 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (1 2)  (217 306)  (217 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (2 2)  (218 306)  (218 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (247 306)  (247 306)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 306)  (248 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 306)  (249 306)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 306)  (250 306)  routing T_4_19.lc_trk_g3_5 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 306)  (252 306)  LC_1 Logic Functioning bit
 (37 2)  (253 306)  (253 306)  LC_1 Logic Functioning bit
 (38 2)  (254 306)  (254 306)  LC_1 Logic Functioning bit
 (39 2)  (255 306)  (255 306)  LC_1 Logic Functioning bit
 (45 2)  (261 306)  (261 306)  LC_1 Logic Functioning bit
 (0 3)  (216 307)  (216 307)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (16 3)  (232 307)  (232 307)  routing T_4_19.sp12_h_r_12 <X> T_4_19.lc_trk_g0_4
 (17 3)  (233 307)  (233 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (36 3)  (252 307)  (252 307)  LC_1 Logic Functioning bit
 (37 3)  (253 307)  (253 307)  LC_1 Logic Functioning bit
 (38 3)  (254 307)  (254 307)  LC_1 Logic Functioning bit
 (39 3)  (255 307)  (255 307)  LC_1 Logic Functioning bit
 (0 4)  (216 308)  (216 308)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/cen
 (1 4)  (217 308)  (217 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (248 308)  (248 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (256 308)  (256 308)  LC_2 Logic Functioning bit
 (41 4)  (257 308)  (257 308)  LC_2 Logic Functioning bit
 (42 4)  (258 308)  (258 308)  LC_2 Logic Functioning bit
 (43 4)  (259 308)  (259 308)  LC_2 Logic Functioning bit
 (1 5)  (217 309)  (217 309)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/cen
 (9 5)  (225 309)  (225 309)  routing T_4_19.sp4_v_t_41 <X> T_4_19.sp4_v_b_4
 (31 5)  (247 309)  (247 309)  routing T_4_19.lc_trk_g0_3 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (40 5)  (256 309)  (256 309)  LC_2 Logic Functioning bit
 (41 5)  (257 309)  (257 309)  LC_2 Logic Functioning bit
 (42 5)  (258 309)  (258 309)  LC_2 Logic Functioning bit
 (43 5)  (259 309)  (259 309)  LC_2 Logic Functioning bit
 (31 6)  (247 310)  (247 310)  routing T_4_19.lc_trk_g0_4 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 310)  (248 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (252 310)  (252 310)  LC_3 Logic Functioning bit
 (37 6)  (253 310)  (253 310)  LC_3 Logic Functioning bit
 (38 6)  (254 310)  (254 310)  LC_3 Logic Functioning bit
 (39 6)  (255 310)  (255 310)  LC_3 Logic Functioning bit
 (45 6)  (261 310)  (261 310)  LC_3 Logic Functioning bit
 (36 7)  (252 311)  (252 311)  LC_3 Logic Functioning bit
 (37 7)  (253 311)  (253 311)  LC_3 Logic Functioning bit
 (38 7)  (254 311)  (254 311)  LC_3 Logic Functioning bit
 (39 7)  (255 311)  (255 311)  LC_3 Logic Functioning bit
 (17 8)  (233 312)  (233 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (234 312)  (234 312)  routing T_4_19.wire_logic_cluster/lc_1/out <X> T_4_19.lc_trk_g2_1
 (32 8)  (248 312)  (248 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 312)  (249 312)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 312)  (250 312)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (256 312)  (256 312)  LC_4 Logic Functioning bit
 (41 8)  (257 312)  (257 312)  LC_4 Logic Functioning bit
 (42 8)  (258 312)  (258 312)  LC_4 Logic Functioning bit
 (43 8)  (259 312)  (259 312)  LC_4 Logic Functioning bit
 (22 9)  (238 313)  (238 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (239 313)  (239 313)  routing T_4_19.sp4_v_b_42 <X> T_4_19.lc_trk_g2_2
 (24 9)  (240 313)  (240 313)  routing T_4_19.sp4_v_b_42 <X> T_4_19.lc_trk_g2_2
 (31 9)  (247 313)  (247 313)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (40 9)  (256 313)  (256 313)  LC_4 Logic Functioning bit
 (41 9)  (257 313)  (257 313)  LC_4 Logic Functioning bit
 (42 9)  (258 313)  (258 313)  LC_4 Logic Functioning bit
 (43 9)  (259 313)  (259 313)  LC_4 Logic Functioning bit
 (32 10)  (248 314)  (248 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 314)  (249 314)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (250 314)  (250 314)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (256 314)  (256 314)  LC_5 Logic Functioning bit
 (41 10)  (257 314)  (257 314)  LC_5 Logic Functioning bit
 (42 10)  (258 314)  (258 314)  LC_5 Logic Functioning bit
 (43 10)  (259 314)  (259 314)  LC_5 Logic Functioning bit
 (31 11)  (247 315)  (247 315)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (256 315)  (256 315)  LC_5 Logic Functioning bit
 (41 11)  (257 315)  (257 315)  LC_5 Logic Functioning bit
 (42 11)  (258 315)  (258 315)  LC_5 Logic Functioning bit
 (43 11)  (259 315)  (259 315)  LC_5 Logic Functioning bit
 (21 12)  (237 316)  (237 316)  routing T_4_19.rgt_op_3 <X> T_4_19.lc_trk_g3_3
 (22 12)  (238 316)  (238 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (240 316)  (240 316)  routing T_4_19.rgt_op_3 <X> T_4_19.lc_trk_g3_3
 (25 12)  (241 316)  (241 316)  routing T_4_19.rgt_op_2 <X> T_4_19.lc_trk_g3_2
 (31 12)  (247 316)  (247 316)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 316)  (248 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 316)  (249 316)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 316)  (250 316)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (256 316)  (256 316)  LC_6 Logic Functioning bit
 (41 12)  (257 316)  (257 316)  LC_6 Logic Functioning bit
 (42 12)  (258 316)  (258 316)  LC_6 Logic Functioning bit
 (43 12)  (259 316)  (259 316)  LC_6 Logic Functioning bit
 (53 12)  (269 316)  (269 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (238 317)  (238 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (240 317)  (240 317)  routing T_4_19.rgt_op_2 <X> T_4_19.lc_trk_g3_2
 (31 13)  (247 317)  (247 317)  routing T_4_19.lc_trk_g3_6 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (40 13)  (256 317)  (256 317)  LC_6 Logic Functioning bit
 (41 13)  (257 317)  (257 317)  LC_6 Logic Functioning bit
 (42 13)  (258 317)  (258 317)  LC_6 Logic Functioning bit
 (43 13)  (259 317)  (259 317)  LC_6 Logic Functioning bit
 (53 13)  (269 317)  (269 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (216 318)  (216 318)  routing T_4_19.glb_netwk_6 <X> T_4_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 318)  (217 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (233 318)  (233 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (216 319)  (216 319)  routing T_4_19.glb_netwk_6 <X> T_4_19.wire_logic_cluster/lc_7/s_r
 (22 15)  (238 319)  (238 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_5_19

 (25 0)  (295 304)  (295 304)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g0_2
 (22 1)  (292 305)  (292 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (293 305)  (293 305)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g0_2
 (24 1)  (294 305)  (294 305)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g0_2
 (0 2)  (270 306)  (270 306)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (1 2)  (271 306)  (271 306)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (272 306)  (272 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (292 306)  (292 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (293 306)  (293 306)  routing T_5_19.sp12_h_l_12 <X> T_5_19.lc_trk_g0_7
 (31 2)  (301 306)  (301 306)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 306)  (302 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 306)  (303 306)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 306)  (306 306)  LC_1 Logic Functioning bit
 (37 2)  (307 306)  (307 306)  LC_1 Logic Functioning bit
 (38 2)  (308 306)  (308 306)  LC_1 Logic Functioning bit
 (39 2)  (309 306)  (309 306)  LC_1 Logic Functioning bit
 (45 2)  (315 306)  (315 306)  LC_1 Logic Functioning bit
 (0 3)  (270 307)  (270 307)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (36 3)  (306 307)  (306 307)  LC_1 Logic Functioning bit
 (37 3)  (307 307)  (307 307)  LC_1 Logic Functioning bit
 (38 3)  (308 307)  (308 307)  LC_1 Logic Functioning bit
 (39 3)  (309 307)  (309 307)  LC_1 Logic Functioning bit
 (1 4)  (271 308)  (271 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (302 308)  (302 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 308)  (303 308)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 308)  (304 308)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 308)  (306 308)  LC_2 Logic Functioning bit
 (37 4)  (307 308)  (307 308)  LC_2 Logic Functioning bit
 (38 4)  (308 308)  (308 308)  LC_2 Logic Functioning bit
 (39 4)  (309 308)  (309 308)  LC_2 Logic Functioning bit
 (45 4)  (315 308)  (315 308)  LC_2 Logic Functioning bit
 (1 5)  (271 309)  (271 309)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_7/cen
 (4 5)  (274 309)  (274 309)  routing T_5_19.sp4_h_l_42 <X> T_5_19.sp4_h_r_3
 (6 5)  (276 309)  (276 309)  routing T_5_19.sp4_h_l_42 <X> T_5_19.sp4_h_r_3
 (11 5)  (281 309)  (281 309)  routing T_5_19.sp4_h_l_40 <X> T_5_19.sp4_h_r_5
 (31 5)  (301 309)  (301 309)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 309)  (306 309)  LC_2 Logic Functioning bit
 (37 5)  (307 309)  (307 309)  LC_2 Logic Functioning bit
 (38 5)  (308 309)  (308 309)  LC_2 Logic Functioning bit
 (39 5)  (309 309)  (309 309)  LC_2 Logic Functioning bit
 (9 6)  (279 310)  (279 310)  routing T_5_19.sp4_h_r_1 <X> T_5_19.sp4_h_l_41
 (10 6)  (280 310)  (280 310)  routing T_5_19.sp4_h_r_1 <X> T_5_19.sp4_h_l_41
 (15 6)  (285 310)  (285 310)  routing T_5_19.sp4_v_b_21 <X> T_5_19.lc_trk_g1_5
 (16 6)  (286 310)  (286 310)  routing T_5_19.sp4_v_b_21 <X> T_5_19.lc_trk_g1_5
 (17 6)  (287 310)  (287 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (292 310)  (292 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (31 6)  (301 310)  (301 310)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 310)  (302 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 310)  (304 310)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 310)  (306 310)  LC_3 Logic Functioning bit
 (37 6)  (307 310)  (307 310)  LC_3 Logic Functioning bit
 (38 6)  (308 310)  (308 310)  LC_3 Logic Functioning bit
 (39 6)  (309 310)  (309 310)  LC_3 Logic Functioning bit
 (45 6)  (315 310)  (315 310)  LC_3 Logic Functioning bit
 (21 7)  (291 311)  (291 311)  routing T_5_19.sp4_r_v_b_31 <X> T_5_19.lc_trk_g1_7
 (31 7)  (301 311)  (301 311)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 311)  (306 311)  LC_3 Logic Functioning bit
 (37 7)  (307 311)  (307 311)  LC_3 Logic Functioning bit
 (38 7)  (308 311)  (308 311)  LC_3 Logic Functioning bit
 (39 7)  (309 311)  (309 311)  LC_3 Logic Functioning bit
 (17 8)  (287 312)  (287 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (32 8)  (302 312)  (302 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 312)  (303 312)  routing T_5_19.lc_trk_g2_1 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 312)  (306 312)  LC_4 Logic Functioning bit
 (37 8)  (307 312)  (307 312)  LC_4 Logic Functioning bit
 (38 8)  (308 312)  (308 312)  LC_4 Logic Functioning bit
 (39 8)  (309 312)  (309 312)  LC_4 Logic Functioning bit
 (45 8)  (315 312)  (315 312)  LC_4 Logic Functioning bit
 (18 9)  (288 313)  (288 313)  routing T_5_19.sp4_r_v_b_33 <X> T_5_19.lc_trk_g2_1
 (36 9)  (306 313)  (306 313)  LC_4 Logic Functioning bit
 (37 9)  (307 313)  (307 313)  LC_4 Logic Functioning bit
 (38 9)  (308 313)  (308 313)  LC_4 Logic Functioning bit
 (39 9)  (309 313)  (309 313)  LC_4 Logic Functioning bit
 (31 10)  (301 314)  (301 314)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 314)  (302 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 314)  (304 314)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 314)  (306 314)  LC_5 Logic Functioning bit
 (37 10)  (307 314)  (307 314)  LC_5 Logic Functioning bit
 (38 10)  (308 314)  (308 314)  LC_5 Logic Functioning bit
 (39 10)  (309 314)  (309 314)  LC_5 Logic Functioning bit
 (45 10)  (315 314)  (315 314)  LC_5 Logic Functioning bit
 (17 11)  (287 315)  (287 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (306 315)  (306 315)  LC_5 Logic Functioning bit
 (37 11)  (307 315)  (307 315)  LC_5 Logic Functioning bit
 (38 11)  (308 315)  (308 315)  LC_5 Logic Functioning bit
 (39 11)  (309 315)  (309 315)  LC_5 Logic Functioning bit
 (47 11)  (317 315)  (317 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (31 12)  (301 316)  (301 316)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 316)  (302 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (306 316)  (306 316)  LC_6 Logic Functioning bit
 (37 12)  (307 316)  (307 316)  LC_6 Logic Functioning bit
 (38 12)  (308 316)  (308 316)  LC_6 Logic Functioning bit
 (39 12)  (309 316)  (309 316)  LC_6 Logic Functioning bit
 (45 12)  (315 316)  (315 316)  LC_6 Logic Functioning bit
 (22 13)  (292 317)  (292 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (293 317)  (293 317)  routing T_5_19.sp12_v_t_9 <X> T_5_19.lc_trk_g3_2
 (31 13)  (301 317)  (301 317)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (306 317)  (306 317)  LC_6 Logic Functioning bit
 (37 13)  (307 317)  (307 317)  LC_6 Logic Functioning bit
 (38 13)  (308 317)  (308 317)  LC_6 Logic Functioning bit
 (39 13)  (309 317)  (309 317)  LC_6 Logic Functioning bit
 (47 13)  (317 317)  (317 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (270 318)  (270 318)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 318)  (271 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (282 318)  (282 318)  routing T_5_19.sp4_v_t_46 <X> T_5_19.sp4_h_l_46
 (0 15)  (270 319)  (270 319)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (11 15)  (281 319)  (281 319)  routing T_5_19.sp4_v_t_46 <X> T_5_19.sp4_h_l_46


RAM_Tile_6_19

 (11 0)  (335 304)  (335 304)  routing T_6_19.sp4_h_l_45 <X> T_6_19.sp4_v_b_2
 (13 0)  (337 304)  (337 304)  routing T_6_19.sp4_h_l_45 <X> T_6_19.sp4_v_b_2
 (12 1)  (336 305)  (336 305)  routing T_6_19.sp4_h_l_45 <X> T_6_19.sp4_v_b_2
 (11 2)  (335 306)  (335 306)  routing T_6_19.sp4_h_r_8 <X> T_6_19.sp4_v_t_39
 (13 2)  (337 306)  (337 306)  routing T_6_19.sp4_h_r_8 <X> T_6_19.sp4_v_t_39
 (12 3)  (336 307)  (336 307)  routing T_6_19.sp4_h_r_8 <X> T_6_19.sp4_v_t_39
 (5 4)  (329 308)  (329 308)  routing T_6_19.sp4_h_l_37 <X> T_6_19.sp4_h_r_3
 (4 5)  (328 309)  (328 309)  routing T_6_19.sp4_h_l_37 <X> T_6_19.sp4_h_r_3


LogicTile_7_19

 (0 2)  (366 306)  (366 306)  routing T_7_19.glb_netwk_7 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (1 2)  (367 306)  (367 306)  routing T_7_19.glb_netwk_7 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (368 306)  (368 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (366 307)  (366 307)  routing T_7_19.glb_netwk_7 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (0 4)  (366 308)  (366 308)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (1 4)  (367 308)  (367 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (367 309)  (367 309)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (15 6)  (381 310)  (381 310)  routing T_7_19.sp4_h_r_21 <X> T_7_19.lc_trk_g1_5
 (16 6)  (382 310)  (382 310)  routing T_7_19.sp4_h_r_21 <X> T_7_19.lc_trk_g1_5
 (17 6)  (383 310)  (383 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (384 310)  (384 310)  routing T_7_19.sp4_h_r_21 <X> T_7_19.lc_trk_g1_5
 (18 7)  (384 311)  (384 311)  routing T_7_19.sp4_h_r_21 <X> T_7_19.lc_trk_g1_5
 (22 9)  (388 313)  (388 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (389 313)  (389 313)  routing T_7_19.sp4_v_b_42 <X> T_7_19.lc_trk_g2_2
 (24 9)  (390 313)  (390 313)  routing T_7_19.sp4_v_b_42 <X> T_7_19.lc_trk_g2_2
 (31 10)  (397 314)  (397 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 314)  (398 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 314)  (400 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 314)  (402 314)  LC_5 Logic Functioning bit
 (37 10)  (403 314)  (403 314)  LC_5 Logic Functioning bit
 (38 10)  (404 314)  (404 314)  LC_5 Logic Functioning bit
 (39 10)  (405 314)  (405 314)  LC_5 Logic Functioning bit
 (45 10)  (411 314)  (411 314)  LC_5 Logic Functioning bit
 (48 10)  (414 314)  (414 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (36 11)  (402 315)  (402 315)  LC_5 Logic Functioning bit
 (37 11)  (403 315)  (403 315)  LC_5 Logic Functioning bit
 (38 11)  (404 315)  (404 315)  LC_5 Logic Functioning bit
 (39 11)  (405 315)  (405 315)  LC_5 Logic Functioning bit
 (0 14)  (366 318)  (366 318)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 318)  (367 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (366 319)  (366 319)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/s_r


LogicTile_8_19

 (27 0)  (447 304)  (447 304)  routing T_8_19.lc_trk_g1_4 <X> T_8_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 304)  (449 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 304)  (450 304)  routing T_8_19.lc_trk_g1_4 <X> T_8_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (452 304)  (452 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (456 304)  (456 304)  LC_0 Logic Functioning bit
 (37 0)  (457 304)  (457 304)  LC_0 Logic Functioning bit
 (38 0)  (458 304)  (458 304)  LC_0 Logic Functioning bit
 (39 0)  (459 304)  (459 304)  LC_0 Logic Functioning bit
 (44 0)  (464 304)  (464 304)  LC_0 Logic Functioning bit
 (36 1)  (456 305)  (456 305)  LC_0 Logic Functioning bit
 (37 1)  (457 305)  (457 305)  LC_0 Logic Functioning bit
 (38 1)  (458 305)  (458 305)  LC_0 Logic Functioning bit
 (39 1)  (459 305)  (459 305)  LC_0 Logic Functioning bit
 (49 1)  (469 305)  (469 305)  Carry_In_Mux bit 

 (0 2)  (420 306)  (420 306)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (1 2)  (421 306)  (421 306)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (2 2)  (422 306)  (422 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (448 306)  (448 306)  routing T_8_19.lc_trk_g2_0 <X> T_8_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 306)  (449 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 306)  (452 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 306)  (456 306)  LC_1 Logic Functioning bit
 (37 2)  (457 306)  (457 306)  LC_1 Logic Functioning bit
 (38 2)  (458 306)  (458 306)  LC_1 Logic Functioning bit
 (39 2)  (459 306)  (459 306)  LC_1 Logic Functioning bit
 (44 2)  (464 306)  (464 306)  LC_1 Logic Functioning bit
 (0 3)  (420 307)  (420 307)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (36 3)  (456 307)  (456 307)  LC_1 Logic Functioning bit
 (37 3)  (457 307)  (457 307)  LC_1 Logic Functioning bit
 (38 3)  (458 307)  (458 307)  LC_1 Logic Functioning bit
 (39 3)  (459 307)  (459 307)  LC_1 Logic Functioning bit
 (1 4)  (421 308)  (421 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (434 308)  (434 308)  routing T_8_19.sp4_v_b_8 <X> T_8_19.lc_trk_g1_0
 (21 4)  (441 308)  (441 308)  routing T_8_19.sp4_h_r_19 <X> T_8_19.lc_trk_g1_3
 (22 4)  (442 308)  (442 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (443 308)  (443 308)  routing T_8_19.sp4_h_r_19 <X> T_8_19.lc_trk_g1_3
 (24 4)  (444 308)  (444 308)  routing T_8_19.sp4_h_r_19 <X> T_8_19.lc_trk_g1_3
 (27 4)  (447 308)  (447 308)  routing T_8_19.lc_trk_g1_0 <X> T_8_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 308)  (449 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 308)  (452 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 308)  (456 308)  LC_2 Logic Functioning bit
 (37 4)  (457 308)  (457 308)  LC_2 Logic Functioning bit
 (38 4)  (458 308)  (458 308)  LC_2 Logic Functioning bit
 (39 4)  (459 308)  (459 308)  LC_2 Logic Functioning bit
 (44 4)  (464 308)  (464 308)  LC_2 Logic Functioning bit
 (0 5)  (420 309)  (420 309)  routing T_8_19.lc_trk_g1_3 <X> T_8_19.wire_logic_cluster/lc_7/cen
 (1 5)  (421 309)  (421 309)  routing T_8_19.lc_trk_g1_3 <X> T_8_19.wire_logic_cluster/lc_7/cen
 (14 5)  (434 309)  (434 309)  routing T_8_19.sp4_v_b_8 <X> T_8_19.lc_trk_g1_0
 (16 5)  (436 309)  (436 309)  routing T_8_19.sp4_v_b_8 <X> T_8_19.lc_trk_g1_0
 (17 5)  (437 309)  (437 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (441 309)  (441 309)  routing T_8_19.sp4_h_r_19 <X> T_8_19.lc_trk_g1_3
 (36 5)  (456 309)  (456 309)  LC_2 Logic Functioning bit
 (37 5)  (457 309)  (457 309)  LC_2 Logic Functioning bit
 (38 5)  (458 309)  (458 309)  LC_2 Logic Functioning bit
 (39 5)  (459 309)  (459 309)  LC_2 Logic Functioning bit
 (14 6)  (434 310)  (434 310)  routing T_8_19.sp4_v_t_1 <X> T_8_19.lc_trk_g1_4
 (27 6)  (447 310)  (447 310)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 310)  (448 310)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 310)  (449 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 310)  (452 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 310)  (456 310)  LC_3 Logic Functioning bit
 (37 6)  (457 310)  (457 310)  LC_3 Logic Functioning bit
 (38 6)  (458 310)  (458 310)  LC_3 Logic Functioning bit
 (39 6)  (459 310)  (459 310)  LC_3 Logic Functioning bit
 (44 6)  (464 310)  (464 310)  LC_3 Logic Functioning bit
 (8 7)  (428 311)  (428 311)  routing T_8_19.sp4_v_b_1 <X> T_8_19.sp4_v_t_41
 (10 7)  (430 311)  (430 311)  routing T_8_19.sp4_v_b_1 <X> T_8_19.sp4_v_t_41
 (14 7)  (434 311)  (434 311)  routing T_8_19.sp4_v_t_1 <X> T_8_19.lc_trk_g1_4
 (16 7)  (436 311)  (436 311)  routing T_8_19.sp4_v_t_1 <X> T_8_19.lc_trk_g1_4
 (17 7)  (437 311)  (437 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (30 7)  (450 311)  (450 311)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (456 311)  (456 311)  LC_3 Logic Functioning bit
 (37 7)  (457 311)  (457 311)  LC_3 Logic Functioning bit
 (38 7)  (458 311)  (458 311)  LC_3 Logic Functioning bit
 (39 7)  (459 311)  (459 311)  LC_3 Logic Functioning bit
 (14 8)  (434 312)  (434 312)  routing T_8_19.sp4_h_r_40 <X> T_8_19.lc_trk_g2_0
 (32 8)  (452 312)  (452 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (457 312)  (457 312)  LC_4 Logic Functioning bit
 (39 8)  (459 312)  (459 312)  LC_4 Logic Functioning bit
 (41 8)  (461 312)  (461 312)  LC_4 Logic Functioning bit
 (43 8)  (463 312)  (463 312)  LC_4 Logic Functioning bit
 (45 8)  (465 312)  (465 312)  LC_4 Logic Functioning bit
 (51 8)  (471 312)  (471 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (434 313)  (434 313)  routing T_8_19.sp4_h_r_40 <X> T_8_19.lc_trk_g2_0
 (15 9)  (435 313)  (435 313)  routing T_8_19.sp4_h_r_40 <X> T_8_19.lc_trk_g2_0
 (16 9)  (436 313)  (436 313)  routing T_8_19.sp4_h_r_40 <X> T_8_19.lc_trk_g2_0
 (17 9)  (437 313)  (437 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (446 313)  (446 313)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (447 313)  (447 313)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (448 313)  (448 313)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 313)  (449 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (456 313)  (456 313)  LC_4 Logic Functioning bit
 (38 9)  (458 313)  (458 313)  LC_4 Logic Functioning bit
 (40 9)  (460 313)  (460 313)  LC_4 Logic Functioning bit
 (42 9)  (462 313)  (462 313)  LC_4 Logic Functioning bit
 (51 9)  (471 313)  (471 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 12)  (428 316)  (428 316)  routing T_8_19.sp4_v_b_10 <X> T_8_19.sp4_h_r_10
 (9 12)  (429 316)  (429 316)  routing T_8_19.sp4_v_b_10 <X> T_8_19.sp4_h_r_10
 (22 12)  (442 316)  (442 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (443 316)  (443 316)  routing T_8_19.sp4_h_r_27 <X> T_8_19.lc_trk_g3_3
 (24 12)  (444 316)  (444 316)  routing T_8_19.sp4_h_r_27 <X> T_8_19.lc_trk_g3_3
 (21 13)  (441 317)  (441 317)  routing T_8_19.sp4_h_r_27 <X> T_8_19.lc_trk_g3_3
 (0 14)  (420 318)  (420 318)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 318)  (421 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (420 319)  (420 319)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_logic_cluster/lc_7/s_r


LogicTile_9_19

 (14 0)  (488 304)  (488 304)  routing T_9_19.lft_op_0 <X> T_9_19.lc_trk_g0_0
 (15 0)  (489 304)  (489 304)  routing T_9_19.lft_op_1 <X> T_9_19.lc_trk_g0_1
 (17 0)  (491 304)  (491 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (492 304)  (492 304)  routing T_9_19.lft_op_1 <X> T_9_19.lc_trk_g0_1
 (28 0)  (502 304)  (502 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 304)  (503 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 304)  (504 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (506 304)  (506 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (508 304)  (508 304)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (509 304)  (509 304)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_0
 (38 0)  (512 304)  (512 304)  LC_0 Logic Functioning bit
 (39 0)  (513 304)  (513 304)  LC_0 Logic Functioning bit
 (45 0)  (519 304)  (519 304)  LC_0 Logic Functioning bit
 (15 1)  (489 305)  (489 305)  routing T_9_19.lft_op_0 <X> T_9_19.lc_trk_g0_0
 (17 1)  (491 305)  (491 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (503 305)  (503 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (506 305)  (506 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (507 305)  (507 305)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_0
 (36 1)  (510 305)  (510 305)  LC_0 Logic Functioning bit
 (37 1)  (511 305)  (511 305)  LC_0 Logic Functioning bit
 (38 1)  (512 305)  (512 305)  LC_0 Logic Functioning bit
 (39 1)  (513 305)  (513 305)  LC_0 Logic Functioning bit
 (42 1)  (516 305)  (516 305)  LC_0 Logic Functioning bit
 (43 1)  (517 305)  (517 305)  LC_0 Logic Functioning bit
 (0 2)  (474 306)  (474 306)  routing T_9_19.glb_netwk_7 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (475 306)  (475 306)  routing T_9_19.glb_netwk_7 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (476 306)  (476 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (482 306)  (482 306)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_h_l_36
 (26 2)  (500 306)  (500 306)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (501 306)  (501 306)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 306)  (503 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (505 306)  (505 306)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 306)  (506 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 306)  (507 306)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (511 306)  (511 306)  LC_1 Logic Functioning bit
 (41 2)  (515 306)  (515 306)  LC_1 Logic Functioning bit
 (42 2)  (516 306)  (516 306)  LC_1 Logic Functioning bit
 (43 2)  (517 306)  (517 306)  LC_1 Logic Functioning bit
 (45 2)  (519 306)  (519 306)  LC_1 Logic Functioning bit
 (0 3)  (474 307)  (474 307)  routing T_9_19.glb_netwk_7 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (27 3)  (501 307)  (501 307)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (502 307)  (502 307)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 307)  (503 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (504 307)  (504 307)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (505 307)  (505 307)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (506 307)  (506 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (507 307)  (507 307)  routing T_9_19.lc_trk_g2_1 <X> T_9_19.input_2_1
 (36 3)  (510 307)  (510 307)  LC_1 Logic Functioning bit
 (37 3)  (511 307)  (511 307)  LC_1 Logic Functioning bit
 (39 3)  (513 307)  (513 307)  LC_1 Logic Functioning bit
 (43 3)  (517 307)  (517 307)  LC_1 Logic Functioning bit
 (4 4)  (478 308)  (478 308)  routing T_9_19.sp4_h_l_38 <X> T_9_19.sp4_v_b_3
 (14 4)  (488 308)  (488 308)  routing T_9_19.wire_logic_cluster/lc_0/out <X> T_9_19.lc_trk_g1_0
 (16 4)  (490 308)  (490 308)  routing T_9_19.sp12_h_l_14 <X> T_9_19.lc_trk_g1_1
 (17 4)  (491 308)  (491 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (495 308)  (495 308)  routing T_9_19.lft_op_3 <X> T_9_19.lc_trk_g1_3
 (22 4)  (496 308)  (496 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (498 308)  (498 308)  routing T_9_19.lft_op_3 <X> T_9_19.lc_trk_g1_3
 (5 5)  (479 309)  (479 309)  routing T_9_19.sp4_h_l_38 <X> T_9_19.sp4_v_b_3
 (11 5)  (485 309)  (485 309)  routing T_9_19.sp4_h_l_40 <X> T_9_19.sp4_h_r_5
 (17 5)  (491 309)  (491 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (492 309)  (492 309)  routing T_9_19.sp12_h_l_14 <X> T_9_19.lc_trk_g1_1
 (14 6)  (488 310)  (488 310)  routing T_9_19.wire_logic_cluster/lc_4/out <X> T_9_19.lc_trk_g1_4
 (15 6)  (489 310)  (489 310)  routing T_9_19.sp4_h_r_5 <X> T_9_19.lc_trk_g1_5
 (16 6)  (490 310)  (490 310)  routing T_9_19.sp4_h_r_5 <X> T_9_19.lc_trk_g1_5
 (17 6)  (491 310)  (491 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (17 7)  (491 311)  (491 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (492 311)  (492 311)  routing T_9_19.sp4_h_r_5 <X> T_9_19.lc_trk_g1_5
 (17 8)  (491 312)  (491 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (492 312)  (492 312)  routing T_9_19.wire_logic_cluster/lc_1/out <X> T_9_19.lc_trk_g2_1
 (21 8)  (495 312)  (495 312)  routing T_9_19.bnl_op_3 <X> T_9_19.lc_trk_g2_3
 (22 8)  (496 312)  (496 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (502 312)  (502 312)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 312)  (503 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (505 312)  (505 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 312)  (506 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (508 312)  (508 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (509 312)  (509 312)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_4
 (36 8)  (510 312)  (510 312)  LC_4 Logic Functioning bit
 (37 8)  (511 312)  (511 312)  LC_4 Logic Functioning bit
 (38 8)  (512 312)  (512 312)  LC_4 Logic Functioning bit
 (39 8)  (513 312)  (513 312)  LC_4 Logic Functioning bit
 (42 8)  (516 312)  (516 312)  LC_4 Logic Functioning bit
 (43 8)  (517 312)  (517 312)  LC_4 Logic Functioning bit
 (45 8)  (519 312)  (519 312)  LC_4 Logic Functioning bit
 (47 8)  (521 312)  (521 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (495 313)  (495 313)  routing T_9_19.bnl_op_3 <X> T_9_19.lc_trk_g2_3
 (27 9)  (501 313)  (501 313)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 313)  (503 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (504 313)  (504 313)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (506 313)  (506 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (507 313)  (507 313)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_4
 (38 9)  (512 313)  (512 313)  LC_4 Logic Functioning bit
 (39 9)  (513 313)  (513 313)  LC_4 Logic Functioning bit
 (14 10)  (488 314)  (488 314)  routing T_9_19.sp4_v_t_17 <X> T_9_19.lc_trk_g2_4
 (17 10)  (491 314)  (491 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (499 314)  (499 314)  routing T_9_19.sp4_h_r_38 <X> T_9_19.lc_trk_g2_6
 (16 11)  (490 315)  (490 315)  routing T_9_19.sp4_v_t_17 <X> T_9_19.lc_trk_g2_4
 (17 11)  (491 315)  (491 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (496 315)  (496 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (497 315)  (497 315)  routing T_9_19.sp4_h_r_38 <X> T_9_19.lc_trk_g2_6
 (24 11)  (498 315)  (498 315)  routing T_9_19.sp4_h_r_38 <X> T_9_19.lc_trk_g2_6
 (26 12)  (500 316)  (500 316)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (503 316)  (503 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 316)  (505 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 316)  (506 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 316)  (507 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 316)  (508 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (509 316)  (509 316)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.input_2_6
 (37 12)  (511 316)  (511 316)  LC_6 Logic Functioning bit
 (38 12)  (512 316)  (512 316)  LC_6 Logic Functioning bit
 (39 12)  (513 316)  (513 316)  LC_6 Logic Functioning bit
 (41 12)  (515 316)  (515 316)  LC_6 Logic Functioning bit
 (45 12)  (519 316)  (519 316)  LC_6 Logic Functioning bit
 (28 13)  (502 317)  (502 317)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 317)  (503 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (505 317)  (505 317)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 317)  (506 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (508 317)  (508 317)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.input_2_6
 (36 13)  (510 317)  (510 317)  LC_6 Logic Functioning bit
 (37 13)  (511 317)  (511 317)  LC_6 Logic Functioning bit
 (38 13)  (512 317)  (512 317)  LC_6 Logic Functioning bit
 (42 13)  (516 317)  (516 317)  LC_6 Logic Functioning bit
 (0 14)  (474 318)  (474 318)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 318)  (475 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (9 14)  (483 318)  (483 318)  routing T_9_19.sp4_v_b_10 <X> T_9_19.sp4_h_l_47
 (14 14)  (488 318)  (488 318)  routing T_9_19.sp4_v_t_17 <X> T_9_19.lc_trk_g3_4
 (25 14)  (499 318)  (499 318)  routing T_9_19.wire_logic_cluster/lc_6/out <X> T_9_19.lc_trk_g3_6
 (0 15)  (474 319)  (474 319)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (16 15)  (490 319)  (490 319)  routing T_9_19.sp4_v_t_17 <X> T_9_19.lc_trk_g3_4
 (17 15)  (491 319)  (491 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (496 319)  (496 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_19

 (3 3)  (531 307)  (531 307)  routing T_10_19.sp12_v_b_0 <X> T_10_19.sp12_h_l_23
 (19 3)  (547 307)  (547 307)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (3 6)  (531 310)  (531 310)  routing T_10_19.sp12_v_b_0 <X> T_10_19.sp12_v_t_23
 (6 6)  (534 310)  (534 310)  routing T_10_19.sp4_v_b_0 <X> T_10_19.sp4_v_t_38
 (5 7)  (533 311)  (533 311)  routing T_10_19.sp4_v_b_0 <X> T_10_19.sp4_v_t_38
 (11 8)  (539 312)  (539 312)  routing T_10_19.sp4_h_r_3 <X> T_10_19.sp4_v_b_8
 (13 11)  (541 315)  (541 315)  routing T_10_19.sp4_v_b_3 <X> T_10_19.sp4_h_l_45


LogicTile_11_19

 (0 2)  (582 306)  (582 306)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (583 306)  (583 306)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (584 306)  (584 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (582 307)  (582 307)  routing T_11_19.glb_netwk_7 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (9 6)  (591 310)  (591 310)  routing T_11_19.sp4_v_b_4 <X> T_11_19.sp4_h_l_41
 (9 8)  (591 312)  (591 312)  routing T_11_19.sp4_h_l_41 <X> T_11_19.sp4_h_r_7
 (10 8)  (592 312)  (592 312)  routing T_11_19.sp4_h_l_41 <X> T_11_19.sp4_h_r_7
 (22 8)  (604 312)  (604 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (5 10)  (587 314)  (587 314)  routing T_11_19.sp4_v_b_6 <X> T_11_19.sp4_h_l_43
 (6 10)  (588 314)  (588 314)  routing T_11_19.sp4_v_b_3 <X> T_11_19.sp4_v_t_43
 (5 11)  (587 315)  (587 315)  routing T_11_19.sp4_v_b_3 <X> T_11_19.sp4_v_t_43
 (0 14)  (582 318)  (582 318)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 318)  (583 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (36 14)  (618 318)  (618 318)  LC_7 Logic Functioning bit
 (38 14)  (620 318)  (620 318)  LC_7 Logic Functioning bit
 (41 14)  (623 318)  (623 318)  LC_7 Logic Functioning bit
 (43 14)  (625 318)  (625 318)  LC_7 Logic Functioning bit
 (45 14)  (627 318)  (627 318)  LC_7 Logic Functioning bit
 (47 14)  (629 318)  (629 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (633 318)  (633 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (635 318)  (635 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (582 319)  (582 319)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (26 15)  (608 319)  (608 319)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (610 319)  (610 319)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 319)  (611 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (619 319)  (619 319)  LC_7 Logic Functioning bit
 (39 15)  (621 319)  (621 319)  LC_7 Logic Functioning bit
 (40 15)  (622 319)  (622 319)  LC_7 Logic Functioning bit
 (42 15)  (624 319)  (624 319)  LC_7 Logic Functioning bit
 (46 15)  (628 319)  (628 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (630 319)  (630 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_19

 (11 0)  (647 304)  (647 304)  routing T_12_19.sp4_v_t_43 <X> T_12_19.sp4_v_b_2
 (13 0)  (649 304)  (649 304)  routing T_12_19.sp4_v_t_43 <X> T_12_19.sp4_v_b_2
 (26 0)  (662 304)  (662 304)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (663 304)  (663 304)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (664 304)  (664 304)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 304)  (665 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (667 304)  (667 304)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (668 304)  (668 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (670 304)  (670 304)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (27 1)  (663 305)  (663 305)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (664 305)  (664 305)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (665 305)  (665 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (666 305)  (666 305)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (667 305)  (667 305)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (673 305)  (673 305)  LC_0 Logic Functioning bit
 (39 1)  (675 305)  (675 305)  LC_0 Logic Functioning bit
 (27 2)  (663 306)  (663 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 306)  (665 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (666 306)  (666 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (667 306)  (667 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (668 306)  (668 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (670 306)  (670 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (672 306)  (672 306)  LC_1 Logic Functioning bit
 (37 2)  (673 306)  (673 306)  LC_1 Logic Functioning bit
 (38 2)  (674 306)  (674 306)  LC_1 Logic Functioning bit
 (41 2)  (677 306)  (677 306)  LC_1 Logic Functioning bit
 (43 2)  (679 306)  (679 306)  LC_1 Logic Functioning bit
 (50 2)  (686 306)  (686 306)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (662 307)  (662 307)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (663 307)  (663 307)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 307)  (665 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (667 307)  (667 307)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (672 307)  (672 307)  LC_1 Logic Functioning bit
 (37 3)  (673 307)  (673 307)  LC_1 Logic Functioning bit
 (38 3)  (674 307)  (674 307)  LC_1 Logic Functioning bit
 (41 3)  (677 307)  (677 307)  LC_1 Logic Functioning bit
 (42 3)  (678 307)  (678 307)  LC_1 Logic Functioning bit
 (43 3)  (679 307)  (679 307)  LC_1 Logic Functioning bit
 (21 4)  (657 308)  (657 308)  routing T_12_19.sp4_h_r_19 <X> T_12_19.lc_trk_g1_3
 (22 4)  (658 308)  (658 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (659 308)  (659 308)  routing T_12_19.sp4_h_r_19 <X> T_12_19.lc_trk_g1_3
 (24 4)  (660 308)  (660 308)  routing T_12_19.sp4_h_r_19 <X> T_12_19.lc_trk_g1_3
 (25 4)  (661 308)  (661 308)  routing T_12_19.sp4_h_r_10 <X> T_12_19.lc_trk_g1_2
 (26 4)  (662 308)  (662 308)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (663 308)  (663 308)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 308)  (665 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (667 308)  (667 308)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 308)  (668 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 308)  (669 308)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (670 308)  (670 308)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (21 5)  (657 309)  (657 309)  routing T_12_19.sp4_h_r_19 <X> T_12_19.lc_trk_g1_3
 (22 5)  (658 309)  (658 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (659 309)  (659 309)  routing T_12_19.sp4_h_r_10 <X> T_12_19.lc_trk_g1_2
 (24 5)  (660 309)  (660 309)  routing T_12_19.sp4_h_r_10 <X> T_12_19.lc_trk_g1_2
 (27 5)  (663 309)  (663 309)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (664 309)  (664 309)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 309)  (665 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (666 309)  (666 309)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (667 309)  (667 309)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (40 5)  (676 309)  (676 309)  LC_2 Logic Functioning bit
 (42 5)  (678 309)  (678 309)  LC_2 Logic Functioning bit
 (14 6)  (650 310)  (650 310)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (15 6)  (651 310)  (651 310)  routing T_12_19.top_op_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (653 310)  (653 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (658 310)  (658 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (659 310)  (659 310)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g1_7
 (24 6)  (660 310)  (660 310)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g1_7
 (26 6)  (662 310)  (662 310)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (664 310)  (664 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 310)  (665 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (666 310)  (666 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (668 310)  (668 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (670 310)  (670 310)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (43 6)  (679 310)  (679 310)  LC_3 Logic Functioning bit
 (50 6)  (686 310)  (686 310)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (689 310)  (689 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (650 311)  (650 311)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (15 7)  (651 311)  (651 311)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (16 7)  (652 311)  (652 311)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (17 7)  (653 311)  (653 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (654 311)  (654 311)  routing T_12_19.top_op_5 <X> T_12_19.lc_trk_g1_5
 (21 7)  (657 311)  (657 311)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g1_7
 (22 7)  (658 311)  (658 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (660 311)  (660 311)  routing T_12_19.bot_op_6 <X> T_12_19.lc_trk_g1_6
 (27 7)  (663 311)  (663 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (664 311)  (664 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 311)  (665 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (667 311)  (667 311)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (27 8)  (663 312)  (663 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 312)  (665 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 312)  (666 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (668 312)  (668 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (669 312)  (669 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (670 312)  (670 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (671 312)  (671 312)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.input_2_4
 (42 8)  (678 312)  (678 312)  LC_4 Logic Functioning bit
 (4 9)  (640 313)  (640 313)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_h_r_6
 (6 9)  (642 313)  (642 313)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_h_r_6
 (14 9)  (650 313)  (650 313)  routing T_12_19.sp4_r_v_b_32 <X> T_12_19.lc_trk_g2_0
 (17 9)  (653 313)  (653 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (28 9)  (664 313)  (664 313)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (665 313)  (665 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (668 313)  (668 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (670 313)  (670 313)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.input_2_4
 (35 9)  (671 313)  (671 313)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.input_2_4
 (14 11)  (650 315)  (650 315)  routing T_12_19.sp4_r_v_b_36 <X> T_12_19.lc_trk_g2_4
 (17 11)  (653 315)  (653 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (12 12)  (648 316)  (648 316)  routing T_12_19.sp4_v_b_11 <X> T_12_19.sp4_h_r_11
 (25 12)  (661 316)  (661 316)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (11 13)  (647 317)  (647 317)  routing T_12_19.sp4_v_b_11 <X> T_12_19.sp4_h_r_11
 (14 13)  (650 317)  (650 317)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g3_0
 (15 13)  (651 317)  (651 317)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g3_0
 (16 13)  (652 317)  (652 317)  routing T_12_19.sp4_h_r_24 <X> T_12_19.lc_trk_g3_0
 (17 13)  (653 317)  (653 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (658 317)  (658 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (659 317)  (659 317)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (24 13)  (660 317)  (660 317)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (14 14)  (650 318)  (650 318)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g3_4
 (15 14)  (651 318)  (651 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (16 14)  (652 318)  (652 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (17 14)  (653 318)  (653 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (654 318)  (654 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (25 14)  (661 318)  (661 318)  routing T_12_19.sp4_v_b_38 <X> T_12_19.lc_trk_g3_6
 (17 15)  (653 319)  (653 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (654 319)  (654 319)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (22 15)  (658 319)  (658 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (659 319)  (659 319)  routing T_12_19.sp4_v_b_38 <X> T_12_19.lc_trk_g3_6
 (25 15)  (661 319)  (661 319)  routing T_12_19.sp4_v_b_38 <X> T_12_19.lc_trk_g3_6


LogicTile_13_19

 (2 0)  (696 304)  (696 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (10 0)  (704 304)  (704 304)  routing T_13_19.sp4_v_t_45 <X> T_13_19.sp4_h_r_1
 (14 0)  (708 304)  (708 304)  routing T_13_19.lft_op_0 <X> T_13_19.lc_trk_g0_0
 (15 0)  (709 304)  (709 304)  routing T_13_19.sp4_h_r_1 <X> T_13_19.lc_trk_g0_1
 (16 0)  (710 304)  (710 304)  routing T_13_19.sp4_h_r_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (711 304)  (711 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (15 1)  (709 305)  (709 305)  routing T_13_19.lft_op_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (711 305)  (711 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (712 305)  (712 305)  routing T_13_19.sp4_h_r_1 <X> T_13_19.lc_trk_g0_1
 (0 2)  (694 306)  (694 306)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (695 306)  (695 306)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (696 306)  (696 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (702 306)  (702 306)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_h_l_36
 (10 2)  (704 306)  (704 306)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_h_l_36
 (26 2)  (720 306)  (720 306)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (723 306)  (723 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (725 306)  (725 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 306)  (726 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (728 306)  (728 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (731 306)  (731 306)  LC_1 Logic Functioning bit
 (39 2)  (733 306)  (733 306)  LC_1 Logic Functioning bit
 (45 2)  (739 306)  (739 306)  LC_1 Logic Functioning bit
 (0 3)  (694 307)  (694 307)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (28 3)  (722 307)  (722 307)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 307)  (723 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (725 307)  (725 307)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (46 3)  (740 307)  (740 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (741 307)  (741 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (694 308)  (694 308)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (1 4)  (695 308)  (695 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (719 308)  (719 308)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (26 4)  (720 308)  (720 308)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (722 308)  (722 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 308)  (723 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 308)  (724 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 308)  (726 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (728 308)  (728 308)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 308)  (730 308)  LC_2 Logic Functioning bit
 (37 4)  (731 308)  (731 308)  LC_2 Logic Functioning bit
 (38 4)  (732 308)  (732 308)  LC_2 Logic Functioning bit
 (39 4)  (733 308)  (733 308)  LC_2 Logic Functioning bit
 (41 4)  (735 308)  (735 308)  LC_2 Logic Functioning bit
 (43 4)  (737 308)  (737 308)  LC_2 Logic Functioning bit
 (45 4)  (739 308)  (739 308)  LC_2 Logic Functioning bit
 (0 5)  (694 309)  (694 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (1 5)  (695 309)  (695 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (22 5)  (716 309)  (716 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (717 309)  (717 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (24 5)  (718 309)  (718 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (25 5)  (719 309)  (719 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (26 5)  (720 309)  (720 309)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (721 309)  (721 309)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 309)  (723 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (725 309)  (725 309)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (726 309)  (726 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (730 309)  (730 309)  LC_2 Logic Functioning bit
 (37 5)  (731 309)  (731 309)  LC_2 Logic Functioning bit
 (38 5)  (732 309)  (732 309)  LC_2 Logic Functioning bit
 (39 5)  (733 309)  (733 309)  LC_2 Logic Functioning bit
 (41 5)  (735 309)  (735 309)  LC_2 Logic Functioning bit
 (42 5)  (736 309)  (736 309)  LC_2 Logic Functioning bit
 (43 5)  (737 309)  (737 309)  LC_2 Logic Functioning bit
 (53 5)  (747 309)  (747 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (715 310)  (715 310)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g1_7
 (22 6)  (716 310)  (716 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (717 310)  (717 310)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g1_7
 (24 6)  (718 310)  (718 310)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g1_7
 (27 6)  (721 310)  (721 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (722 310)  (722 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 310)  (723 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 310)  (726 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 310)  (727 310)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (729 310)  (729 310)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_3
 (36 6)  (730 310)  (730 310)  LC_3 Logic Functioning bit
 (43 6)  (737 310)  (737 310)  LC_3 Logic Functioning bit
 (45 6)  (739 310)  (739 310)  LC_3 Logic Functioning bit
 (53 6)  (747 310)  (747 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (21 7)  (715 311)  (715 311)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g1_7
 (29 7)  (723 311)  (723 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (726 311)  (726 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (727 311)  (727 311)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_3
 (35 7)  (729 311)  (729 311)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_3
 (36 7)  (730 311)  (730 311)  LC_3 Logic Functioning bit
 (38 7)  (732 311)  (732 311)  LC_3 Logic Functioning bit
 (43 7)  (737 311)  (737 311)  LC_3 Logic Functioning bit
 (46 7)  (740 311)  (740 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (8 8)  (702 312)  (702 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (9 8)  (703 312)  (703 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (10 8)  (704 312)  (704 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (29 8)  (723 312)  (723 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (725 312)  (725 312)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 312)  (726 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 312)  (727 312)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (730 312)  (730 312)  LC_4 Logic Functioning bit
 (38 8)  (732 312)  (732 312)  LC_4 Logic Functioning bit
 (40 8)  (734 312)  (734 312)  LC_4 Logic Functioning bit
 (41 8)  (735 312)  (735 312)  LC_4 Logic Functioning bit
 (42 8)  (736 312)  (736 312)  LC_4 Logic Functioning bit
 (43 8)  (737 312)  (737 312)  LC_4 Logic Functioning bit
 (45 8)  (739 312)  (739 312)  LC_4 Logic Functioning bit
 (47 8)  (741 312)  (741 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (709 313)  (709 313)  routing T_13_19.tnr_op_0 <X> T_13_19.lc_trk_g2_0
 (17 9)  (711 313)  (711 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (722 313)  (722 313)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 313)  (723 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (725 313)  (725 313)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (730 313)  (730 313)  LC_4 Logic Functioning bit
 (38 9)  (732 313)  (732 313)  LC_4 Logic Functioning bit
 (41 9)  (735 313)  (735 313)  LC_4 Logic Functioning bit
 (43 9)  (737 313)  (737 313)  LC_4 Logic Functioning bit
 (12 10)  (706 314)  (706 314)  routing T_13_19.sp4_v_t_45 <X> T_13_19.sp4_h_l_45
 (15 10)  (709 314)  (709 314)  routing T_13_19.tnl_op_5 <X> T_13_19.lc_trk_g2_5
 (17 10)  (711 314)  (711 314)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (715 314)  (715 314)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g2_7
 (22 10)  (716 314)  (716 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (717 314)  (717 314)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g2_7
 (24 10)  (718 314)  (718 314)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g2_7
 (11 11)  (705 315)  (705 315)  routing T_13_19.sp4_v_t_45 <X> T_13_19.sp4_h_l_45
 (14 11)  (708 315)  (708 315)  routing T_13_19.sp4_r_v_b_36 <X> T_13_19.lc_trk_g2_4
 (17 11)  (711 315)  (711 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (712 315)  (712 315)  routing T_13_19.tnl_op_5 <X> T_13_19.lc_trk_g2_5
 (21 11)  (715 315)  (715 315)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g2_7
 (12 12)  (706 316)  (706 316)  routing T_13_19.sp4_v_b_11 <X> T_13_19.sp4_h_r_11
 (15 12)  (709 316)  (709 316)  routing T_13_19.sp4_h_r_33 <X> T_13_19.lc_trk_g3_1
 (16 12)  (710 316)  (710 316)  routing T_13_19.sp4_h_r_33 <X> T_13_19.lc_trk_g3_1
 (17 12)  (711 316)  (711 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (712 316)  (712 316)  routing T_13_19.sp4_h_r_33 <X> T_13_19.lc_trk_g3_1
 (21 12)  (715 316)  (715 316)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g3_3
 (22 12)  (716 316)  (716 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (717 316)  (717 316)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g3_3
 (11 13)  (705 317)  (705 317)  routing T_13_19.sp4_v_b_11 <X> T_13_19.sp4_h_r_11
 (21 13)  (715 317)  (715 317)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g3_3
 (0 14)  (694 318)  (694 318)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 318)  (695 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (695 319)  (695 319)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r


LogicTile_14_19

 (17 0)  (765 304)  (765 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (770 304)  (770 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (771 304)  (771 304)  routing T_14_19.sp4_v_b_19 <X> T_14_19.lc_trk_g0_3
 (24 0)  (772 304)  (772 304)  routing T_14_19.sp4_v_b_19 <X> T_14_19.lc_trk_g0_3
 (27 0)  (775 304)  (775 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (776 304)  (776 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 304)  (777 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (780 304)  (780 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 304)  (781 304)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (783 304)  (783 304)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.input_2_0
 (42 0)  (790 304)  (790 304)  LC_0 Logic Functioning bit
 (18 1)  (766 305)  (766 305)  routing T_14_19.sp4_r_v_b_34 <X> T_14_19.lc_trk_g0_1
 (26 1)  (774 305)  (774 305)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (775 305)  (775 305)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 305)  (777 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (778 305)  (778 305)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (780 305)  (780 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (782 305)  (782 305)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.input_2_0
 (0 2)  (748 306)  (748 306)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (749 306)  (749 306)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (750 306)  (750 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (770 306)  (770 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (748 307)  (748 307)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (4 3)  (752 307)  (752 307)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_h_l_37
 (21 3)  (769 307)  (769 307)  routing T_14_19.sp4_r_v_b_31 <X> T_14_19.lc_trk_g0_7
 (22 4)  (770 308)  (770 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (771 308)  (771 308)  routing T_14_19.sp12_h_r_11 <X> T_14_19.lc_trk_g1_3
 (29 4)  (777 308)  (777 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (780 308)  (780 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 308)  (781 308)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (782 308)  (782 308)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (783 308)  (783 308)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_2
 (37 4)  (785 308)  (785 308)  LC_2 Logic Functioning bit
 (38 4)  (786 308)  (786 308)  LC_2 Logic Functioning bit
 (39 4)  (787 308)  (787 308)  LC_2 Logic Functioning bit
 (41 4)  (789 308)  (789 308)  LC_2 Logic Functioning bit
 (45 4)  (793 308)  (793 308)  LC_2 Logic Functioning bit
 (53 4)  (801 308)  (801 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (774 309)  (774 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (775 309)  (775 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (776 309)  (776 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 309)  (777 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 309)  (778 309)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (779 309)  (779 309)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (780 309)  (780 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (781 309)  (781 309)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_2
 (35 5)  (783 309)  (783 309)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_2
 (36 5)  (784 309)  (784 309)  LC_2 Logic Functioning bit
 (37 5)  (785 309)  (785 309)  LC_2 Logic Functioning bit
 (38 5)  (786 309)  (786 309)  LC_2 Logic Functioning bit
 (42 5)  (790 309)  (790 309)  LC_2 Logic Functioning bit
 (48 5)  (796 309)  (796 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (16 6)  (764 310)  (764 310)  routing T_14_19.sp12_h_r_13 <X> T_14_19.lc_trk_g1_5
 (17 6)  (765 310)  (765 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (14 7)  (762 311)  (762 311)  routing T_14_19.sp4_r_v_b_28 <X> T_14_19.lc_trk_g1_4
 (17 7)  (765 311)  (765 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (15 8)  (763 312)  (763 312)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g2_1
 (16 8)  (764 312)  (764 312)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g2_1
 (17 8)  (765 312)  (765 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (773 312)  (773 312)  routing T_14_19.sp4_h_r_42 <X> T_14_19.lc_trk_g2_2
 (18 9)  (766 313)  (766 313)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g2_1
 (22 9)  (770 313)  (770 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (771 313)  (771 313)  routing T_14_19.sp4_h_r_42 <X> T_14_19.lc_trk_g2_2
 (24 9)  (772 313)  (772 313)  routing T_14_19.sp4_h_r_42 <X> T_14_19.lc_trk_g2_2
 (25 9)  (773 313)  (773 313)  routing T_14_19.sp4_h_r_42 <X> T_14_19.lc_trk_g2_2
 (8 11)  (756 315)  (756 315)  routing T_14_19.sp4_h_r_7 <X> T_14_19.sp4_v_t_42
 (9 11)  (757 315)  (757 315)  routing T_14_19.sp4_h_r_7 <X> T_14_19.sp4_v_t_42
 (22 11)  (770 315)  (770 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (771 315)  (771 315)  routing T_14_19.sp4_h_r_30 <X> T_14_19.lc_trk_g2_6
 (24 11)  (772 315)  (772 315)  routing T_14_19.sp4_h_r_30 <X> T_14_19.lc_trk_g2_6
 (25 11)  (773 315)  (773 315)  routing T_14_19.sp4_h_r_30 <X> T_14_19.lc_trk_g2_6
 (4 12)  (752 316)  (752 316)  routing T_14_19.sp4_h_l_38 <X> T_14_19.sp4_v_b_9
 (6 12)  (754 316)  (754 316)  routing T_14_19.sp4_h_l_38 <X> T_14_19.sp4_v_b_9
 (17 12)  (765 316)  (765 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (769 316)  (769 316)  routing T_14_19.sp4_h_r_35 <X> T_14_19.lc_trk_g3_3
 (22 12)  (770 316)  (770 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (771 316)  (771 316)  routing T_14_19.sp4_h_r_35 <X> T_14_19.lc_trk_g3_3
 (24 12)  (772 316)  (772 316)  routing T_14_19.sp4_h_r_35 <X> T_14_19.lc_trk_g3_3
 (25 12)  (773 316)  (773 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (29 12)  (777 316)  (777 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 316)  (778 316)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (780 316)  (780 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 316)  (781 316)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (52 12)  (800 316)  (800 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (753 317)  (753 317)  routing T_14_19.sp4_h_l_38 <X> T_14_19.sp4_v_b_9
 (22 13)  (770 317)  (770 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (774 317)  (774 317)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 317)  (776 317)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 317)  (777 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 317)  (778 317)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (41 13)  (789 317)  (789 317)  LC_6 Logic Functioning bit
 (43 13)  (791 317)  (791 317)  LC_6 Logic Functioning bit
 (0 14)  (748 318)  (748 318)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 318)  (749 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (756 318)  (756 318)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_h_l_47
 (9 14)  (757 318)  (757 318)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_h_l_47
 (26 14)  (774 318)  (774 318)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (775 318)  (775 318)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (776 318)  (776 318)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 318)  (777 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (780 318)  (780 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (782 318)  (782 318)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (42 14)  (790 318)  (790 318)  LC_7 Logic Functioning bit
 (0 15)  (748 319)  (748 319)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (27 15)  (775 319)  (775 319)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 319)  (777 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (779 319)  (779 319)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (780 319)  (780 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (48 15)  (796 319)  (796 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_19

 (28 0)  (830 304)  (830 304)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 304)  (831 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (834 304)  (834 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (838 304)  (838 304)  LC_0 Logic Functioning bit
 (37 0)  (839 304)  (839 304)  LC_0 Logic Functioning bit
 (38 0)  (840 304)  (840 304)  LC_0 Logic Functioning bit
 (39 0)  (841 304)  (841 304)  LC_0 Logic Functioning bit
 (44 0)  (846 304)  (846 304)  LC_0 Logic Functioning bit
 (53 0)  (855 304)  (855 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (810 305)  (810 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1
 (9 1)  (811 305)  (811 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1
 (10 1)  (812 305)  (812 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1
 (30 1)  (832 305)  (832 305)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (838 305)  (838 305)  LC_0 Logic Functioning bit
 (37 1)  (839 305)  (839 305)  LC_0 Logic Functioning bit
 (38 1)  (840 305)  (840 305)  LC_0 Logic Functioning bit
 (39 1)  (841 305)  (841 305)  LC_0 Logic Functioning bit
 (49 1)  (851 305)  (851 305)  Carry_In_Mux bit 

 (0 2)  (802 306)  (802 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (803 306)  (803 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (804 306)  (804 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (816 306)  (816 306)  routing T_15_19.sp12_h_l_3 <X> T_15_19.lc_trk_g0_4
 (28 2)  (830 306)  (830 306)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 306)  (831 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 306)  (834 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (838 306)  (838 306)  LC_1 Logic Functioning bit
 (37 2)  (839 306)  (839 306)  LC_1 Logic Functioning bit
 (38 2)  (840 306)  (840 306)  LC_1 Logic Functioning bit
 (39 2)  (841 306)  (841 306)  LC_1 Logic Functioning bit
 (44 2)  (846 306)  (846 306)  LC_1 Logic Functioning bit
 (46 2)  (848 306)  (848 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (802 307)  (802 307)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (14 3)  (816 307)  (816 307)  routing T_15_19.sp12_h_l_3 <X> T_15_19.lc_trk_g0_4
 (15 3)  (817 307)  (817 307)  routing T_15_19.sp12_h_l_3 <X> T_15_19.lc_trk_g0_4
 (17 3)  (819 307)  (819 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (36 3)  (838 307)  (838 307)  LC_1 Logic Functioning bit
 (37 3)  (839 307)  (839 307)  LC_1 Logic Functioning bit
 (38 3)  (840 307)  (840 307)  LC_1 Logic Functioning bit
 (39 3)  (841 307)  (841 307)  LC_1 Logic Functioning bit
 (1 4)  (803 308)  (803 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (816 308)  (816 308)  routing T_15_19.sp4_v_b_0 <X> T_15_19.lc_trk_g1_0
 (22 4)  (824 308)  (824 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (825 308)  (825 308)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g1_3
 (24 4)  (826 308)  (826 308)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g1_3
 (28 4)  (830 308)  (830 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 308)  (831 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 308)  (832 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (834 308)  (834 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (838 308)  (838 308)  LC_2 Logic Functioning bit
 (37 4)  (839 308)  (839 308)  LC_2 Logic Functioning bit
 (38 4)  (840 308)  (840 308)  LC_2 Logic Functioning bit
 (39 4)  (841 308)  (841 308)  LC_2 Logic Functioning bit
 (44 4)  (846 308)  (846 308)  LC_2 Logic Functioning bit
 (0 5)  (802 309)  (802 309)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (1 5)  (803 309)  (803 309)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (9 5)  (811 309)  (811 309)  routing T_15_19.sp4_v_t_45 <X> T_15_19.sp4_v_b_4
 (10 5)  (812 309)  (812 309)  routing T_15_19.sp4_v_t_45 <X> T_15_19.sp4_v_b_4
 (16 5)  (818 309)  (818 309)  routing T_15_19.sp4_v_b_0 <X> T_15_19.lc_trk_g1_0
 (17 5)  (819 309)  (819 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (30 5)  (832 309)  (832 309)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (838 309)  (838 309)  LC_2 Logic Functioning bit
 (37 5)  (839 309)  (839 309)  LC_2 Logic Functioning bit
 (38 5)  (840 309)  (840 309)  LC_2 Logic Functioning bit
 (39 5)  (841 309)  (841 309)  LC_2 Logic Functioning bit
 (27 6)  (829 310)  (829 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (830 310)  (830 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 310)  (831 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 310)  (832 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (834 310)  (834 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (838 310)  (838 310)  LC_3 Logic Functioning bit
 (37 6)  (839 310)  (839 310)  LC_3 Logic Functioning bit
 (38 6)  (840 310)  (840 310)  LC_3 Logic Functioning bit
 (39 6)  (841 310)  (841 310)  LC_3 Logic Functioning bit
 (44 6)  (846 310)  (846 310)  LC_3 Logic Functioning bit
 (48 6)  (850 310)  (850 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (30 7)  (832 311)  (832 311)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (838 311)  (838 311)  LC_3 Logic Functioning bit
 (37 7)  (839 311)  (839 311)  LC_3 Logic Functioning bit
 (38 7)  (840 311)  (840 311)  LC_3 Logic Functioning bit
 (39 7)  (841 311)  (841 311)  LC_3 Logic Functioning bit
 (21 8)  (823 312)  (823 312)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g2_3
 (22 8)  (824 312)  (824 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (825 312)  (825 312)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g2_3
 (24 8)  (826 312)  (826 312)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g2_3
 (27 8)  (829 312)  (829 312)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (830 312)  (830 312)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 312)  (831 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 312)  (832 312)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (834 312)  (834 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (838 312)  (838 312)  LC_4 Logic Functioning bit
 (37 8)  (839 312)  (839 312)  LC_4 Logic Functioning bit
 (38 8)  (840 312)  (840 312)  LC_4 Logic Functioning bit
 (39 8)  (841 312)  (841 312)  LC_4 Logic Functioning bit
 (44 8)  (846 312)  (846 312)  LC_4 Logic Functioning bit
 (15 9)  (817 313)  (817 313)  routing T_15_19.sp4_v_t_29 <X> T_15_19.lc_trk_g2_0
 (16 9)  (818 313)  (818 313)  routing T_15_19.sp4_v_t_29 <X> T_15_19.lc_trk_g2_0
 (17 9)  (819 313)  (819 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (30 9)  (832 313)  (832 313)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (838 313)  (838 313)  LC_4 Logic Functioning bit
 (37 9)  (839 313)  (839 313)  LC_4 Logic Functioning bit
 (38 9)  (840 313)  (840 313)  LC_4 Logic Functioning bit
 (39 9)  (841 313)  (841 313)  LC_4 Logic Functioning bit
 (51 9)  (853 313)  (853 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (807 314)  (807 314)  routing T_15_19.sp4_v_t_43 <X> T_15_19.sp4_h_l_43
 (21 10)  (823 314)  (823 314)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g2_7
 (22 10)  (824 314)  (824 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (825 314)  (825 314)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g2_7
 (29 10)  (831 314)  (831 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 314)  (832 314)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (834 314)  (834 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (838 314)  (838 314)  LC_5 Logic Functioning bit
 (37 10)  (839 314)  (839 314)  LC_5 Logic Functioning bit
 (38 10)  (840 314)  (840 314)  LC_5 Logic Functioning bit
 (39 10)  (841 314)  (841 314)  LC_5 Logic Functioning bit
 (44 10)  (846 314)  (846 314)  LC_5 Logic Functioning bit
 (6 11)  (808 315)  (808 315)  routing T_15_19.sp4_v_t_43 <X> T_15_19.sp4_h_l_43
 (21 11)  (823 315)  (823 315)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g2_7
 (32 11)  (834 315)  (834 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (836 315)  (836 315)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.input_2_5
 (36 11)  (838 315)  (838 315)  LC_5 Logic Functioning bit
 (37 11)  (839 315)  (839 315)  LC_5 Logic Functioning bit
 (38 11)  (840 315)  (840 315)  LC_5 Logic Functioning bit
 (39 11)  (841 315)  (841 315)  LC_5 Logic Functioning bit
 (51 11)  (853 315)  (853 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (32 12)  (834 316)  (834 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (838 316)  (838 316)  LC_6 Logic Functioning bit
 (37 12)  (839 316)  (839 316)  LC_6 Logic Functioning bit
 (38 12)  (840 316)  (840 316)  LC_6 Logic Functioning bit
 (39 12)  (841 316)  (841 316)  LC_6 Logic Functioning bit
 (45 12)  (847 316)  (847 316)  LC_6 Logic Functioning bit
 (48 12)  (850 316)  (850 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (810 317)  (810 317)  routing T_15_19.sp4_h_l_47 <X> T_15_19.sp4_v_b_10
 (9 13)  (811 317)  (811 317)  routing T_15_19.sp4_h_l_47 <X> T_15_19.sp4_v_b_10
 (36 13)  (838 317)  (838 317)  LC_6 Logic Functioning bit
 (37 13)  (839 317)  (839 317)  LC_6 Logic Functioning bit
 (38 13)  (840 317)  (840 317)  LC_6 Logic Functioning bit
 (39 13)  (841 317)  (841 317)  LC_6 Logic Functioning bit
 (0 14)  (802 318)  (802 318)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 318)  (803 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (807 318)  (807 318)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_h_l_44
 (22 14)  (824 318)  (824 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (825 318)  (825 318)  routing T_15_19.sp4_h_r_31 <X> T_15_19.lc_trk_g3_7
 (24 14)  (826 318)  (826 318)  routing T_15_19.sp4_h_r_31 <X> T_15_19.lc_trk_g3_7
 (0 15)  (802 319)  (802 319)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (806 319)  (806 319)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_h_l_44
 (6 15)  (808 319)  (808 319)  routing T_15_19.sp4_v_t_38 <X> T_15_19.sp4_h_l_44
 (19 15)  (821 319)  (821 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (823 319)  (823 319)  routing T_15_19.sp4_h_r_31 <X> T_15_19.lc_trk_g3_7
 (22 15)  (824 319)  (824 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (825 319)  (825 319)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g3_6
 (24 15)  (826 319)  (826 319)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g3_6
 (25 15)  (827 319)  (827 319)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g3_6


LogicTile_16_19

 (0 2)  (856 306)  (856 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (857 306)  (857 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (858 306)  (858 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (864 306)  (864 306)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_h_l_36
 (22 2)  (878 306)  (878 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (856 307)  (856 307)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (0 4)  (856 308)  (856 308)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 4)  (857 308)  (857 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (856 309)  (856 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 5)  (857 309)  (857 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (6 8)  (862 312)  (862 312)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_v_b_6
 (27 8)  (883 312)  (883 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (884 312)  (884 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 312)  (885 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 312)  (886 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (887 312)  (887 312)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 312)  (888 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (897 312)  (897 312)  LC_4 Logic Functioning bit
 (43 8)  (899 312)  (899 312)  LC_4 Logic Functioning bit
 (45 8)  (901 312)  (901 312)  LC_4 Logic Functioning bit
 (53 8)  (909 312)  (909 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (31 9)  (887 313)  (887 313)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (41 9)  (897 313)  (897 313)  LC_4 Logic Functioning bit
 (43 9)  (899 313)  (899 313)  LC_4 Logic Functioning bit
 (47 9)  (903 313)  (903 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (8 10)  (864 314)  (864 314)  routing T_16_19.sp4_v_t_42 <X> T_16_19.sp4_h_l_42
 (9 10)  (865 314)  (865 314)  routing T_16_19.sp4_v_t_42 <X> T_16_19.sp4_h_l_42
 (0 12)  (856 316)  (856 316)  routing T_16_19.glb_netwk_2 <X> T_16_19.glb2local_3
 (1 12)  (857 316)  (857 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (11 12)  (867 316)  (867 316)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_v_b_11
 (13 12)  (869 316)  (869 316)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_v_b_11
 (21 12)  (877 316)  (877 316)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (22 12)  (878 316)  (878 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (879 316)  (879 316)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (11 13)  (867 317)  (867 317)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_h_r_11
 (12 13)  (868 317)  (868 317)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_v_b_11
 (21 13)  (877 317)  (877 317)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (8 14)  (864 318)  (864 318)  routing T_16_19.sp4_v_t_47 <X> T_16_19.sp4_h_l_47
 (9 14)  (865 318)  (865 318)  routing T_16_19.sp4_v_t_47 <X> T_16_19.sp4_h_l_47
 (16 15)  (872 319)  (872 319)  routing T_16_19.sp12_v_b_12 <X> T_16_19.lc_trk_g3_4
 (17 15)  (873 319)  (873 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_17_19

 (13 0)  (923 304)  (923 304)  routing T_17_19.sp4_h_l_39 <X> T_17_19.sp4_v_b_2
 (3 1)  (913 305)  (913 305)  routing T_17_19.sp12_h_l_23 <X> T_17_19.sp12_v_b_0
 (12 1)  (922 305)  (922 305)  routing T_17_19.sp4_h_l_39 <X> T_17_19.sp4_v_b_2
 (16 2)  (926 306)  (926 306)  routing T_17_19.sp4_v_b_5 <X> T_17_19.lc_trk_g0_5
 (17 2)  (927 306)  (927 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (928 306)  (928 306)  routing T_17_19.sp4_v_b_5 <X> T_17_19.lc_trk_g0_5
 (32 2)  (942 306)  (942 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 306)  (943 306)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (944 306)  (944 306)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (945 306)  (945 306)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.input_2_1
 (36 2)  (946 306)  (946 306)  LC_1 Logic Functioning bit
 (37 2)  (947 306)  (947 306)  LC_1 Logic Functioning bit
 (38 2)  (948 306)  (948 306)  LC_1 Logic Functioning bit
 (41 2)  (951 306)  (951 306)  LC_1 Logic Functioning bit
 (27 3)  (937 307)  (937 307)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (938 307)  (938 307)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 307)  (939 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (941 307)  (941 307)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (942 307)  (942 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (943 307)  (943 307)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.input_2_1
 (35 3)  (945 307)  (945 307)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.input_2_1
 (36 3)  (946 307)  (946 307)  LC_1 Logic Functioning bit
 (37 3)  (947 307)  (947 307)  LC_1 Logic Functioning bit
 (39 3)  (949 307)  (949 307)  LC_1 Logic Functioning bit
 (40 3)  (950 307)  (950 307)  LC_1 Logic Functioning bit
 (14 5)  (924 309)  (924 309)  routing T_17_19.top_op_0 <X> T_17_19.lc_trk_g1_0
 (15 5)  (925 309)  (925 309)  routing T_17_19.top_op_0 <X> T_17_19.lc_trk_g1_0
 (17 5)  (927 309)  (927 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 8)  (936 312)  (936 312)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (938 312)  (938 312)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 312)  (939 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 312)  (940 312)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (941 312)  (941 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 312)  (942 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 312)  (943 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (944 312)  (944 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (945 312)  (945 312)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_4
 (40 8)  (950 312)  (950 312)  LC_4 Logic Functioning bit
 (15 9)  (925 313)  (925 313)  routing T_17_19.tnr_op_0 <X> T_17_19.lc_trk_g2_0
 (17 9)  (927 313)  (927 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (936 313)  (936 313)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 313)  (938 313)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 313)  (939 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (942 313)  (942 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (943 313)  (943 313)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_4
 (34 9)  (944 313)  (944 313)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_4
 (35 9)  (945 313)  (945 313)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.input_2_4
 (15 10)  (925 314)  (925 314)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g2_5
 (17 10)  (927 314)  (927 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (928 314)  (928 314)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g2_5
 (22 10)  (932 314)  (932 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (935 314)  (935 314)  routing T_17_19.rgt_op_6 <X> T_17_19.lc_trk_g2_6
 (28 10)  (938 314)  (938 314)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 314)  (939 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 314)  (940 314)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (942 314)  (942 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 314)  (943 314)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (50 10)  (960 314)  (960 314)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (925 315)  (925 315)  routing T_17_19.tnr_op_4 <X> T_17_19.lc_trk_g2_4
 (17 11)  (927 315)  (927 315)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (932 315)  (932 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (934 315)  (934 315)  routing T_17_19.rgt_op_6 <X> T_17_19.lc_trk_g2_6
 (27 11)  (937 315)  (937 315)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 315)  (939 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (42 11)  (952 315)  (952 315)  LC_5 Logic Functioning bit
 (52 11)  (962 315)  (962 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (924 316)  (924 316)  routing T_17_19.bnl_op_0 <X> T_17_19.lc_trk_g3_0
 (21 12)  (931 316)  (931 316)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g3_3
 (22 12)  (932 316)  (932 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (933 316)  (933 316)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g3_3
 (31 12)  (941 316)  (941 316)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 316)  (942 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (950 316)  (950 316)  LC_6 Logic Functioning bit
 (41 12)  (951 316)  (951 316)  LC_6 Logic Functioning bit
 (42 12)  (952 316)  (952 316)  LC_6 Logic Functioning bit
 (43 12)  (953 316)  (953 316)  LC_6 Logic Functioning bit
 (46 12)  (956 316)  (956 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (924 317)  (924 317)  routing T_17_19.bnl_op_0 <X> T_17_19.lc_trk_g3_0
 (17 13)  (927 317)  (927 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (931 317)  (931 317)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g3_3
 (40 13)  (950 317)  (950 317)  LC_6 Logic Functioning bit
 (41 13)  (951 317)  (951 317)  LC_6 Logic Functioning bit
 (42 13)  (952 317)  (952 317)  LC_6 Logic Functioning bit
 (43 13)  (953 317)  (953 317)  LC_6 Logic Functioning bit
 (14 14)  (924 318)  (924 318)  routing T_17_19.rgt_op_4 <X> T_17_19.lc_trk_g3_4
 (21 14)  (931 318)  (931 318)  routing T_17_19.rgt_op_7 <X> T_17_19.lc_trk_g3_7
 (22 14)  (932 318)  (932 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (934 318)  (934 318)  routing T_17_19.rgt_op_7 <X> T_17_19.lc_trk_g3_7
 (15 15)  (925 319)  (925 319)  routing T_17_19.rgt_op_4 <X> T_17_19.lc_trk_g3_4
 (17 15)  (927 319)  (927 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_18_19

 (27 0)  (991 304)  (991 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (992 304)  (992 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 304)  (993 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (996 304)  (996 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (997 304)  (997 304)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (999 304)  (999 304)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.input_2_0
 (36 0)  (1000 304)  (1000 304)  LC_0 Logic Functioning bit
 (37 0)  (1001 304)  (1001 304)  LC_0 Logic Functioning bit
 (38 0)  (1002 304)  (1002 304)  LC_0 Logic Functioning bit
 (39 0)  (1003 304)  (1003 304)  LC_0 Logic Functioning bit
 (44 0)  (1008 304)  (1008 304)  LC_0 Logic Functioning bit
 (45 0)  (1009 304)  (1009 304)  LC_0 Logic Functioning bit
 (32 1)  (996 305)  (996 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (999 305)  (999 305)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.input_2_0
 (40 1)  (1004 305)  (1004 305)  LC_0 Logic Functioning bit
 (41 1)  (1005 305)  (1005 305)  LC_0 Logic Functioning bit
 (42 1)  (1006 305)  (1006 305)  LC_0 Logic Functioning bit
 (43 1)  (1007 305)  (1007 305)  LC_0 Logic Functioning bit
 (0 2)  (964 306)  (964 306)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (965 306)  (965 306)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (966 306)  (966 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (989 306)  (989 306)  routing T_18_19.lft_op_6 <X> T_18_19.lc_trk_g0_6
 (27 2)  (991 306)  (991 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (992 306)  (992 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 306)  (993 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (996 306)  (996 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 306)  (1000 306)  LC_1 Logic Functioning bit
 (37 2)  (1001 306)  (1001 306)  LC_1 Logic Functioning bit
 (38 2)  (1002 306)  (1002 306)  LC_1 Logic Functioning bit
 (39 2)  (1003 306)  (1003 306)  LC_1 Logic Functioning bit
 (44 2)  (1008 306)  (1008 306)  LC_1 Logic Functioning bit
 (45 2)  (1009 306)  (1009 306)  LC_1 Logic Functioning bit
 (0 3)  (964 307)  (964 307)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (22 3)  (986 307)  (986 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (988 307)  (988 307)  routing T_18_19.lft_op_6 <X> T_18_19.lc_trk_g0_6
 (40 3)  (1004 307)  (1004 307)  LC_1 Logic Functioning bit
 (41 3)  (1005 307)  (1005 307)  LC_1 Logic Functioning bit
 (42 3)  (1006 307)  (1006 307)  LC_1 Logic Functioning bit
 (43 3)  (1007 307)  (1007 307)  LC_1 Logic Functioning bit
 (4 4)  (968 308)  (968 308)  routing T_18_19.sp4_h_l_38 <X> T_18_19.sp4_v_b_3
 (21 4)  (985 308)  (985 308)  routing T_18_19.wire_logic_cluster/lc_3/out <X> T_18_19.lc_trk_g1_3
 (22 4)  (986 308)  (986 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (989 308)  (989 308)  routing T_18_19.wire_logic_cluster/lc_2/out <X> T_18_19.lc_trk_g1_2
 (27 4)  (991 308)  (991 308)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 308)  (993 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 308)  (996 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 308)  (1000 308)  LC_2 Logic Functioning bit
 (37 4)  (1001 308)  (1001 308)  LC_2 Logic Functioning bit
 (38 4)  (1002 308)  (1002 308)  LC_2 Logic Functioning bit
 (39 4)  (1003 308)  (1003 308)  LC_2 Logic Functioning bit
 (44 4)  (1008 308)  (1008 308)  LC_2 Logic Functioning bit
 (45 4)  (1009 308)  (1009 308)  LC_2 Logic Functioning bit
 (5 5)  (969 309)  (969 309)  routing T_18_19.sp4_h_l_38 <X> T_18_19.sp4_v_b_3
 (22 5)  (986 309)  (986 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (994 309)  (994 309)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (1004 309)  (1004 309)  LC_2 Logic Functioning bit
 (41 5)  (1005 309)  (1005 309)  LC_2 Logic Functioning bit
 (42 5)  (1006 309)  (1006 309)  LC_2 Logic Functioning bit
 (43 5)  (1007 309)  (1007 309)  LC_2 Logic Functioning bit
 (48 5)  (1012 309)  (1012 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (981 310)  (981 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (982 310)  (982 310)  routing T_18_19.wire_logic_cluster/lc_5/out <X> T_18_19.lc_trk_g1_5
 (25 6)  (989 310)  (989 310)  routing T_18_19.wire_logic_cluster/lc_6/out <X> T_18_19.lc_trk_g1_6
 (27 6)  (991 310)  (991 310)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 310)  (993 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 310)  (996 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 310)  (1000 310)  LC_3 Logic Functioning bit
 (37 6)  (1001 310)  (1001 310)  LC_3 Logic Functioning bit
 (38 6)  (1002 310)  (1002 310)  LC_3 Logic Functioning bit
 (39 6)  (1003 310)  (1003 310)  LC_3 Logic Functioning bit
 (44 6)  (1008 310)  (1008 310)  LC_3 Logic Functioning bit
 (45 6)  (1009 310)  (1009 310)  LC_3 Logic Functioning bit
 (22 7)  (986 311)  (986 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (994 311)  (994 311)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (1004 311)  (1004 311)  LC_3 Logic Functioning bit
 (41 7)  (1005 311)  (1005 311)  LC_3 Logic Functioning bit
 (42 7)  (1006 311)  (1006 311)  LC_3 Logic Functioning bit
 (43 7)  (1007 311)  (1007 311)  LC_3 Logic Functioning bit
 (15 8)  (979 312)  (979 312)  routing T_18_19.sp4_h_r_41 <X> T_18_19.lc_trk_g2_1
 (16 8)  (980 312)  (980 312)  routing T_18_19.sp4_h_r_41 <X> T_18_19.lc_trk_g2_1
 (17 8)  (981 312)  (981 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (982 312)  (982 312)  routing T_18_19.sp4_h_r_41 <X> T_18_19.lc_trk_g2_1
 (27 8)  (991 312)  (991 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (992 312)  (992 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 312)  (993 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 312)  (994 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (996 312)  (996 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 312)  (1000 312)  LC_4 Logic Functioning bit
 (37 8)  (1001 312)  (1001 312)  LC_4 Logic Functioning bit
 (38 8)  (1002 312)  (1002 312)  LC_4 Logic Functioning bit
 (39 8)  (1003 312)  (1003 312)  LC_4 Logic Functioning bit
 (44 8)  (1008 312)  (1008 312)  LC_4 Logic Functioning bit
 (45 8)  (1009 312)  (1009 312)  LC_4 Logic Functioning bit
 (18 9)  (982 313)  (982 313)  routing T_18_19.sp4_h_r_41 <X> T_18_19.lc_trk_g2_1
 (40 9)  (1004 313)  (1004 313)  LC_4 Logic Functioning bit
 (41 9)  (1005 313)  (1005 313)  LC_4 Logic Functioning bit
 (42 9)  (1006 313)  (1006 313)  LC_4 Logic Functioning bit
 (43 9)  (1007 313)  (1007 313)  LC_4 Logic Functioning bit
 (27 10)  (991 314)  (991 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 314)  (993 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 314)  (994 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (996 314)  (996 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 314)  (1000 314)  LC_5 Logic Functioning bit
 (37 10)  (1001 314)  (1001 314)  LC_5 Logic Functioning bit
 (38 10)  (1002 314)  (1002 314)  LC_5 Logic Functioning bit
 (39 10)  (1003 314)  (1003 314)  LC_5 Logic Functioning bit
 (44 10)  (1008 314)  (1008 314)  LC_5 Logic Functioning bit
 (45 10)  (1009 314)  (1009 314)  LC_5 Logic Functioning bit
 (40 11)  (1004 315)  (1004 315)  LC_5 Logic Functioning bit
 (41 11)  (1005 315)  (1005 315)  LC_5 Logic Functioning bit
 (42 11)  (1006 315)  (1006 315)  LC_5 Logic Functioning bit
 (43 11)  (1007 315)  (1007 315)  LC_5 Logic Functioning bit
 (14 12)  (978 316)  (978 316)  routing T_18_19.wire_logic_cluster/lc_0/out <X> T_18_19.lc_trk_g3_0
 (17 12)  (981 316)  (981 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (982 316)  (982 316)  routing T_18_19.wire_logic_cluster/lc_1/out <X> T_18_19.lc_trk_g3_1
 (27 12)  (991 316)  (991 316)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 316)  (993 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 316)  (994 316)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (996 316)  (996 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 316)  (1000 316)  LC_6 Logic Functioning bit
 (37 12)  (1001 316)  (1001 316)  LC_6 Logic Functioning bit
 (38 12)  (1002 316)  (1002 316)  LC_6 Logic Functioning bit
 (39 12)  (1003 316)  (1003 316)  LC_6 Logic Functioning bit
 (44 12)  (1008 316)  (1008 316)  LC_6 Logic Functioning bit
 (45 12)  (1009 316)  (1009 316)  LC_6 Logic Functioning bit
 (52 12)  (1016 316)  (1016 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (981 317)  (981 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (994 317)  (994 317)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (1004 317)  (1004 317)  LC_6 Logic Functioning bit
 (41 13)  (1005 317)  (1005 317)  LC_6 Logic Functioning bit
 (42 13)  (1006 317)  (1006 317)  LC_6 Logic Functioning bit
 (43 13)  (1007 317)  (1007 317)  LC_6 Logic Functioning bit
 (0 14)  (964 318)  (964 318)  routing T_18_19.glb_netwk_4 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 318)  (965 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (978 318)  (978 318)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g3_4
 (21 14)  (985 318)  (985 318)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g3_7
 (22 14)  (986 318)  (986 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (991 318)  (991 318)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (992 318)  (992 318)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 318)  (993 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 318)  (994 318)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (996 318)  (996 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1000 318)  (1000 318)  LC_7 Logic Functioning bit
 (37 14)  (1001 318)  (1001 318)  LC_7 Logic Functioning bit
 (38 14)  (1002 318)  (1002 318)  LC_7 Logic Functioning bit
 (39 14)  (1003 318)  (1003 318)  LC_7 Logic Functioning bit
 (44 14)  (1008 318)  (1008 318)  LC_7 Logic Functioning bit
 (45 14)  (1009 318)  (1009 318)  LC_7 Logic Functioning bit
 (17 15)  (981 319)  (981 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (994 319)  (994 319)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (1004 319)  (1004 319)  LC_7 Logic Functioning bit
 (41 15)  (1005 319)  (1005 319)  LC_7 Logic Functioning bit
 (42 15)  (1006 319)  (1006 319)  LC_7 Logic Functioning bit
 (43 15)  (1007 319)  (1007 319)  LC_7 Logic Functioning bit
 (51 15)  (1015 319)  (1015 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_19_19

 (4 2)  (1022 306)  (1022 306)  routing T_19_19.sp4_v_b_0 <X> T_19_19.sp4_v_t_37
 (11 10)  (1029 314)  (1029 314)  routing T_19_19.sp4_v_b_0 <X> T_19_19.sp4_v_t_45
 (13 10)  (1031 314)  (1031 314)  routing T_19_19.sp4_v_b_0 <X> T_19_19.sp4_v_t_45


LogicTile_20_19

 (8 2)  (1068 306)  (1068 306)  routing T_20_19.sp4_h_r_5 <X> T_20_19.sp4_h_l_36
 (10 2)  (1070 306)  (1070 306)  routing T_20_19.sp4_h_r_5 <X> T_20_19.sp4_h_l_36
 (11 13)  (1071 317)  (1071 317)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_h_r_11


LogicTile_21_19

 (26 0)  (1140 304)  (1140 304)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (1142 304)  (1142 304)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1143 304)  (1143 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1146 304)  (1146 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1148 304)  (1148 304)  routing T_21_19.lc_trk_g1_0 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (1151 304)  (1151 304)  LC_0 Logic Functioning bit
 (39 0)  (1153 304)  (1153 304)  LC_0 Logic Functioning bit
 (45 0)  (1159 304)  (1159 304)  LC_0 Logic Functioning bit
 (46 0)  (1160 304)  (1160 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (1140 305)  (1140 305)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1143 305)  (1143 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1150 305)  (1150 305)  LC_0 Logic Functioning bit
 (37 1)  (1151 305)  (1151 305)  LC_0 Logic Functioning bit
 (38 1)  (1152 305)  (1152 305)  LC_0 Logic Functioning bit
 (39 1)  (1153 305)  (1153 305)  LC_0 Logic Functioning bit
 (40 1)  (1154 305)  (1154 305)  LC_0 Logic Functioning bit
 (42 1)  (1156 305)  (1156 305)  LC_0 Logic Functioning bit
 (0 2)  (1114 306)  (1114 306)  routing T_21_19.glb_netwk_7 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1115 306)  (1115 306)  routing T_21_19.glb_netwk_7 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1116 306)  (1116 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (1139 306)  (1139 306)  routing T_21_19.sp4_h_l_11 <X> T_21_19.lc_trk_g0_6
 (0 3)  (1114 307)  (1114 307)  routing T_21_19.glb_netwk_7 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (22 3)  (1136 307)  (1136 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1137 307)  (1137 307)  routing T_21_19.sp4_h_l_11 <X> T_21_19.lc_trk_g0_6
 (24 3)  (1138 307)  (1138 307)  routing T_21_19.sp4_h_l_11 <X> T_21_19.lc_trk_g0_6
 (25 3)  (1139 307)  (1139 307)  routing T_21_19.sp4_h_l_11 <X> T_21_19.lc_trk_g0_6
 (14 4)  (1128 308)  (1128 308)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g1_0
 (14 5)  (1128 309)  (1128 309)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g1_0
 (15 5)  (1129 309)  (1129 309)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g1_0
 (16 5)  (1130 309)  (1130 309)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g1_0
 (17 5)  (1131 309)  (1131 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (17 8)  (1131 312)  (1131 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (0 14)  (1114 318)  (1114 318)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1115 318)  (1115 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1114 319)  (1114 319)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/s_r


IpCon_Tile_25_19

 (36 0)  (1366 304)  (1366 304)  LC_0 Logic Functioning bit
 (37 0)  (1367 304)  (1367 304)  LC_0 Logic Functioning bit
 (42 0)  (1372 304)  (1372 304)  LC_0 Logic Functioning bit
 (43 0)  (1373 304)  (1373 304)  LC_0 Logic Functioning bit
 (50 0)  (1380 304)  (1380 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 305)  (1366 305)  LC_0 Logic Functioning bit
 (37 1)  (1367 305)  (1367 305)  LC_0 Logic Functioning bit
 (42 1)  (1372 305)  (1372 305)  LC_0 Logic Functioning bit
 (43 1)  (1373 305)  (1373 305)  LC_0 Logic Functioning bit
 (36 2)  (1366 306)  (1366 306)  LC_1 Logic Functioning bit
 (37 2)  (1367 306)  (1367 306)  LC_1 Logic Functioning bit
 (42 2)  (1372 306)  (1372 306)  LC_1 Logic Functioning bit
 (43 2)  (1373 306)  (1373 306)  LC_1 Logic Functioning bit
 (50 2)  (1380 306)  (1380 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 307)  (1366 307)  LC_1 Logic Functioning bit
 (37 3)  (1367 307)  (1367 307)  LC_1 Logic Functioning bit
 (42 3)  (1372 307)  (1372 307)  LC_1 Logic Functioning bit
 (43 3)  (1373 307)  (1373 307)  LC_1 Logic Functioning bit
 (36 4)  (1366 308)  (1366 308)  LC_2 Logic Functioning bit
 (37 4)  (1367 308)  (1367 308)  LC_2 Logic Functioning bit
 (42 4)  (1372 308)  (1372 308)  LC_2 Logic Functioning bit
 (43 4)  (1373 308)  (1373 308)  LC_2 Logic Functioning bit
 (50 4)  (1380 308)  (1380 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 309)  (1366 309)  LC_2 Logic Functioning bit
 (37 5)  (1367 309)  (1367 309)  LC_2 Logic Functioning bit
 (42 5)  (1372 309)  (1372 309)  LC_2 Logic Functioning bit
 (43 5)  (1373 309)  (1373 309)  LC_2 Logic Functioning bit
 (36 6)  (1366 310)  (1366 310)  LC_3 Logic Functioning bit
 (37 6)  (1367 310)  (1367 310)  LC_3 Logic Functioning bit
 (42 6)  (1372 310)  (1372 310)  LC_3 Logic Functioning bit
 (43 6)  (1373 310)  (1373 310)  LC_3 Logic Functioning bit
 (50 6)  (1380 310)  (1380 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 311)  (1366 311)  LC_3 Logic Functioning bit
 (37 7)  (1367 311)  (1367 311)  LC_3 Logic Functioning bit
 (42 7)  (1372 311)  (1372 311)  LC_3 Logic Functioning bit
 (43 7)  (1373 311)  (1373 311)  LC_3 Logic Functioning bit
 (36 8)  (1366 312)  (1366 312)  LC_4 Logic Functioning bit
 (37 8)  (1367 312)  (1367 312)  LC_4 Logic Functioning bit
 (42 8)  (1372 312)  (1372 312)  LC_4 Logic Functioning bit
 (43 8)  (1373 312)  (1373 312)  LC_4 Logic Functioning bit
 (50 8)  (1380 312)  (1380 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 313)  (1366 313)  LC_4 Logic Functioning bit
 (37 9)  (1367 313)  (1367 313)  LC_4 Logic Functioning bit
 (42 9)  (1372 313)  (1372 313)  LC_4 Logic Functioning bit
 (43 9)  (1373 313)  (1373 313)  LC_4 Logic Functioning bit
 (36 10)  (1366 314)  (1366 314)  LC_5 Logic Functioning bit
 (37 10)  (1367 314)  (1367 314)  LC_5 Logic Functioning bit
 (42 10)  (1372 314)  (1372 314)  LC_5 Logic Functioning bit
 (43 10)  (1373 314)  (1373 314)  LC_5 Logic Functioning bit
 (50 10)  (1380 314)  (1380 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 315)  (1366 315)  LC_5 Logic Functioning bit
 (37 11)  (1367 315)  (1367 315)  LC_5 Logic Functioning bit
 (42 11)  (1372 315)  (1372 315)  LC_5 Logic Functioning bit
 (43 11)  (1373 315)  (1373 315)  LC_5 Logic Functioning bit
 (36 12)  (1366 316)  (1366 316)  LC_6 Logic Functioning bit
 (37 12)  (1367 316)  (1367 316)  LC_6 Logic Functioning bit
 (42 12)  (1372 316)  (1372 316)  LC_6 Logic Functioning bit
 (43 12)  (1373 316)  (1373 316)  LC_6 Logic Functioning bit
 (50 12)  (1380 316)  (1380 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 317)  (1366 317)  LC_6 Logic Functioning bit
 (37 13)  (1367 317)  (1367 317)  LC_6 Logic Functioning bit
 (42 13)  (1372 317)  (1372 317)  LC_6 Logic Functioning bit
 (43 13)  (1373 317)  (1373 317)  LC_6 Logic Functioning bit
 (36 14)  (1366 318)  (1366 318)  LC_7 Logic Functioning bit
 (37 14)  (1367 318)  (1367 318)  LC_7 Logic Functioning bit
 (42 14)  (1372 318)  (1372 318)  LC_7 Logic Functioning bit
 (43 14)  (1373 318)  (1373 318)  LC_7 Logic Functioning bit
 (50 14)  (1380 318)  (1380 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 319)  (1366 319)  LC_7 Logic Functioning bit
 (37 15)  (1367 319)  (1367 319)  LC_7 Logic Functioning bit
 (42 15)  (1372 319)  (1372 319)  LC_7 Logic Functioning bit
 (43 15)  (1373 319)  (1373 319)  LC_7 Logic Functioning bit


DSP_Tile_0_18

 (11 0)  (11 288)  (11 288)  routing T_0_18.sp4_h_r_9 <X> T_0_18.sp4_v_b_2
 (36 0)  (36 288)  (36 288)  LC_0 Logic Functioning bit
 (37 0)  (37 288)  (37 288)  LC_0 Logic Functioning bit
 (42 0)  (42 288)  (42 288)  LC_0 Logic Functioning bit
 (43 0)  (43 288)  (43 288)  LC_0 Logic Functioning bit
 (50 0)  (50 288)  (50 288)  Cascade buffer Enable bit: MULT3_LC00_inmux02_5

 (7 1)  (7 289)  (7 289)  MAC16 functional bit: MULT3_bram_cbit_0

 (36 1)  (36 289)  (36 289)  LC_0 Logic Functioning bit
 (37 1)  (37 289)  (37 289)  LC_0 Logic Functioning bit
 (42 1)  (42 289)  (42 289)  LC_0 Logic Functioning bit
 (43 1)  (43 289)  (43 289)  LC_0 Logic Functioning bit
 (48 1)  (48 289)  (48 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_mult/mult/O_24 sp4_v_t_5
 (36 2)  (36 290)  (36 290)  LC_1 Logic Functioning bit
 (37 2)  (37 290)  (37 290)  LC_1 Logic Functioning bit
 (42 2)  (42 290)  (42 290)  LC_1 Logic Functioning bit
 (43 2)  (43 290)  (43 290)  LC_1 Logic Functioning bit
 (50 2)  (50 290)  (50 290)  Cascade buffer Enable bit: MULT3_LC01_inmux02_5

 (36 3)  (36 291)  (36 291)  LC_1 Logic Functioning bit
 (37 3)  (37 291)  (37 291)  LC_1 Logic Functioning bit
 (42 3)  (42 291)  (42 291)  LC_1 Logic Functioning bit
 (43 3)  (43 291)  (43 291)  LC_1 Logic Functioning bit
 (36 4)  (36 292)  (36 292)  LC_2 Logic Functioning bit
 (37 4)  (37 292)  (37 292)  LC_2 Logic Functioning bit
 (42 4)  (42 292)  (42 292)  LC_2 Logic Functioning bit
 (43 4)  (43 292)  (43 292)  LC_2 Logic Functioning bit
 (50 4)  (50 292)  (50 292)  Cascade buffer Enable bit: MULT3_LC02_inmux02_5

 (36 5)  (36 293)  (36 293)  LC_2 Logic Functioning bit
 (37 5)  (37 293)  (37 293)  LC_2 Logic Functioning bit
 (42 5)  (42 293)  (42 293)  LC_2 Logic Functioning bit
 (43 5)  (43 293)  (43 293)  LC_2 Logic Functioning bit
 (36 6)  (36 294)  (36 294)  LC_3 Logic Functioning bit
 (37 6)  (37 294)  (37 294)  LC_3 Logic Functioning bit
 (42 6)  (42 294)  (42 294)  LC_3 Logic Functioning bit
 (43 6)  (43 294)  (43 294)  LC_3 Logic Functioning bit
 (50 6)  (50 294)  (50 294)  Cascade buffer Enable bit: MULT3_LC03_inmux02_5

 (36 7)  (36 295)  (36 295)  LC_3 Logic Functioning bit
 (37 7)  (37 295)  (37 295)  LC_3 Logic Functioning bit
 (42 7)  (42 295)  (42 295)  LC_3 Logic Functioning bit
 (43 7)  (43 295)  (43 295)  LC_3 Logic Functioning bit
 (36 8)  (36 296)  (36 296)  LC_4 Logic Functioning bit
 (37 8)  (37 296)  (37 296)  LC_4 Logic Functioning bit
 (42 8)  (42 296)  (42 296)  LC_4 Logic Functioning bit
 (43 8)  (43 296)  (43 296)  LC_4 Logic Functioning bit
 (50 8)  (50 296)  (50 296)  Cascade buffer Enable bit: MULT3_LC04_inmux02_5

 (36 9)  (36 297)  (36 297)  LC_4 Logic Functioning bit
 (37 9)  (37 297)  (37 297)  LC_4 Logic Functioning bit
 (42 9)  (42 297)  (42 297)  LC_4 Logic Functioning bit
 (43 9)  (43 297)  (43 297)  LC_4 Logic Functioning bit
 (36 10)  (36 298)  (36 298)  LC_5 Logic Functioning bit
 (37 10)  (37 298)  (37 298)  LC_5 Logic Functioning bit
 (42 10)  (42 298)  (42 298)  LC_5 Logic Functioning bit
 (43 10)  (43 298)  (43 298)  LC_5 Logic Functioning bit
 (50 10)  (50 298)  (50 298)  Cascade buffer Enable bit: MULT3_LC05_inmux02_5

 (36 11)  (36 299)  (36 299)  LC_5 Logic Functioning bit
 (37 11)  (37 299)  (37 299)  LC_5 Logic Functioning bit
 (42 11)  (42 299)  (42 299)  LC_5 Logic Functioning bit
 (43 11)  (43 299)  (43 299)  LC_5 Logic Functioning bit
 (36 12)  (36 300)  (36 300)  LC_6 Logic Functioning bit
 (37 12)  (37 300)  (37 300)  LC_6 Logic Functioning bit
 (42 12)  (42 300)  (42 300)  LC_6 Logic Functioning bit
 (43 12)  (43 300)  (43 300)  LC_6 Logic Functioning bit
 (50 12)  (50 300)  (50 300)  Cascade buffer Enable bit: MULT3_LC06_inmux02_5

 (36 13)  (36 301)  (36 301)  LC_6 Logic Functioning bit
 (37 13)  (37 301)  (37 301)  LC_6 Logic Functioning bit
 (42 13)  (42 301)  (42 301)  LC_6 Logic Functioning bit
 (43 13)  (43 301)  (43 301)  LC_6 Logic Functioning bit
 (36 14)  (36 302)  (36 302)  LC_7 Logic Functioning bit
 (37 14)  (37 302)  (37 302)  LC_7 Logic Functioning bit
 (42 14)  (42 302)  (42 302)  LC_7 Logic Functioning bit
 (43 14)  (43 302)  (43 302)  LC_7 Logic Functioning bit
 (50 14)  (50 302)  (50 302)  Cascade buffer Enable bit: MULT3_LC07_inmux02_5

 (36 15)  (36 303)  (36 303)  LC_7 Logic Functioning bit
 (37 15)  (37 303)  (37 303)  LC_7 Logic Functioning bit
 (42 15)  (42 303)  (42 303)  LC_7 Logic Functioning bit
 (43 15)  (43 303)  (43 303)  LC_7 Logic Functioning bit


LogicTile_1_18

 (8 0)  (62 288)  (62 288)  routing T_1_18.sp4_v_b_1 <X> T_1_18.sp4_h_r_1
 (9 0)  (63 288)  (63 288)  routing T_1_18.sp4_v_b_1 <X> T_1_18.sp4_h_r_1
 (21 0)  (75 288)  (75 288)  routing T_1_18.wire_logic_cluster/lc_3/out <X> T_1_18.lc_trk_g0_3
 (22 0)  (76 288)  (76 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (79 288)  (79 288)  routing T_1_18.wire_logic_cluster/lc_2/out <X> T_1_18.lc_trk_g0_2
 (28 0)  (82 288)  (82 288)  routing T_1_18.lc_trk_g2_5 <X> T_1_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 288)  (83 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 288)  (84 288)  routing T_1_18.lc_trk_g2_5 <X> T_1_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 288)  (86 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (89 288)  (89 288)  routing T_1_18.lc_trk_g0_4 <X> T_1_18.input_2_0
 (37 0)  (91 288)  (91 288)  LC_0 Logic Functioning bit
 (40 0)  (94 288)  (94 288)  LC_0 Logic Functioning bit
 (42 0)  (96 288)  (96 288)  LC_0 Logic Functioning bit
 (22 1)  (76 289)  (76 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (80 289)  (80 289)  routing T_1_18.lc_trk_g0_2 <X> T_1_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 289)  (83 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (85 289)  (85 289)  routing T_1_18.lc_trk_g0_3 <X> T_1_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (86 289)  (86 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (91 289)  (91 289)  LC_0 Logic Functioning bit
 (42 1)  (96 289)  (96 289)  LC_0 Logic Functioning bit
 (43 1)  (97 289)  (97 289)  LC_0 Logic Functioning bit
 (0 2)  (54 290)  (54 290)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (1 2)  (55 290)  (55 290)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (2 2)  (56 290)  (56 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 290)  (68 290)  routing T_1_18.wire_logic_cluster/lc_4/out <X> T_1_18.lc_trk_g0_4
 (15 2)  (69 290)  (69 290)  routing T_1_18.bot_op_5 <X> T_1_18.lc_trk_g0_5
 (17 2)  (71 290)  (71 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (76 290)  (76 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (78 290)  (78 290)  routing T_1_18.top_op_7 <X> T_1_18.lc_trk_g0_7
 (25 2)  (79 290)  (79 290)  routing T_1_18.wire_logic_cluster/lc_6/out <X> T_1_18.lc_trk_g0_6
 (29 2)  (83 290)  (83 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 290)  (84 290)  routing T_1_18.lc_trk_g0_6 <X> T_1_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (85 290)  (85 290)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 290)  (86 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (88 290)  (88 290)  routing T_1_18.lc_trk_g1_5 <X> T_1_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 290)  (90 290)  LC_1 Logic Functioning bit
 (38 2)  (92 290)  (92 290)  LC_1 Logic Functioning bit
 (42 2)  (96 290)  (96 290)  LC_1 Logic Functioning bit
 (43 2)  (97 290)  (97 290)  LC_1 Logic Functioning bit
 (50 2)  (104 290)  (104 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (54 291)  (54 291)  routing T_1_18.glb_netwk_7 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (17 3)  (71 291)  (71 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (75 291)  (75 291)  routing T_1_18.top_op_7 <X> T_1_18.lc_trk_g0_7
 (22 3)  (76 291)  (76 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (81 291)  (81 291)  routing T_1_18.lc_trk_g3_0 <X> T_1_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (82 291)  (82 291)  routing T_1_18.lc_trk_g3_0 <X> T_1_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 291)  (83 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (84 291)  (84 291)  routing T_1_18.lc_trk_g0_6 <X> T_1_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (90 291)  (90 291)  LC_1 Logic Functioning bit
 (37 3)  (91 291)  (91 291)  LC_1 Logic Functioning bit
 (41 3)  (95 291)  (95 291)  LC_1 Logic Functioning bit
 (43 3)  (97 291)  (97 291)  LC_1 Logic Functioning bit
 (48 3)  (102 291)  (102 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (54 292)  (54 292)  routing T_1_18.glb_netwk_5 <X> T_1_18.wire_logic_cluster/lc_7/cen
 (1 4)  (55 292)  (55 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (3 4)  (57 292)  (57 292)  routing T_1_18.sp12_v_b_0 <X> T_1_18.sp12_h_r_0
 (5 4)  (59 292)  (59 292)  routing T_1_18.sp4_v_b_9 <X> T_1_18.sp4_h_r_3
 (13 4)  (67 292)  (67 292)  routing T_1_18.sp4_v_t_40 <X> T_1_18.sp4_v_b_5
 (29 4)  (83 292)  (83 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 292)  (84 292)  routing T_1_18.lc_trk_g0_5 <X> T_1_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (85 292)  (85 292)  routing T_1_18.lc_trk_g1_4 <X> T_1_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 292)  (86 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (88 292)  (88 292)  routing T_1_18.lc_trk_g1_4 <X> T_1_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (94 292)  (94 292)  LC_2 Logic Functioning bit
 (42 4)  (96 292)  (96 292)  LC_2 Logic Functioning bit
 (3 5)  (57 293)  (57 293)  routing T_1_18.sp12_v_b_0 <X> T_1_18.sp12_h_r_0
 (4 5)  (58 293)  (58 293)  routing T_1_18.sp4_v_b_9 <X> T_1_18.sp4_h_r_3
 (6 5)  (60 293)  (60 293)  routing T_1_18.sp4_v_b_9 <X> T_1_18.sp4_h_r_3
 (40 5)  (94 293)  (94 293)  LC_2 Logic Functioning bit
 (42 5)  (96 293)  (96 293)  LC_2 Logic Functioning bit
 (15 6)  (69 294)  (69 294)  routing T_1_18.sp4_v_b_21 <X> T_1_18.lc_trk_g1_5
 (16 6)  (70 294)  (70 294)  routing T_1_18.sp4_v_b_21 <X> T_1_18.lc_trk_g1_5
 (17 6)  (71 294)  (71 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (75 294)  (75 294)  routing T_1_18.wire_logic_cluster/lc_7/out <X> T_1_18.lc_trk_g1_7
 (22 6)  (76 294)  (76 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (81 294)  (81 294)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 294)  (83 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 294)  (84 294)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (85 294)  (85 294)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 294)  (86 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 294)  (87 294)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 294)  (90 294)  LC_3 Logic Functioning bit
 (37 6)  (91 294)  (91 294)  LC_3 Logic Functioning bit
 (38 6)  (92 294)  (92 294)  LC_3 Logic Functioning bit
 (39 6)  (93 294)  (93 294)  LC_3 Logic Functioning bit
 (15 7)  (69 295)  (69 295)  routing T_1_18.bot_op_4 <X> T_1_18.lc_trk_g1_4
 (17 7)  (71 295)  (71 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (80 295)  (80 295)  routing T_1_18.lc_trk_g3_2 <X> T_1_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (81 295)  (81 295)  routing T_1_18.lc_trk_g3_2 <X> T_1_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (82 295)  (82 295)  routing T_1_18.lc_trk_g3_2 <X> T_1_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 295)  (83 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (84 295)  (84 295)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (85 295)  (85 295)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (94 295)  (94 295)  LC_3 Logic Functioning bit
 (41 7)  (95 295)  (95 295)  LC_3 Logic Functioning bit
 (42 7)  (96 295)  (96 295)  LC_3 Logic Functioning bit
 (43 7)  (97 295)  (97 295)  LC_3 Logic Functioning bit
 (8 8)  (62 296)  (62 296)  routing T_1_18.sp4_h_l_46 <X> T_1_18.sp4_h_r_7
 (10 8)  (64 296)  (64 296)  routing T_1_18.sp4_h_l_46 <X> T_1_18.sp4_h_r_7
 (26 8)  (80 296)  (80 296)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (86 296)  (86 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 296)  (87 296)  routing T_1_18.lc_trk_g3_2 <X> T_1_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 296)  (88 296)  routing T_1_18.lc_trk_g3_2 <X> T_1_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 296)  (89 296)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.input_2_4
 (36 8)  (90 296)  (90 296)  LC_4 Logic Functioning bit
 (38 8)  (92 296)  (92 296)  LC_4 Logic Functioning bit
 (39 8)  (93 296)  (93 296)  LC_4 Logic Functioning bit
 (41 8)  (95 296)  (95 296)  LC_4 Logic Functioning bit
 (26 9)  (80 297)  (80 297)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (82 297)  (82 297)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 297)  (83 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (85 297)  (85 297)  routing T_1_18.lc_trk_g3_2 <X> T_1_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (86 297)  (86 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (88 297)  (88 297)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.input_2_4
 (35 9)  (89 297)  (89 297)  routing T_1_18.lc_trk_g1_7 <X> T_1_18.input_2_4
 (37 9)  (91 297)  (91 297)  LC_4 Logic Functioning bit
 (38 9)  (92 297)  (92 297)  LC_4 Logic Functioning bit
 (39 9)  (93 297)  (93 297)  LC_4 Logic Functioning bit
 (40 9)  (94 297)  (94 297)  LC_4 Logic Functioning bit
 (17 10)  (71 298)  (71 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (72 298)  (72 298)  routing T_1_18.wire_logic_cluster/lc_5/out <X> T_1_18.lc_trk_g2_5
 (25 10)  (79 298)  (79 298)  routing T_1_18.sp12_v_b_6 <X> T_1_18.lc_trk_g2_6
 (26 10)  (80 298)  (80 298)  routing T_1_18.lc_trk_g0_7 <X> T_1_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (81 298)  (81 298)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 298)  (82 298)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 298)  (83 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 298)  (84 298)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (85 298)  (85 298)  routing T_1_18.lc_trk_g3_7 <X> T_1_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 298)  (86 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 298)  (87 298)  routing T_1_18.lc_trk_g3_7 <X> T_1_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 298)  (88 298)  routing T_1_18.lc_trk_g3_7 <X> T_1_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 298)  (90 298)  LC_5 Logic Functioning bit
 (37 10)  (91 298)  (91 298)  LC_5 Logic Functioning bit
 (38 10)  (92 298)  (92 298)  LC_5 Logic Functioning bit
 (39 10)  (93 298)  (93 298)  LC_5 Logic Functioning bit
 (22 11)  (76 299)  (76 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (78 299)  (78 299)  routing T_1_18.sp12_v_b_6 <X> T_1_18.lc_trk_g2_6
 (25 11)  (79 299)  (79 299)  routing T_1_18.sp12_v_b_6 <X> T_1_18.lc_trk_g2_6
 (26 11)  (80 299)  (80 299)  routing T_1_18.lc_trk_g0_7 <X> T_1_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 299)  (83 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (85 299)  (85 299)  routing T_1_18.lc_trk_g3_7 <X> T_1_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (94 299)  (94 299)  LC_5 Logic Functioning bit
 (41 11)  (95 299)  (95 299)  LC_5 Logic Functioning bit
 (42 11)  (96 299)  (96 299)  LC_5 Logic Functioning bit
 (43 11)  (97 299)  (97 299)  LC_5 Logic Functioning bit
 (14 12)  (68 300)  (68 300)  routing T_1_18.sp4_v_t_21 <X> T_1_18.lc_trk_g3_0
 (26 12)  (80 300)  (80 300)  routing T_1_18.lc_trk_g3_7 <X> T_1_18.wire_logic_cluster/lc_6/in_0
 (31 12)  (85 300)  (85 300)  routing T_1_18.lc_trk_g0_7 <X> T_1_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 300)  (86 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (89 300)  (89 300)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.input_2_6
 (36 12)  (90 300)  (90 300)  LC_6 Logic Functioning bit
 (41 12)  (95 300)  (95 300)  LC_6 Logic Functioning bit
 (42 12)  (96 300)  (96 300)  LC_6 Logic Functioning bit
 (43 12)  (97 300)  (97 300)  LC_6 Logic Functioning bit
 (14 13)  (68 301)  (68 301)  routing T_1_18.sp4_v_t_21 <X> T_1_18.lc_trk_g3_0
 (16 13)  (70 301)  (70 301)  routing T_1_18.sp4_v_t_21 <X> T_1_18.lc_trk_g3_0
 (17 13)  (71 301)  (71 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (76 301)  (76 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (77 301)  (77 301)  routing T_1_18.sp12_v_t_9 <X> T_1_18.lc_trk_g3_2
 (26 13)  (80 301)  (80 301)  routing T_1_18.lc_trk_g3_7 <X> T_1_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (81 301)  (81 301)  routing T_1_18.lc_trk_g3_7 <X> T_1_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (82 301)  (82 301)  routing T_1_18.lc_trk_g3_7 <X> T_1_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 301)  (83 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 301)  (85 301)  routing T_1_18.lc_trk_g0_7 <X> T_1_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 301)  (86 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (87 301)  (87 301)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.input_2_6
 (34 13)  (88 301)  (88 301)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.input_2_6
 (37 13)  (91 301)  (91 301)  LC_6 Logic Functioning bit
 (40 13)  (94 301)  (94 301)  LC_6 Logic Functioning bit
 (42 13)  (96 301)  (96 301)  LC_6 Logic Functioning bit
 (43 13)  (97 301)  (97 301)  LC_6 Logic Functioning bit
 (0 14)  (54 302)  (54 302)  routing T_1_18.glb_netwk_6 <X> T_1_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 302)  (55 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (57 302)  (57 302)  routing T_1_18.sp12_v_b_1 <X> T_1_18.sp12_v_t_22
 (12 14)  (66 302)  (66 302)  routing T_1_18.sp4_v_b_11 <X> T_1_18.sp4_h_l_46
 (16 14)  (70 302)  (70 302)  routing T_1_18.sp4_v_b_37 <X> T_1_18.lc_trk_g3_5
 (17 14)  (71 302)  (71 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (72 302)  (72 302)  routing T_1_18.sp4_v_b_37 <X> T_1_18.lc_trk_g3_5
 (21 14)  (75 302)  (75 302)  routing T_1_18.sp12_v_b_7 <X> T_1_18.lc_trk_g3_7
 (22 14)  (76 302)  (76 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (78 302)  (78 302)  routing T_1_18.sp12_v_b_7 <X> T_1_18.lc_trk_g3_7
 (31 14)  (85 302)  (85 302)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 302)  (86 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 302)  (87 302)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 302)  (90 302)  LC_7 Logic Functioning bit
 (37 14)  (91 302)  (91 302)  LC_7 Logic Functioning bit
 (38 14)  (92 302)  (92 302)  LC_7 Logic Functioning bit
 (39 14)  (93 302)  (93 302)  LC_7 Logic Functioning bit
 (45 14)  (99 302)  (99 302)  LC_7 Logic Functioning bit
 (0 15)  (54 303)  (54 303)  routing T_1_18.glb_netwk_6 <X> T_1_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (72 303)  (72 303)  routing T_1_18.sp4_v_b_37 <X> T_1_18.lc_trk_g3_5
 (21 15)  (75 303)  (75 303)  routing T_1_18.sp12_v_b_7 <X> T_1_18.lc_trk_g3_7
 (31 15)  (85 303)  (85 303)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 303)  (90 303)  LC_7 Logic Functioning bit
 (37 15)  (91 303)  (91 303)  LC_7 Logic Functioning bit
 (38 15)  (92 303)  (92 303)  LC_7 Logic Functioning bit
 (39 15)  (93 303)  (93 303)  LC_7 Logic Functioning bit


LogicTile_2_18

 (28 0)  (136 288)  (136 288)  routing T_2_18.lc_trk_g2_1 <X> T_2_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 288)  (137 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 288)  (139 288)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 288)  (140 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (143 288)  (143 288)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.input_2_0
 (36 0)  (144 288)  (144 288)  LC_0 Logic Functioning bit
 (37 0)  (145 288)  (145 288)  LC_0 Logic Functioning bit
 (38 0)  (146 288)  (146 288)  LC_0 Logic Functioning bit
 (39 0)  (147 288)  (147 288)  LC_0 Logic Functioning bit
 (26 1)  (134 289)  (134 289)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 289)  (135 289)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 289)  (137 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 289)  (139 289)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 289)  (140 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (142 289)  (142 289)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.input_2_0
 (40 1)  (148 289)  (148 289)  LC_0 Logic Functioning bit
 (41 1)  (149 289)  (149 289)  LC_0 Logic Functioning bit
 (42 1)  (150 289)  (150 289)  LC_0 Logic Functioning bit
 (43 1)  (151 289)  (151 289)  LC_0 Logic Functioning bit
 (48 1)  (156 289)  (156 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (108 290)  (108 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (1 2)  (109 290)  (109 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (2 2)  (110 290)  (110 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 290)  (122 290)  routing T_2_18.wire_logic_cluster/lc_4/out <X> T_2_18.lc_trk_g0_4
 (21 2)  (129 290)  (129 290)  routing T_2_18.sp4_v_b_7 <X> T_2_18.lc_trk_g0_7
 (22 2)  (130 290)  (130 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (131 290)  (131 290)  routing T_2_18.sp4_v_b_7 <X> T_2_18.lc_trk_g0_7
 (26 2)  (134 290)  (134 290)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (136 290)  (136 290)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 290)  (137 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 290)  (138 290)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 290)  (140 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 290)  (141 290)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 290)  (142 290)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (148 290)  (148 290)  LC_1 Logic Functioning bit
 (41 2)  (149 290)  (149 290)  LC_1 Logic Functioning bit
 (42 2)  (150 290)  (150 290)  LC_1 Logic Functioning bit
 (43 2)  (151 290)  (151 290)  LC_1 Logic Functioning bit
 (0 3)  (108 291)  (108 291)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (17 3)  (125 291)  (125 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (135 291)  (135 291)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 291)  (136 291)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 291)  (137 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 291)  (138 291)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (144 291)  (144 291)  LC_1 Logic Functioning bit
 (37 3)  (145 291)  (145 291)  LC_1 Logic Functioning bit
 (38 3)  (146 291)  (146 291)  LC_1 Logic Functioning bit
 (39 3)  (147 291)  (147 291)  LC_1 Logic Functioning bit
 (0 4)  (108 292)  (108 292)  routing T_2_18.glb_netwk_5 <X> T_2_18.wire_logic_cluster/lc_7/cen
 (1 4)  (109 292)  (109 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (12 4)  (120 292)  (120 292)  routing T_2_18.sp4_v_b_11 <X> T_2_18.sp4_h_r_5
 (21 4)  (129 292)  (129 292)  routing T_2_18.wire_logic_cluster/lc_3/out <X> T_2_18.lc_trk_g1_3
 (22 4)  (130 292)  (130 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (139 292)  (139 292)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 292)  (140 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (144 292)  (144 292)  LC_2 Logic Functioning bit
 (37 4)  (145 292)  (145 292)  LC_2 Logic Functioning bit
 (38 4)  (146 292)  (146 292)  LC_2 Logic Functioning bit
 (43 4)  (151 292)  (151 292)  LC_2 Logic Functioning bit
 (46 4)  (154 292)  (154 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (158 292)  (158 292)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (119 293)  (119 293)  routing T_2_18.sp4_v_b_11 <X> T_2_18.sp4_h_r_5
 (13 5)  (121 293)  (121 293)  routing T_2_18.sp4_v_b_11 <X> T_2_18.sp4_h_r_5
 (26 5)  (134 293)  (134 293)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (135 293)  (135 293)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 293)  (137 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (139 293)  (139 293)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (144 293)  (144 293)  LC_2 Logic Functioning bit
 (37 5)  (145 293)  (145 293)  LC_2 Logic Functioning bit
 (39 5)  (147 293)  (147 293)  LC_2 Logic Functioning bit
 (42 5)  (150 293)  (150 293)  LC_2 Logic Functioning bit
 (13 6)  (121 294)  (121 294)  routing T_2_18.sp4_v_b_5 <X> T_2_18.sp4_v_t_40
 (15 6)  (123 294)  (123 294)  routing T_2_18.sp4_h_r_5 <X> T_2_18.lc_trk_g1_5
 (16 6)  (124 294)  (124 294)  routing T_2_18.sp4_h_r_5 <X> T_2_18.lc_trk_g1_5
 (17 6)  (125 294)  (125 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (134 294)  (134 294)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (137 294)  (137 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 294)  (138 294)  routing T_2_18.lc_trk_g0_4 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 294)  (140 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 294)  (141 294)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 294)  (144 294)  LC_3 Logic Functioning bit
 (37 6)  (145 294)  (145 294)  LC_3 Logic Functioning bit
 (38 6)  (146 294)  (146 294)  LC_3 Logic Functioning bit
 (39 6)  (147 294)  (147 294)  LC_3 Logic Functioning bit
 (18 7)  (126 295)  (126 295)  routing T_2_18.sp4_h_r_5 <X> T_2_18.lc_trk_g1_5
 (28 7)  (136 295)  (136 295)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 295)  (137 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (139 295)  (139 295)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (145 295)  (145 295)  LC_3 Logic Functioning bit
 (39 7)  (147 295)  (147 295)  LC_3 Logic Functioning bit
 (40 7)  (148 295)  (148 295)  LC_3 Logic Functioning bit
 (42 7)  (150 295)  (150 295)  LC_3 Logic Functioning bit
 (13 8)  (121 296)  (121 296)  routing T_2_18.sp4_v_t_45 <X> T_2_18.sp4_v_b_8
 (17 8)  (125 296)  (125 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 296)  (126 296)  routing T_2_18.wire_logic_cluster/lc_1/out <X> T_2_18.lc_trk_g2_1
 (36 8)  (144 296)  (144 296)  LC_4 Logic Functioning bit
 (38 8)  (146 296)  (146 296)  LC_4 Logic Functioning bit
 (41 8)  (149 296)  (149 296)  LC_4 Logic Functioning bit
 (43 8)  (151 296)  (151 296)  LC_4 Logic Functioning bit
 (45 8)  (153 296)  (153 296)  LC_4 Logic Functioning bit
 (22 9)  (130 297)  (130 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (131 297)  (131 297)  routing T_2_18.sp12_v_b_18 <X> T_2_18.lc_trk_g2_2
 (25 9)  (133 297)  (133 297)  routing T_2_18.sp12_v_b_18 <X> T_2_18.lc_trk_g2_2
 (26 9)  (134 297)  (134 297)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 297)  (136 297)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 297)  (137 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (145 297)  (145 297)  LC_4 Logic Functioning bit
 (39 9)  (147 297)  (147 297)  LC_4 Logic Functioning bit
 (40 9)  (148 297)  (148 297)  LC_4 Logic Functioning bit
 (42 9)  (150 297)  (150 297)  LC_4 Logic Functioning bit
 (16 10)  (124 298)  (124 298)  routing T_2_18.sp4_v_b_37 <X> T_2_18.lc_trk_g2_5
 (17 10)  (125 298)  (125 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (126 298)  (126 298)  routing T_2_18.sp4_v_b_37 <X> T_2_18.lc_trk_g2_5
 (25 10)  (133 298)  (133 298)  routing T_2_18.wire_logic_cluster/lc_6/out <X> T_2_18.lc_trk_g2_6
 (26 10)  (134 298)  (134 298)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (137 298)  (137 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 298)  (138 298)  routing T_2_18.lc_trk_g0_4 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 298)  (140 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 298)  (141 298)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (148 298)  (148 298)  LC_5 Logic Functioning bit
 (41 10)  (149 298)  (149 298)  LC_5 Logic Functioning bit
 (42 10)  (150 298)  (150 298)  LC_5 Logic Functioning bit
 (43 10)  (151 298)  (151 298)  LC_5 Logic Functioning bit
 (18 11)  (126 299)  (126 299)  routing T_2_18.sp4_v_b_37 <X> T_2_18.lc_trk_g2_5
 (22 11)  (130 299)  (130 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (136 299)  (136 299)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 299)  (137 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 299)  (139 299)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 299)  (144 299)  LC_5 Logic Functioning bit
 (37 11)  (145 299)  (145 299)  LC_5 Logic Functioning bit
 (38 11)  (146 299)  (146 299)  LC_5 Logic Functioning bit
 (39 11)  (147 299)  (147 299)  LC_5 Logic Functioning bit
 (48 11)  (156 299)  (156 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (6 12)  (114 300)  (114 300)  routing T_2_18.sp4_v_t_43 <X> T_2_18.sp4_v_b_9
 (15 12)  (123 300)  (123 300)  routing T_2_18.sp12_v_b_1 <X> T_2_18.lc_trk_g3_1
 (17 12)  (125 300)  (125 300)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (126 300)  (126 300)  routing T_2_18.sp12_v_b_1 <X> T_2_18.lc_trk_g3_1
 (36 12)  (144 300)  (144 300)  LC_6 Logic Functioning bit
 (38 12)  (146 300)  (146 300)  LC_6 Logic Functioning bit
 (41 12)  (149 300)  (149 300)  LC_6 Logic Functioning bit
 (43 12)  (151 300)  (151 300)  LC_6 Logic Functioning bit
 (45 12)  (153 300)  (153 300)  LC_6 Logic Functioning bit
 (5 13)  (113 301)  (113 301)  routing T_2_18.sp4_v_t_43 <X> T_2_18.sp4_v_b_9
 (18 13)  (126 301)  (126 301)  routing T_2_18.sp12_v_b_1 <X> T_2_18.lc_trk_g3_1
 (27 13)  (135 301)  (135 301)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 301)  (136 301)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 301)  (137 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (145 301)  (145 301)  LC_6 Logic Functioning bit
 (39 13)  (147 301)  (147 301)  LC_6 Logic Functioning bit
 (40 13)  (148 301)  (148 301)  LC_6 Logic Functioning bit
 (42 13)  (150 301)  (150 301)  LC_6 Logic Functioning bit
 (0 14)  (108 302)  (108 302)  routing T_2_18.glb_netwk_6 <X> T_2_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 302)  (109 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (134 302)  (134 302)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (136 302)  (136 302)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 302)  (137 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 302)  (138 302)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 302)  (140 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 302)  (141 302)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 302)  (142 302)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 302)  (144 302)  LC_7 Logic Functioning bit
 (37 14)  (145 302)  (145 302)  LC_7 Logic Functioning bit
 (38 14)  (146 302)  (146 302)  LC_7 Logic Functioning bit
 (39 14)  (147 302)  (147 302)  LC_7 Logic Functioning bit
 (0 15)  (108 303)  (108 303)  routing T_2_18.glb_netwk_6 <X> T_2_18.wire_logic_cluster/lc_7/s_r
 (15 15)  (123 303)  (123 303)  routing T_2_18.sp4_v_t_33 <X> T_2_18.lc_trk_g3_4
 (16 15)  (124 303)  (124 303)  routing T_2_18.sp4_v_t_33 <X> T_2_18.lc_trk_g3_4
 (17 15)  (125 303)  (125 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (135 303)  (135 303)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 303)  (136 303)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 303)  (137 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 303)  (138 303)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (37 15)  (145 303)  (145 303)  LC_7 Logic Functioning bit
 (39 15)  (147 303)  (147 303)  LC_7 Logic Functioning bit
 (40 15)  (148 303)  (148 303)  LC_7 Logic Functioning bit
 (42 15)  (150 303)  (150 303)  LC_7 Logic Functioning bit
 (51 15)  (159 303)  (159 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_18

 (12 0)  (174 288)  (174 288)  routing T_3_18.sp4_v_b_2 <X> T_3_18.sp4_h_r_2
 (21 0)  (183 288)  (183 288)  routing T_3_18.wire_logic_cluster/lc_3/out <X> T_3_18.lc_trk_g0_3
 (22 0)  (184 288)  (184 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (189 288)  (189 288)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 288)  (190 288)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 288)  (191 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 288)  (192 288)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (193 288)  (193 288)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 288)  (194 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 288)  (196 288)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (198 288)  (198 288)  LC_0 Logic Functioning bit
 (38 0)  (200 288)  (200 288)  LC_0 Logic Functioning bit
 (41 0)  (203 288)  (203 288)  LC_0 Logic Functioning bit
 (43 0)  (205 288)  (205 288)  LC_0 Logic Functioning bit
 (11 1)  (173 289)  (173 289)  routing T_3_18.sp4_v_b_2 <X> T_3_18.sp4_h_r_2
 (26 1)  (188 289)  (188 289)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (189 289)  (189 289)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 289)  (191 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 289)  (192 289)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 289)  (193 289)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (198 289)  (198 289)  LC_0 Logic Functioning bit
 (38 1)  (200 289)  (200 289)  LC_0 Logic Functioning bit
 (0 2)  (162 290)  (162 290)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (1 2)  (163 290)  (163 290)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (2 2)  (164 290)  (164 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (176 290)  (176 290)  routing T_3_18.wire_logic_cluster/lc_4/out <X> T_3_18.lc_trk_g0_4
 (17 2)  (179 290)  (179 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (180 290)  (180 290)  routing T_3_18.wire_logic_cluster/lc_5/out <X> T_3_18.lc_trk_g0_5
 (27 2)  (189 290)  (189 290)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 290)  (190 290)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 290)  (191 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 290)  (192 290)  routing T_3_18.lc_trk_g3_5 <X> T_3_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 290)  (193 290)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 290)  (194 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 290)  (195 290)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (39 2)  (201 290)  (201 290)  LC_1 Logic Functioning bit
 (50 2)  (212 290)  (212 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (162 291)  (162 291)  routing T_3_18.glb_netwk_7 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (17 3)  (179 291)  (179 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (184 291)  (184 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (185 291)  (185 291)  routing T_3_18.sp4_v_b_22 <X> T_3_18.lc_trk_g0_6
 (24 3)  (186 291)  (186 291)  routing T_3_18.sp4_v_b_22 <X> T_3_18.lc_trk_g0_6
 (26 3)  (188 291)  (188 291)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 291)  (190 291)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 291)  (191 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 291)  (193 291)  routing T_3_18.lc_trk_g2_6 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (22 4)  (184 292)  (184 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (188 292)  (188 292)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (189 292)  (189 292)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (190 292)  (190 292)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 292)  (191 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (193 292)  (193 292)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 292)  (194 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (196 292)  (196 292)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (200 292)  (200 292)  LC_2 Logic Functioning bit
 (45 4)  (207 292)  (207 292)  LC_2 Logic Functioning bit
 (50 4)  (212 292)  (212 292)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (188 293)  (188 293)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (189 293)  (189 293)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 293)  (191 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 293)  (192 293)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 293)  (193 293)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (198 293)  (198 293)  LC_2 Logic Functioning bit
 (38 5)  (200 293)  (200 293)  LC_2 Logic Functioning bit
 (39 5)  (201 293)  (201 293)  LC_2 Logic Functioning bit
 (41 5)  (203 293)  (203 293)  LC_2 Logic Functioning bit
 (43 5)  (205 293)  (205 293)  LC_2 Logic Functioning bit
 (22 6)  (184 294)  (184 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (187 294)  (187 294)  routing T_3_18.sp4_v_b_6 <X> T_3_18.lc_trk_g1_6
 (27 6)  (189 294)  (189 294)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 294)  (191 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 294)  (193 294)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 294)  (194 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 294)  (196 294)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (42 6)  (204 294)  (204 294)  LC_3 Logic Functioning bit
 (43 6)  (205 294)  (205 294)  LC_3 Logic Functioning bit
 (45 6)  (207 294)  (207 294)  LC_3 Logic Functioning bit
 (17 7)  (179 295)  (179 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (184 295)  (184 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (185 295)  (185 295)  routing T_3_18.sp4_v_b_6 <X> T_3_18.lc_trk_g1_6
 (28 7)  (190 295)  (190 295)  routing T_3_18.lc_trk_g2_1 <X> T_3_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 295)  (191 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 295)  (192 295)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (193 295)  (193 295)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (194 295)  (194 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 295)  (197 295)  routing T_3_18.lc_trk_g0_3 <X> T_3_18.input_2_3
 (36 7)  (198 295)  (198 295)  LC_3 Logic Functioning bit
 (38 7)  (200 295)  (200 295)  LC_3 Logic Functioning bit
 (42 7)  (204 295)  (204 295)  LC_3 Logic Functioning bit
 (43 7)  (205 295)  (205 295)  LC_3 Logic Functioning bit
 (5 8)  (167 296)  (167 296)  routing T_3_18.sp4_v_b_0 <X> T_3_18.sp4_h_r_6
 (17 8)  (179 296)  (179 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 296)  (180 296)  routing T_3_18.wire_logic_cluster/lc_1/out <X> T_3_18.lc_trk_g2_1
 (21 8)  (183 296)  (183 296)  routing T_3_18.sp4_h_r_35 <X> T_3_18.lc_trk_g2_3
 (22 8)  (184 296)  (184 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (185 296)  (185 296)  routing T_3_18.sp4_h_r_35 <X> T_3_18.lc_trk_g2_3
 (24 8)  (186 296)  (186 296)  routing T_3_18.sp4_h_r_35 <X> T_3_18.lc_trk_g2_3
 (26 8)  (188 296)  (188 296)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (189 296)  (189 296)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 296)  (190 296)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 296)  (191 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 296)  (192 296)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 296)  (194 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 296)  (195 296)  routing T_3_18.lc_trk_g2_1 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 296)  (197 296)  routing T_3_18.lc_trk_g0_4 <X> T_3_18.input_2_4
 (37 8)  (199 296)  (199 296)  LC_4 Logic Functioning bit
 (41 8)  (203 296)  (203 296)  LC_4 Logic Functioning bit
 (42 8)  (204 296)  (204 296)  LC_4 Logic Functioning bit
 (43 8)  (205 296)  (205 296)  LC_4 Logic Functioning bit
 (45 8)  (207 296)  (207 296)  LC_4 Logic Functioning bit
 (4 9)  (166 297)  (166 297)  routing T_3_18.sp4_v_b_0 <X> T_3_18.sp4_h_r_6
 (6 9)  (168 297)  (168 297)  routing T_3_18.sp4_v_b_0 <X> T_3_18.sp4_h_r_6
 (8 9)  (170 297)  (170 297)  routing T_3_18.sp4_v_t_41 <X> T_3_18.sp4_v_b_7
 (10 9)  (172 297)  (172 297)  routing T_3_18.sp4_v_t_41 <X> T_3_18.sp4_v_b_7
 (26 9)  (188 297)  (188 297)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (189 297)  (189 297)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 297)  (191 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (192 297)  (192 297)  routing T_3_18.lc_trk_g3_6 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (194 297)  (194 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (198 297)  (198 297)  LC_4 Logic Functioning bit
 (43 9)  (205 297)  (205 297)  LC_4 Logic Functioning bit
 (21 10)  (183 298)  (183 298)  routing T_3_18.sp4_v_t_18 <X> T_3_18.lc_trk_g2_7
 (22 10)  (184 298)  (184 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (185 298)  (185 298)  routing T_3_18.sp4_v_t_18 <X> T_3_18.lc_trk_g2_7
 (25 10)  (187 298)  (187 298)  routing T_3_18.wire_logic_cluster/lc_6/out <X> T_3_18.lc_trk_g2_6
 (29 10)  (191 298)  (191 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 298)  (192 298)  routing T_3_18.lc_trk_g0_6 <X> T_3_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (193 298)  (193 298)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 298)  (194 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 298)  (196 298)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 298)  (197 298)  routing T_3_18.lc_trk_g0_5 <X> T_3_18.input_2_5
 (42 10)  (204 298)  (204 298)  LC_5 Logic Functioning bit
 (43 10)  (205 298)  (205 298)  LC_5 Logic Functioning bit
 (45 10)  (207 298)  (207 298)  LC_5 Logic Functioning bit
 (22 11)  (184 299)  (184 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (190 299)  (190 299)  routing T_3_18.lc_trk_g2_1 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 299)  (191 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 299)  (192 299)  routing T_3_18.lc_trk_g0_6 <X> T_3_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (193 299)  (193 299)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 299)  (194 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (198 299)  (198 299)  LC_5 Logic Functioning bit
 (38 11)  (200 299)  (200 299)  LC_5 Logic Functioning bit
 (42 11)  (204 299)  (204 299)  LC_5 Logic Functioning bit
 (43 11)  (205 299)  (205 299)  LC_5 Logic Functioning bit
 (25 12)  (187 300)  (187 300)  routing T_3_18.wire_logic_cluster/lc_2/out <X> T_3_18.lc_trk_g3_2
 (28 12)  (190 300)  (190 300)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 300)  (191 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 300)  (192 300)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (193 300)  (193 300)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 300)  (194 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 300)  (196 300)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (202 300)  (202 300)  LC_6 Logic Functioning bit
 (42 12)  (204 300)  (204 300)  LC_6 Logic Functioning bit
 (22 13)  (184 301)  (184 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (192 301)  (192 301)  routing T_3_18.lc_trk_g2_7 <X> T_3_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (202 301)  (202 301)  LC_6 Logic Functioning bit
 (42 13)  (204 301)  (204 301)  LC_6 Logic Functioning bit
 (48 13)  (210 301)  (210 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (162 302)  (162 302)  routing T_3_18.glb_netwk_6 <X> T_3_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 302)  (163 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (168 302)  (168 302)  routing T_3_18.sp4_v_b_6 <X> T_3_18.sp4_v_t_44
 (15 14)  (177 302)  (177 302)  routing T_3_18.sp4_h_l_16 <X> T_3_18.lc_trk_g3_5
 (16 14)  (178 302)  (178 302)  routing T_3_18.sp4_h_l_16 <X> T_3_18.lc_trk_g3_5
 (17 14)  (179 302)  (179 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (162 303)  (162 303)  routing T_3_18.glb_netwk_6 <X> T_3_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (167 303)  (167 303)  routing T_3_18.sp4_v_b_6 <X> T_3_18.sp4_v_t_44
 (18 15)  (180 303)  (180 303)  routing T_3_18.sp4_h_l_16 <X> T_3_18.lc_trk_g3_5
 (22 15)  (184 303)  (184 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (185 303)  (185 303)  routing T_3_18.sp4_h_r_30 <X> T_3_18.lc_trk_g3_6
 (24 15)  (186 303)  (186 303)  routing T_3_18.sp4_h_r_30 <X> T_3_18.lc_trk_g3_6
 (25 15)  (187 303)  (187 303)  routing T_3_18.sp4_h_r_30 <X> T_3_18.lc_trk_g3_6


LogicTile_4_18

 (5 0)  (221 288)  (221 288)  routing T_4_18.sp4_v_b_0 <X> T_4_18.sp4_h_r_0
 (27 0)  (243 288)  (243 288)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 288)  (245 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 288)  (246 288)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (248 288)  (248 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (252 288)  (252 288)  LC_0 Logic Functioning bit
 (39 0)  (255 288)  (255 288)  LC_0 Logic Functioning bit
 (41 0)  (257 288)  (257 288)  LC_0 Logic Functioning bit
 (42 0)  (258 288)  (258 288)  LC_0 Logic Functioning bit
 (44 0)  (260 288)  (260 288)  LC_0 Logic Functioning bit
 (45 0)  (261 288)  (261 288)  LC_0 Logic Functioning bit
 (6 1)  (222 289)  (222 289)  routing T_4_18.sp4_v_b_0 <X> T_4_18.sp4_h_r_0
 (30 1)  (246 289)  (246 289)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 289)  (248 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (250 289)  (250 289)  routing T_4_18.lc_trk_g1_1 <X> T_4_18.input_2_0
 (36 1)  (252 289)  (252 289)  LC_0 Logic Functioning bit
 (39 1)  (255 289)  (255 289)  LC_0 Logic Functioning bit
 (41 1)  (257 289)  (257 289)  LC_0 Logic Functioning bit
 (42 1)  (258 289)  (258 289)  LC_0 Logic Functioning bit
 (49 1)  (265 289)  (265 289)  Carry_In_Mux bit 

 (0 2)  (216 290)  (216 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (1 2)  (217 290)  (217 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (218 290)  (218 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (243 290)  (243 290)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 290)  (245 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 290)  (246 290)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 290)  (248 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (251 290)  (251 290)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.input_2_1
 (36 2)  (252 290)  (252 290)  LC_1 Logic Functioning bit
 (39 2)  (255 290)  (255 290)  LC_1 Logic Functioning bit
 (41 2)  (257 290)  (257 290)  LC_1 Logic Functioning bit
 (42 2)  (258 290)  (258 290)  LC_1 Logic Functioning bit
 (45 2)  (261 290)  (261 290)  LC_1 Logic Functioning bit
 (46 2)  (262 290)  (262 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (263 290)  (263 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (216 291)  (216 291)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (27 3)  (243 291)  (243 291)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 291)  (244 291)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 291)  (245 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 291)  (246 291)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (248 291)  (248 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (249 291)  (249 291)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.input_2_1
 (40 3)  (256 291)  (256 291)  LC_1 Logic Functioning bit
 (41 3)  (257 291)  (257 291)  LC_1 Logic Functioning bit
 (42 3)  (258 291)  (258 291)  LC_1 Logic Functioning bit
 (43 3)  (259 291)  (259 291)  LC_1 Logic Functioning bit
 (0 4)  (216 292)  (216 292)  routing T_4_18.glb_netwk_5 <X> T_4_18.wire_logic_cluster/lc_7/cen
 (1 4)  (217 292)  (217 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (17 4)  (233 292)  (233 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (11 6)  (227 294)  (227 294)  routing T_4_18.sp4_v_b_9 <X> T_4_18.sp4_v_t_40
 (13 6)  (229 294)  (229 294)  routing T_4_18.sp4_v_b_9 <X> T_4_18.sp4_v_t_40
 (21 6)  (237 294)  (237 294)  routing T_4_18.sp4_h_l_2 <X> T_4_18.lc_trk_g1_7
 (22 6)  (238 294)  (238 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (239 294)  (239 294)  routing T_4_18.sp4_h_l_2 <X> T_4_18.lc_trk_g1_7
 (24 6)  (240 294)  (240 294)  routing T_4_18.sp4_h_l_2 <X> T_4_18.lc_trk_g1_7
 (25 6)  (241 294)  (241 294)  routing T_4_18.sp4_v_b_6 <X> T_4_18.lc_trk_g1_6
 (9 7)  (225 295)  (225 295)  routing T_4_18.sp4_v_b_4 <X> T_4_18.sp4_v_t_41
 (22 7)  (238 295)  (238 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (239 295)  (239 295)  routing T_4_18.sp4_v_b_6 <X> T_4_18.lc_trk_g1_6
 (13 9)  (229 297)  (229 297)  routing T_4_18.sp4_v_t_38 <X> T_4_18.sp4_h_r_8
 (15 10)  (231 298)  (231 298)  routing T_4_18.rgt_op_5 <X> T_4_18.lc_trk_g2_5
 (17 10)  (233 298)  (233 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (234 298)  (234 298)  routing T_4_18.rgt_op_5 <X> T_4_18.lc_trk_g2_5
 (8 11)  (224 299)  (224 299)  routing T_4_18.sp4_h_r_7 <X> T_4_18.sp4_v_t_42
 (9 11)  (225 299)  (225 299)  routing T_4_18.sp4_h_r_7 <X> T_4_18.sp4_v_t_42
 (14 12)  (230 300)  (230 300)  routing T_4_18.rgt_op_0 <X> T_4_18.lc_trk_g3_0
 (15 13)  (231 301)  (231 301)  routing T_4_18.rgt_op_0 <X> T_4_18.lc_trk_g3_0
 (17 13)  (233 301)  (233 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (216 302)  (216 302)  routing T_4_18.glb_netwk_6 <X> T_4_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 302)  (217 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (221 302)  (221 302)  routing T_4_18.sp4_v_t_44 <X> T_4_18.sp4_h_l_44
 (0 15)  (216 303)  (216 303)  routing T_4_18.glb_netwk_6 <X> T_4_18.wire_logic_cluster/lc_7/s_r
 (6 15)  (222 303)  (222 303)  routing T_4_18.sp4_v_t_44 <X> T_4_18.sp4_h_l_44
 (9 15)  (225 303)  (225 303)  routing T_4_18.sp4_v_b_2 <X> T_4_18.sp4_v_t_47
 (10 15)  (226 303)  (226 303)  routing T_4_18.sp4_v_b_2 <X> T_4_18.sp4_v_t_47


LogicTile_5_18

 (14 0)  (284 288)  (284 288)  routing T_5_18.wire_logic_cluster/lc_0/out <X> T_5_18.lc_trk_g0_0
 (26 0)  (296 288)  (296 288)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (297 288)  (297 288)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 288)  (299 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 288)  (300 288)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (302 288)  (302 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 288)  (303 288)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (304 288)  (304 288)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 288)  (306 288)  LC_0 Logic Functioning bit
 (37 0)  (307 288)  (307 288)  LC_0 Logic Functioning bit
 (38 0)  (308 288)  (308 288)  LC_0 Logic Functioning bit
 (39 0)  (309 288)  (309 288)  LC_0 Logic Functioning bit
 (48 0)  (318 288)  (318 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (287 289)  (287 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (292 289)  (292 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (295 289)  (295 289)  routing T_5_18.sp4_r_v_b_33 <X> T_5_18.lc_trk_g0_2
 (27 1)  (297 289)  (297 289)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 289)  (299 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (307 289)  (307 289)  LC_0 Logic Functioning bit
 (39 1)  (309 289)  (309 289)  LC_0 Logic Functioning bit
 (40 1)  (310 289)  (310 289)  LC_0 Logic Functioning bit
 (42 1)  (312 289)  (312 289)  LC_0 Logic Functioning bit
 (0 2)  (270 290)  (270 290)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (1 2)  (271 290)  (271 290)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (272 290)  (272 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (287 290)  (287 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (288 290)  (288 290)  routing T_5_18.wire_logic_cluster/lc_5/out <X> T_5_18.lc_trk_g0_5
 (26 2)  (296 290)  (296 290)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (299 290)  (299 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 290)  (302 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 290)  (304 290)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 290)  (306 290)  LC_1 Logic Functioning bit
 (38 2)  (308 290)  (308 290)  LC_1 Logic Functioning bit
 (41 2)  (311 290)  (311 290)  LC_1 Logic Functioning bit
 (43 2)  (313 290)  (313 290)  LC_1 Logic Functioning bit
 (0 3)  (270 291)  (270 291)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (28 3)  (298 291)  (298 291)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 291)  (299 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (300 291)  (300 291)  routing T_5_18.lc_trk_g0_2 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (301 291)  (301 291)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (310 291)  (310 291)  LC_1 Logic Functioning bit
 (41 3)  (311 291)  (311 291)  LC_1 Logic Functioning bit
 (42 3)  (312 291)  (312 291)  LC_1 Logic Functioning bit
 (43 3)  (313 291)  (313 291)  LC_1 Logic Functioning bit
 (0 4)  (270 292)  (270 292)  routing T_5_18.glb_netwk_5 <X> T_5_18.wire_logic_cluster/lc_7/cen
 (1 4)  (271 292)  (271 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (4 4)  (274 292)  (274 292)  routing T_5_18.sp4_h_l_44 <X> T_5_18.sp4_v_b_3
 (6 4)  (276 292)  (276 292)  routing T_5_18.sp4_h_l_44 <X> T_5_18.sp4_v_b_3
 (9 4)  (279 292)  (279 292)  routing T_5_18.sp4_h_l_36 <X> T_5_18.sp4_h_r_4
 (10 4)  (280 292)  (280 292)  routing T_5_18.sp4_h_l_36 <X> T_5_18.sp4_h_r_4
 (21 4)  (291 292)  (291 292)  routing T_5_18.wire_logic_cluster/lc_3/out <X> T_5_18.lc_trk_g1_3
 (22 4)  (292 292)  (292 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (296 292)  (296 292)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (299 292)  (299 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 292)  (300 292)  routing T_5_18.lc_trk_g0_5 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (301 292)  (301 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 292)  (302 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 292)  (303 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 292)  (304 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 292)  (306 292)  LC_2 Logic Functioning bit
 (39 4)  (309 292)  (309 292)  LC_2 Logic Functioning bit
 (41 4)  (311 292)  (311 292)  LC_2 Logic Functioning bit
 (42 4)  (312 292)  (312 292)  LC_2 Logic Functioning bit
 (50 4)  (320 292)  (320 292)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (275 293)  (275 293)  routing T_5_18.sp4_h_l_44 <X> T_5_18.sp4_v_b_3
 (6 5)  (276 293)  (276 293)  routing T_5_18.sp4_h_l_38 <X> T_5_18.sp4_h_r_3
 (28 5)  (298 293)  (298 293)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 293)  (299 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 293)  (301 293)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 293)  (306 293)  LC_2 Logic Functioning bit
 (39 5)  (309 293)  (309 293)  LC_2 Logic Functioning bit
 (41 5)  (311 293)  (311 293)  LC_2 Logic Functioning bit
 (42 5)  (312 293)  (312 293)  LC_2 Logic Functioning bit
 (12 6)  (282 294)  (282 294)  routing T_5_18.sp4_h_r_2 <X> T_5_18.sp4_h_l_40
 (14 6)  (284 294)  (284 294)  routing T_5_18.wire_logic_cluster/lc_4/out <X> T_5_18.lc_trk_g1_4
 (15 6)  (285 294)  (285 294)  routing T_5_18.sp4_h_r_21 <X> T_5_18.lc_trk_g1_5
 (16 6)  (286 294)  (286 294)  routing T_5_18.sp4_h_r_21 <X> T_5_18.lc_trk_g1_5
 (17 6)  (287 294)  (287 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (288 294)  (288 294)  routing T_5_18.sp4_h_r_21 <X> T_5_18.lc_trk_g1_5
 (26 6)  (296 294)  (296 294)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (36 6)  (306 294)  (306 294)  LC_3 Logic Functioning bit
 (38 6)  (308 294)  (308 294)  LC_3 Logic Functioning bit
 (41 6)  (311 294)  (311 294)  LC_3 Logic Functioning bit
 (43 6)  (313 294)  (313 294)  LC_3 Logic Functioning bit
 (45 6)  (315 294)  (315 294)  LC_3 Logic Functioning bit
 (13 7)  (283 295)  (283 295)  routing T_5_18.sp4_h_r_2 <X> T_5_18.sp4_h_l_40
 (17 7)  (287 295)  (287 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (288 295)  (288 295)  routing T_5_18.sp4_h_r_21 <X> T_5_18.lc_trk_g1_5
 (28 7)  (298 295)  (298 295)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 295)  (299 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (307 295)  (307 295)  LC_3 Logic Functioning bit
 (39 7)  (309 295)  (309 295)  LC_3 Logic Functioning bit
 (40 7)  (310 295)  (310 295)  LC_3 Logic Functioning bit
 (42 7)  (312 295)  (312 295)  LC_3 Logic Functioning bit
 (53 7)  (323 295)  (323 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (278 296)  (278 296)  routing T_5_18.sp4_h_l_42 <X> T_5_18.sp4_h_r_7
 (14 8)  (284 296)  (284 296)  routing T_5_18.sp12_v_b_0 <X> T_5_18.lc_trk_g2_0
 (17 8)  (287 296)  (287 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (288 296)  (288 296)  routing T_5_18.wire_logic_cluster/lc_1/out <X> T_5_18.lc_trk_g2_1
 (32 8)  (302 296)  (302 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 296)  (303 296)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 296)  (304 296)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 296)  (306 296)  LC_4 Logic Functioning bit
 (37 8)  (307 296)  (307 296)  LC_4 Logic Functioning bit
 (38 8)  (308 296)  (308 296)  LC_4 Logic Functioning bit
 (39 8)  (309 296)  (309 296)  LC_4 Logic Functioning bit
 (45 8)  (315 296)  (315 296)  LC_4 Logic Functioning bit
 (14 9)  (284 297)  (284 297)  routing T_5_18.sp12_v_b_0 <X> T_5_18.lc_trk_g2_0
 (15 9)  (285 297)  (285 297)  routing T_5_18.sp12_v_b_0 <X> T_5_18.lc_trk_g2_0
 (17 9)  (287 297)  (287 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (292 297)  (292 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (293 297)  (293 297)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g2_2
 (24 9)  (294 297)  (294 297)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g2_2
 (25 9)  (295 297)  (295 297)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g2_2
 (36 9)  (306 297)  (306 297)  LC_4 Logic Functioning bit
 (37 9)  (307 297)  (307 297)  LC_4 Logic Functioning bit
 (38 9)  (308 297)  (308 297)  LC_4 Logic Functioning bit
 (39 9)  (309 297)  (309 297)  LC_4 Logic Functioning bit
 (4 10)  (274 298)  (274 298)  routing T_5_18.sp4_h_r_6 <X> T_5_18.sp4_v_t_43
 (17 10)  (287 298)  (287 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (296 298)  (296 298)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 298)  (297 298)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 298)  (299 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 298)  (300 298)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 298)  (302 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 298)  (303 298)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (310 298)  (310 298)  LC_5 Logic Functioning bit
 (41 10)  (311 298)  (311 298)  LC_5 Logic Functioning bit
 (42 10)  (312 298)  (312 298)  LC_5 Logic Functioning bit
 (43 10)  (313 298)  (313 298)  LC_5 Logic Functioning bit
 (5 11)  (275 299)  (275 299)  routing T_5_18.sp4_h_r_6 <X> T_5_18.sp4_v_t_43
 (6 11)  (276 299)  (276 299)  routing T_5_18.sp4_h_r_6 <X> T_5_18.sp4_h_l_43
 (15 11)  (285 299)  (285 299)  routing T_5_18.sp4_v_t_33 <X> T_5_18.lc_trk_g2_4
 (16 11)  (286 299)  (286 299)  routing T_5_18.sp4_v_t_33 <X> T_5_18.lc_trk_g2_4
 (17 11)  (287 299)  (287 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (288 299)  (288 299)  routing T_5_18.sp4_r_v_b_37 <X> T_5_18.lc_trk_g2_5
 (27 11)  (297 299)  (297 299)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 299)  (299 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (306 299)  (306 299)  LC_5 Logic Functioning bit
 (37 11)  (307 299)  (307 299)  LC_5 Logic Functioning bit
 (38 11)  (308 299)  (308 299)  LC_5 Logic Functioning bit
 (39 11)  (309 299)  (309 299)  LC_5 Logic Functioning bit
 (48 11)  (318 299)  (318 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (281 300)  (281 300)  routing T_5_18.sp4_v_t_45 <X> T_5_18.sp4_v_b_11
 (14 12)  (284 300)  (284 300)  routing T_5_18.sp12_v_b_0 <X> T_5_18.lc_trk_g3_0
 (28 12)  (298 300)  (298 300)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 300)  (299 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (301 300)  (301 300)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 300)  (302 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 300)  (303 300)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 300)  (304 300)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 300)  (306 300)  LC_6 Logic Functioning bit
 (37 12)  (307 300)  (307 300)  LC_6 Logic Functioning bit
 (38 12)  (308 300)  (308 300)  LC_6 Logic Functioning bit
 (43 12)  (313 300)  (313 300)  LC_6 Logic Functioning bit
 (50 12)  (320 300)  (320 300)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (282 301)  (282 301)  routing T_5_18.sp4_v_t_45 <X> T_5_18.sp4_v_b_11
 (14 13)  (284 301)  (284 301)  routing T_5_18.sp12_v_b_0 <X> T_5_18.lc_trk_g3_0
 (15 13)  (285 301)  (285 301)  routing T_5_18.sp12_v_b_0 <X> T_5_18.lc_trk_g3_0
 (17 13)  (287 301)  (287 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (31 13)  (301 301)  (301 301)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (306 301)  (306 301)  LC_6 Logic Functioning bit
 (37 13)  (307 301)  (307 301)  LC_6 Logic Functioning bit
 (38 13)  (308 301)  (308 301)  LC_6 Logic Functioning bit
 (43 13)  (313 301)  (313 301)  LC_6 Logic Functioning bit
 (51 13)  (321 301)  (321 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (270 302)  (270 302)  routing T_5_18.glb_netwk_6 <X> T_5_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 302)  (271 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (296 302)  (296 302)  routing T_5_18.lc_trk_g0_5 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (299 302)  (299 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (302 302)  (302 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 302)  (303 302)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 302)  (306 302)  LC_7 Logic Functioning bit
 (37 14)  (307 302)  (307 302)  LC_7 Logic Functioning bit
 (38 14)  (308 302)  (308 302)  LC_7 Logic Functioning bit
 (39 14)  (309 302)  (309 302)  LC_7 Logic Functioning bit
 (50 14)  (320 302)  (320 302)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (270 303)  (270 303)  routing T_5_18.glb_netwk_6 <X> T_5_18.wire_logic_cluster/lc_7/s_r
 (11 15)  (281 303)  (281 303)  routing T_5_18.sp4_h_r_11 <X> T_5_18.sp4_h_l_46
 (22 15)  (292 303)  (292 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (293 303)  (293 303)  routing T_5_18.sp4_h_r_30 <X> T_5_18.lc_trk_g3_6
 (24 15)  (294 303)  (294 303)  routing T_5_18.sp4_h_r_30 <X> T_5_18.lc_trk_g3_6
 (25 15)  (295 303)  (295 303)  routing T_5_18.sp4_h_r_30 <X> T_5_18.lc_trk_g3_6
 (29 15)  (299 303)  (299 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (301 303)  (301 303)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (40 15)  (310 303)  (310 303)  LC_7 Logic Functioning bit
 (41 15)  (311 303)  (311 303)  LC_7 Logic Functioning bit
 (42 15)  (312 303)  (312 303)  LC_7 Logic Functioning bit
 (43 15)  (313 303)  (313 303)  LC_7 Logic Functioning bit


RAM_Tile_6_18

 (8 11)  (332 299)  (332 299)  routing T_6_18.sp4_v_b_4 <X> T_6_18.sp4_v_t_42
 (10 11)  (334 299)  (334 299)  routing T_6_18.sp4_v_b_4 <X> T_6_18.sp4_v_t_42
 (6 14)  (330 302)  (330 302)  routing T_6_18.sp4_v_b_6 <X> T_6_18.sp4_v_t_44
 (13 14)  (337 302)  (337 302)  routing T_6_18.sp4_v_b_11 <X> T_6_18.sp4_v_t_46
 (5 15)  (329 303)  (329 303)  routing T_6_18.sp4_v_b_6 <X> T_6_18.sp4_v_t_44


LogicTile_7_18

 (22 2)  (388 290)  (388 290)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (16 4)  (382 292)  (382 292)  routing T_7_18.sp4_v_b_9 <X> T_7_18.lc_trk_g1_1
 (17 4)  (383 292)  (383 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (384 292)  (384 292)  routing T_7_18.sp4_v_b_9 <X> T_7_18.lc_trk_g1_1
 (22 4)  (388 292)  (388 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (4 5)  (370 293)  (370 293)  routing T_7_18.sp4_h_l_42 <X> T_7_18.sp4_h_r_3
 (6 5)  (372 293)  (372 293)  routing T_7_18.sp4_h_l_42 <X> T_7_18.sp4_h_r_3
 (18 5)  (384 293)  (384 293)  routing T_7_18.sp4_v_b_9 <X> T_7_18.lc_trk_g1_1
 (15 6)  (381 294)  (381 294)  routing T_7_18.sp4_h_r_5 <X> T_7_18.lc_trk_g1_5
 (16 6)  (382 294)  (382 294)  routing T_7_18.sp4_h_r_5 <X> T_7_18.lc_trk_g1_5
 (17 6)  (383 294)  (383 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (384 295)  (384 295)  routing T_7_18.sp4_h_r_5 <X> T_7_18.lc_trk_g1_5
 (4 8)  (370 296)  (370 296)  routing T_7_18.sp4_h_l_43 <X> T_7_18.sp4_v_b_6
 (26 8)  (392 296)  (392 296)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (394 296)  (394 296)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 296)  (395 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 296)  (396 296)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (397 296)  (397 296)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 296)  (398 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (402 296)  (402 296)  LC_4 Logic Functioning bit
 (37 8)  (403 296)  (403 296)  LC_4 Logic Functioning bit
 (38 8)  (404 296)  (404 296)  LC_4 Logic Functioning bit
 (39 8)  (405 296)  (405 296)  LC_4 Logic Functioning bit
 (52 8)  (418 296)  (418 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (5 9)  (371 297)  (371 297)  routing T_7_18.sp4_h_l_43 <X> T_7_18.sp4_v_b_6
 (26 9)  (392 297)  (392 297)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (393 297)  (393 297)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 297)  (394 297)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 297)  (395 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (397 297)  (397 297)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (398 297)  (398 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (400 297)  (400 297)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.input_2_4
 (35 9)  (401 297)  (401 297)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.input_2_4
 (36 9)  (402 297)  (402 297)  LC_4 Logic Functioning bit
 (37 9)  (403 297)  (403 297)  LC_4 Logic Functioning bit
 (38 9)  (404 297)  (404 297)  LC_4 Logic Functioning bit
 (39 9)  (405 297)  (405 297)  LC_4 Logic Functioning bit
 (40 9)  (406 297)  (406 297)  LC_4 Logic Functioning bit
 (15 10)  (381 298)  (381 298)  routing T_7_18.sp4_h_l_24 <X> T_7_18.lc_trk_g2_5
 (16 10)  (382 298)  (382 298)  routing T_7_18.sp4_h_l_24 <X> T_7_18.lc_trk_g2_5
 (17 10)  (383 298)  (383 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (384 298)  (384 298)  routing T_7_18.sp4_h_l_24 <X> T_7_18.lc_trk_g2_5
 (27 10)  (393 298)  (393 298)  routing T_7_18.lc_trk_g1_1 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 298)  (395 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (397 298)  (397 298)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 298)  (398 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 298)  (400 298)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 298)  (402 298)  LC_5 Logic Functioning bit
 (37 10)  (403 298)  (403 298)  LC_5 Logic Functioning bit
 (38 10)  (404 298)  (404 298)  LC_5 Logic Functioning bit
 (39 10)  (405 298)  (405 298)  LC_5 Logic Functioning bit
 (41 10)  (407 298)  (407 298)  LC_5 Logic Functioning bit
 (43 10)  (409 298)  (409 298)  LC_5 Logic Functioning bit
 (9 11)  (375 299)  (375 299)  routing T_7_18.sp4_v_b_11 <X> T_7_18.sp4_v_t_42
 (10 11)  (376 299)  (376 299)  routing T_7_18.sp4_v_b_11 <X> T_7_18.sp4_v_t_42
 (36 11)  (402 299)  (402 299)  LC_5 Logic Functioning bit
 (37 11)  (403 299)  (403 299)  LC_5 Logic Functioning bit
 (38 11)  (404 299)  (404 299)  LC_5 Logic Functioning bit
 (39 11)  (405 299)  (405 299)  LC_5 Logic Functioning bit
 (41 11)  (407 299)  (407 299)  LC_5 Logic Functioning bit
 (43 11)  (409 299)  (409 299)  LC_5 Logic Functioning bit
 (47 11)  (413 299)  (413 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (417 299)  (417 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (0 12)  (366 300)  (366 300)  routing T_7_18.glb_netwk_6 <X> T_7_18.glb2local_3
 (1 12)  (367 300)  (367 300)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (9 12)  (375 300)  (375 300)  routing T_7_18.sp4_h_l_42 <X> T_7_18.sp4_h_r_10
 (10 12)  (376 300)  (376 300)  routing T_7_18.sp4_h_l_42 <X> T_7_18.sp4_h_r_10
 (1 13)  (367 301)  (367 301)  routing T_7_18.glb_netwk_6 <X> T_7_18.glb2local_3
 (21 14)  (387 302)  (387 302)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g3_7
 (22 14)  (388 302)  (388 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (389 302)  (389 302)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g3_7
 (21 15)  (387 303)  (387 303)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g3_7


LogicTile_8_18

 (12 0)  (432 288)  (432 288)  routing T_8_18.sp4_v_b_8 <X> T_8_18.sp4_h_r_2
 (27 0)  (447 288)  (447 288)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 288)  (448 288)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 288)  (449 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 288)  (452 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (455 288)  (455 288)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_0
 (36 0)  (456 288)  (456 288)  LC_0 Logic Functioning bit
 (37 0)  (457 288)  (457 288)  LC_0 Logic Functioning bit
 (38 0)  (458 288)  (458 288)  LC_0 Logic Functioning bit
 (39 0)  (459 288)  (459 288)  LC_0 Logic Functioning bit
 (44 0)  (464 288)  (464 288)  LC_0 Logic Functioning bit
 (53 0)  (473 288)  (473 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (11 1)  (431 289)  (431 289)  routing T_8_18.sp4_v_b_8 <X> T_8_18.sp4_h_r_2
 (13 1)  (433 289)  (433 289)  routing T_8_18.sp4_v_b_8 <X> T_8_18.sp4_h_r_2
 (32 1)  (452 289)  (452 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (453 289)  (453 289)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_0
 (35 1)  (455 289)  (455 289)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_0
 (36 1)  (456 289)  (456 289)  LC_0 Logic Functioning bit
 (37 1)  (457 289)  (457 289)  LC_0 Logic Functioning bit
 (38 1)  (458 289)  (458 289)  LC_0 Logic Functioning bit
 (39 1)  (459 289)  (459 289)  LC_0 Logic Functioning bit
 (49 1)  (469 289)  (469 289)  Carry_In_Mux bit 

 (22 2)  (442 290)  (442 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (443 290)  (443 290)  routing T_8_18.sp12_h_l_12 <X> T_8_18.lc_trk_g0_7
 (27 2)  (447 290)  (447 290)  routing T_8_18.lc_trk_g3_1 <X> T_8_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 290)  (448 290)  routing T_8_18.lc_trk_g3_1 <X> T_8_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 290)  (449 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 290)  (452 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 290)  (456 290)  LC_1 Logic Functioning bit
 (37 2)  (457 290)  (457 290)  LC_1 Logic Functioning bit
 (38 2)  (458 290)  (458 290)  LC_1 Logic Functioning bit
 (39 2)  (459 290)  (459 290)  LC_1 Logic Functioning bit
 (44 2)  (464 290)  (464 290)  LC_1 Logic Functioning bit
 (46 2)  (466 290)  (466 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (32 3)  (452 291)  (452 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (453 291)  (453 291)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.input_2_1
 (34 3)  (454 291)  (454 291)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.input_2_1
 (36 3)  (456 291)  (456 291)  LC_1 Logic Functioning bit
 (37 3)  (457 291)  (457 291)  LC_1 Logic Functioning bit
 (38 3)  (458 291)  (458 291)  LC_1 Logic Functioning bit
 (39 3)  (459 291)  (459 291)  LC_1 Logic Functioning bit
 (27 4)  (447 292)  (447 292)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 292)  (448 292)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 292)  (449 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 292)  (450 292)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 292)  (452 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 292)  (456 292)  LC_2 Logic Functioning bit
 (37 4)  (457 292)  (457 292)  LC_2 Logic Functioning bit
 (38 4)  (458 292)  (458 292)  LC_2 Logic Functioning bit
 (39 4)  (459 292)  (459 292)  LC_2 Logic Functioning bit
 (44 4)  (464 292)  (464 292)  LC_2 Logic Functioning bit
 (30 5)  (450 293)  (450 293)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (456 293)  (456 293)  LC_2 Logic Functioning bit
 (37 5)  (457 293)  (457 293)  LC_2 Logic Functioning bit
 (38 5)  (458 293)  (458 293)  LC_2 Logic Functioning bit
 (39 5)  (459 293)  (459 293)  LC_2 Logic Functioning bit
 (27 6)  (447 294)  (447 294)  routing T_8_18.lc_trk_g3_7 <X> T_8_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 294)  (448 294)  routing T_8_18.lc_trk_g3_7 <X> T_8_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 294)  (449 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 294)  (450 294)  routing T_8_18.lc_trk_g3_7 <X> T_8_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 294)  (452 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 294)  (456 294)  LC_3 Logic Functioning bit
 (37 6)  (457 294)  (457 294)  LC_3 Logic Functioning bit
 (38 6)  (458 294)  (458 294)  LC_3 Logic Functioning bit
 (39 6)  (459 294)  (459 294)  LC_3 Logic Functioning bit
 (44 6)  (464 294)  (464 294)  LC_3 Logic Functioning bit
 (30 7)  (450 295)  (450 295)  routing T_8_18.lc_trk_g3_7 <X> T_8_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (452 295)  (452 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (453 295)  (453 295)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.input_2_3
 (34 7)  (454 295)  (454 295)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.input_2_3
 (36 7)  (456 295)  (456 295)  LC_3 Logic Functioning bit
 (37 7)  (457 295)  (457 295)  LC_3 Logic Functioning bit
 (38 7)  (458 295)  (458 295)  LC_3 Logic Functioning bit
 (39 7)  (459 295)  (459 295)  LC_3 Logic Functioning bit
 (25 8)  (445 296)  (445 296)  routing T_8_18.sp4_h_r_42 <X> T_8_18.lc_trk_g2_2
 (29 8)  (449 296)  (449 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 296)  (450 296)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 296)  (452 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (456 296)  (456 296)  LC_4 Logic Functioning bit
 (37 8)  (457 296)  (457 296)  LC_4 Logic Functioning bit
 (38 8)  (458 296)  (458 296)  LC_4 Logic Functioning bit
 (39 8)  (459 296)  (459 296)  LC_4 Logic Functioning bit
 (44 8)  (464 296)  (464 296)  LC_4 Logic Functioning bit
 (22 9)  (442 297)  (442 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (443 297)  (443 297)  routing T_8_18.sp4_h_r_42 <X> T_8_18.lc_trk_g2_2
 (24 9)  (444 297)  (444 297)  routing T_8_18.sp4_h_r_42 <X> T_8_18.lc_trk_g2_2
 (25 9)  (445 297)  (445 297)  routing T_8_18.sp4_h_r_42 <X> T_8_18.lc_trk_g2_2
 (30 9)  (450 297)  (450 297)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (456 297)  (456 297)  LC_4 Logic Functioning bit
 (37 9)  (457 297)  (457 297)  LC_4 Logic Functioning bit
 (38 9)  (458 297)  (458 297)  LC_4 Logic Functioning bit
 (39 9)  (459 297)  (459 297)  LC_4 Logic Functioning bit
 (51 9)  (471 297)  (471 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (434 298)  (434 298)  routing T_8_18.sp4_v_t_17 <X> T_8_18.lc_trk_g2_4
 (28 10)  (448 298)  (448 298)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 298)  (449 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (452 298)  (452 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (456 298)  (456 298)  LC_5 Logic Functioning bit
 (37 10)  (457 298)  (457 298)  LC_5 Logic Functioning bit
 (38 10)  (458 298)  (458 298)  LC_5 Logic Functioning bit
 (39 10)  (459 298)  (459 298)  LC_5 Logic Functioning bit
 (44 10)  (464 298)  (464 298)  LC_5 Logic Functioning bit
 (16 11)  (436 299)  (436 299)  routing T_8_18.sp4_v_t_17 <X> T_8_18.lc_trk_g2_4
 (17 11)  (437 299)  (437 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (442 299)  (442 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (450 299)  (450 299)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (456 299)  (456 299)  LC_5 Logic Functioning bit
 (37 11)  (457 299)  (457 299)  LC_5 Logic Functioning bit
 (38 11)  (458 299)  (458 299)  LC_5 Logic Functioning bit
 (39 11)  (459 299)  (459 299)  LC_5 Logic Functioning bit
 (10 12)  (430 300)  (430 300)  routing T_8_18.sp4_v_t_40 <X> T_8_18.sp4_h_r_10
 (12 12)  (432 300)  (432 300)  routing T_8_18.sp4_v_b_11 <X> T_8_18.sp4_h_r_11
 (15 12)  (435 300)  (435 300)  routing T_8_18.sp4_h_r_41 <X> T_8_18.lc_trk_g3_1
 (16 12)  (436 300)  (436 300)  routing T_8_18.sp4_h_r_41 <X> T_8_18.lc_trk_g3_1
 (17 12)  (437 300)  (437 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (438 300)  (438 300)  routing T_8_18.sp4_h_r_41 <X> T_8_18.lc_trk_g3_1
 (27 12)  (447 300)  (447 300)  routing T_8_18.lc_trk_g3_2 <X> T_8_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (448 300)  (448 300)  routing T_8_18.lc_trk_g3_2 <X> T_8_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 300)  (449 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (452 300)  (452 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (456 300)  (456 300)  LC_6 Logic Functioning bit
 (37 12)  (457 300)  (457 300)  LC_6 Logic Functioning bit
 (38 12)  (458 300)  (458 300)  LC_6 Logic Functioning bit
 (39 12)  (459 300)  (459 300)  LC_6 Logic Functioning bit
 (44 12)  (464 300)  (464 300)  LC_6 Logic Functioning bit
 (11 13)  (431 301)  (431 301)  routing T_8_18.sp4_v_b_11 <X> T_8_18.sp4_h_r_11
 (15 13)  (435 301)  (435 301)  routing T_8_18.sp4_v_t_29 <X> T_8_18.lc_trk_g3_0
 (16 13)  (436 301)  (436 301)  routing T_8_18.sp4_v_t_29 <X> T_8_18.lc_trk_g3_0
 (17 13)  (437 301)  (437 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (438 301)  (438 301)  routing T_8_18.sp4_h_r_41 <X> T_8_18.lc_trk_g3_1
 (22 13)  (442 301)  (442 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (443 301)  (443 301)  routing T_8_18.sp12_v_b_18 <X> T_8_18.lc_trk_g3_2
 (25 13)  (445 301)  (445 301)  routing T_8_18.sp12_v_b_18 <X> T_8_18.lc_trk_g3_2
 (30 13)  (450 301)  (450 301)  routing T_8_18.lc_trk_g3_2 <X> T_8_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (456 301)  (456 301)  LC_6 Logic Functioning bit
 (37 13)  (457 301)  (457 301)  LC_6 Logic Functioning bit
 (38 13)  (458 301)  (458 301)  LC_6 Logic Functioning bit
 (39 13)  (459 301)  (459 301)  LC_6 Logic Functioning bit
 (11 14)  (431 302)  (431 302)  routing T_8_18.sp4_v_b_8 <X> T_8_18.sp4_v_t_46
 (21 14)  (441 302)  (441 302)  routing T_8_18.sp4_v_t_18 <X> T_8_18.lc_trk_g3_7
 (22 14)  (442 302)  (442 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (443 302)  (443 302)  routing T_8_18.sp4_v_t_18 <X> T_8_18.lc_trk_g3_7
 (25 14)  (445 302)  (445 302)  routing T_8_18.sp4_h_r_38 <X> T_8_18.lc_trk_g3_6
 (28 14)  (448 302)  (448 302)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 302)  (449 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 302)  (450 302)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 302)  (452 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (456 302)  (456 302)  LC_7 Logic Functioning bit
 (37 14)  (457 302)  (457 302)  LC_7 Logic Functioning bit
 (38 14)  (458 302)  (458 302)  LC_7 Logic Functioning bit
 (39 14)  (459 302)  (459 302)  LC_7 Logic Functioning bit
 (44 14)  (464 302)  (464 302)  LC_7 Logic Functioning bit
 (12 15)  (432 303)  (432 303)  routing T_8_18.sp4_v_b_8 <X> T_8_18.sp4_v_t_46
 (22 15)  (442 303)  (442 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (443 303)  (443 303)  routing T_8_18.sp4_h_r_38 <X> T_8_18.lc_trk_g3_6
 (24 15)  (444 303)  (444 303)  routing T_8_18.sp4_h_r_38 <X> T_8_18.lc_trk_g3_6
 (36 15)  (456 303)  (456 303)  LC_7 Logic Functioning bit
 (37 15)  (457 303)  (457 303)  LC_7 Logic Functioning bit
 (38 15)  (458 303)  (458 303)  LC_7 Logic Functioning bit
 (39 15)  (459 303)  (459 303)  LC_7 Logic Functioning bit
 (53 15)  (473 303)  (473 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_9_18

 (25 0)  (499 288)  (499 288)  routing T_9_18.wire_logic_cluster/lc_2/out <X> T_9_18.lc_trk_g0_2
 (28 0)  (502 288)  (502 288)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 288)  (503 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 288)  (506 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (508 288)  (508 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (511 288)  (511 288)  LC_0 Logic Functioning bit
 (38 0)  (512 288)  (512 288)  LC_0 Logic Functioning bit
 (39 0)  (513 288)  (513 288)  LC_0 Logic Functioning bit
 (41 0)  (515 288)  (515 288)  LC_0 Logic Functioning bit
 (45 0)  (519 288)  (519 288)  LC_0 Logic Functioning bit
 (22 1)  (496 289)  (496 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (500 289)  (500 289)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (502 289)  (502 289)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 289)  (503 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (506 289)  (506 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (507 289)  (507 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_0
 (34 1)  (508 289)  (508 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_0
 (35 1)  (509 289)  (509 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_0
 (36 1)  (510 289)  (510 289)  LC_0 Logic Functioning bit
 (37 1)  (511 289)  (511 289)  LC_0 Logic Functioning bit
 (39 1)  (513 289)  (513 289)  LC_0 Logic Functioning bit
 (43 1)  (517 289)  (517 289)  LC_0 Logic Functioning bit
 (0 2)  (474 290)  (474 290)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (475 290)  (475 290)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (476 290)  (476 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (489 290)  (489 290)  routing T_9_18.lft_op_5 <X> T_9_18.lc_trk_g0_5
 (17 2)  (491 290)  (491 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (492 290)  (492 290)  routing T_9_18.lft_op_5 <X> T_9_18.lc_trk_g0_5
 (25 2)  (499 290)  (499 290)  routing T_9_18.lft_op_6 <X> T_9_18.lc_trk_g0_6
 (26 2)  (500 290)  (500 290)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (503 290)  (503 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (504 290)  (504 290)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (506 290)  (506 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 290)  (507 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (508 290)  (508 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (512 290)  (512 290)  LC_1 Logic Functioning bit
 (39 2)  (513 290)  (513 290)  LC_1 Logic Functioning bit
 (45 2)  (519 290)  (519 290)  LC_1 Logic Functioning bit
 (47 2)  (521 290)  (521 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (474 291)  (474 291)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (13 3)  (487 291)  (487 291)  routing T_9_18.sp4_v_b_9 <X> T_9_18.sp4_h_l_39
 (22 3)  (496 291)  (496 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (498 291)  (498 291)  routing T_9_18.lft_op_6 <X> T_9_18.lc_trk_g0_6
 (26 3)  (500 291)  (500 291)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (501 291)  (501 291)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 291)  (503 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (504 291)  (504 291)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (506 291)  (506 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (507 291)  (507 291)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.input_2_1
 (36 3)  (510 291)  (510 291)  LC_1 Logic Functioning bit
 (37 3)  (511 291)  (511 291)  LC_1 Logic Functioning bit
 (38 3)  (512 291)  (512 291)  LC_1 Logic Functioning bit
 (39 3)  (513 291)  (513 291)  LC_1 Logic Functioning bit
 (42 3)  (516 291)  (516 291)  LC_1 Logic Functioning bit
 (43 3)  (517 291)  (517 291)  LC_1 Logic Functioning bit
 (4 4)  (478 292)  (478 292)  routing T_9_18.sp4_h_l_38 <X> T_9_18.sp4_v_b_3
 (14 4)  (488 292)  (488 292)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g1_0
 (26 4)  (500 292)  (500 292)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (503 292)  (503 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 292)  (504 292)  routing T_9_18.lc_trk_g0_5 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (506 292)  (506 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 292)  (507 292)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (42 4)  (516 292)  (516 292)  LC_2 Logic Functioning bit
 (43 4)  (517 292)  (517 292)  LC_2 Logic Functioning bit
 (45 4)  (519 292)  (519 292)  LC_2 Logic Functioning bit
 (47 4)  (521 292)  (521 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (479 293)  (479 293)  routing T_9_18.sp4_h_l_38 <X> T_9_18.sp4_v_b_3
 (17 5)  (491 293)  (491 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (500 293)  (500 293)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (501 293)  (501 293)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 293)  (503 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (506 293)  (506 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (509 293)  (509 293)  routing T_9_18.lc_trk_g0_2 <X> T_9_18.input_2_2
 (36 5)  (510 293)  (510 293)  LC_2 Logic Functioning bit
 (37 5)  (511 293)  (511 293)  LC_2 Logic Functioning bit
 (38 5)  (512 293)  (512 293)  LC_2 Logic Functioning bit
 (39 5)  (513 293)  (513 293)  LC_2 Logic Functioning bit
 (42 5)  (516 293)  (516 293)  LC_2 Logic Functioning bit
 (43 5)  (517 293)  (517 293)  LC_2 Logic Functioning bit
 (11 6)  (485 294)  (485 294)  routing T_9_18.sp4_v_b_9 <X> T_9_18.sp4_v_t_40
 (13 6)  (487 294)  (487 294)  routing T_9_18.sp4_v_b_9 <X> T_9_18.sp4_v_t_40
 (22 6)  (496 294)  (496 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (497 294)  (497 294)  routing T_9_18.sp4_h_r_7 <X> T_9_18.lc_trk_g1_7
 (24 6)  (498 294)  (498 294)  routing T_9_18.sp4_h_r_7 <X> T_9_18.lc_trk_g1_7
 (25 6)  (499 294)  (499 294)  routing T_9_18.sp4_h_l_11 <X> T_9_18.lc_trk_g1_6
 (21 7)  (495 295)  (495 295)  routing T_9_18.sp4_h_r_7 <X> T_9_18.lc_trk_g1_7
 (22 7)  (496 295)  (496 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (497 295)  (497 295)  routing T_9_18.sp4_h_l_11 <X> T_9_18.lc_trk_g1_6
 (24 7)  (498 295)  (498 295)  routing T_9_18.sp4_h_l_11 <X> T_9_18.lc_trk_g1_6
 (25 7)  (499 295)  (499 295)  routing T_9_18.sp4_h_l_11 <X> T_9_18.lc_trk_g1_6
 (2 8)  (476 296)  (476 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 8)  (482 296)  (482 296)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_h_r_7
 (15 8)  (489 296)  (489 296)  routing T_9_18.sp4_v_t_28 <X> T_9_18.lc_trk_g2_1
 (16 8)  (490 296)  (490 296)  routing T_9_18.sp4_v_t_28 <X> T_9_18.lc_trk_g2_1
 (17 8)  (491 296)  (491 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 9)  (496 297)  (496 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (498 297)  (498 297)  routing T_9_18.tnl_op_2 <X> T_9_18.lc_trk_g2_2
 (25 9)  (499 297)  (499 297)  routing T_9_18.tnl_op_2 <X> T_9_18.lc_trk_g2_2
 (4 11)  (478 299)  (478 299)  routing T_9_18.sp4_v_b_1 <X> T_9_18.sp4_h_l_43
 (17 12)  (491 300)  (491 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 300)  (492 300)  routing T_9_18.wire_logic_cluster/lc_1/out <X> T_9_18.lc_trk_g3_1
 (22 12)  (496 300)  (496 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (474 302)  (474 302)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 302)  (475 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (486 302)  (486 302)  routing T_9_18.sp4_v_b_11 <X> T_9_18.sp4_h_l_46
 (0 15)  (474 303)  (474 303)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/s_r


LogicTile_10_18

 (14 4)  (542 292)  (542 292)  routing T_10_18.lft_op_0 <X> T_10_18.lc_trk_g1_0
 (15 5)  (543 293)  (543 293)  routing T_10_18.lft_op_0 <X> T_10_18.lc_trk_g1_0
 (17 5)  (545 293)  (545 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 6)  (554 294)  (554 294)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (556 294)  (556 294)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 294)  (557 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (560 294)  (560 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 294)  (561 294)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (562 294)  (562 294)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (568 294)  (568 294)  LC_3 Logic Functioning bit
 (46 6)  (574 294)  (574 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (554 295)  (554 295)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (555 295)  (555 295)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (556 295)  (556 295)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 295)  (557 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (560 295)  (560 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (562 295)  (562 295)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.input_2_3
 (14 9)  (542 297)  (542 297)  routing T_10_18.tnl_op_0 <X> T_10_18.lc_trk_g2_0
 (15 9)  (543 297)  (543 297)  routing T_10_18.tnl_op_0 <X> T_10_18.lc_trk_g2_0
 (17 9)  (545 297)  (545 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (15 12)  (543 300)  (543 300)  routing T_10_18.tnl_op_1 <X> T_10_18.lc_trk_g3_1
 (17 12)  (545 300)  (545 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (546 301)  (546 301)  routing T_10_18.tnl_op_1 <X> T_10_18.lc_trk_g3_1
 (22 15)  (550 303)  (550 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (552 303)  (552 303)  routing T_10_18.tnl_op_6 <X> T_10_18.lc_trk_g3_6
 (25 15)  (553 303)  (553 303)  routing T_10_18.tnl_op_6 <X> T_10_18.lc_trk_g3_6


LogicTile_11_18

 (8 1)  (590 289)  (590 289)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_b_1
 (9 1)  (591 289)  (591 289)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_b_1
 (10 1)  (592 289)  (592 289)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_b_1
 (4 4)  (586 292)  (586 292)  routing T_11_18.sp4_h_l_38 <X> T_11_18.sp4_v_b_3
 (5 5)  (587 293)  (587 293)  routing T_11_18.sp4_h_l_38 <X> T_11_18.sp4_v_b_3
 (8 5)  (590 293)  (590 293)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_v_b_4
 (9 5)  (591 293)  (591 293)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_v_b_4
 (10 5)  (592 293)  (592 293)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_v_b_4
 (13 7)  (595 295)  (595 295)  routing T_11_18.sp4_v_b_0 <X> T_11_18.sp4_h_l_40
 (3 9)  (585 297)  (585 297)  routing T_11_18.sp12_h_l_22 <X> T_11_18.sp12_v_b_1
 (12 12)  (594 300)  (594 300)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_r_11
 (6 14)  (588 302)  (588 302)  routing T_11_18.sp4_v_b_6 <X> T_11_18.sp4_v_t_44
 (5 15)  (587 303)  (587 303)  routing T_11_18.sp4_v_b_6 <X> T_11_18.sp4_v_t_44


LogicTile_12_18

 (9 0)  (645 288)  (645 288)  routing T_12_18.sp4_h_l_47 <X> T_12_18.sp4_h_r_1
 (10 0)  (646 288)  (646 288)  routing T_12_18.sp4_h_l_47 <X> T_12_18.sp4_h_r_1
 (15 0)  (651 288)  (651 288)  routing T_12_18.top_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (653 288)  (653 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (657 288)  (657 288)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g0_3
 (22 0)  (658 288)  (658 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (661 288)  (661 288)  routing T_12_18.sp4_h_r_10 <X> T_12_18.lc_trk_g0_2
 (18 1)  (654 289)  (654 289)  routing T_12_18.top_op_1 <X> T_12_18.lc_trk_g0_1
 (22 1)  (658 289)  (658 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (659 289)  (659 289)  routing T_12_18.sp4_h_r_10 <X> T_12_18.lc_trk_g0_2
 (24 1)  (660 289)  (660 289)  routing T_12_18.sp4_h_r_10 <X> T_12_18.lc_trk_g0_2
 (0 2)  (636 290)  (636 290)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (637 290)  (637 290)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (638 290)  (638 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (647 290)  (647 290)  routing T_12_18.sp4_h_l_44 <X> T_12_18.sp4_v_t_39
 (21 2)  (657 290)  (657 290)  routing T_12_18.sp4_v_b_15 <X> T_12_18.lc_trk_g0_7
 (22 2)  (658 290)  (658 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (659 290)  (659 290)  routing T_12_18.sp4_v_b_15 <X> T_12_18.lc_trk_g0_7
 (27 2)  (663 290)  (663 290)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 290)  (665 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (666 290)  (666 290)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (668 290)  (668 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (673 290)  (673 290)  LC_1 Logic Functioning bit
 (42 2)  (678 290)  (678 290)  LC_1 Logic Functioning bit
 (45 2)  (681 290)  (681 290)  LC_1 Logic Functioning bit
 (53 2)  (689 290)  (689 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (636 291)  (636 291)  routing T_12_18.glb_netwk_7 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (21 3)  (657 291)  (657 291)  routing T_12_18.sp4_v_b_15 <X> T_12_18.lc_trk_g0_7
 (29 3)  (665 291)  (665 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (667 291)  (667 291)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (668 291)  (668 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (669 291)  (669 291)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.input_2_1
 (36 3)  (672 291)  (672 291)  LC_1 Logic Functioning bit
 (37 3)  (673 291)  (673 291)  LC_1 Logic Functioning bit
 (38 3)  (674 291)  (674 291)  LC_1 Logic Functioning bit
 (42 3)  (678 291)  (678 291)  LC_1 Logic Functioning bit
 (46 3)  (682 291)  (682 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (657 292)  (657 292)  routing T_12_18.sp4_h_r_19 <X> T_12_18.lc_trk_g1_3
 (22 4)  (658 292)  (658 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (659 292)  (659 292)  routing T_12_18.sp4_h_r_19 <X> T_12_18.lc_trk_g1_3
 (24 4)  (660 292)  (660 292)  routing T_12_18.sp4_h_r_19 <X> T_12_18.lc_trk_g1_3
 (26 4)  (662 292)  (662 292)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (665 292)  (665 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (667 292)  (667 292)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 292)  (668 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (673 292)  (673 292)  LC_2 Logic Functioning bit
 (42 4)  (678 292)  (678 292)  LC_2 Logic Functioning bit
 (45 4)  (681 292)  (681 292)  LC_2 Logic Functioning bit
 (48 4)  (684 292)  (684 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (21 5)  (657 293)  (657 293)  routing T_12_18.sp4_h_r_19 <X> T_12_18.lc_trk_g1_3
 (27 5)  (663 293)  (663 293)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 293)  (665 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (667 293)  (667 293)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (668 293)  (668 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (669 293)  (669 293)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_2
 (35 5)  (671 293)  (671 293)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_2
 (36 5)  (672 293)  (672 293)  LC_2 Logic Functioning bit
 (37 5)  (673 293)  (673 293)  LC_2 Logic Functioning bit
 (39 5)  (675 293)  (675 293)  LC_2 Logic Functioning bit
 (43 5)  (679 293)  (679 293)  LC_2 Logic Functioning bit
 (46 5)  (682 293)  (682 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (650 294)  (650 294)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g1_4
 (17 6)  (653 294)  (653 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (663 294)  (663 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 294)  (665 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (666 294)  (666 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (668 294)  (668 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (670 294)  (670 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (673 294)  (673 294)  LC_3 Logic Functioning bit
 (42 6)  (678 294)  (678 294)  LC_3 Logic Functioning bit
 (45 6)  (681 294)  (681 294)  LC_3 Logic Functioning bit
 (17 7)  (653 295)  (653 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (665 295)  (665 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (667 295)  (667 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (668 295)  (668 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (671 295)  (671 295)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.input_2_3
 (36 7)  (672 295)  (672 295)  LC_3 Logic Functioning bit
 (37 7)  (673 295)  (673 295)  LC_3 Logic Functioning bit
 (38 7)  (674 295)  (674 295)  LC_3 Logic Functioning bit
 (42 7)  (678 295)  (678 295)  LC_3 Logic Functioning bit
 (46 7)  (682 295)  (682 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (683 295)  (683 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (650 296)  (650 296)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g2_0
 (17 8)  (653 296)  (653 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (654 296)  (654 296)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g2_1
 (22 8)  (658 296)  (658 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (659 296)  (659 296)  routing T_12_18.sp12_v_b_11 <X> T_12_18.lc_trk_g2_3
 (25 8)  (661 296)  (661 296)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g2_2
 (26 8)  (662 296)  (662 296)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (665 296)  (665 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (667 296)  (667 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 296)  (668 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (670 296)  (670 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (671 296)  (671 296)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.input_2_4
 (38 8)  (674 296)  (674 296)  LC_4 Logic Functioning bit
 (39 8)  (675 296)  (675 296)  LC_4 Logic Functioning bit
 (45 8)  (681 296)  (681 296)  LC_4 Logic Functioning bit
 (15 9)  (651 297)  (651 297)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g2_0
 (17 9)  (653 297)  (653 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (19 9)  (655 297)  (655 297)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (658 297)  (658 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (663 297)  (663 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (664 297)  (664 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (665 297)  (665 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (668 297)  (668 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (670 297)  (670 297)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.input_2_4
 (37 9)  (673 297)  (673 297)  LC_4 Logic Functioning bit
 (38 9)  (674 297)  (674 297)  LC_4 Logic Functioning bit
 (39 9)  (675 297)  (675 297)  LC_4 Logic Functioning bit
 (42 9)  (678 297)  (678 297)  LC_4 Logic Functioning bit
 (46 9)  (682 297)  (682 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (688 297)  (688 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (10 11)  (646 299)  (646 299)  routing T_12_18.sp4_h_l_39 <X> T_12_18.sp4_v_t_42
 (14 11)  (650 299)  (650 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (15 11)  (651 299)  (651 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (16 11)  (652 299)  (652 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (17 11)  (653 299)  (653 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 12)  (664 300)  (664 300)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (665 300)  (665 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (667 300)  (667 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (668 300)  (668 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (669 300)  (669 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (670 300)  (670 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (672 300)  (672 300)  LC_6 Logic Functioning bit
 (38 12)  (674 300)  (674 300)  LC_6 Logic Functioning bit
 (28 13)  (664 301)  (664 301)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (665 301)  (665 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (666 301)  (666 301)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (0 14)  (636 302)  (636 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 302)  (637 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (653 302)  (653 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (1 15)  (637 303)  (637 303)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (650 303)  (650 303)  routing T_12_18.sp4_r_v_b_44 <X> T_12_18.lc_trk_g3_4
 (17 15)  (653 303)  (653 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (654 303)  (654 303)  routing T_12_18.sp4_r_v_b_45 <X> T_12_18.lc_trk_g3_5


LogicTile_13_18

 (25 0)  (719 288)  (719 288)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g0_2
 (29 0)  (723 288)  (723 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 288)  (724 288)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (726 288)  (726 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 288)  (727 288)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (728 288)  (728 288)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 288)  (730 288)  LC_0 Logic Functioning bit
 (14 1)  (708 289)  (708 289)  routing T_13_18.sp4_r_v_b_35 <X> T_13_18.lc_trk_g0_0
 (17 1)  (711 289)  (711 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (716 289)  (716 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (723 289)  (723 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (725 289)  (725 289)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (726 289)  (726 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (727 289)  (727 289)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.input_2_0
 (0 2)  (694 290)  (694 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (695 290)  (695 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (696 290)  (696 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (708 290)  (708 290)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g0_4
 (15 2)  (709 290)  (709 290)  routing T_13_18.sp4_h_r_5 <X> T_13_18.lc_trk_g0_5
 (16 2)  (710 290)  (710 290)  routing T_13_18.sp4_h_r_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (711 290)  (711 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (719 290)  (719 290)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g0_6
 (27 2)  (721 290)  (721 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (722 290)  (722 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 290)  (723 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (725 290)  (725 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 290)  (726 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 290)  (727 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 290)  (730 290)  LC_1 Logic Functioning bit
 (37 2)  (731 290)  (731 290)  LC_1 Logic Functioning bit
 (38 2)  (732 290)  (732 290)  LC_1 Logic Functioning bit
 (41 2)  (735 290)  (735 290)  LC_1 Logic Functioning bit
 (43 2)  (737 290)  (737 290)  LC_1 Logic Functioning bit
 (45 2)  (739 290)  (739 290)  LC_1 Logic Functioning bit
 (46 2)  (740 290)  (740 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (694 291)  (694 291)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (17 3)  (711 291)  (711 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (712 291)  (712 291)  routing T_13_18.sp4_h_r_5 <X> T_13_18.lc_trk_g0_5
 (19 3)  (713 291)  (713 291)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (716 291)  (716 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (720 291)  (720 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (721 291)  (721 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (722 291)  (722 291)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 291)  (723 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (725 291)  (725 291)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (726 291)  (726 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (727 291)  (727 291)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_1
 (35 3)  (729 291)  (729 291)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_1
 (36 3)  (730 291)  (730 291)  LC_1 Logic Functioning bit
 (37 3)  (731 291)  (731 291)  LC_1 Logic Functioning bit
 (39 3)  (733 291)  (733 291)  LC_1 Logic Functioning bit
 (41 3)  (735 291)  (735 291)  LC_1 Logic Functioning bit
 (43 3)  (737 291)  (737 291)  LC_1 Logic Functioning bit
 (22 4)  (716 292)  (716 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (718 292)  (718 292)  routing T_13_18.bot_op_3 <X> T_13_18.lc_trk_g1_3
 (25 4)  (719 292)  (719 292)  routing T_13_18.sp12_h_r_2 <X> T_13_18.lc_trk_g1_2
 (28 4)  (722 292)  (722 292)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 292)  (723 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (725 292)  (725 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (726 292)  (726 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 292)  (727 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (728 292)  (728 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 292)  (730 292)  LC_2 Logic Functioning bit
 (38 4)  (732 292)  (732 292)  LC_2 Logic Functioning bit
 (42 4)  (736 292)  (736 292)  LC_2 Logic Functioning bit
 (43 4)  (737 292)  (737 292)  LC_2 Logic Functioning bit
 (45 4)  (739 292)  (739 292)  LC_2 Logic Functioning bit
 (46 4)  (740 292)  (740 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (716 293)  (716 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (718 293)  (718 293)  routing T_13_18.sp12_h_r_2 <X> T_13_18.lc_trk_g1_2
 (25 5)  (719 293)  (719 293)  routing T_13_18.sp12_h_r_2 <X> T_13_18.lc_trk_g1_2
 (28 5)  (722 293)  (722 293)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 293)  (723 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 293)  (724 293)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (725 293)  (725 293)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (726 293)  (726 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (729 293)  (729 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.input_2_2
 (36 5)  (730 293)  (730 293)  LC_2 Logic Functioning bit
 (37 5)  (731 293)  (731 293)  LC_2 Logic Functioning bit
 (38 5)  (732 293)  (732 293)  LC_2 Logic Functioning bit
 (39 5)  (733 293)  (733 293)  LC_2 Logic Functioning bit
 (42 5)  (736 293)  (736 293)  LC_2 Logic Functioning bit
 (43 5)  (737 293)  (737 293)  LC_2 Logic Functioning bit
 (48 5)  (742 293)  (742 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (26 6)  (720 294)  (720 294)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (721 294)  (721 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (722 294)  (722 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 294)  (723 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (725 294)  (725 294)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 294)  (726 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 294)  (727 294)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 294)  (730 294)  LC_3 Logic Functioning bit
 (37 6)  (731 294)  (731 294)  LC_3 Logic Functioning bit
 (38 6)  (732 294)  (732 294)  LC_3 Logic Functioning bit
 (41 6)  (735 294)  (735 294)  LC_3 Logic Functioning bit
 (43 6)  (737 294)  (737 294)  LC_3 Logic Functioning bit
 (45 6)  (739 294)  (739 294)  LC_3 Logic Functioning bit
 (29 7)  (723 295)  (723 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 295)  (724 295)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (725 295)  (725 295)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (726 295)  (726 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (727 295)  (727 295)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_3
 (35 7)  (729 295)  (729 295)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_3
 (36 7)  (730 295)  (730 295)  LC_3 Logic Functioning bit
 (37 7)  (731 295)  (731 295)  LC_3 Logic Functioning bit
 (39 7)  (733 295)  (733 295)  LC_3 Logic Functioning bit
 (41 7)  (735 295)  (735 295)  LC_3 Logic Functioning bit
 (43 7)  (737 295)  (737 295)  LC_3 Logic Functioning bit
 (48 7)  (742 295)  (742 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (699 296)  (699 296)  routing T_13_18.sp4_h_l_38 <X> T_13_18.sp4_h_r_6
 (8 8)  (702 296)  (702 296)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_h_r_7
 (10 8)  (704 296)  (704 296)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_h_r_7
 (11 8)  (705 296)  (705 296)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_b_8
 (14 8)  (708 296)  (708 296)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (21 8)  (715 296)  (715 296)  routing T_13_18.sp4_v_t_22 <X> T_13_18.lc_trk_g2_3
 (22 8)  (716 296)  (716 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (717 296)  (717 296)  routing T_13_18.sp4_v_t_22 <X> T_13_18.lc_trk_g2_3
 (28 8)  (722 296)  (722 296)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 296)  (723 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (725 296)  (725 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 296)  (726 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 296)  (727 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (728 296)  (728 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (729 296)  (729 296)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_4
 (36 8)  (730 296)  (730 296)  LC_4 Logic Functioning bit
 (38 8)  (732 296)  (732 296)  LC_4 Logic Functioning bit
 (42 8)  (736 296)  (736 296)  LC_4 Logic Functioning bit
 (43 8)  (737 296)  (737 296)  LC_4 Logic Functioning bit
 (45 8)  (739 296)  (739 296)  LC_4 Logic Functioning bit
 (46 8)  (740 296)  (740 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (698 297)  (698 297)  routing T_13_18.sp4_h_l_38 <X> T_13_18.sp4_h_r_6
 (15 9)  (709 297)  (709 297)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (16 9)  (710 297)  (710 297)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (17 9)  (711 297)  (711 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (715 297)  (715 297)  routing T_13_18.sp4_v_t_22 <X> T_13_18.lc_trk_g2_3
 (29 9)  (723 297)  (723 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (724 297)  (724 297)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (725 297)  (725 297)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (726 297)  (726 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (730 297)  (730 297)  LC_4 Logic Functioning bit
 (37 9)  (731 297)  (731 297)  LC_4 Logic Functioning bit
 (38 9)  (732 297)  (732 297)  LC_4 Logic Functioning bit
 (39 9)  (733 297)  (733 297)  LC_4 Logic Functioning bit
 (42 9)  (736 297)  (736 297)  LC_4 Logic Functioning bit
 (43 9)  (737 297)  (737 297)  LC_4 Logic Functioning bit
 (17 10)  (711 298)  (711 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (719 298)  (719 298)  routing T_13_18.sp12_v_b_6 <X> T_13_18.lc_trk_g2_6
 (28 10)  (722 298)  (722 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 298)  (723 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 298)  (724 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (725 298)  (725 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 298)  (726 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 298)  (727 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 298)  (730 298)  LC_5 Logic Functioning bit
 (37 10)  (731 298)  (731 298)  LC_5 Logic Functioning bit
 (38 10)  (732 298)  (732 298)  LC_5 Logic Functioning bit
 (41 10)  (735 298)  (735 298)  LC_5 Logic Functioning bit
 (42 10)  (736 298)  (736 298)  LC_5 Logic Functioning bit
 (43 10)  (737 298)  (737 298)  LC_5 Logic Functioning bit
 (45 10)  (739 298)  (739 298)  LC_5 Logic Functioning bit
 (46 10)  (740 298)  (740 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (741 298)  (741 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (709 299)  (709 299)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g2_4
 (16 11)  (710 299)  (710 299)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g2_4
 (17 11)  (711 299)  (711 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (712 299)  (712 299)  routing T_13_18.sp4_r_v_b_37 <X> T_13_18.lc_trk_g2_5
 (22 11)  (716 299)  (716 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (718 299)  (718 299)  routing T_13_18.sp12_v_b_6 <X> T_13_18.lc_trk_g2_6
 (25 11)  (719 299)  (719 299)  routing T_13_18.sp12_v_b_6 <X> T_13_18.lc_trk_g2_6
 (26 11)  (720 299)  (720 299)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (722 299)  (722 299)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 299)  (723 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 299)  (724 299)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (726 299)  (726 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (728 299)  (728 299)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.input_2_5
 (35 11)  (729 299)  (729 299)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.input_2_5
 (36 11)  (730 299)  (730 299)  LC_5 Logic Functioning bit
 (37 11)  (731 299)  (731 299)  LC_5 Logic Functioning bit
 (38 11)  (732 299)  (732 299)  LC_5 Logic Functioning bit
 (42 11)  (736 299)  (736 299)  LC_5 Logic Functioning bit
 (17 12)  (711 300)  (711 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (712 300)  (712 300)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g3_1
 (21 12)  (715 300)  (715 300)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g3_3
 (22 12)  (716 300)  (716 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (719 300)  (719 300)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g3_2
 (26 12)  (720 300)  (720 300)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (722 300)  (722 300)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 300)  (723 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (725 300)  (725 300)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 300)  (726 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 300)  (727 300)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (729 300)  (729 300)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_6
 (36 12)  (730 300)  (730 300)  LC_6 Logic Functioning bit
 (37 12)  (731 300)  (731 300)  LC_6 Logic Functioning bit
 (38 12)  (732 300)  (732 300)  LC_6 Logic Functioning bit
 (41 12)  (735 300)  (735 300)  LC_6 Logic Functioning bit
 (42 12)  (736 300)  (736 300)  LC_6 Logic Functioning bit
 (43 12)  (737 300)  (737 300)  LC_6 Logic Functioning bit
 (45 12)  (739 300)  (739 300)  LC_6 Logic Functioning bit
 (52 12)  (746 300)  (746 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (716 301)  (716 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (717 301)  (717 301)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g3_2
 (24 13)  (718 301)  (718 301)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g3_2
 (26 13)  (720 301)  (720 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 301)  (722 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 301)  (723 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 301)  (724 301)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (726 301)  (726 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (729 301)  (729 301)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_6
 (36 13)  (730 301)  (730 301)  LC_6 Logic Functioning bit
 (37 13)  (731 301)  (731 301)  LC_6 Logic Functioning bit
 (39 13)  (733 301)  (733 301)  LC_6 Logic Functioning bit
 (43 13)  (737 301)  (737 301)  LC_6 Logic Functioning bit
 (48 13)  (742 301)  (742 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (694 302)  (694 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 302)  (695 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (710 302)  (710 302)  routing T_13_18.sp12_v_b_21 <X> T_13_18.lc_trk_g3_5
 (17 14)  (711 302)  (711 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (25 14)  (719 302)  (719 302)  routing T_13_18.sp12_v_b_6 <X> T_13_18.lc_trk_g3_6
 (28 14)  (722 302)  (722 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 302)  (723 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 302)  (724 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (726 302)  (726 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (728 302)  (728 302)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (730 302)  (730 302)  LC_7 Logic Functioning bit
 (37 14)  (731 302)  (731 302)  LC_7 Logic Functioning bit
 (38 14)  (732 302)  (732 302)  LC_7 Logic Functioning bit
 (39 14)  (733 302)  (733 302)  LC_7 Logic Functioning bit
 (41 14)  (735 302)  (735 302)  LC_7 Logic Functioning bit
 (43 14)  (737 302)  (737 302)  LC_7 Logic Functioning bit
 (51 14)  (745 302)  (745 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (694 303)  (694 303)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (695 303)  (695 303)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (712 303)  (712 303)  routing T_13_18.sp12_v_b_21 <X> T_13_18.lc_trk_g3_5
 (22 15)  (716 303)  (716 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (718 303)  (718 303)  routing T_13_18.sp12_v_b_6 <X> T_13_18.lc_trk_g3_6
 (25 15)  (719 303)  (719 303)  routing T_13_18.sp12_v_b_6 <X> T_13_18.lc_trk_g3_6
 (30 15)  (724 303)  (724 303)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (725 303)  (725 303)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (730 303)  (730 303)  LC_7 Logic Functioning bit
 (37 15)  (731 303)  (731 303)  LC_7 Logic Functioning bit
 (38 15)  (732 303)  (732 303)  LC_7 Logic Functioning bit
 (39 15)  (733 303)  (733 303)  LC_7 Logic Functioning bit
 (41 15)  (735 303)  (735 303)  LC_7 Logic Functioning bit
 (43 15)  (737 303)  (737 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (9 0)  (757 288)  (757 288)  routing T_14_18.sp4_v_t_36 <X> T_14_18.sp4_h_r_1
 (0 2)  (748 290)  (748 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (749 290)  (749 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (750 290)  (750 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (764 290)  (764 290)  routing T_14_18.sp12_h_l_18 <X> T_14_18.lc_trk_g0_5
 (17 2)  (765 290)  (765 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (22 2)  (770 290)  (770 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (772 290)  (772 290)  routing T_14_18.bot_op_7 <X> T_14_18.lc_trk_g0_7
 (32 2)  (780 290)  (780 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 290)  (781 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (782 290)  (782 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 290)  (784 290)  LC_1 Logic Functioning bit
 (37 2)  (785 290)  (785 290)  LC_1 Logic Functioning bit
 (38 2)  (786 290)  (786 290)  LC_1 Logic Functioning bit
 (39 2)  (787 290)  (787 290)  LC_1 Logic Functioning bit
 (45 2)  (793 290)  (793 290)  LC_1 Logic Functioning bit
 (0 3)  (748 291)  (748 291)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (8 3)  (756 291)  (756 291)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_v_t_36
 (10 3)  (758 291)  (758 291)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_v_t_36
 (18 3)  (766 291)  (766 291)  routing T_14_18.sp12_h_l_18 <X> T_14_18.lc_trk_g0_5
 (22 3)  (770 291)  (770 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (772 291)  (772 291)  routing T_14_18.bot_op_6 <X> T_14_18.lc_trk_g0_6
 (36 3)  (784 291)  (784 291)  LC_1 Logic Functioning bit
 (37 3)  (785 291)  (785 291)  LC_1 Logic Functioning bit
 (38 3)  (786 291)  (786 291)  LC_1 Logic Functioning bit
 (39 3)  (787 291)  (787 291)  LC_1 Logic Functioning bit
 (47 3)  (795 291)  (795 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (796 291)  (796 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (801 291)  (801 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (748 292)  (748 292)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 4)  (749 292)  (749 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (25 4)  (773 292)  (773 292)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g1_2
 (1 5)  (749 293)  (749 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (10 5)  (758 293)  (758 293)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_v_b_4
 (13 5)  (761 293)  (761 293)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_h_r_5
 (14 5)  (762 293)  (762 293)  routing T_14_18.top_op_0 <X> T_14_18.lc_trk_g1_0
 (15 5)  (763 293)  (763 293)  routing T_14_18.top_op_0 <X> T_14_18.lc_trk_g1_0
 (17 5)  (765 293)  (765 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (770 293)  (770 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (771 293)  (771 293)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g1_2
 (24 5)  (772 293)  (772 293)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g1_2
 (25 5)  (773 293)  (773 293)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g1_2
 (9 6)  (757 294)  (757 294)  routing T_14_18.sp4_h_r_1 <X> T_14_18.sp4_h_l_41
 (10 6)  (758 294)  (758 294)  routing T_14_18.sp4_h_r_1 <X> T_14_18.sp4_h_l_41
 (16 6)  (764 294)  (764 294)  routing T_14_18.sp4_v_b_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (765 294)  (765 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (766 294)  (766 294)  routing T_14_18.sp4_v_b_5 <X> T_14_18.lc_trk_g1_5
 (22 6)  (770 294)  (770 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (771 294)  (771 294)  routing T_14_18.sp12_h_r_23 <X> T_14_18.lc_trk_g1_7
 (26 6)  (774 294)  (774 294)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (775 294)  (775 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 294)  (777 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (778 294)  (778 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (779 294)  (779 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 294)  (780 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 294)  (781 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (782 294)  (782 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (42 6)  (790 294)  (790 294)  LC_3 Logic Functioning bit
 (46 6)  (794 294)  (794 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (769 295)  (769 295)  routing T_14_18.sp12_h_r_23 <X> T_14_18.lc_trk_g1_7
 (29 7)  (777 295)  (777 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (778 295)  (778 295)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (780 295)  (780 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (782 295)  (782 295)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_3
 (35 7)  (783 295)  (783 295)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_3
 (15 8)  (763 296)  (763 296)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g2_1
 (16 8)  (764 296)  (764 296)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g2_1
 (17 8)  (765 296)  (765 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (774 296)  (774 296)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (775 296)  (775 296)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 296)  (777 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (779 296)  (779 296)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 296)  (780 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (784 296)  (784 296)  LC_4 Logic Functioning bit
 (50 8)  (798 296)  (798 296)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (766 297)  (766 297)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g2_1
 (22 9)  (770 297)  (770 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (773 297)  (773 297)  routing T_14_18.sp4_r_v_b_34 <X> T_14_18.lc_trk_g2_2
 (26 9)  (774 297)  (774 297)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 297)  (777 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (779 297)  (779 297)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (25 10)  (773 298)  (773 298)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (28 10)  (776 298)  (776 298)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 298)  (777 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 298)  (778 298)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (779 298)  (779 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 298)  (780 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 298)  (782 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (784 298)  (784 298)  LC_5 Logic Functioning bit
 (37 10)  (785 298)  (785 298)  LC_5 Logic Functioning bit
 (38 10)  (786 298)  (786 298)  LC_5 Logic Functioning bit
 (39 10)  (787 298)  (787 298)  LC_5 Logic Functioning bit
 (41 10)  (789 298)  (789 298)  LC_5 Logic Functioning bit
 (42 10)  (790 298)  (790 298)  LC_5 Logic Functioning bit
 (43 10)  (791 298)  (791 298)  LC_5 Logic Functioning bit
 (50 10)  (798 298)  (798 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (770 299)  (770 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (771 299)  (771 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (24 11)  (772 299)  (772 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (25 11)  (773 299)  (773 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (28 11)  (776 299)  (776 299)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 299)  (777 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (778 299)  (778 299)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (784 299)  (784 299)  LC_5 Logic Functioning bit
 (37 11)  (785 299)  (785 299)  LC_5 Logic Functioning bit
 (38 11)  (786 299)  (786 299)  LC_5 Logic Functioning bit
 (39 11)  (787 299)  (787 299)  LC_5 Logic Functioning bit
 (42 11)  (790 299)  (790 299)  LC_5 Logic Functioning bit
 (43 11)  (791 299)  (791 299)  LC_5 Logic Functioning bit
 (17 12)  (765 300)  (765 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (748 302)  (748 302)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 302)  (749 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (765 302)  (765 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (748 303)  (748 303)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (766 303)  (766 303)  routing T_14_18.sp4_r_v_b_45 <X> T_14_18.lc_trk_g3_5


LogicTile_15_18

 (8 0)  (810 288)  (810 288)  routing T_15_18.sp4_v_b_7 <X> T_15_18.sp4_h_r_1
 (9 0)  (811 288)  (811 288)  routing T_15_18.sp4_v_b_7 <X> T_15_18.sp4_h_r_1
 (10 0)  (812 288)  (812 288)  routing T_15_18.sp4_v_b_7 <X> T_15_18.sp4_h_r_1
 (28 0)  (830 288)  (830 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 288)  (831 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 288)  (832 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (44 0)  (846 288)  (846 288)  LC_0 Logic Functioning bit
 (30 1)  (832 289)  (832 289)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (50 1)  (852 289)  (852 289)  Carry_In_Mux bit 

 (16 2)  (818 290)  (818 290)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g0_5
 (17 2)  (819 290)  (819 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (820 290)  (820 290)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g0_5
 (27 2)  (829 290)  (829 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (830 290)  (830 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 290)  (831 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 290)  (834 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (837 290)  (837 290)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.input_2_1
 (36 2)  (838 290)  (838 290)  LC_1 Logic Functioning bit
 (37 2)  (839 290)  (839 290)  LC_1 Logic Functioning bit
 (38 2)  (840 290)  (840 290)  LC_1 Logic Functioning bit
 (39 2)  (841 290)  (841 290)  LC_1 Logic Functioning bit
 (44 2)  (846 290)  (846 290)  LC_1 Logic Functioning bit
 (51 2)  (853 290)  (853 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (5 3)  (807 291)  (807 291)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_v_t_37
 (12 3)  (814 291)  (814 291)  routing T_15_18.sp4_h_l_39 <X> T_15_18.sp4_v_t_39
 (18 3)  (820 291)  (820 291)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g0_5
 (32 3)  (834 291)  (834 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (838 291)  (838 291)  LC_1 Logic Functioning bit
 (37 3)  (839 291)  (839 291)  LC_1 Logic Functioning bit
 (38 3)  (840 291)  (840 291)  LC_1 Logic Functioning bit
 (39 3)  (841 291)  (841 291)  LC_1 Logic Functioning bit
 (14 4)  (816 292)  (816 292)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g1_0
 (28 4)  (830 292)  (830 292)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 292)  (831 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (834 292)  (834 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (838 292)  (838 292)  LC_2 Logic Functioning bit
 (37 4)  (839 292)  (839 292)  LC_2 Logic Functioning bit
 (38 4)  (840 292)  (840 292)  LC_2 Logic Functioning bit
 (39 4)  (841 292)  (841 292)  LC_2 Logic Functioning bit
 (44 4)  (846 292)  (846 292)  LC_2 Logic Functioning bit
 (14 5)  (816 293)  (816 293)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g1_0
 (15 5)  (817 293)  (817 293)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g1_0
 (16 5)  (818 293)  (818 293)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g1_0
 (17 5)  (819 293)  (819 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (30 5)  (832 293)  (832 293)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (838 293)  (838 293)  LC_2 Logic Functioning bit
 (37 5)  (839 293)  (839 293)  LC_2 Logic Functioning bit
 (38 5)  (840 293)  (840 293)  LC_2 Logic Functioning bit
 (39 5)  (841 293)  (841 293)  LC_2 Logic Functioning bit
 (11 6)  (813 294)  (813 294)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_v_t_40
 (16 6)  (818 294)  (818 294)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g1_5
 (17 6)  (819 294)  (819 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (820 294)  (820 294)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g1_5
 (22 6)  (824 294)  (824 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (825 294)  (825 294)  routing T_15_18.sp4_v_b_23 <X> T_15_18.lc_trk_g1_7
 (24 6)  (826 294)  (826 294)  routing T_15_18.sp4_v_b_23 <X> T_15_18.lc_trk_g1_7
 (27 6)  (829 294)  (829 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (830 294)  (830 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 294)  (831 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 294)  (832 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (834 294)  (834 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (837 294)  (837 294)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.input_2_3
 (36 6)  (838 294)  (838 294)  LC_3 Logic Functioning bit
 (37 6)  (839 294)  (839 294)  LC_3 Logic Functioning bit
 (38 6)  (840 294)  (840 294)  LC_3 Logic Functioning bit
 (39 6)  (841 294)  (841 294)  LC_3 Logic Functioning bit
 (44 6)  (846 294)  (846 294)  LC_3 Logic Functioning bit
 (46 6)  (848 294)  (848 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (820 295)  (820 295)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g1_5
 (32 7)  (834 295)  (834 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (838 295)  (838 295)  LC_3 Logic Functioning bit
 (37 7)  (839 295)  (839 295)  LC_3 Logic Functioning bit
 (38 7)  (840 295)  (840 295)  LC_3 Logic Functioning bit
 (39 7)  (841 295)  (841 295)  LC_3 Logic Functioning bit
 (5 8)  (807 296)  (807 296)  routing T_15_18.sp4_v_b_0 <X> T_15_18.sp4_h_r_6
 (6 8)  (808 296)  (808 296)  routing T_15_18.sp4_v_t_38 <X> T_15_18.sp4_v_b_6
 (21 8)  (823 296)  (823 296)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (22 8)  (824 296)  (824 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (825 296)  (825 296)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (24 8)  (826 296)  (826 296)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (27 8)  (829 296)  (829 296)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 296)  (831 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (834 296)  (834 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (838 296)  (838 296)  LC_4 Logic Functioning bit
 (37 8)  (839 296)  (839 296)  LC_4 Logic Functioning bit
 (38 8)  (840 296)  (840 296)  LC_4 Logic Functioning bit
 (39 8)  (841 296)  (841 296)  LC_4 Logic Functioning bit
 (44 8)  (846 296)  (846 296)  LC_4 Logic Functioning bit
 (53 8)  (855 296)  (855 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (806 297)  (806 297)  routing T_15_18.sp4_v_b_0 <X> T_15_18.sp4_h_r_6
 (5 9)  (807 297)  (807 297)  routing T_15_18.sp4_v_t_38 <X> T_15_18.sp4_v_b_6
 (6 9)  (808 297)  (808 297)  routing T_15_18.sp4_v_b_0 <X> T_15_18.sp4_h_r_6
 (21 9)  (823 297)  (823 297)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (36 9)  (838 297)  (838 297)  LC_4 Logic Functioning bit
 (37 9)  (839 297)  (839 297)  LC_4 Logic Functioning bit
 (38 9)  (840 297)  (840 297)  LC_4 Logic Functioning bit
 (39 9)  (841 297)  (841 297)  LC_4 Logic Functioning bit
 (5 10)  (807 298)  (807 298)  routing T_15_18.sp4_v_t_43 <X> T_15_18.sp4_h_l_43
 (12 10)  (814 298)  (814 298)  routing T_15_18.sp4_v_t_45 <X> T_15_18.sp4_h_l_45
 (14 10)  (816 298)  (816 298)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (21 10)  (823 298)  (823 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (22 10)  (824 298)  (824 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (825 298)  (825 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (24 10)  (826 298)  (826 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (27 10)  (829 298)  (829 298)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 298)  (831 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 298)  (832 298)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (834 298)  (834 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (838 298)  (838 298)  LC_5 Logic Functioning bit
 (37 10)  (839 298)  (839 298)  LC_5 Logic Functioning bit
 (38 10)  (840 298)  (840 298)  LC_5 Logic Functioning bit
 (39 10)  (841 298)  (841 298)  LC_5 Logic Functioning bit
 (44 10)  (846 298)  (846 298)  LC_5 Logic Functioning bit
 (6 11)  (808 299)  (808 299)  routing T_15_18.sp4_v_t_43 <X> T_15_18.sp4_h_l_43
 (11 11)  (813 299)  (813 299)  routing T_15_18.sp4_v_t_45 <X> T_15_18.sp4_h_l_45
 (14 11)  (816 299)  (816 299)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (15 11)  (817 299)  (817 299)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (16 11)  (818 299)  (818 299)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (17 11)  (819 299)  (819 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (30 11)  (832 299)  (832 299)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (838 299)  (838 299)  LC_5 Logic Functioning bit
 (37 11)  (839 299)  (839 299)  LC_5 Logic Functioning bit
 (38 11)  (840 299)  (840 299)  LC_5 Logic Functioning bit
 (39 11)  (841 299)  (841 299)  LC_5 Logic Functioning bit
 (5 12)  (807 300)  (807 300)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_h_r_9
 (13 12)  (815 300)  (815 300)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_11
 (15 12)  (817 300)  (817 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (16 12)  (818 300)  (818 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (17 12)  (819 300)  (819 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (820 300)  (820 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (25 12)  (827 300)  (827 300)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (27 12)  (829 300)  (829 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (830 300)  (830 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 300)  (831 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (834 300)  (834 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (837 300)  (837 300)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_6
 (36 12)  (838 300)  (838 300)  LC_6 Logic Functioning bit
 (37 12)  (839 300)  (839 300)  LC_6 Logic Functioning bit
 (38 12)  (840 300)  (840 300)  LC_6 Logic Functioning bit
 (39 12)  (841 300)  (841 300)  LC_6 Logic Functioning bit
 (44 12)  (846 300)  (846 300)  LC_6 Logic Functioning bit
 (4 13)  (806 301)  (806 301)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_h_r_9
 (6 13)  (808 301)  (808 301)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_h_r_9
 (12 13)  (814 301)  (814 301)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_11
 (18 13)  (820 301)  (820 301)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (22 13)  (824 301)  (824 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (825 301)  (825 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (24 13)  (826 301)  (826 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (25 13)  (827 301)  (827 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (30 13)  (832 301)  (832 301)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (834 301)  (834 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (836 301)  (836 301)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_6
 (36 13)  (838 301)  (838 301)  LC_6 Logic Functioning bit
 (37 13)  (839 301)  (839 301)  LC_6 Logic Functioning bit
 (38 13)  (840 301)  (840 301)  LC_6 Logic Functioning bit
 (39 13)  (841 301)  (841 301)  LC_6 Logic Functioning bit
 (8 14)  (810 302)  (810 302)  routing T_15_18.sp4_v_t_47 <X> T_15_18.sp4_h_l_47
 (9 14)  (811 302)  (811 302)  routing T_15_18.sp4_v_t_47 <X> T_15_18.sp4_h_l_47
 (15 14)  (817 302)  (817 302)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5
 (16 14)  (818 302)  (818 302)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5
 (17 14)  (819 302)  (819 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (820 302)  (820 302)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5
 (28 14)  (830 302)  (830 302)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 302)  (831 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 302)  (832 302)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (834 302)  (834 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (838 302)  (838 302)  LC_7 Logic Functioning bit
 (37 14)  (839 302)  (839 302)  LC_7 Logic Functioning bit
 (38 14)  (840 302)  (840 302)  LC_7 Logic Functioning bit
 (39 14)  (841 302)  (841 302)  LC_7 Logic Functioning bit
 (44 14)  (846 302)  (846 302)  LC_7 Logic Functioning bit
 (18 15)  (820 303)  (820 303)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g3_5
 (36 15)  (838 303)  (838 303)  LC_7 Logic Functioning bit
 (37 15)  (839 303)  (839 303)  LC_7 Logic Functioning bit
 (38 15)  (840 303)  (840 303)  LC_7 Logic Functioning bit
 (39 15)  (841 303)  (841 303)  LC_7 Logic Functioning bit
 (48 15)  (850 303)  (850 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_18

 (14 0)  (870 288)  (870 288)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g0_0
 (16 0)  (872 288)  (872 288)  routing T_16_18.sp12_h_r_9 <X> T_16_18.lc_trk_g0_1
 (17 0)  (873 288)  (873 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (877 288)  (877 288)  routing T_16_18.wire_logic_cluster/lc_3/out <X> T_16_18.lc_trk_g0_3
 (22 0)  (878 288)  (878 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (882 288)  (882 288)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (883 288)  (883 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (884 288)  (884 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 288)  (885 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 288)  (886 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (888 288)  (888 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (890 288)  (890 288)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 288)  (892 288)  LC_0 Logic Functioning bit
 (37 0)  (893 288)  (893 288)  LC_0 Logic Functioning bit
 (38 0)  (894 288)  (894 288)  LC_0 Logic Functioning bit
 (39 0)  (895 288)  (895 288)  LC_0 Logic Functioning bit
 (42 0)  (898 288)  (898 288)  LC_0 Logic Functioning bit
 (43 0)  (899 288)  (899 288)  LC_0 Logic Functioning bit
 (45 0)  (901 288)  (901 288)  LC_0 Logic Functioning bit
 (14 1)  (870 289)  (870 289)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g0_0
 (16 1)  (872 289)  (872 289)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g0_0
 (17 1)  (873 289)  (873 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (28 1)  (884 289)  (884 289)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 289)  (885 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (888 289)  (888 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (889 289)  (889 289)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.input_2_0
 (38 1)  (894 289)  (894 289)  LC_0 Logic Functioning bit
 (39 1)  (895 289)  (895 289)  LC_0 Logic Functioning bit
 (44 1)  (900 289)  (900 289)  LC_0 Logic Functioning bit
 (52 1)  (908 289)  (908 289)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (856 290)  (856 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (857 290)  (857 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (858 290)  (858 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (870 290)  (870 290)  routing T_16_18.sp4_h_l_9 <X> T_16_18.lc_trk_g0_4
 (15 2)  (871 290)  (871 290)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g0_5
 (17 2)  (873 290)  (873 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (874 290)  (874 290)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g0_5
 (22 2)  (878 290)  (878 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (879 290)  (879 290)  routing T_16_18.sp4_h_r_7 <X> T_16_18.lc_trk_g0_7
 (24 2)  (880 290)  (880 290)  routing T_16_18.sp4_h_r_7 <X> T_16_18.lc_trk_g0_7
 (25 2)  (881 290)  (881 290)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (29 2)  (885 290)  (885 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 290)  (886 290)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (888 290)  (888 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 290)  (889 290)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (42 2)  (898 290)  (898 290)  LC_1 Logic Functioning bit
 (43 2)  (899 290)  (899 290)  LC_1 Logic Functioning bit
 (45 2)  (901 290)  (901 290)  LC_1 Logic Functioning bit
 (48 2)  (904 290)  (904 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (856 291)  (856 291)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (14 3)  (870 291)  (870 291)  routing T_16_18.sp4_h_l_9 <X> T_16_18.lc_trk_g0_4
 (15 3)  (871 291)  (871 291)  routing T_16_18.sp4_h_l_9 <X> T_16_18.lc_trk_g0_4
 (16 3)  (872 291)  (872 291)  routing T_16_18.sp4_h_l_9 <X> T_16_18.lc_trk_g0_4
 (17 3)  (873 291)  (873 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (877 291)  (877 291)  routing T_16_18.sp4_h_r_7 <X> T_16_18.lc_trk_g0_7
 (22 3)  (878 291)  (878 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (879 291)  (879 291)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (25 3)  (881 291)  (881 291)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (27 3)  (883 291)  (883 291)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (884 291)  (884 291)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 291)  (885 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (886 291)  (886 291)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (888 291)  (888 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (889 291)  (889 291)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.input_2_1
 (36 3)  (892 291)  (892 291)  LC_1 Logic Functioning bit
 (37 3)  (893 291)  (893 291)  LC_1 Logic Functioning bit
 (38 3)  (894 291)  (894 291)  LC_1 Logic Functioning bit
 (39 3)  (895 291)  (895 291)  LC_1 Logic Functioning bit
 (42 3)  (898 291)  (898 291)  LC_1 Logic Functioning bit
 (43 3)  (899 291)  (899 291)  LC_1 Logic Functioning bit
 (14 4)  (870 292)  (870 292)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g1_0
 (25 4)  (881 292)  (881 292)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g1_2
 (26 4)  (882 292)  (882 292)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (884 292)  (884 292)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 292)  (885 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 292)  (886 292)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (888 292)  (888 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 292)  (889 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (890 292)  (890 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (894 292)  (894 292)  LC_2 Logic Functioning bit
 (39 4)  (895 292)  (895 292)  LC_2 Logic Functioning bit
 (45 4)  (901 292)  (901 292)  LC_2 Logic Functioning bit
 (53 4)  (909 292)  (909 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (873 293)  (873 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (878 293)  (878 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (880 293)  (880 293)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g1_2
 (29 5)  (885 293)  (885 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (887 293)  (887 293)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (888 293)  (888 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (889 293)  (889 293)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.input_2_2
 (36 5)  (892 293)  (892 293)  LC_2 Logic Functioning bit
 (37 5)  (893 293)  (893 293)  LC_2 Logic Functioning bit
 (38 5)  (894 293)  (894 293)  LC_2 Logic Functioning bit
 (39 5)  (895 293)  (895 293)  LC_2 Logic Functioning bit
 (42 5)  (898 293)  (898 293)  LC_2 Logic Functioning bit
 (43 5)  (899 293)  (899 293)  LC_2 Logic Functioning bit
 (17 6)  (873 294)  (873 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (874 294)  (874 294)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g1_5
 (25 6)  (881 294)  (881 294)  routing T_16_18.lft_op_6 <X> T_16_18.lc_trk_g1_6
 (28 6)  (884 294)  (884 294)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 294)  (885 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 294)  (888 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 294)  (889 294)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (42 6)  (898 294)  (898 294)  LC_3 Logic Functioning bit
 (43 6)  (899 294)  (899 294)  LC_3 Logic Functioning bit
 (45 6)  (901 294)  (901 294)  LC_3 Logic Functioning bit
 (48 6)  (904 294)  (904 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (878 295)  (878 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (880 295)  (880 295)  routing T_16_18.lft_op_6 <X> T_16_18.lc_trk_g1_6
 (29 7)  (885 295)  (885 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 295)  (886 295)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (888 295)  (888 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (891 295)  (891 295)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.input_2_3
 (36 7)  (892 295)  (892 295)  LC_3 Logic Functioning bit
 (37 7)  (893 295)  (893 295)  LC_3 Logic Functioning bit
 (38 7)  (894 295)  (894 295)  LC_3 Logic Functioning bit
 (39 7)  (895 295)  (895 295)  LC_3 Logic Functioning bit
 (42 7)  (898 295)  (898 295)  LC_3 Logic Functioning bit
 (43 7)  (899 295)  (899 295)  LC_3 Logic Functioning bit
 (47 7)  (903 295)  (903 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 8)  (864 296)  (864 296)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_h_r_7
 (17 8)  (873 296)  (873 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (874 296)  (874 296)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g2_1
 (21 8)  (877 296)  (877 296)  routing T_16_18.sp4_h_r_43 <X> T_16_18.lc_trk_g2_3
 (22 8)  (878 296)  (878 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (879 296)  (879 296)  routing T_16_18.sp4_h_r_43 <X> T_16_18.lc_trk_g2_3
 (24 8)  (880 296)  (880 296)  routing T_16_18.sp4_h_r_43 <X> T_16_18.lc_trk_g2_3
 (28 8)  (884 296)  (884 296)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 296)  (885 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (888 296)  (888 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (890 296)  (890 296)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (893 296)  (893 296)  LC_4 Logic Functioning bit
 (41 8)  (897 296)  (897 296)  LC_4 Logic Functioning bit
 (42 8)  (898 296)  (898 296)  LC_4 Logic Functioning bit
 (43 8)  (899 296)  (899 296)  LC_4 Logic Functioning bit
 (45 8)  (901 296)  (901 296)  LC_4 Logic Functioning bit
 (52 8)  (908 296)  (908 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (873 297)  (873 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (877 297)  (877 297)  routing T_16_18.sp4_h_r_43 <X> T_16_18.lc_trk_g2_3
 (22 9)  (878 297)  (878 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (880 297)  (880 297)  routing T_16_18.tnl_op_2 <X> T_16_18.lc_trk_g2_2
 (25 9)  (881 297)  (881 297)  routing T_16_18.tnl_op_2 <X> T_16_18.lc_trk_g2_2
 (28 9)  (884 297)  (884 297)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 297)  (885 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 297)  (886 297)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (887 297)  (887 297)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (888 297)  (888 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (892 297)  (892 297)  LC_4 Logic Functioning bit
 (37 9)  (893 297)  (893 297)  LC_4 Logic Functioning bit
 (39 9)  (895 297)  (895 297)  LC_4 Logic Functioning bit
 (43 9)  (899 297)  (899 297)  LC_4 Logic Functioning bit
 (48 9)  (904 297)  (904 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (870 298)  (870 298)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g2_4
 (17 10)  (873 298)  (873 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (878 298)  (878 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (881 298)  (881 298)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g2_6
 (26 10)  (882 298)  (882 298)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (883 298)  (883 298)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 298)  (885 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 298)  (886 298)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (888 298)  (888 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 298)  (889 298)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (891 298)  (891 298)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.input_2_5
 (36 10)  (892 298)  (892 298)  LC_5 Logic Functioning bit
 (39 10)  (895 298)  (895 298)  LC_5 Logic Functioning bit
 (41 10)  (897 298)  (897 298)  LC_5 Logic Functioning bit
 (43 10)  (899 298)  (899 298)  LC_5 Logic Functioning bit
 (45 10)  (901 298)  (901 298)  LC_5 Logic Functioning bit
 (14 11)  (870 299)  (870 299)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g2_4
 (15 11)  (871 299)  (871 299)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g2_4
 (16 11)  (872 299)  (872 299)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g2_4
 (17 11)  (873 299)  (873 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (878 299)  (878 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (882 299)  (882 299)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (883 299)  (883 299)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 299)  (885 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (888 299)  (888 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (891 299)  (891 299)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.input_2_5
 (37 11)  (893 299)  (893 299)  LC_5 Logic Functioning bit
 (38 11)  (894 299)  (894 299)  LC_5 Logic Functioning bit
 (41 11)  (897 299)  (897 299)  LC_5 Logic Functioning bit
 (43 11)  (899 299)  (899 299)  LC_5 Logic Functioning bit
 (44 11)  (900 299)  (900 299)  LC_5 Logic Functioning bit
 (51 11)  (907 299)  (907 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (870 300)  (870 300)  routing T_16_18.sp4_h_l_21 <X> T_16_18.lc_trk_g3_0
 (25 12)  (881 300)  (881 300)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g3_2
 (28 12)  (884 300)  (884 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 300)  (885 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (886 300)  (886 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (887 300)  (887 300)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 300)  (888 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (891 300)  (891 300)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_6
 (37 12)  (893 300)  (893 300)  LC_6 Logic Functioning bit
 (41 12)  (897 300)  (897 300)  LC_6 Logic Functioning bit
 (42 12)  (898 300)  (898 300)  LC_6 Logic Functioning bit
 (43 12)  (899 300)  (899 300)  LC_6 Logic Functioning bit
 (45 12)  (901 300)  (901 300)  LC_6 Logic Functioning bit
 (15 13)  (871 301)  (871 301)  routing T_16_18.sp4_h_l_21 <X> T_16_18.lc_trk_g3_0
 (16 13)  (872 301)  (872 301)  routing T_16_18.sp4_h_l_21 <X> T_16_18.lc_trk_g3_0
 (17 13)  (873 301)  (873 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (878 301)  (878 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (884 301)  (884 301)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 301)  (885 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (886 301)  (886 301)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (888 301)  (888 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (889 301)  (889 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_6
 (35 13)  (891 301)  (891 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_6
 (36 13)  (892 301)  (892 301)  LC_6 Logic Functioning bit
 (37 13)  (893 301)  (893 301)  LC_6 Logic Functioning bit
 (39 13)  (895 301)  (895 301)  LC_6 Logic Functioning bit
 (43 13)  (899 301)  (899 301)  LC_6 Logic Functioning bit
 (48 13)  (904 301)  (904 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (856 302)  (856 302)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 302)  (857 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (870 302)  (870 302)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g3_4
 (0 15)  (856 303)  (856 303)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (870 303)  (870 303)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g3_4
 (17 15)  (873 303)  (873 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_17_18

 (15 0)  (925 288)  (925 288)  routing T_17_18.top_op_1 <X> T_17_18.lc_trk_g0_1
 (17 0)  (927 288)  (927 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (28 0)  (938 288)  (938 288)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 288)  (939 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (941 288)  (941 288)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 288)  (942 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (946 288)  (946 288)  LC_0 Logic Functioning bit
 (18 1)  (928 289)  (928 289)  routing T_17_18.top_op_1 <X> T_17_18.lc_trk_g0_1
 (22 1)  (932 289)  (932 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (935 289)  (935 289)  routing T_17_18.sp4_r_v_b_33 <X> T_17_18.lc_trk_g0_2
 (26 1)  (936 289)  (936 289)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (937 289)  (937 289)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (938 289)  (938 289)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 289)  (939 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (941 289)  (941 289)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (942 289)  (942 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (945 289)  (945 289)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.input_2_0
 (0 2)  (910 290)  (910 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (911 290)  (911 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (912 290)  (912 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (924 290)  (924 290)  routing T_17_18.wire_logic_cluster/lc_4/out <X> T_17_18.lc_trk_g0_4
 (22 2)  (932 290)  (932 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (934 290)  (934 290)  routing T_17_18.bot_op_7 <X> T_17_18.lc_trk_g0_7
 (27 2)  (937 290)  (937 290)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (938 290)  (938 290)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 290)  (939 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (941 290)  (941 290)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (942 290)  (942 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (43 2)  (953 290)  (953 290)  LC_1 Logic Functioning bit
 (0 3)  (910 291)  (910 291)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (17 3)  (927 291)  (927 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (932 291)  (932 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (934 291)  (934 291)  routing T_17_18.bot_op_6 <X> T_17_18.lc_trk_g0_6
 (28 3)  (938 291)  (938 291)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 291)  (939 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 291)  (940 291)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (941 291)  (941 291)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (942 291)  (942 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (943 291)  (943 291)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.input_2_1
 (34 3)  (944 291)  (944 291)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.input_2_1
 (35 3)  (945 291)  (945 291)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.input_2_1
 (0 4)  (910 292)  (910 292)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 4)  (911 292)  (911 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (16 4)  (926 292)  (926 292)  routing T_17_18.sp4_v_b_9 <X> T_17_18.lc_trk_g1_1
 (17 4)  (927 292)  (927 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (928 292)  (928 292)  routing T_17_18.sp4_v_b_9 <X> T_17_18.lc_trk_g1_1
 (21 4)  (931 292)  (931 292)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g1_3
 (22 4)  (932 292)  (932 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (938 292)  (938 292)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 292)  (939 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (942 292)  (942 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 292)  (943 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (944 292)  (944 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (945 292)  (945 292)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.input_2_2
 (37 4)  (947 292)  (947 292)  LC_2 Logic Functioning bit
 (38 4)  (948 292)  (948 292)  LC_2 Logic Functioning bit
 (39 4)  (949 292)  (949 292)  LC_2 Logic Functioning bit
 (41 4)  (951 292)  (951 292)  LC_2 Logic Functioning bit
 (42 4)  (952 292)  (952 292)  LC_2 Logic Functioning bit
 (43 4)  (953 292)  (953 292)  LC_2 Logic Functioning bit
 (1 5)  (911 293)  (911 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (18 5)  (928 293)  (928 293)  routing T_17_18.sp4_v_b_9 <X> T_17_18.lc_trk_g1_1
 (22 5)  (932 293)  (932 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (936 293)  (936 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (937 293)  (937 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 293)  (939 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (940 293)  (940 293)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (941 293)  (941 293)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 293)  (942 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (946 293)  (946 293)  LC_2 Logic Functioning bit
 (37 5)  (947 293)  (947 293)  LC_2 Logic Functioning bit
 (38 5)  (948 293)  (948 293)  LC_2 Logic Functioning bit
 (40 5)  (950 293)  (950 293)  LC_2 Logic Functioning bit
 (41 5)  (951 293)  (951 293)  LC_2 Logic Functioning bit
 (42 5)  (952 293)  (952 293)  LC_2 Logic Functioning bit
 (12 6)  (922 294)  (922 294)  routing T_17_18.sp4_v_t_40 <X> T_17_18.sp4_h_l_40
 (17 6)  (927 294)  (927 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (928 294)  (928 294)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g1_5
 (21 6)  (931 294)  (931 294)  routing T_17_18.wire_logic_cluster/lc_7/out <X> T_17_18.lc_trk_g1_7
 (22 6)  (932 294)  (932 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (935 294)  (935 294)  routing T_17_18.sp4_v_t_3 <X> T_17_18.lc_trk_g1_6
 (26 6)  (936 294)  (936 294)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (938 294)  (938 294)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 294)  (939 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 294)  (942 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (944 294)  (944 294)  routing T_17_18.lc_trk_g1_1 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (946 294)  (946 294)  LC_3 Logic Functioning bit
 (37 6)  (947 294)  (947 294)  LC_3 Logic Functioning bit
 (38 6)  (948 294)  (948 294)  LC_3 Logic Functioning bit
 (39 6)  (949 294)  (949 294)  LC_3 Logic Functioning bit
 (41 6)  (951 294)  (951 294)  LC_3 Logic Functioning bit
 (43 6)  (953 294)  (953 294)  LC_3 Logic Functioning bit
 (45 6)  (955 294)  (955 294)  LC_3 Logic Functioning bit
 (11 7)  (921 295)  (921 295)  routing T_17_18.sp4_v_t_40 <X> T_17_18.sp4_h_l_40
 (22 7)  (932 295)  (932 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (933 295)  (933 295)  routing T_17_18.sp4_v_t_3 <X> T_17_18.lc_trk_g1_6
 (25 7)  (935 295)  (935 295)  routing T_17_18.sp4_v_t_3 <X> T_17_18.lc_trk_g1_6
 (27 7)  (937 295)  (937 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 295)  (938 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 295)  (939 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (947 295)  (947 295)  LC_3 Logic Functioning bit
 (39 7)  (949 295)  (949 295)  LC_3 Logic Functioning bit
 (15 8)  (925 296)  (925 296)  routing T_17_18.tnr_op_1 <X> T_17_18.lc_trk_g2_1
 (17 8)  (927 296)  (927 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (932 296)  (932 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (934 296)  (934 296)  routing T_17_18.tnr_op_3 <X> T_17_18.lc_trk_g2_3
 (25 8)  (935 296)  (935 296)  routing T_17_18.sp4_v_b_26 <X> T_17_18.lc_trk_g2_2
 (29 8)  (939 296)  (939 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (941 296)  (941 296)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 296)  (942 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (944 296)  (944 296)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (946 296)  (946 296)  LC_4 Logic Functioning bit
 (37 8)  (947 296)  (947 296)  LC_4 Logic Functioning bit
 (38 8)  (948 296)  (948 296)  LC_4 Logic Functioning bit
 (39 8)  (949 296)  (949 296)  LC_4 Logic Functioning bit
 (41 8)  (951 296)  (951 296)  LC_4 Logic Functioning bit
 (43 8)  (953 296)  (953 296)  LC_4 Logic Functioning bit
 (45 8)  (955 296)  (955 296)  LC_4 Logic Functioning bit
 (14 9)  (924 297)  (924 297)  routing T_17_18.sp12_v_b_16 <X> T_17_18.lc_trk_g2_0
 (16 9)  (926 297)  (926 297)  routing T_17_18.sp12_v_b_16 <X> T_17_18.lc_trk_g2_0
 (17 9)  (927 297)  (927 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (932 297)  (932 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (933 297)  (933 297)  routing T_17_18.sp4_v_b_26 <X> T_17_18.lc_trk_g2_2
 (28 9)  (938 297)  (938 297)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 297)  (939 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (941 297)  (941 297)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (946 297)  (946 297)  LC_4 Logic Functioning bit
 (38 9)  (948 297)  (948 297)  LC_4 Logic Functioning bit
 (13 10)  (923 298)  (923 298)  routing T_17_18.sp4_v_b_8 <X> T_17_18.sp4_v_t_45
 (21 10)  (931 298)  (931 298)  routing T_17_18.sp4_h_l_34 <X> T_17_18.lc_trk_g2_7
 (22 10)  (932 298)  (932 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (933 298)  (933 298)  routing T_17_18.sp4_h_l_34 <X> T_17_18.lc_trk_g2_7
 (24 10)  (934 298)  (934 298)  routing T_17_18.sp4_h_l_34 <X> T_17_18.lc_trk_g2_7
 (26 10)  (936 298)  (936 298)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (938 298)  (938 298)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 298)  (939 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (941 298)  (941 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 298)  (942 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 298)  (943 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (944 298)  (944 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (946 298)  (946 298)  LC_5 Logic Functioning bit
 (37 10)  (947 298)  (947 298)  LC_5 Logic Functioning bit
 (38 10)  (948 298)  (948 298)  LC_5 Logic Functioning bit
 (39 10)  (949 298)  (949 298)  LC_5 Logic Functioning bit
 (41 10)  (951 298)  (951 298)  LC_5 Logic Functioning bit
 (43 10)  (953 298)  (953 298)  LC_5 Logic Functioning bit
 (45 10)  (955 298)  (955 298)  LC_5 Logic Functioning bit
 (21 11)  (931 299)  (931 299)  routing T_17_18.sp4_h_l_34 <X> T_17_18.lc_trk_g2_7
 (22 11)  (932 299)  (932 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (933 299)  (933 299)  routing T_17_18.sp4_h_r_30 <X> T_17_18.lc_trk_g2_6
 (24 11)  (934 299)  (934 299)  routing T_17_18.sp4_h_r_30 <X> T_17_18.lc_trk_g2_6
 (25 11)  (935 299)  (935 299)  routing T_17_18.sp4_h_r_30 <X> T_17_18.lc_trk_g2_6
 (26 11)  (936 299)  (936 299)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (938 299)  (938 299)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 299)  (939 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (947 299)  (947 299)  LC_5 Logic Functioning bit
 (39 11)  (949 299)  (949 299)  LC_5 Logic Functioning bit
 (13 12)  (923 300)  (923 300)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_11
 (22 12)  (932 300)  (932 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (934 300)  (934 300)  routing T_17_18.tnr_op_3 <X> T_17_18.lc_trk_g3_3
 (26 12)  (936 300)  (936 300)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (938 300)  (938 300)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 300)  (939 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (942 300)  (942 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 300)  (943 300)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (944 300)  (944 300)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (945 300)  (945 300)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_6
 (37 12)  (947 300)  (947 300)  LC_6 Logic Functioning bit
 (38 12)  (948 300)  (948 300)  LC_6 Logic Functioning bit
 (39 12)  (949 300)  (949 300)  LC_6 Logic Functioning bit
 (41 12)  (951 300)  (951 300)  LC_6 Logic Functioning bit
 (42 12)  (952 300)  (952 300)  LC_6 Logic Functioning bit
 (43 12)  (953 300)  (953 300)  LC_6 Logic Functioning bit
 (12 13)  (922 301)  (922 301)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_11
 (15 13)  (925 301)  (925 301)  routing T_17_18.tnr_op_0 <X> T_17_18.lc_trk_g3_0
 (17 13)  (927 301)  (927 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (932 301)  (932 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (934 301)  (934 301)  routing T_17_18.tnr_op_2 <X> T_17_18.lc_trk_g3_2
 (27 13)  (937 301)  (937 301)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 301)  (939 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (942 301)  (942 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (944 301)  (944 301)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_6
 (35 13)  (945 301)  (945 301)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_6
 (36 13)  (946 301)  (946 301)  LC_6 Logic Functioning bit
 (37 13)  (947 301)  (947 301)  LC_6 Logic Functioning bit
 (38 13)  (948 301)  (948 301)  LC_6 Logic Functioning bit
 (40 13)  (950 301)  (950 301)  LC_6 Logic Functioning bit
 (41 13)  (951 301)  (951 301)  LC_6 Logic Functioning bit
 (42 13)  (952 301)  (952 301)  LC_6 Logic Functioning bit
 (0 14)  (910 302)  (910 302)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 302)  (911 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (927 302)  (927 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (28 14)  (938 302)  (938 302)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 302)  (939 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 302)  (940 302)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (942 302)  (942 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (943 302)  (943 302)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (946 302)  (946 302)  LC_7 Logic Functioning bit
 (38 14)  (948 302)  (948 302)  LC_7 Logic Functioning bit
 (41 14)  (951 302)  (951 302)  LC_7 Logic Functioning bit
 (43 14)  (953 302)  (953 302)  LC_7 Logic Functioning bit
 (45 14)  (955 302)  (955 302)  LC_7 Logic Functioning bit
 (0 15)  (910 303)  (910 303)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (4 15)  (914 303)  (914 303)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_l_44
 (15 15)  (925 303)  (925 303)  routing T_17_18.sp4_v_t_33 <X> T_17_18.lc_trk_g3_4
 (16 15)  (926 303)  (926 303)  routing T_17_18.sp4_v_t_33 <X> T_17_18.lc_trk_g3_4
 (17 15)  (927 303)  (927 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (936 303)  (936 303)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (937 303)  (937 303)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 303)  (939 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (940 303)  (940 303)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (946 303)  (946 303)  LC_7 Logic Functioning bit
 (38 15)  (948 303)  (948 303)  LC_7 Logic Functioning bit
 (40 15)  (950 303)  (950 303)  LC_7 Logic Functioning bit
 (42 15)  (952 303)  (952 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (15 0)  (979 288)  (979 288)  routing T_18_18.sp4_v_b_17 <X> T_18_18.lc_trk_g0_1
 (16 0)  (980 288)  (980 288)  routing T_18_18.sp4_v_b_17 <X> T_18_18.lc_trk_g0_1
 (17 0)  (981 288)  (981 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (29 0)  (993 288)  (993 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (1008 288)  (1008 288)  LC_0 Logic Functioning bit
 (14 1)  (978 289)  (978 289)  routing T_18_18.top_op_0 <X> T_18_18.lc_trk_g0_0
 (15 1)  (979 289)  (979 289)  routing T_18_18.top_op_0 <X> T_18_18.lc_trk_g0_0
 (17 1)  (981 289)  (981 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (986 289)  (986 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (987 289)  (987 289)  routing T_18_18.sp4_v_b_18 <X> T_18_18.lc_trk_g0_2
 (24 1)  (988 289)  (988 289)  routing T_18_18.sp4_v_b_18 <X> T_18_18.lc_trk_g0_2
 (32 1)  (996 289)  (996 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (997 289)  (997 289)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.input_2_0
 (34 1)  (998 289)  (998 289)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.input_2_0
 (35 1)  (999 289)  (999 289)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.input_2_0
 (49 1)  (1013 289)  (1013 289)  Carry_In_Mux bit 

 (15 2)  (979 290)  (979 290)  routing T_18_18.top_op_5 <X> T_18_18.lc_trk_g0_5
 (17 2)  (981 290)  (981 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (991 290)  (991 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (992 290)  (992 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 290)  (993 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (35 2)  (999 290)  (999 290)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_1
 (44 2)  (1008 290)  (1008 290)  LC_1 Logic Functioning bit
 (14 3)  (978 291)  (978 291)  routing T_18_18.top_op_4 <X> T_18_18.lc_trk_g0_4
 (15 3)  (979 291)  (979 291)  routing T_18_18.top_op_4 <X> T_18_18.lc_trk_g0_4
 (17 3)  (981 291)  (981 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (982 291)  (982 291)  routing T_18_18.top_op_5 <X> T_18_18.lc_trk_g0_5
 (32 3)  (996 291)  (996 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (997 291)  (997 291)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_1
 (12 4)  (976 292)  (976 292)  routing T_18_18.sp4_v_b_11 <X> T_18_18.sp4_h_r_5
 (13 4)  (977 292)  (977 292)  routing T_18_18.sp4_h_l_40 <X> T_18_18.sp4_v_b_5
 (22 4)  (986 292)  (986 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (987 292)  (987 292)  routing T_18_18.sp4_v_b_19 <X> T_18_18.lc_trk_g1_3
 (24 4)  (988 292)  (988 292)  routing T_18_18.sp4_v_b_19 <X> T_18_18.lc_trk_g1_3
 (32 4)  (996 292)  (996 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 292)  (1000 292)  LC_2 Logic Functioning bit
 (37 4)  (1001 292)  (1001 292)  LC_2 Logic Functioning bit
 (38 4)  (1002 292)  (1002 292)  LC_2 Logic Functioning bit
 (39 4)  (1003 292)  (1003 292)  LC_2 Logic Functioning bit
 (11 5)  (975 293)  (975 293)  routing T_18_18.sp4_v_b_11 <X> T_18_18.sp4_h_r_5
 (12 5)  (976 293)  (976 293)  routing T_18_18.sp4_h_l_40 <X> T_18_18.sp4_v_b_5
 (13 5)  (977 293)  (977 293)  routing T_18_18.sp4_v_b_11 <X> T_18_18.sp4_h_r_5
 (36 5)  (1000 293)  (1000 293)  LC_2 Logic Functioning bit
 (37 5)  (1001 293)  (1001 293)  LC_2 Logic Functioning bit
 (38 5)  (1002 293)  (1002 293)  LC_2 Logic Functioning bit
 (39 5)  (1003 293)  (1003 293)  LC_2 Logic Functioning bit
 (48 5)  (1012 293)  (1012 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (978 294)  (978 294)  routing T_18_18.sp4_v_t_1 <X> T_18_18.lc_trk_g1_4
 (16 6)  (980 294)  (980 294)  routing T_18_18.sp4_v_b_13 <X> T_18_18.lc_trk_g1_5
 (17 6)  (981 294)  (981 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (982 294)  (982 294)  routing T_18_18.sp4_v_b_13 <X> T_18_18.lc_trk_g1_5
 (25 6)  (989 294)  (989 294)  routing T_18_18.sp4_v_b_6 <X> T_18_18.lc_trk_g1_6
 (26 6)  (990 294)  (990 294)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (992 294)  (992 294)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 294)  (993 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (994 294)  (994 294)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (995 294)  (995 294)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (996 294)  (996 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (999 294)  (999 294)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.input_2_3
 (37 6)  (1001 294)  (1001 294)  LC_3 Logic Functioning bit
 (38 6)  (1002 294)  (1002 294)  LC_3 Logic Functioning bit
 (39 6)  (1003 294)  (1003 294)  LC_3 Logic Functioning bit
 (41 6)  (1005 294)  (1005 294)  LC_3 Logic Functioning bit
 (42 6)  (1006 294)  (1006 294)  LC_3 Logic Functioning bit
 (43 6)  (1007 294)  (1007 294)  LC_3 Logic Functioning bit
 (14 7)  (978 295)  (978 295)  routing T_18_18.sp4_v_t_1 <X> T_18_18.lc_trk_g1_4
 (16 7)  (980 295)  (980 295)  routing T_18_18.sp4_v_t_1 <X> T_18_18.lc_trk_g1_4
 (17 7)  (981 295)  (981 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (982 295)  (982 295)  routing T_18_18.sp4_v_b_13 <X> T_18_18.lc_trk_g1_5
 (22 7)  (986 295)  (986 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (987 295)  (987 295)  routing T_18_18.sp4_v_b_6 <X> T_18_18.lc_trk_g1_6
 (29 7)  (993 295)  (993 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (994 295)  (994 295)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (996 295)  (996 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (998 295)  (998 295)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.input_2_3
 (36 7)  (1000 295)  (1000 295)  LC_3 Logic Functioning bit
 (37 7)  (1001 295)  (1001 295)  LC_3 Logic Functioning bit
 (39 7)  (1003 295)  (1003 295)  LC_3 Logic Functioning bit
 (40 7)  (1004 295)  (1004 295)  LC_3 Logic Functioning bit
 (41 7)  (1005 295)  (1005 295)  LC_3 Logic Functioning bit
 (43 7)  (1007 295)  (1007 295)  LC_3 Logic Functioning bit
 (14 8)  (978 296)  (978 296)  routing T_18_18.sp4_v_t_21 <X> T_18_18.lc_trk_g2_0
 (22 8)  (986 296)  (986 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (989 296)  (989 296)  routing T_18_18.sp12_v_t_1 <X> T_18_18.lc_trk_g2_2
 (27 8)  (991 296)  (991 296)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (992 296)  (992 296)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 296)  (993 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 296)  (994 296)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (995 296)  (995 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (996 296)  (996 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (997 296)  (997 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (998 296)  (998 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (1001 296)  (1001 296)  LC_4 Logic Functioning bit
 (38 8)  (1002 296)  (1002 296)  LC_4 Logic Functioning bit
 (39 8)  (1003 296)  (1003 296)  LC_4 Logic Functioning bit
 (41 8)  (1005 296)  (1005 296)  LC_4 Logic Functioning bit
 (42 8)  (1006 296)  (1006 296)  LC_4 Logic Functioning bit
 (43 8)  (1007 296)  (1007 296)  LC_4 Logic Functioning bit
 (14 9)  (978 297)  (978 297)  routing T_18_18.sp4_v_t_21 <X> T_18_18.lc_trk_g2_0
 (16 9)  (980 297)  (980 297)  routing T_18_18.sp4_v_t_21 <X> T_18_18.lc_trk_g2_0
 (17 9)  (981 297)  (981 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (985 297)  (985 297)  routing T_18_18.sp4_r_v_b_35 <X> T_18_18.lc_trk_g2_3
 (22 9)  (986 297)  (986 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (988 297)  (988 297)  routing T_18_18.sp12_v_t_1 <X> T_18_18.lc_trk_g2_2
 (25 9)  (989 297)  (989 297)  routing T_18_18.sp12_v_t_1 <X> T_18_18.lc_trk_g2_2
 (26 9)  (990 297)  (990 297)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (991 297)  (991 297)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 297)  (993 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (994 297)  (994 297)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (996 297)  (996 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (999 297)  (999 297)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.input_2_4
 (36 9)  (1000 297)  (1000 297)  LC_4 Logic Functioning bit
 (37 9)  (1001 297)  (1001 297)  LC_4 Logic Functioning bit
 (38 9)  (1002 297)  (1002 297)  LC_4 Logic Functioning bit
 (40 9)  (1004 297)  (1004 297)  LC_4 Logic Functioning bit
 (41 9)  (1005 297)  (1005 297)  LC_4 Logic Functioning bit
 (42 9)  (1006 297)  (1006 297)  LC_4 Logic Functioning bit
 (14 10)  (978 298)  (978 298)  routing T_18_18.sp4_h_r_36 <X> T_18_18.lc_trk_g2_4
 (17 10)  (981 298)  (981 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (989 298)  (989 298)  routing T_18_18.sp12_v_b_6 <X> T_18_18.lc_trk_g2_6
 (29 10)  (993 298)  (993 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (995 298)  (995 298)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 298)  (996 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 298)  (997 298)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (998 298)  (998 298)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (999 298)  (999 298)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.input_2_5
 (13 11)  (977 299)  (977 299)  routing T_18_18.sp4_v_b_3 <X> T_18_18.sp4_h_l_45
 (15 11)  (979 299)  (979 299)  routing T_18_18.sp4_h_r_36 <X> T_18_18.lc_trk_g2_4
 (16 11)  (980 299)  (980 299)  routing T_18_18.sp4_h_r_36 <X> T_18_18.lc_trk_g2_4
 (17 11)  (981 299)  (981 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (986 299)  (986 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (988 299)  (988 299)  routing T_18_18.sp12_v_b_6 <X> T_18_18.lc_trk_g2_6
 (25 11)  (989 299)  (989 299)  routing T_18_18.sp12_v_b_6 <X> T_18_18.lc_trk_g2_6
 (26 11)  (990 299)  (990 299)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (991 299)  (991 299)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (992 299)  (992 299)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 299)  (993 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (995 299)  (995 299)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (996 299)  (996 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (997 299)  (997 299)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.input_2_5
 (34 11)  (998 299)  (998 299)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.input_2_5
 (37 11)  (1001 299)  (1001 299)  LC_5 Logic Functioning bit
 (15 12)  (979 300)  (979 300)  routing T_18_18.sp12_v_b_1 <X> T_18_18.lc_trk_g3_1
 (17 12)  (981 300)  (981 300)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (982 300)  (982 300)  routing T_18_18.sp12_v_b_1 <X> T_18_18.lc_trk_g3_1
 (22 12)  (986 300)  (986 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (991 300)  (991 300)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (992 300)  (992 300)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 300)  (993 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (996 300)  (996 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (997 300)  (997 300)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (998 300)  (998 300)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (999 300)  (999 300)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.input_2_6
 (37 12)  (1001 300)  (1001 300)  LC_6 Logic Functioning bit
 (38 12)  (1002 300)  (1002 300)  LC_6 Logic Functioning bit
 (39 12)  (1003 300)  (1003 300)  LC_6 Logic Functioning bit
 (41 12)  (1005 300)  (1005 300)  LC_6 Logic Functioning bit
 (42 12)  (1006 300)  (1006 300)  LC_6 Logic Functioning bit
 (43 12)  (1007 300)  (1007 300)  LC_6 Logic Functioning bit
 (15 13)  (979 301)  (979 301)  routing T_18_18.sp4_v_t_29 <X> T_18_18.lc_trk_g3_0
 (16 13)  (980 301)  (980 301)  routing T_18_18.sp4_v_t_29 <X> T_18_18.lc_trk_g3_0
 (17 13)  (981 301)  (981 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (982 301)  (982 301)  routing T_18_18.sp12_v_b_1 <X> T_18_18.lc_trk_g3_1
 (21 13)  (985 301)  (985 301)  routing T_18_18.sp4_r_v_b_43 <X> T_18_18.lc_trk_g3_3
 (22 13)  (986 301)  (986 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (987 301)  (987 301)  routing T_18_18.sp4_v_b_42 <X> T_18_18.lc_trk_g3_2
 (24 13)  (988 301)  (988 301)  routing T_18_18.sp4_v_b_42 <X> T_18_18.lc_trk_g3_2
 (26 13)  (990 301)  (990 301)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (992 301)  (992 301)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 301)  (993 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (994 301)  (994 301)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (996 301)  (996 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (997 301)  (997 301)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.input_2_6
 (36 13)  (1000 301)  (1000 301)  LC_6 Logic Functioning bit
 (37 13)  (1001 301)  (1001 301)  LC_6 Logic Functioning bit
 (38 13)  (1002 301)  (1002 301)  LC_6 Logic Functioning bit
 (40 13)  (1004 301)  (1004 301)  LC_6 Logic Functioning bit
 (41 13)  (1005 301)  (1005 301)  LC_6 Logic Functioning bit
 (42 13)  (1006 301)  (1006 301)  LC_6 Logic Functioning bit
 (9 14)  (973 302)  (973 302)  routing T_18_18.sp4_v_b_10 <X> T_18_18.sp4_h_l_47
 (22 14)  (986 302)  (986 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (991 302)  (991 302)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 302)  (993 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 302)  (994 302)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (996 302)  (996 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 302)  (997 302)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (999 302)  (999 302)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.input_2_7
 (37 14)  (1001 302)  (1001 302)  LC_7 Logic Functioning bit
 (38 14)  (1002 302)  (1002 302)  LC_7 Logic Functioning bit
 (39 14)  (1003 302)  (1003 302)  LC_7 Logic Functioning bit
 (41 14)  (1005 302)  (1005 302)  LC_7 Logic Functioning bit
 (42 14)  (1006 302)  (1006 302)  LC_7 Logic Functioning bit
 (43 14)  (1007 302)  (1007 302)  LC_7 Logic Functioning bit
 (15 15)  (979 303)  (979 303)  routing T_18_18.sp4_v_t_33 <X> T_18_18.lc_trk_g3_4
 (16 15)  (980 303)  (980 303)  routing T_18_18.sp4_v_t_33 <X> T_18_18.lc_trk_g3_4
 (17 15)  (981 303)  (981 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (985 303)  (985 303)  routing T_18_18.sp4_r_v_b_47 <X> T_18_18.lc_trk_g3_7
 (22 15)  (986 303)  (986 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (987 303)  (987 303)  routing T_18_18.sp4_v_b_46 <X> T_18_18.lc_trk_g3_6
 (24 15)  (988 303)  (988 303)  routing T_18_18.sp4_v_b_46 <X> T_18_18.lc_trk_g3_6
 (26 15)  (990 303)  (990 303)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (992 303)  (992 303)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 303)  (993 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (996 303)  (996 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (998 303)  (998 303)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.input_2_7
 (35 15)  (999 303)  (999 303)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.input_2_7
 (36 15)  (1000 303)  (1000 303)  LC_7 Logic Functioning bit
 (37 15)  (1001 303)  (1001 303)  LC_7 Logic Functioning bit
 (39 15)  (1003 303)  (1003 303)  LC_7 Logic Functioning bit
 (40 15)  (1004 303)  (1004 303)  LC_7 Logic Functioning bit
 (41 15)  (1005 303)  (1005 303)  LC_7 Logic Functioning bit
 (43 15)  (1007 303)  (1007 303)  LC_7 Logic Functioning bit


LogicTile_22_18

 (12 7)  (1180 295)  (1180 295)  routing T_22_18.sp4_h_l_40 <X> T_22_18.sp4_v_t_40


DSP_Tile_0_17

 (25 0)  (25 272)  (25 272)  routing T_0_17.sp4_h_r_10 <X> T_0_17.lc_trk_g0_2
 (26 0)  (26 272)  (26 272)  routing T_0_17.lc_trk_g1_5 <X> T_0_17.wire_mult/lc_0/in_0
 (28 0)  (28 272)  (28 272)  routing T_0_17.lc_trk_g2_7 <X> T_0_17.wire_mult/lc_0/in_1
 (29 0)  (29 272)  (29 272)  Enable bit of Mux _mult/lcb1_0 => lc_trk_g2_7 wire_mult/lc_0/in_1
 (30 0)  (30 272)  (30 272)  routing T_0_17.lc_trk_g2_7 <X> T_0_17.wire_mult/lc_0/in_1
 (32 0)  (32 272)  (32 272)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g1_0 wire_mult/lc_0/in_3
 (34 0)  (34 272)  (34 272)  routing T_0_17.lc_trk_g1_0 <X> T_0_17.wire_mult/lc_0/in_3
 (36 0)  (36 272)  (36 272)  LC_0 Logic Functioning bit
 (37 0)  (37 272)  (37 272)  LC_0 Logic Functioning bit
 (42 0)  (42 272)  (42 272)  LC_0 Logic Functioning bit
 (43 0)  (43 272)  (43 272)  LC_0 Logic Functioning bit
 (50 0)  (50 272)  (50 272)  Cascade buffer Enable bit: MULT2_LC00_inmux02_5

 (7 1)  (7 273)  (7 273)  MAC16 functional bit: MULT2_bram_cbit_0

 (14 1)  (14 273)  (14 273)  routing T_0_17.sp4_h_r_0 <X> T_0_17.lc_trk_g0_0
 (15 1)  (15 273)  (15 273)  routing T_0_17.sp4_h_r_0 <X> T_0_17.lc_trk_g0_0
 (16 1)  (16 273)  (16 273)  routing T_0_17.sp4_h_r_0 <X> T_0_17.lc_trk_g0_0
 (17 1)  (17 273)  (17 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (22 273)  (22 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (23 273)  (23 273)  routing T_0_17.sp4_h_r_10 <X> T_0_17.lc_trk_g0_2
 (24 1)  (24 273)  (24 273)  routing T_0_17.sp4_h_r_10 <X> T_0_17.lc_trk_g0_2
 (27 1)  (27 273)  (27 273)  routing T_0_17.lc_trk_g1_5 <X> T_0_17.wire_mult/lc_0/in_0
 (29 1)  (29 273)  (29 273)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g1_5 wire_mult/lc_0/in_0
 (30 1)  (30 273)  (30 273)  routing T_0_17.lc_trk_g2_7 <X> T_0_17.wire_mult/lc_0/in_1
 (36 1)  (36 273)  (36 273)  LC_0 Logic Functioning bit
 (37 1)  (37 273)  (37 273)  LC_0 Logic Functioning bit
 (42 1)  (42 273)  (42 273)  LC_0 Logic Functioning bit
 (43 1)  (43 273)  (43 273)  LC_0 Logic Functioning bit
 (15 2)  (15 274)  (15 274)  routing T_0_17.sp4_h_r_5 <X> T_0_17.lc_trk_g0_5
 (16 2)  (16 274)  (16 274)  routing T_0_17.sp4_h_r_5 <X> T_0_17.lc_trk_g0_5
 (17 2)  (17 274)  (17 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (22 274)  (22 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (23 274)  (23 274)  routing T_0_17.sp4_h_r_7 <X> T_0_17.lc_trk_g0_7
 (24 2)  (24 274)  (24 274)  routing T_0_17.sp4_h_r_7 <X> T_0_17.lc_trk_g0_7
 (28 2)  (28 274)  (28 274)  routing T_0_17.lc_trk_g2_6 <X> T_0_17.wire_mult/lc_1/in_1
 (29 2)  (29 274)  (29 274)  Enable bit of Mux _mult/lcb1_1 => lc_trk_g2_6 wire_mult/lc_1/in_1
 (30 2)  (30 274)  (30 274)  routing T_0_17.lc_trk_g2_6 <X> T_0_17.wire_mult/lc_1/in_1
 (32 2)  (32 274)  (32 274)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g2_2 wire_mult/lc_1/in_3
 (33 2)  (33 274)  (33 274)  routing T_0_17.lc_trk_g2_2 <X> T_0_17.wire_mult/lc_1/in_3
 (36 2)  (36 274)  (36 274)  LC_1 Logic Functioning bit
 (37 2)  (37 274)  (37 274)  LC_1 Logic Functioning bit
 (42 2)  (42 274)  (42 274)  LC_1 Logic Functioning bit
 (43 2)  (43 274)  (43 274)  LC_1 Logic Functioning bit
 (50 2)  (50 274)  (50 274)  Cascade buffer Enable bit: MULT2_LC01_inmux02_5

 (18 3)  (18 275)  (18 275)  routing T_0_17.sp4_h_r_5 <X> T_0_17.lc_trk_g0_5
 (21 3)  (21 275)  (21 275)  routing T_0_17.sp4_h_r_7 <X> T_0_17.lc_trk_g0_7
 (30 3)  (30 275)  (30 275)  routing T_0_17.lc_trk_g2_6 <X> T_0_17.wire_mult/lc_1/in_1
 (31 3)  (31 275)  (31 275)  routing T_0_17.lc_trk_g2_2 <X> T_0_17.wire_mult/lc_1/in_3
 (36 3)  (36 275)  (36 275)  LC_1 Logic Functioning bit
 (37 3)  (37 275)  (37 275)  LC_1 Logic Functioning bit
 (42 3)  (42 275)  (42 275)  LC_1 Logic Functioning bit
 (43 3)  (43 275)  (43 275)  LC_1 Logic Functioning bit
 (16 4)  (16 276)  (16 276)  routing T_0_17.sp12_h_l_14 <X> T_0_17.lc_trk_g1_1
 (17 4)  (17 276)  (17 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (22 276)  (22 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (23 276)  (23 276)  routing T_0_17.sp4_h_r_3 <X> T_0_17.lc_trk_g1_3
 (24 4)  (24 276)  (24 276)  routing T_0_17.sp4_h_r_3 <X> T_0_17.lc_trk_g1_3
 (29 4)  (29 276)  (29 276)  Enable bit of Mux _mult/lcb1_2 => lc_trk_g0_7 wire_mult/lc_2/in_1
 (30 4)  (30 276)  (30 276)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_mult/lc_2/in_1
 (31 4)  (31 276)  (31 276)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_mult/lc_2/in_3
 (32 4)  (32 276)  (32 276)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g1_4 wire_mult/lc_2/in_3
 (34 4)  (34 276)  (34 276)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_mult/lc_2/in_3
 (36 4)  (36 276)  (36 276)  LC_2 Logic Functioning bit
 (37 4)  (37 276)  (37 276)  LC_2 Logic Functioning bit
 (42 4)  (42 276)  (42 276)  LC_2 Logic Functioning bit
 (43 4)  (43 276)  (43 276)  LC_2 Logic Functioning bit
 (50 4)  (50 276)  (50 276)  Cascade buffer Enable bit: MULT2_LC02_inmux02_5

 (53 4)  (53 276)  (53 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_mult/mult/O_18 sp4_r_v_b_21
 (16 5)  (16 277)  (16 277)  routing T_0_17.sp12_h_r_8 <X> T_0_17.lc_trk_g1_0
 (17 5)  (17 277)  (17 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (18 277)  (18 277)  routing T_0_17.sp12_h_l_14 <X> T_0_17.lc_trk_g1_1
 (21 5)  (21 277)  (21 277)  routing T_0_17.sp4_h_r_3 <X> T_0_17.lc_trk_g1_3
 (22 5)  (22 277)  (22 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (23 277)  (23 277)  routing T_0_17.sp4_h_r_2 <X> T_0_17.lc_trk_g1_2
 (24 5)  (24 277)  (24 277)  routing T_0_17.sp4_h_r_2 <X> T_0_17.lc_trk_g1_2
 (25 5)  (25 277)  (25 277)  routing T_0_17.sp4_h_r_2 <X> T_0_17.lc_trk_g1_2
 (30 5)  (30 277)  (30 277)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_mult/lc_2/in_1
 (36 5)  (36 277)  (36 277)  LC_2 Logic Functioning bit
 (37 5)  (37 277)  (37 277)  LC_2 Logic Functioning bit
 (42 5)  (42 277)  (42 277)  LC_2 Logic Functioning bit
 (43 5)  (43 277)  (43 277)  LC_2 Logic Functioning bit
 (7 6)  (7 278)  (7 278)  MAC16 functional bit: MULT2_bram_cbit_7

 (13 6)  (13 278)  (13 278)  routing T_0_17.sp4_v_b_5 <X> T_0_17.sp4_v_t_40
 (16 6)  (16 278)  (16 278)  routing T_0_17.sp4_v_b_5 <X> T_0_17.lc_trk_g1_5
 (17 6)  (17 278)  (17 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (18 278)  (18 278)  routing T_0_17.sp4_v_b_5 <X> T_0_17.lc_trk_g1_5
 (29 6)  (29 278)  (29 278)  Enable bit of Mux _mult/lcb1_3 => lc_trk_g0_0 wire_mult/lc_3/in_1
 (31 6)  (31 278)  (31 278)  routing T_0_17.lc_trk_g2_4 <X> T_0_17.wire_mult/lc_3/in_3
 (32 6)  (32 278)  (32 278)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g2_4 wire_mult/lc_3/in_3
 (33 6)  (33 278)  (33 278)  routing T_0_17.lc_trk_g2_4 <X> T_0_17.wire_mult/lc_3/in_3
 (36 6)  (36 278)  (36 278)  LC_3 Logic Functioning bit
 (37 6)  (37 278)  (37 278)  LC_3 Logic Functioning bit
 (42 6)  (42 278)  (42 278)  LC_3 Logic Functioning bit
 (43 6)  (43 278)  (43 278)  LC_3 Logic Functioning bit
 (50 6)  (50 278)  (50 278)  Cascade buffer Enable bit: MULT2_LC03_inmux02_5

 (53 6)  (53 278)  (53 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_mult/mult/O_19 sp4_r_v_b_23
 (14 7)  (14 279)  (14 279)  routing T_0_17.sp4_h_r_4 <X> T_0_17.lc_trk_g1_4
 (15 7)  (15 279)  (15 279)  routing T_0_17.sp4_h_r_4 <X> T_0_17.lc_trk_g1_4
 (16 7)  (16 279)  (16 279)  routing T_0_17.sp4_h_r_4 <X> T_0_17.lc_trk_g1_4
 (17 7)  (17 279)  (17 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (22 279)  (22 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (23 279)  (23 279)  routing T_0_17.sp4_h_r_6 <X> T_0_17.lc_trk_g1_6
 (24 7)  (24 279)  (24 279)  routing T_0_17.sp4_h_r_6 <X> T_0_17.lc_trk_g1_6
 (25 7)  (25 279)  (25 279)  routing T_0_17.sp4_h_r_6 <X> T_0_17.lc_trk_g1_6
 (36 7)  (36 279)  (36 279)  LC_3 Logic Functioning bit
 (37 7)  (37 279)  (37 279)  LC_3 Logic Functioning bit
 (42 7)  (42 279)  (42 279)  LC_3 Logic Functioning bit
 (43 7)  (43 279)  (43 279)  LC_3 Logic Functioning bit
 (25 8)  (25 280)  (25 280)  routing T_0_17.sp4_h_l_23 <X> T_0_17.lc_trk_g2_2
 (29 8)  (29 280)  (29 280)  Enable bit of Mux _mult/lcb1_4 => lc_trk_g0_5 wire_mult/lc_4/in_1
 (30 8)  (30 280)  (30 280)  routing T_0_17.lc_trk_g0_5 <X> T_0_17.wire_mult/lc_4/in_1
 (32 8)  (32 280)  (32 280)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g1_2 wire_mult/lc_4/in_3
 (34 8)  (34 280)  (34 280)  routing T_0_17.lc_trk_g1_2 <X> T_0_17.wire_mult/lc_4/in_3
 (36 8)  (36 280)  (36 280)  LC_4 Logic Functioning bit
 (37 8)  (37 280)  (37 280)  LC_4 Logic Functioning bit
 (42 8)  (42 280)  (42 280)  LC_4 Logic Functioning bit
 (43 8)  (43 280)  (43 280)  LC_4 Logic Functioning bit
 (50 8)  (50 280)  (50 280)  Cascade buffer Enable bit: MULT2_LC04_inmux02_5

 (22 9)  (22 281)  (22 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_23 lc_trk_g2_2
 (23 9)  (23 281)  (23 281)  routing T_0_17.sp4_h_l_23 <X> T_0_17.lc_trk_g2_2
 (24 9)  (24 281)  (24 281)  routing T_0_17.sp4_h_l_23 <X> T_0_17.lc_trk_g2_2
 (31 9)  (31 281)  (31 281)  routing T_0_17.lc_trk_g1_2 <X> T_0_17.wire_mult/lc_4/in_3
 (36 9)  (36 281)  (36 281)  LC_4 Logic Functioning bit
 (37 9)  (37 281)  (37 281)  LC_4 Logic Functioning bit
 (42 9)  (42 281)  (42 281)  LC_4 Logic Functioning bit
 (43 9)  (43 281)  (43 281)  LC_4 Logic Functioning bit
 (14 10)  (14 282)  (14 282)  routing T_0_17.sp4_h_l_33 <X> T_0_17.lc_trk_g2_4
 (21 10)  (21 282)  (21 282)  routing T_0_17.sp4_v_t_26 <X> T_0_17.lc_trk_g2_7
 (22 10)  (22 282)  (22 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (23 282)  (23 282)  routing T_0_17.sp4_v_t_26 <X> T_0_17.lc_trk_g2_7
 (25 10)  (25 282)  (25 282)  routing T_0_17.sp4_v_b_38 <X> T_0_17.lc_trk_g2_6
 (27 10)  (27 282)  (27 282)  routing T_0_17.lc_trk_g1_3 <X> T_0_17.wire_mult/lc_5/in_1
 (29 10)  (29 282)  (29 282)  Enable bit of Mux _mult/lcb1_5 => lc_trk_g1_3 wire_mult/lc_5/in_1
 (32 10)  (32 282)  (32 282)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g0_2 wire_mult/lc_5/in_3
 (36 10)  (36 282)  (36 282)  LC_5 Logic Functioning bit
 (37 10)  (37 282)  (37 282)  LC_5 Logic Functioning bit
 (42 10)  (42 282)  (42 282)  LC_5 Logic Functioning bit
 (43 10)  (43 282)  (43 282)  LC_5 Logic Functioning bit
 (50 10)  (50 282)  (50 282)  Cascade buffer Enable bit: MULT2_LC05_inmux02_5

 (14 11)  (14 283)  (14 283)  routing T_0_17.sp4_h_l_33 <X> T_0_17.lc_trk_g2_4
 (15 11)  (15 283)  (15 283)  routing T_0_17.sp4_h_l_33 <X> T_0_17.lc_trk_g2_4
 (16 11)  (16 283)  (16 283)  routing T_0_17.sp4_h_l_33 <X> T_0_17.lc_trk_g2_4
 (17 11)  (17 283)  (17 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_33 lc_trk_g2_4
 (21 11)  (21 283)  (21 283)  routing T_0_17.sp4_v_t_26 <X> T_0_17.lc_trk_g2_7
 (22 11)  (22 283)  (22 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (23 283)  (23 283)  routing T_0_17.sp4_v_b_38 <X> T_0_17.lc_trk_g2_6
 (25 11)  (25 283)  (25 283)  routing T_0_17.sp4_v_b_38 <X> T_0_17.lc_trk_g2_6
 (30 11)  (30 283)  (30 283)  routing T_0_17.lc_trk_g1_3 <X> T_0_17.wire_mult/lc_5/in_1
 (31 11)  (31 283)  (31 283)  routing T_0_17.lc_trk_g0_2 <X> T_0_17.wire_mult/lc_5/in_3
 (36 11)  (36 283)  (36 283)  LC_5 Logic Functioning bit
 (37 11)  (37 283)  (37 283)  LC_5 Logic Functioning bit
 (42 11)  (42 283)  (42 283)  LC_5 Logic Functioning bit
 (43 11)  (43 283)  (43 283)  LC_5 Logic Functioning bit
 (15 12)  (15 284)  (15 284)  routing T_0_17.sp4_h_l_28 <X> T_0_17.lc_trk_g3_1
 (16 12)  (16 284)  (16 284)  routing T_0_17.sp4_h_l_28 <X> T_0_17.lc_trk_g3_1
 (17 12)  (17 284)  (17 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (18 284)  (18 284)  routing T_0_17.sp4_h_l_28 <X> T_0_17.lc_trk_g3_1
 (27 12)  (27 284)  (27 284)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_mult/lc_6/in_1
 (29 12)  (29 284)  (29 284)  Enable bit of Mux _mult/lcb1_6 => lc_trk_g1_6 wire_mult/lc_6/in_1
 (30 12)  (30 284)  (30 284)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_mult/lc_6/in_1
 (31 12)  (31 284)  (31 284)  routing T_0_17.lc_trk_g3_6 <X> T_0_17.wire_mult/lc_6/in_3
 (32 12)  (32 284)  (32 284)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g3_6 wire_mult/lc_6/in_3
 (33 12)  (33 284)  (33 284)  routing T_0_17.lc_trk_g3_6 <X> T_0_17.wire_mult/lc_6/in_3
 (34 12)  (34 284)  (34 284)  routing T_0_17.lc_trk_g3_6 <X> T_0_17.wire_mult/lc_6/in_3
 (36 12)  (36 284)  (36 284)  LC_6 Logic Functioning bit
 (37 12)  (37 284)  (37 284)  LC_6 Logic Functioning bit
 (42 12)  (42 284)  (42 284)  LC_6 Logic Functioning bit
 (43 12)  (43 284)  (43 284)  LC_6 Logic Functioning bit
 (50 12)  (50 284)  (50 284)  Cascade buffer Enable bit: MULT2_LC06_inmux02_5

 (18 13)  (18 285)  (18 285)  routing T_0_17.sp4_h_l_28 <X> T_0_17.lc_trk_g3_1
 (30 13)  (30 285)  (30 285)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_mult/lc_6/in_1
 (31 13)  (31 285)  (31 285)  routing T_0_17.lc_trk_g3_6 <X> T_0_17.wire_mult/lc_6/in_3
 (36 13)  (36 285)  (36 285)  LC_6 Logic Functioning bit
 (37 13)  (37 285)  (37 285)  LC_6 Logic Functioning bit
 (42 13)  (42 285)  (42 285)  LC_6 Logic Functioning bit
 (43 13)  (43 285)  (43 285)  LC_6 Logic Functioning bit
 (25 14)  (25 286)  (25 286)  routing T_0_17.sp4_h_l_27 <X> T_0_17.lc_trk_g3_6
 (27 14)  (27 286)  (27 286)  routing T_0_17.lc_trk_g1_1 <X> T_0_17.wire_mult/lc_7/in_1
 (29 14)  (29 286)  (29 286)  Enable bit of Mux _mult/lcb1_7 => lc_trk_g1_1 wire_mult/lc_7/in_1
 (32 14)  (32 286)  (32 286)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g3_1 wire_mult/lc_7/in_3
 (33 14)  (33 286)  (33 286)  routing T_0_17.lc_trk_g3_1 <X> T_0_17.wire_mult/lc_7/in_3
 (34 14)  (34 286)  (34 286)  routing T_0_17.lc_trk_g3_1 <X> T_0_17.wire_mult/lc_7/in_3
 (36 14)  (36 286)  (36 286)  LC_7 Logic Functioning bit
 (37 14)  (37 286)  (37 286)  LC_7 Logic Functioning bit
 (42 14)  (42 286)  (42 286)  LC_7 Logic Functioning bit
 (43 14)  (43 286)  (43 286)  LC_7 Logic Functioning bit
 (50 14)  (50 286)  (50 286)  Cascade buffer Enable bit: MULT2_LC07_inmux02_5

 (22 15)  (22 287)  (22 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (23 287)  (23 287)  routing T_0_17.sp4_h_l_27 <X> T_0_17.lc_trk_g3_6
 (24 15)  (24 287)  (24 287)  routing T_0_17.sp4_h_l_27 <X> T_0_17.lc_trk_g3_6
 (36 15)  (36 287)  (36 287)  LC_7 Logic Functioning bit
 (37 15)  (37 287)  (37 287)  LC_7 Logic Functioning bit
 (42 15)  (42 287)  (42 287)  LC_7 Logic Functioning bit
 (43 15)  (43 287)  (43 287)  LC_7 Logic Functioning bit
 (52 15)  (52 287)  (52 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_mult/mult/O_23 sp4_r_v_b_15


LogicTile_1_17

 (11 0)  (65 272)  (65 272)  routing T_1_17.sp4_v_t_46 <X> T_1_17.sp4_v_b_2
 (12 0)  (66 272)  (66 272)  routing T_1_17.sp4_v_b_8 <X> T_1_17.sp4_h_r_2
 (22 0)  (76 272)  (76 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (77 272)  (77 272)  routing T_1_17.sp12_h_l_16 <X> T_1_17.lc_trk_g0_3
 (27 0)  (81 272)  (81 272)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 272)  (82 272)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 272)  (83 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 272)  (84 272)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 272)  (86 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 272)  (87 272)  routing T_1_17.lc_trk_g3_0 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 272)  (88 272)  routing T_1_17.lc_trk_g3_0 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (94 272)  (94 272)  LC_0 Logic Functioning bit
 (41 0)  (95 272)  (95 272)  LC_0 Logic Functioning bit
 (42 0)  (96 272)  (96 272)  LC_0 Logic Functioning bit
 (43 0)  (97 272)  (97 272)  LC_0 Logic Functioning bit
 (11 1)  (65 273)  (65 273)  routing T_1_17.sp4_v_b_8 <X> T_1_17.sp4_h_r_2
 (12 1)  (66 273)  (66 273)  routing T_1_17.sp4_v_t_46 <X> T_1_17.sp4_v_b_2
 (13 1)  (67 273)  (67 273)  routing T_1_17.sp4_v_b_8 <X> T_1_17.sp4_h_r_2
 (15 1)  (69 273)  (69 273)  routing T_1_17.sp4_v_t_5 <X> T_1_17.lc_trk_g0_0
 (16 1)  (70 273)  (70 273)  routing T_1_17.sp4_v_t_5 <X> T_1_17.lc_trk_g0_0
 (17 1)  (71 273)  (71 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (75 273)  (75 273)  routing T_1_17.sp12_h_l_16 <X> T_1_17.lc_trk_g0_3
 (29 1)  (83 273)  (83 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 273)  (84 273)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (90 273)  (90 273)  LC_0 Logic Functioning bit
 (37 1)  (91 273)  (91 273)  LC_0 Logic Functioning bit
 (38 1)  (92 273)  (92 273)  LC_0 Logic Functioning bit
 (39 1)  (93 273)  (93 273)  LC_0 Logic Functioning bit
 (0 2)  (54 274)  (54 274)  routing T_1_17.glb_netwk_7 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (1 2)  (55 274)  (55 274)  routing T_1_17.glb_netwk_7 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (2 2)  (56 274)  (56 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (76 274)  (76 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (78 274)  (78 274)  routing T_1_17.top_op_7 <X> T_1_17.lc_trk_g0_7
 (28 2)  (82 274)  (82 274)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 274)  (83 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 274)  (84 274)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (85 274)  (85 274)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 274)  (86 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (88 274)  (88 274)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 274)  (90 274)  LC_1 Logic Functioning bit
 (37 2)  (91 274)  (91 274)  LC_1 Logic Functioning bit
 (40 2)  (94 274)  (94 274)  LC_1 Logic Functioning bit
 (41 2)  (95 274)  (95 274)  LC_1 Logic Functioning bit
 (50 2)  (104 274)  (104 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (54 275)  (54 275)  routing T_1_17.glb_netwk_7 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (21 3)  (75 275)  (75 275)  routing T_1_17.top_op_7 <X> T_1_17.lc_trk_g0_7
 (30 3)  (84 275)  (84 275)  routing T_1_17.lc_trk_g2_6 <X> T_1_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (85 275)  (85 275)  routing T_1_17.lc_trk_g1_7 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 275)  (90 275)  LC_1 Logic Functioning bit
 (37 3)  (91 275)  (91 275)  LC_1 Logic Functioning bit
 (40 3)  (94 275)  (94 275)  LC_1 Logic Functioning bit
 (41 3)  (95 275)  (95 275)  LC_1 Logic Functioning bit
 (51 3)  (105 275)  (105 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (55 276)  (55 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (57 276)  (57 276)  routing T_1_17.sp12_v_b_0 <X> T_1_17.sp12_h_r_0
 (4 4)  (58 276)  (58 276)  routing T_1_17.sp4_v_t_42 <X> T_1_17.sp4_v_b_3
 (6 4)  (60 276)  (60 276)  routing T_1_17.sp4_v_t_42 <X> T_1_17.sp4_v_b_3
 (26 4)  (80 276)  (80 276)  routing T_1_17.lc_trk_g2_4 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (82 276)  (82 276)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 276)  (83 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 276)  (84 276)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (85 276)  (85 276)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 276)  (86 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (88 276)  (88 276)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 276)  (90 276)  LC_2 Logic Functioning bit
 (38 4)  (92 276)  (92 276)  LC_2 Logic Functioning bit
 (40 4)  (94 276)  (94 276)  LC_2 Logic Functioning bit
 (42 4)  (96 276)  (96 276)  LC_2 Logic Functioning bit
 (46 4)  (100 276)  (100 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (54 277)  (54 277)  routing T_1_17.glb_netwk_3 <X> T_1_17.wire_logic_cluster/lc_7/cen
 (3 5)  (57 277)  (57 277)  routing T_1_17.sp12_v_b_0 <X> T_1_17.sp12_h_r_0
 (28 5)  (82 277)  (82 277)  routing T_1_17.lc_trk_g2_4 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 277)  (83 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (90 277)  (90 277)  LC_2 Logic Functioning bit
 (38 5)  (92 277)  (92 277)  LC_2 Logic Functioning bit
 (40 5)  (94 277)  (94 277)  LC_2 Logic Functioning bit
 (42 5)  (96 277)  (96 277)  LC_2 Logic Functioning bit
 (5 6)  (59 278)  (59 278)  routing T_1_17.sp4_v_t_44 <X> T_1_17.sp4_h_l_38
 (8 6)  (62 278)  (62 278)  routing T_1_17.sp4_v_t_41 <X> T_1_17.sp4_h_l_41
 (9 6)  (63 278)  (63 278)  routing T_1_17.sp4_v_t_41 <X> T_1_17.sp4_h_l_41
 (14 6)  (68 278)  (68 278)  routing T_1_17.wire_logic_cluster/lc_4/out <X> T_1_17.lc_trk_g1_4
 (21 6)  (75 278)  (75 278)  routing T_1_17.wire_logic_cluster/lc_7/out <X> T_1_17.lc_trk_g1_7
 (22 6)  (76 278)  (76 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (79 278)  (79 278)  routing T_1_17.wire_logic_cluster/lc_6/out <X> T_1_17.lc_trk_g1_6
 (26 6)  (80 278)  (80 278)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (81 278)  (81 278)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (82 278)  (82 278)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 278)  (83 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 278)  (84 278)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 278)  (86 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 278)  (87 278)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (88 278)  (88 278)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (89 278)  (89 278)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.input_2_3
 (38 6)  (92 278)  (92 278)  LC_3 Logic Functioning bit
 (39 6)  (93 278)  (93 278)  LC_3 Logic Functioning bit
 (42 6)  (96 278)  (96 278)  LC_3 Logic Functioning bit
 (43 6)  (97 278)  (97 278)  LC_3 Logic Functioning bit
 (46 6)  (100 278)  (100 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (58 279)  (58 279)  routing T_1_17.sp4_v_t_44 <X> T_1_17.sp4_h_l_38
 (6 7)  (60 279)  (60 279)  routing T_1_17.sp4_v_t_44 <X> T_1_17.sp4_h_l_38
 (17 7)  (71 279)  (71 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (76 279)  (76 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (80 279)  (80 279)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 279)  (83 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (86 279)  (86 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (88 279)  (88 279)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.input_2_3
 (35 7)  (89 279)  (89 279)  routing T_1_17.lc_trk_g1_6 <X> T_1_17.input_2_3
 (36 7)  (90 279)  (90 279)  LC_3 Logic Functioning bit
 (37 7)  (91 279)  (91 279)  LC_3 Logic Functioning bit
 (40 7)  (94 279)  (94 279)  LC_3 Logic Functioning bit
 (41 7)  (95 279)  (95 279)  LC_3 Logic Functioning bit
 (5 8)  (59 280)  (59 280)  routing T_1_17.sp4_v_b_0 <X> T_1_17.sp4_h_r_6
 (32 8)  (86 280)  (86 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (90 280)  (90 280)  LC_4 Logic Functioning bit
 (37 8)  (91 280)  (91 280)  LC_4 Logic Functioning bit
 (38 8)  (92 280)  (92 280)  LC_4 Logic Functioning bit
 (39 8)  (93 280)  (93 280)  LC_4 Logic Functioning bit
 (45 8)  (99 280)  (99 280)  LC_4 Logic Functioning bit
 (51 8)  (105 280)  (105 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (58 281)  (58 281)  routing T_1_17.sp4_v_b_0 <X> T_1_17.sp4_h_r_6
 (6 9)  (60 281)  (60 281)  routing T_1_17.sp4_v_b_0 <X> T_1_17.sp4_h_r_6
 (31 9)  (85 281)  (85 281)  routing T_1_17.lc_trk_g0_3 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (90 281)  (90 281)  LC_4 Logic Functioning bit
 (37 9)  (91 281)  (91 281)  LC_4 Logic Functioning bit
 (38 9)  (92 281)  (92 281)  LC_4 Logic Functioning bit
 (39 9)  (93 281)  (93 281)  LC_4 Logic Functioning bit
 (46 9)  (100 281)  (100 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (71 282)  (71 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (72 282)  (72 282)  routing T_1_17.wire_logic_cluster/lc_5/out <X> T_1_17.lc_trk_g2_5
 (32 10)  (86 282)  (86 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 282)  (87 282)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 282)  (88 282)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 282)  (90 282)  LC_5 Logic Functioning bit
 (37 10)  (91 282)  (91 282)  LC_5 Logic Functioning bit
 (38 10)  (92 282)  (92 282)  LC_5 Logic Functioning bit
 (39 10)  (93 282)  (93 282)  LC_5 Logic Functioning bit
 (45 10)  (99 282)  (99 282)  LC_5 Logic Functioning bit
 (51 10)  (105 282)  (105 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (71 283)  (71 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (76 283)  (76 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (85 283)  (85 283)  routing T_1_17.lc_trk_g3_3 <X> T_1_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 283)  (90 283)  LC_5 Logic Functioning bit
 (37 11)  (91 283)  (91 283)  LC_5 Logic Functioning bit
 (38 11)  (92 283)  (92 283)  LC_5 Logic Functioning bit
 (39 11)  (93 283)  (93 283)  LC_5 Logic Functioning bit
 (9 12)  (63 284)  (63 284)  routing T_1_17.sp4_v_t_47 <X> T_1_17.sp4_h_r_10
 (16 12)  (70 284)  (70 284)  routing T_1_17.sp12_v_t_6 <X> T_1_17.lc_trk_g3_1
 (17 12)  (71 284)  (71 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (75 284)  (75 284)  routing T_1_17.sp4_v_t_14 <X> T_1_17.lc_trk_g3_3
 (22 12)  (76 284)  (76 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (77 284)  (77 284)  routing T_1_17.sp4_v_t_14 <X> T_1_17.lc_trk_g3_3
 (28 12)  (82 284)  (82 284)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 284)  (83 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 284)  (84 284)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (85 284)  (85 284)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 284)  (86 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 284)  (88 284)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (94 284)  (94 284)  LC_6 Logic Functioning bit
 (42 12)  (96 284)  (96 284)  LC_6 Logic Functioning bit
 (16 13)  (70 285)  (70 285)  routing T_1_17.sp12_v_b_8 <X> T_1_17.lc_trk_g3_0
 (17 13)  (71 285)  (71 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (40 13)  (94 285)  (94 285)  LC_6 Logic Functioning bit
 (42 13)  (96 285)  (96 285)  LC_6 Logic Functioning bit
 (1 14)  (55 286)  (55 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (16 14)  (70 286)  (70 286)  routing T_1_17.sp12_v_t_10 <X> T_1_17.lc_trk_g3_5
 (17 14)  (71 286)  (71 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (79 286)  (79 286)  routing T_1_17.sp4_v_b_38 <X> T_1_17.lc_trk_g3_6
 (26 14)  (80 286)  (80 286)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (81 286)  (81 286)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (82 286)  (82 286)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 286)  (83 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 286)  (84 286)  routing T_1_17.lc_trk_g3_5 <X> T_1_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 286)  (86 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 286)  (87 286)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 286)  (88 286)  routing T_1_17.lc_trk_g3_1 <X> T_1_17.wire_logic_cluster/lc_7/in_3
 (42 14)  (96 286)  (96 286)  LC_7 Logic Functioning bit
 (43 14)  (97 286)  (97 286)  LC_7 Logic Functioning bit
 (50 14)  (104 286)  (104 286)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (54 287)  (54 287)  routing T_1_17.glb_netwk_2 <X> T_1_17.wire_logic_cluster/lc_7/s_r
 (4 15)  (58 287)  (58 287)  routing T_1_17.sp4_h_r_1 <X> T_1_17.sp4_h_l_44
 (6 15)  (60 287)  (60 287)  routing T_1_17.sp4_h_r_1 <X> T_1_17.sp4_h_l_44
 (22 15)  (76 287)  (76 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (77 287)  (77 287)  routing T_1_17.sp4_v_b_38 <X> T_1_17.lc_trk_g3_6
 (25 15)  (79 287)  (79 287)  routing T_1_17.sp4_v_b_38 <X> T_1_17.lc_trk_g3_6
 (26 15)  (80 287)  (80 287)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 287)  (83 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (91 287)  (91 287)  LC_7 Logic Functioning bit
 (38 15)  (92 287)  (92 287)  LC_7 Logic Functioning bit
 (40 15)  (94 287)  (94 287)  LC_7 Logic Functioning bit
 (42 15)  (96 287)  (96 287)  LC_7 Logic Functioning bit


LogicTile_2_17

 (4 0)  (112 272)  (112 272)  routing T_2_17.sp4_v_t_41 <X> T_2_17.sp4_v_b_0
 (5 0)  (113 272)  (113 272)  routing T_2_17.sp4_v_b_6 <X> T_2_17.sp4_h_r_0
 (6 0)  (114 272)  (114 272)  routing T_2_17.sp4_v_t_41 <X> T_2_17.sp4_v_b_0
 (14 0)  (122 272)  (122 272)  routing T_2_17.sp4_h_r_8 <X> T_2_17.lc_trk_g0_0
 (21 0)  (129 272)  (129 272)  routing T_2_17.bnr_op_3 <X> T_2_17.lc_trk_g0_3
 (22 0)  (130 272)  (130 272)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (133 272)  (133 272)  routing T_2_17.bnr_op_2 <X> T_2_17.lc_trk_g0_2
 (28 0)  (136 272)  (136 272)  routing T_2_17.lc_trk_g2_1 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 272)  (137 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 272)  (140 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (143 272)  (143 272)  routing T_2_17.lc_trk_g1_5 <X> T_2_17.input_2_0
 (36 0)  (144 272)  (144 272)  LC_0 Logic Functioning bit
 (37 0)  (145 272)  (145 272)  LC_0 Logic Functioning bit
 (38 0)  (146 272)  (146 272)  LC_0 Logic Functioning bit
 (39 0)  (147 272)  (147 272)  LC_0 Logic Functioning bit
 (46 0)  (154 272)  (154 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (112 273)  (112 273)  routing T_2_17.sp4_v_b_6 <X> T_2_17.sp4_h_r_0
 (6 1)  (114 273)  (114 273)  routing T_2_17.sp4_v_b_6 <X> T_2_17.sp4_h_r_0
 (15 1)  (123 273)  (123 273)  routing T_2_17.sp4_h_r_8 <X> T_2_17.lc_trk_g0_0
 (16 1)  (124 273)  (124 273)  routing T_2_17.sp4_h_r_8 <X> T_2_17.lc_trk_g0_0
 (17 1)  (125 273)  (125 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (129 273)  (129 273)  routing T_2_17.bnr_op_3 <X> T_2_17.lc_trk_g0_3
 (22 1)  (130 273)  (130 273)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (133 273)  (133 273)  routing T_2_17.bnr_op_2 <X> T_2_17.lc_trk_g0_2
 (26 1)  (134 273)  (134 273)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 273)  (135 273)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 273)  (137 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 273)  (139 273)  routing T_2_17.lc_trk_g0_3 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 273)  (140 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (142 273)  (142 273)  routing T_2_17.lc_trk_g1_5 <X> T_2_17.input_2_0
 (40 1)  (148 273)  (148 273)  LC_0 Logic Functioning bit
 (41 1)  (149 273)  (149 273)  LC_0 Logic Functioning bit
 (42 1)  (150 273)  (150 273)  LC_0 Logic Functioning bit
 (43 1)  (151 273)  (151 273)  LC_0 Logic Functioning bit
 (0 2)  (108 274)  (108 274)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (1 2)  (109 274)  (109 274)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (2 2)  (110 274)  (110 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (121 274)  (121 274)  routing T_2_17.sp4_h_r_2 <X> T_2_17.sp4_v_t_39
 (14 2)  (122 274)  (122 274)  routing T_2_17.wire_logic_cluster/lc_4/out <X> T_2_17.lc_trk_g0_4
 (25 2)  (133 274)  (133 274)  routing T_2_17.sp4_v_b_6 <X> T_2_17.lc_trk_g0_6
 (29 2)  (137 274)  (137 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 274)  (138 274)  routing T_2_17.lc_trk_g0_4 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (139 274)  (139 274)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 274)  (140 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 274)  (141 274)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 274)  (142 274)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 274)  (144 274)  LC_1 Logic Functioning bit
 (37 2)  (145 274)  (145 274)  LC_1 Logic Functioning bit
 (38 2)  (146 274)  (146 274)  LC_1 Logic Functioning bit
 (39 2)  (147 274)  (147 274)  LC_1 Logic Functioning bit
 (0 3)  (108 275)  (108 275)  routing T_2_17.glb_netwk_7 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (8 3)  (116 275)  (116 275)  routing T_2_17.sp4_h_r_1 <X> T_2_17.sp4_v_t_36
 (9 3)  (117 275)  (117 275)  routing T_2_17.sp4_h_r_1 <X> T_2_17.sp4_v_t_36
 (12 3)  (120 275)  (120 275)  routing T_2_17.sp4_h_r_2 <X> T_2_17.sp4_v_t_39
 (17 3)  (125 275)  (125 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (130 275)  (130 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (131 275)  (131 275)  routing T_2_17.sp4_v_b_6 <X> T_2_17.lc_trk_g0_6
 (27 3)  (135 275)  (135 275)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 275)  (136 275)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 275)  (137 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 275)  (139 275)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (145 275)  (145 275)  LC_1 Logic Functioning bit
 (39 3)  (147 275)  (147 275)  LC_1 Logic Functioning bit
 (40 3)  (148 275)  (148 275)  LC_1 Logic Functioning bit
 (42 3)  (150 275)  (150 275)  LC_1 Logic Functioning bit
 (0 4)  (108 276)  (108 276)  routing T_2_17.glb_netwk_5 <X> T_2_17.wire_logic_cluster/lc_7/cen
 (1 4)  (109 276)  (109 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (12 4)  (120 276)  (120 276)  routing T_2_17.sp4_v_t_40 <X> T_2_17.sp4_h_r_5
 (21 4)  (129 276)  (129 276)  routing T_2_17.wire_logic_cluster/lc_3/out <X> T_2_17.lc_trk_g1_3
 (22 4)  (130 276)  (130 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (140 276)  (140 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (144 276)  (144 276)  LC_2 Logic Functioning bit
 (37 4)  (145 276)  (145 276)  LC_2 Logic Functioning bit
 (38 4)  (146 276)  (146 276)  LC_2 Logic Functioning bit
 (43 4)  (151 276)  (151 276)  LC_2 Logic Functioning bit
 (46 4)  (154 276)  (154 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (158 276)  (158 276)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (134 277)  (134 277)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (135 277)  (135 277)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 277)  (137 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (139 277)  (139 277)  routing T_2_17.lc_trk_g0_3 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (144 277)  (144 277)  LC_2 Logic Functioning bit
 (37 5)  (145 277)  (145 277)  LC_2 Logic Functioning bit
 (39 5)  (147 277)  (147 277)  LC_2 Logic Functioning bit
 (42 5)  (150 277)  (150 277)  LC_2 Logic Functioning bit
 (17 6)  (125 278)  (125 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (126 278)  (126 278)  routing T_2_17.wire_logic_cluster/lc_5/out <X> T_2_17.lc_trk_g1_5
 (25 6)  (133 278)  (133 278)  routing T_2_17.wire_logic_cluster/lc_6/out <X> T_2_17.lc_trk_g1_6
 (26 6)  (134 278)  (134 278)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (137 278)  (137 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (139 278)  (139 278)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 278)  (140 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (148 278)  (148 278)  LC_3 Logic Functioning bit
 (41 6)  (149 278)  (149 278)  LC_3 Logic Functioning bit
 (42 6)  (150 278)  (150 278)  LC_3 Logic Functioning bit
 (43 6)  (151 278)  (151 278)  LC_3 Logic Functioning bit
 (22 7)  (130 279)  (130 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (134 279)  (134 279)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (136 279)  (136 279)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 279)  (137 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (139 279)  (139 279)  routing T_2_17.lc_trk_g0_6 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (144 279)  (144 279)  LC_3 Logic Functioning bit
 (37 7)  (145 279)  (145 279)  LC_3 Logic Functioning bit
 (38 7)  (146 279)  (146 279)  LC_3 Logic Functioning bit
 (39 7)  (147 279)  (147 279)  LC_3 Logic Functioning bit
 (5 8)  (113 280)  (113 280)  routing T_2_17.sp4_v_t_43 <X> T_2_17.sp4_h_r_6
 (8 8)  (116 280)  (116 280)  routing T_2_17.sp4_v_b_7 <X> T_2_17.sp4_h_r_7
 (9 8)  (117 280)  (117 280)  routing T_2_17.sp4_v_b_7 <X> T_2_17.sp4_h_r_7
 (17 8)  (125 280)  (125 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 280)  (126 280)  routing T_2_17.wire_logic_cluster/lc_1/out <X> T_2_17.lc_trk_g2_1
 (26 8)  (134 280)  (134 280)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (36 8)  (144 280)  (144 280)  LC_4 Logic Functioning bit
 (38 8)  (146 280)  (146 280)  LC_4 Logic Functioning bit
 (41 8)  (149 280)  (149 280)  LC_4 Logic Functioning bit
 (43 8)  (151 280)  (151 280)  LC_4 Logic Functioning bit
 (45 8)  (153 280)  (153 280)  LC_4 Logic Functioning bit
 (26 9)  (134 281)  (134 281)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 281)  (135 281)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 281)  (136 281)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 281)  (137 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (145 281)  (145 281)  LC_4 Logic Functioning bit
 (39 9)  (147 281)  (147 281)  LC_4 Logic Functioning bit
 (40 9)  (148 281)  (148 281)  LC_4 Logic Functioning bit
 (42 9)  (150 281)  (150 281)  LC_4 Logic Functioning bit
 (14 10)  (122 282)  (122 282)  routing T_2_17.sp4_v_b_36 <X> T_2_17.lc_trk_g2_4
 (22 10)  (130 282)  (130 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (131 282)  (131 282)  routing T_2_17.sp4_v_b_47 <X> T_2_17.lc_trk_g2_7
 (24 10)  (132 282)  (132 282)  routing T_2_17.sp4_v_b_47 <X> T_2_17.lc_trk_g2_7
 (26 10)  (134 282)  (134 282)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (136 282)  (136 282)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 282)  (137 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 282)  (138 282)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 282)  (140 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (144 282)  (144 282)  LC_5 Logic Functioning bit
 (38 10)  (146 282)  (146 282)  LC_5 Logic Functioning bit
 (41 10)  (149 282)  (149 282)  LC_5 Logic Functioning bit
 (43 10)  (151 282)  (151 282)  LC_5 Logic Functioning bit
 (47 10)  (155 282)  (155 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (122 283)  (122 283)  routing T_2_17.sp4_v_b_36 <X> T_2_17.lc_trk_g2_4
 (16 11)  (124 283)  (124 283)  routing T_2_17.sp4_v_b_36 <X> T_2_17.lc_trk_g2_4
 (17 11)  (125 283)  (125 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (134 283)  (134 283)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (135 283)  (135 283)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 283)  (137 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (139 283)  (139 283)  routing T_2_17.lc_trk_g0_2 <X> T_2_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (144 283)  (144 283)  LC_5 Logic Functioning bit
 (37 11)  (145 283)  (145 283)  LC_5 Logic Functioning bit
 (38 11)  (146 283)  (146 283)  LC_5 Logic Functioning bit
 (39 11)  (147 283)  (147 283)  LC_5 Logic Functioning bit
 (12 12)  (120 284)  (120 284)  routing T_2_17.sp4_v_b_11 <X> T_2_17.sp4_h_r_11
 (14 12)  (122 284)  (122 284)  routing T_2_17.sp4_v_t_21 <X> T_2_17.lc_trk_g3_0
 (25 12)  (133 284)  (133 284)  routing T_2_17.rgt_op_2 <X> T_2_17.lc_trk_g3_2
 (26 12)  (134 284)  (134 284)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (32 12)  (140 284)  (140 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 284)  (141 284)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 284)  (142 284)  routing T_2_17.lc_trk_g3_0 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (143 284)  (143 284)  routing T_2_17.lc_trk_g0_4 <X> T_2_17.input_2_6
 (37 12)  (145 284)  (145 284)  LC_6 Logic Functioning bit
 (38 12)  (146 284)  (146 284)  LC_6 Logic Functioning bit
 (40 12)  (148 284)  (148 284)  LC_6 Logic Functioning bit
 (43 12)  (151 284)  (151 284)  LC_6 Logic Functioning bit
 (11 13)  (119 285)  (119 285)  routing T_2_17.sp4_v_b_11 <X> T_2_17.sp4_h_r_11
 (14 13)  (122 285)  (122 285)  routing T_2_17.sp4_v_t_21 <X> T_2_17.lc_trk_g3_0
 (16 13)  (124 285)  (124 285)  routing T_2_17.sp4_v_t_21 <X> T_2_17.lc_trk_g3_0
 (17 13)  (125 285)  (125 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (130 285)  (130 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (132 285)  (132 285)  routing T_2_17.rgt_op_2 <X> T_2_17.lc_trk_g3_2
 (26 13)  (134 285)  (134 285)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 285)  (135 285)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 285)  (136 285)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 285)  (137 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (140 285)  (140 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (144 285)  (144 285)  LC_6 Logic Functioning bit
 (39 13)  (147 285)  (147 285)  LC_6 Logic Functioning bit
 (41 13)  (149 285)  (149 285)  LC_6 Logic Functioning bit
 (42 13)  (150 285)  (150 285)  LC_6 Logic Functioning bit
 (0 14)  (108 286)  (108 286)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 286)  (109 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (116 286)  (116 286)  routing T_2_17.sp4_v_t_47 <X> T_2_17.sp4_h_l_47
 (9 14)  (117 286)  (117 286)  routing T_2_17.sp4_v_t_47 <X> T_2_17.sp4_h_l_47
 (22 14)  (130 286)  (130 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (136 286)  (136 286)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 286)  (137 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 286)  (138 286)  routing T_2_17.lc_trk_g2_4 <X> T_2_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 286)  (140 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (144 286)  (144 286)  LC_7 Logic Functioning bit
 (39 14)  (147 286)  (147 286)  LC_7 Logic Functioning bit
 (41 14)  (149 286)  (149 286)  LC_7 Logic Functioning bit
 (42 14)  (150 286)  (150 286)  LC_7 Logic Functioning bit
 (50 14)  (158 286)  (158 286)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (108 287)  (108 287)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/s_r
 (26 15)  (134 287)  (134 287)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (135 287)  (135 287)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 287)  (136 287)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 287)  (137 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (139 287)  (139 287)  routing T_2_17.lc_trk_g0_2 <X> T_2_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (144 287)  (144 287)  LC_7 Logic Functioning bit
 (39 15)  (147 287)  (147 287)  LC_7 Logic Functioning bit
 (41 15)  (149 287)  (149 287)  LC_7 Logic Functioning bit
 (42 15)  (150 287)  (150 287)  LC_7 Logic Functioning bit
 (46 15)  (154 287)  (154 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_17

 (15 0)  (177 272)  (177 272)  routing T_3_17.bot_op_1 <X> T_3_17.lc_trk_g0_1
 (17 0)  (179 272)  (179 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (183 272)  (183 272)  routing T_3_17.wire_logic_cluster/lc_3/out <X> T_3_17.lc_trk_g0_3
 (22 0)  (184 272)  (184 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (191 272)  (191 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 272)  (194 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (197 272)  (197 272)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.input_2_0
 (36 0)  (198 272)  (198 272)  LC_0 Logic Functioning bit
 (37 0)  (199 272)  (199 272)  LC_0 Logic Functioning bit
 (38 0)  (200 272)  (200 272)  LC_0 Logic Functioning bit
 (39 0)  (201 272)  (201 272)  LC_0 Logic Functioning bit
 (15 1)  (177 273)  (177 273)  routing T_3_17.bot_op_0 <X> T_3_17.lc_trk_g0_0
 (17 1)  (179 273)  (179 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (184 273)  (184 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (185 273)  (185 273)  routing T_3_17.sp12_h_r_10 <X> T_3_17.lc_trk_g0_2
 (27 1)  (189 273)  (189 273)  routing T_3_17.lc_trk_g3_1 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (190 273)  (190 273)  routing T_3_17.lc_trk_g3_1 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 273)  (191 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (193 273)  (193 273)  routing T_3_17.lc_trk_g0_3 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 273)  (194 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (196 273)  (196 273)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.input_2_0
 (40 1)  (202 273)  (202 273)  LC_0 Logic Functioning bit
 (41 1)  (203 273)  (203 273)  LC_0 Logic Functioning bit
 (42 1)  (204 273)  (204 273)  LC_0 Logic Functioning bit
 (43 1)  (205 273)  (205 273)  LC_0 Logic Functioning bit
 (0 2)  (162 274)  (162 274)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (1 2)  (163 274)  (163 274)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (2 2)  (164 274)  (164 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (176 274)  (176 274)  routing T_3_17.wire_logic_cluster/lc_4/out <X> T_3_17.lc_trk_g0_4
 (27 2)  (189 274)  (189 274)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 274)  (191 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 274)  (194 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 274)  (195 274)  routing T_3_17.lc_trk_g2_0 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 274)  (202 274)  LC_1 Logic Functioning bit
 (41 2)  (203 274)  (203 274)  LC_1 Logic Functioning bit
 (42 2)  (204 274)  (204 274)  LC_1 Logic Functioning bit
 (43 2)  (205 274)  (205 274)  LC_1 Logic Functioning bit
 (0 3)  (162 275)  (162 275)  routing T_3_17.glb_netwk_7 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (17 3)  (179 275)  (179 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (188 275)  (188 275)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (189 275)  (189 275)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 275)  (190 275)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 275)  (191 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (192 275)  (192 275)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (198 275)  (198 275)  LC_1 Logic Functioning bit
 (37 3)  (199 275)  (199 275)  LC_1 Logic Functioning bit
 (38 3)  (200 275)  (200 275)  LC_1 Logic Functioning bit
 (39 3)  (201 275)  (201 275)  LC_1 Logic Functioning bit
 (0 4)  (162 276)  (162 276)  routing T_3_17.glb_netwk_5 <X> T_3_17.wire_logic_cluster/lc_7/cen
 (1 4)  (163 276)  (163 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 4)  (176 276)  (176 276)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g1_0
 (21 4)  (183 276)  (183 276)  routing T_3_17.sp4_h_r_19 <X> T_3_17.lc_trk_g1_3
 (22 4)  (184 276)  (184 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (185 276)  (185 276)  routing T_3_17.sp4_h_r_19 <X> T_3_17.lc_trk_g1_3
 (24 4)  (186 276)  (186 276)  routing T_3_17.sp4_h_r_19 <X> T_3_17.lc_trk_g1_3
 (29 4)  (191 276)  (191 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 276)  (194 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (198 276)  (198 276)  LC_2 Logic Functioning bit
 (37 4)  (199 276)  (199 276)  LC_2 Logic Functioning bit
 (38 4)  (200 276)  (200 276)  LC_2 Logic Functioning bit
 (43 4)  (205 276)  (205 276)  LC_2 Logic Functioning bit
 (50 4)  (212 276)  (212 276)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (176 277)  (176 277)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g1_0
 (15 5)  (177 277)  (177 277)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g1_0
 (16 5)  (178 277)  (178 277)  routing T_3_17.sp4_h_l_5 <X> T_3_17.lc_trk_g1_0
 (17 5)  (179 277)  (179 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (183 277)  (183 277)  routing T_3_17.sp4_h_r_19 <X> T_3_17.lc_trk_g1_3
 (31 5)  (193 277)  (193 277)  routing T_3_17.lc_trk_g0_3 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (198 277)  (198 277)  LC_2 Logic Functioning bit
 (37 5)  (199 277)  (199 277)  LC_2 Logic Functioning bit
 (38 5)  (200 277)  (200 277)  LC_2 Logic Functioning bit
 (43 5)  (205 277)  (205 277)  LC_2 Logic Functioning bit
 (17 6)  (179 278)  (179 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (180 278)  (180 278)  routing T_3_17.wire_logic_cluster/lc_5/out <X> T_3_17.lc_trk_g1_5
 (25 6)  (187 278)  (187 278)  routing T_3_17.wire_logic_cluster/lc_6/out <X> T_3_17.lc_trk_g1_6
 (29 6)  (191 278)  (191 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 278)  (192 278)  routing T_3_17.lc_trk_g0_4 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 278)  (194 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (198 278)  (198 278)  LC_3 Logic Functioning bit
 (37 6)  (199 278)  (199 278)  LC_3 Logic Functioning bit
 (38 6)  (200 278)  (200 278)  LC_3 Logic Functioning bit
 (39 6)  (201 278)  (201 278)  LC_3 Logic Functioning bit
 (17 7)  (179 279)  (179 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (184 279)  (184 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (189 279)  (189 279)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 279)  (191 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (193 279)  (193 279)  routing T_3_17.lc_trk_g0_2 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (199 279)  (199 279)  LC_3 Logic Functioning bit
 (39 7)  (201 279)  (201 279)  LC_3 Logic Functioning bit
 (40 7)  (202 279)  (202 279)  LC_3 Logic Functioning bit
 (42 7)  (204 279)  (204 279)  LC_3 Logic Functioning bit
 (36 8)  (198 280)  (198 280)  LC_4 Logic Functioning bit
 (38 8)  (200 280)  (200 280)  LC_4 Logic Functioning bit
 (41 8)  (203 280)  (203 280)  LC_4 Logic Functioning bit
 (43 8)  (205 280)  (205 280)  LC_4 Logic Functioning bit
 (45 8)  (207 280)  (207 280)  LC_4 Logic Functioning bit
 (14 9)  (176 281)  (176 281)  routing T_3_17.sp4_r_v_b_32 <X> T_3_17.lc_trk_g2_0
 (17 9)  (179 281)  (179 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (188 281)  (188 281)  routing T_3_17.lc_trk_g0_2 <X> T_3_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 281)  (191 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (199 281)  (199 281)  LC_4 Logic Functioning bit
 (39 9)  (201 281)  (201 281)  LC_4 Logic Functioning bit
 (40 9)  (202 281)  (202 281)  LC_4 Logic Functioning bit
 (42 9)  (204 281)  (204 281)  LC_4 Logic Functioning bit
 (11 10)  (173 282)  (173 282)  routing T_3_17.sp4_v_b_0 <X> T_3_17.sp4_v_t_45
 (13 10)  (175 282)  (175 282)  routing T_3_17.sp4_v_b_0 <X> T_3_17.sp4_v_t_45
 (26 10)  (188 282)  (188 282)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (191 282)  (191 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 282)  (193 282)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 282)  (194 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 282)  (195 282)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 282)  (196 282)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 282)  (198 282)  LC_5 Logic Functioning bit
 (38 10)  (200 282)  (200 282)  LC_5 Logic Functioning bit
 (41 10)  (203 282)  (203 282)  LC_5 Logic Functioning bit
 (43 10)  (205 282)  (205 282)  LC_5 Logic Functioning bit
 (26 11)  (188 283)  (188 283)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (189 283)  (189 283)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 283)  (191 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 283)  (193 283)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (198 283)  (198 283)  LC_5 Logic Functioning bit
 (37 11)  (199 283)  (199 283)  LC_5 Logic Functioning bit
 (38 11)  (200 283)  (200 283)  LC_5 Logic Functioning bit
 (39 11)  (201 283)  (201 283)  LC_5 Logic Functioning bit
 (17 12)  (179 284)  (179 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (180 284)  (180 284)  routing T_3_17.wire_logic_cluster/lc_1/out <X> T_3_17.lc_trk_g3_1
 (25 12)  (187 284)  (187 284)  routing T_3_17.sp4_h_r_34 <X> T_3_17.lc_trk_g3_2
 (32 12)  (194 284)  (194 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 284)  (196 284)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 284)  (197 284)  routing T_3_17.lc_trk_g0_4 <X> T_3_17.input_2_6
 (37 12)  (199 284)  (199 284)  LC_6 Logic Functioning bit
 (38 12)  (200 284)  (200 284)  LC_6 Logic Functioning bit
 (40 12)  (202 284)  (202 284)  LC_6 Logic Functioning bit
 (43 12)  (205 284)  (205 284)  LC_6 Logic Functioning bit
 (22 13)  (184 285)  (184 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (185 285)  (185 285)  routing T_3_17.sp4_h_r_34 <X> T_3_17.lc_trk_g3_2
 (24 13)  (186 285)  (186 285)  routing T_3_17.sp4_h_r_34 <X> T_3_17.lc_trk_g3_2
 (26 13)  (188 285)  (188 285)  routing T_3_17.lc_trk_g0_2 <X> T_3_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 285)  (191 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (194 285)  (194 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (198 285)  (198 285)  LC_6 Logic Functioning bit
 (39 13)  (201 285)  (201 285)  LC_6 Logic Functioning bit
 (41 13)  (203 285)  (203 285)  LC_6 Logic Functioning bit
 (42 13)  (204 285)  (204 285)  LC_6 Logic Functioning bit
 (0 14)  (162 286)  (162 286)  routing T_3_17.glb_netwk_6 <X> T_3_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 286)  (163 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (184 286)  (184 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (185 286)  (185 286)  routing T_3_17.sp4_h_r_31 <X> T_3_17.lc_trk_g3_7
 (24 14)  (186 286)  (186 286)  routing T_3_17.sp4_h_r_31 <X> T_3_17.lc_trk_g3_7
 (26 14)  (188 286)  (188 286)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (191 286)  (191 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 286)  (193 286)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 286)  (194 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 286)  (195 286)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 286)  (196 286)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 286)  (198 286)  LC_7 Logic Functioning bit
 (39 14)  (201 286)  (201 286)  LC_7 Logic Functioning bit
 (41 14)  (203 286)  (203 286)  LC_7 Logic Functioning bit
 (42 14)  (204 286)  (204 286)  LC_7 Logic Functioning bit
 (50 14)  (212 286)  (212 286)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (162 287)  (162 287)  routing T_3_17.glb_netwk_6 <X> T_3_17.wire_logic_cluster/lc_7/s_r
 (21 15)  (183 287)  (183 287)  routing T_3_17.sp4_h_r_31 <X> T_3_17.lc_trk_g3_7
 (27 15)  (189 287)  (189 287)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 287)  (191 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 287)  (193 287)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 287)  (198 287)  LC_7 Logic Functioning bit
 (39 15)  (201 287)  (201 287)  LC_7 Logic Functioning bit
 (41 15)  (203 287)  (203 287)  LC_7 Logic Functioning bit
 (42 15)  (204 287)  (204 287)  LC_7 Logic Functioning bit


LogicTile_4_17

 (27 0)  (243 272)  (243 272)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 272)  (244 272)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 272)  (245 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 272)  (248 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (252 272)  (252 272)  LC_0 Logic Functioning bit
 (39 0)  (255 272)  (255 272)  LC_0 Logic Functioning bit
 (41 0)  (257 272)  (257 272)  LC_0 Logic Functioning bit
 (42 0)  (258 272)  (258 272)  LC_0 Logic Functioning bit
 (44 0)  (260 272)  (260 272)  LC_0 Logic Functioning bit
 (45 0)  (261 272)  (261 272)  LC_0 Logic Functioning bit
 (30 1)  (246 273)  (246 273)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 273)  (248 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (249 273)  (249 273)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.input_2_0
 (34 1)  (250 273)  (250 273)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.input_2_0
 (35 1)  (251 273)  (251 273)  routing T_4_17.lc_trk_g3_3 <X> T_4_17.input_2_0
 (36 1)  (252 273)  (252 273)  LC_0 Logic Functioning bit
 (39 1)  (255 273)  (255 273)  LC_0 Logic Functioning bit
 (41 1)  (257 273)  (257 273)  LC_0 Logic Functioning bit
 (42 1)  (258 273)  (258 273)  LC_0 Logic Functioning bit
 (49 1)  (265 273)  (265 273)  Carry_In_Mux bit 

 (0 2)  (216 274)  (216 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (1 2)  (217 274)  (217 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (218 274)  (218 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (221 274)  (221 274)  routing T_4_17.sp4_v_t_43 <X> T_4_17.sp4_h_l_37
 (12 2)  (228 274)  (228 274)  routing T_4_17.sp4_v_t_45 <X> T_4_17.sp4_h_l_39
 (25 2)  (241 274)  (241 274)  routing T_4_17.sp12_h_l_5 <X> T_4_17.lc_trk_g0_6
 (27 2)  (243 274)  (243 274)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 274)  (245 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 274)  (246 274)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 274)  (248 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (251 274)  (251 274)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.input_2_1
 (36 2)  (252 274)  (252 274)  LC_1 Logic Functioning bit
 (39 2)  (255 274)  (255 274)  LC_1 Logic Functioning bit
 (41 2)  (257 274)  (257 274)  LC_1 Logic Functioning bit
 (42 2)  (258 274)  (258 274)  LC_1 Logic Functioning bit
 (44 2)  (260 274)  (260 274)  LC_1 Logic Functioning bit
 (45 2)  (261 274)  (261 274)  LC_1 Logic Functioning bit
 (0 3)  (216 275)  (216 275)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (3 3)  (219 275)  (219 275)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_h_l_23
 (4 3)  (220 275)  (220 275)  routing T_4_17.sp4_v_t_43 <X> T_4_17.sp4_h_l_37
 (6 3)  (222 275)  (222 275)  routing T_4_17.sp4_v_t_43 <X> T_4_17.sp4_h_l_37
 (11 3)  (227 275)  (227 275)  routing T_4_17.sp4_v_t_45 <X> T_4_17.sp4_h_l_39
 (13 3)  (229 275)  (229 275)  routing T_4_17.sp4_v_t_45 <X> T_4_17.sp4_h_l_39
 (22 3)  (238 275)  (238 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (240 275)  (240 275)  routing T_4_17.sp12_h_l_5 <X> T_4_17.lc_trk_g0_6
 (25 3)  (241 275)  (241 275)  routing T_4_17.sp12_h_l_5 <X> T_4_17.lc_trk_g0_6
 (30 3)  (246 275)  (246 275)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (248 275)  (248 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (250 275)  (250 275)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.input_2_1
 (36 3)  (252 275)  (252 275)  LC_1 Logic Functioning bit
 (39 3)  (255 275)  (255 275)  LC_1 Logic Functioning bit
 (41 3)  (257 275)  (257 275)  LC_1 Logic Functioning bit
 (42 3)  (258 275)  (258 275)  LC_1 Logic Functioning bit
 (46 3)  (262 275)  (262 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (216 276)  (216 276)  routing T_4_17.glb_netwk_5 <X> T_4_17.wire_logic_cluster/lc_7/cen
 (1 4)  (217 276)  (217 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 4)  (230 276)  (230 276)  routing T_4_17.lft_op_0 <X> T_4_17.lc_trk_g1_0
 (25 4)  (241 276)  (241 276)  routing T_4_17.lft_op_2 <X> T_4_17.lc_trk_g1_2
 (27 4)  (243 276)  (243 276)  routing T_4_17.lc_trk_g1_0 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 276)  (245 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 276)  (248 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (251 276)  (251 276)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.input_2_2
 (36 4)  (252 276)  (252 276)  LC_2 Logic Functioning bit
 (39 4)  (255 276)  (255 276)  LC_2 Logic Functioning bit
 (41 4)  (257 276)  (257 276)  LC_2 Logic Functioning bit
 (42 4)  (258 276)  (258 276)  LC_2 Logic Functioning bit
 (44 4)  (260 276)  (260 276)  LC_2 Logic Functioning bit
 (45 4)  (261 276)  (261 276)  LC_2 Logic Functioning bit
 (15 5)  (231 277)  (231 277)  routing T_4_17.lft_op_0 <X> T_4_17.lc_trk_g1_0
 (17 5)  (233 277)  (233 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (238 277)  (238 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (240 277)  (240 277)  routing T_4_17.lft_op_2 <X> T_4_17.lc_trk_g1_2
 (32 5)  (248 277)  (248 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (250 277)  (250 277)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.input_2_2
 (36 5)  (252 277)  (252 277)  LC_2 Logic Functioning bit
 (39 5)  (255 277)  (255 277)  LC_2 Logic Functioning bit
 (41 5)  (257 277)  (257 277)  LC_2 Logic Functioning bit
 (42 5)  (258 277)  (258 277)  LC_2 Logic Functioning bit
 (5 6)  (221 278)  (221 278)  routing T_4_17.sp4_v_t_38 <X> T_4_17.sp4_h_l_38
 (8 6)  (224 278)  (224 278)  routing T_4_17.sp4_v_t_41 <X> T_4_17.sp4_h_l_41
 (9 6)  (225 278)  (225 278)  routing T_4_17.sp4_v_t_41 <X> T_4_17.sp4_h_l_41
 (12 6)  (228 278)  (228 278)  routing T_4_17.sp4_v_t_40 <X> T_4_17.sp4_h_l_40
 (14 6)  (230 278)  (230 278)  routing T_4_17.sp4_v_b_4 <X> T_4_17.lc_trk_g1_4
 (15 6)  (231 278)  (231 278)  routing T_4_17.lft_op_5 <X> T_4_17.lc_trk_g1_5
 (17 6)  (233 278)  (233 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (234 278)  (234 278)  routing T_4_17.lft_op_5 <X> T_4_17.lc_trk_g1_5
 (21 6)  (237 278)  (237 278)  routing T_4_17.lft_op_7 <X> T_4_17.lc_trk_g1_7
 (22 6)  (238 278)  (238 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (240 278)  (240 278)  routing T_4_17.lft_op_7 <X> T_4_17.lc_trk_g1_7
 (28 6)  (244 278)  (244 278)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 278)  (245 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 278)  (246 278)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 278)  (248 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 278)  (252 278)  LC_3 Logic Functioning bit
 (39 6)  (255 278)  (255 278)  LC_3 Logic Functioning bit
 (41 6)  (257 278)  (257 278)  LC_3 Logic Functioning bit
 (42 6)  (258 278)  (258 278)  LC_3 Logic Functioning bit
 (44 6)  (260 278)  (260 278)  LC_3 Logic Functioning bit
 (45 6)  (261 278)  (261 278)  LC_3 Logic Functioning bit
 (6 7)  (222 279)  (222 279)  routing T_4_17.sp4_v_t_38 <X> T_4_17.sp4_h_l_38
 (11 7)  (227 279)  (227 279)  routing T_4_17.sp4_v_t_40 <X> T_4_17.sp4_h_l_40
 (16 7)  (232 279)  (232 279)  routing T_4_17.sp4_v_b_4 <X> T_4_17.lc_trk_g1_4
 (17 7)  (233 279)  (233 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (30 7)  (246 279)  (246 279)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (248 279)  (248 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (250 279)  (250 279)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.input_2_3
 (35 7)  (251 279)  (251 279)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.input_2_3
 (36 7)  (252 279)  (252 279)  LC_3 Logic Functioning bit
 (39 7)  (255 279)  (255 279)  LC_3 Logic Functioning bit
 (41 7)  (257 279)  (257 279)  LC_3 Logic Functioning bit
 (42 7)  (258 279)  (258 279)  LC_3 Logic Functioning bit
 (21 8)  (237 280)  (237 280)  routing T_4_17.sp4_h_r_35 <X> T_4_17.lc_trk_g2_3
 (22 8)  (238 280)  (238 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (239 280)  (239 280)  routing T_4_17.sp4_h_r_35 <X> T_4_17.lc_trk_g2_3
 (24 8)  (240 280)  (240 280)  routing T_4_17.sp4_h_r_35 <X> T_4_17.lc_trk_g2_3
 (27 8)  (243 280)  (243 280)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 280)  (244 280)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 280)  (245 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (248 280)  (248 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (251 280)  (251 280)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.input_2_4
 (36 8)  (252 280)  (252 280)  LC_4 Logic Functioning bit
 (39 8)  (255 280)  (255 280)  LC_4 Logic Functioning bit
 (41 8)  (257 280)  (257 280)  LC_4 Logic Functioning bit
 (42 8)  (258 280)  (258 280)  LC_4 Logic Functioning bit
 (44 8)  (260 280)  (260 280)  LC_4 Logic Functioning bit
 (45 8)  (261 280)  (261 280)  LC_4 Logic Functioning bit
 (22 9)  (238 281)  (238 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (240 281)  (240 281)  routing T_4_17.tnr_op_2 <X> T_4_17.lc_trk_g2_2
 (32 9)  (248 281)  (248 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (251 281)  (251 281)  routing T_4_17.lc_trk_g0_6 <X> T_4_17.input_2_4
 (36 9)  (252 281)  (252 281)  LC_4 Logic Functioning bit
 (39 9)  (255 281)  (255 281)  LC_4 Logic Functioning bit
 (41 9)  (257 281)  (257 281)  LC_4 Logic Functioning bit
 (42 9)  (258 281)  (258 281)  LC_4 Logic Functioning bit
 (3 10)  (219 282)  (219 282)  routing T_4_17.sp12_v_t_22 <X> T_4_17.sp12_h_l_22
 (5 10)  (221 282)  (221 282)  routing T_4_17.sp4_v_t_37 <X> T_4_17.sp4_h_l_43
 (8 10)  (224 282)  (224 282)  routing T_4_17.sp4_v_t_36 <X> T_4_17.sp4_h_l_42
 (9 10)  (225 282)  (225 282)  routing T_4_17.sp4_v_t_36 <X> T_4_17.sp4_h_l_42
 (10 10)  (226 282)  (226 282)  routing T_4_17.sp4_v_t_36 <X> T_4_17.sp4_h_l_42
 (22 10)  (238 282)  (238 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (240 282)  (240 282)  routing T_4_17.tnr_op_7 <X> T_4_17.lc_trk_g2_7
 (25 10)  (241 282)  (241 282)  routing T_4_17.sp4_h_r_38 <X> T_4_17.lc_trk_g2_6
 (28 10)  (244 282)  (244 282)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 282)  (245 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 282)  (248 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (251 282)  (251 282)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.input_2_5
 (36 10)  (252 282)  (252 282)  LC_5 Logic Functioning bit
 (39 10)  (255 282)  (255 282)  LC_5 Logic Functioning bit
 (41 10)  (257 282)  (257 282)  LC_5 Logic Functioning bit
 (42 10)  (258 282)  (258 282)  LC_5 Logic Functioning bit
 (44 10)  (260 282)  (260 282)  LC_5 Logic Functioning bit
 (45 10)  (261 282)  (261 282)  LC_5 Logic Functioning bit
 (4 11)  (220 283)  (220 283)  routing T_4_17.sp4_v_t_37 <X> T_4_17.sp4_h_l_43
 (6 11)  (222 283)  (222 283)  routing T_4_17.sp4_v_t_37 <X> T_4_17.sp4_h_l_43
 (22 11)  (238 283)  (238 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (239 283)  (239 283)  routing T_4_17.sp4_h_r_38 <X> T_4_17.lc_trk_g2_6
 (24 11)  (240 283)  (240 283)  routing T_4_17.sp4_h_r_38 <X> T_4_17.lc_trk_g2_6
 (30 11)  (246 283)  (246 283)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (248 283)  (248 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (249 283)  (249 283)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.input_2_5
 (34 11)  (250 283)  (250 283)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.input_2_5
 (36 11)  (252 283)  (252 283)  LC_5 Logic Functioning bit
 (39 11)  (255 283)  (255 283)  LC_5 Logic Functioning bit
 (41 11)  (257 283)  (257 283)  LC_5 Logic Functioning bit
 (42 11)  (258 283)  (258 283)  LC_5 Logic Functioning bit
 (4 12)  (220 284)  (220 284)  routing T_4_17.sp4_h_l_44 <X> T_4_17.sp4_v_b_9
 (5 12)  (221 284)  (221 284)  routing T_4_17.sp4_v_b_3 <X> T_4_17.sp4_h_r_9
 (13 12)  (229 284)  (229 284)  routing T_4_17.sp4_h_l_46 <X> T_4_17.sp4_v_b_11
 (14 12)  (230 284)  (230 284)  routing T_4_17.sp4_h_r_40 <X> T_4_17.lc_trk_g3_0
 (17 12)  (233 284)  (233 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (238 284)  (238 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (241 284)  (241 284)  routing T_4_17.sp4_v_t_23 <X> T_4_17.lc_trk_g3_2
 (28 12)  (244 284)  (244 284)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 284)  (245 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 284)  (246 284)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 284)  (248 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 284)  (252 284)  LC_6 Logic Functioning bit
 (39 12)  (255 284)  (255 284)  LC_6 Logic Functioning bit
 (41 12)  (257 284)  (257 284)  LC_6 Logic Functioning bit
 (42 12)  (258 284)  (258 284)  LC_6 Logic Functioning bit
 (44 12)  (260 284)  (260 284)  LC_6 Logic Functioning bit
 (45 12)  (261 284)  (261 284)  LC_6 Logic Functioning bit
 (4 13)  (220 285)  (220 285)  routing T_4_17.sp4_v_b_3 <X> T_4_17.sp4_h_r_9
 (5 13)  (221 285)  (221 285)  routing T_4_17.sp4_h_l_44 <X> T_4_17.sp4_v_b_9
 (6 13)  (222 285)  (222 285)  routing T_4_17.sp4_v_b_3 <X> T_4_17.sp4_h_r_9
 (12 13)  (228 285)  (228 285)  routing T_4_17.sp4_h_l_46 <X> T_4_17.sp4_v_b_11
 (14 13)  (230 285)  (230 285)  routing T_4_17.sp4_h_r_40 <X> T_4_17.lc_trk_g3_0
 (15 13)  (231 285)  (231 285)  routing T_4_17.sp4_h_r_40 <X> T_4_17.lc_trk_g3_0
 (16 13)  (232 285)  (232 285)  routing T_4_17.sp4_h_r_40 <X> T_4_17.lc_trk_g3_0
 (17 13)  (233 285)  (233 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (234 285)  (234 285)  routing T_4_17.sp4_r_v_b_41 <X> T_4_17.lc_trk_g3_1
 (21 13)  (237 285)  (237 285)  routing T_4_17.sp4_r_v_b_43 <X> T_4_17.lc_trk_g3_3
 (22 13)  (238 285)  (238 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (239 285)  (239 285)  routing T_4_17.sp4_v_t_23 <X> T_4_17.lc_trk_g3_2
 (25 13)  (241 285)  (241 285)  routing T_4_17.sp4_v_t_23 <X> T_4_17.lc_trk_g3_2
 (30 13)  (246 285)  (246 285)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (248 285)  (248 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (249 285)  (249 285)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.input_2_6
 (34 13)  (250 285)  (250 285)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.input_2_6
 (36 13)  (252 285)  (252 285)  LC_6 Logic Functioning bit
 (39 13)  (255 285)  (255 285)  LC_6 Logic Functioning bit
 (41 13)  (257 285)  (257 285)  LC_6 Logic Functioning bit
 (42 13)  (258 285)  (258 285)  LC_6 Logic Functioning bit
 (0 14)  (216 286)  (216 286)  routing T_4_17.glb_netwk_6 <X> T_4_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 286)  (217 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (224 286)  (224 286)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_47
 (9 14)  (225 286)  (225 286)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_47
 (14 14)  (230 286)  (230 286)  routing T_4_17.sp4_h_r_44 <X> T_4_17.lc_trk_g3_4
 (22 14)  (238 286)  (238 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (239 286)  (239 286)  routing T_4_17.sp4_h_r_31 <X> T_4_17.lc_trk_g3_7
 (24 14)  (240 286)  (240 286)  routing T_4_17.sp4_h_r_31 <X> T_4_17.lc_trk_g3_7
 (27 14)  (243 286)  (243 286)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 286)  (244 286)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 286)  (245 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 286)  (246 286)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 286)  (248 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (252 286)  (252 286)  LC_7 Logic Functioning bit
 (39 14)  (255 286)  (255 286)  LC_7 Logic Functioning bit
 (41 14)  (257 286)  (257 286)  LC_7 Logic Functioning bit
 (42 14)  (258 286)  (258 286)  LC_7 Logic Functioning bit
 (44 14)  (260 286)  (260 286)  LC_7 Logic Functioning bit
 (45 14)  (261 286)  (261 286)  LC_7 Logic Functioning bit
 (0 15)  (216 287)  (216 287)  routing T_4_17.glb_netwk_6 <X> T_4_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (230 287)  (230 287)  routing T_4_17.sp4_h_r_44 <X> T_4_17.lc_trk_g3_4
 (15 15)  (231 287)  (231 287)  routing T_4_17.sp4_h_r_44 <X> T_4_17.lc_trk_g3_4
 (16 15)  (232 287)  (232 287)  routing T_4_17.sp4_h_r_44 <X> T_4_17.lc_trk_g3_4
 (17 15)  (233 287)  (233 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (237 287)  (237 287)  routing T_4_17.sp4_h_r_31 <X> T_4_17.lc_trk_g3_7
 (30 15)  (246 287)  (246 287)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (248 287)  (248 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (249 287)  (249 287)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.input_2_7
 (35 15)  (251 287)  (251 287)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.input_2_7
 (36 15)  (252 287)  (252 287)  LC_7 Logic Functioning bit
 (39 15)  (255 287)  (255 287)  LC_7 Logic Functioning bit
 (41 15)  (257 287)  (257 287)  LC_7 Logic Functioning bit
 (42 15)  (258 287)  (258 287)  LC_7 Logic Functioning bit


LogicTile_5_17

 (4 0)  (274 272)  (274 272)  routing T_5_17.sp4_v_t_37 <X> T_5_17.sp4_v_b_0
 (14 0)  (284 272)  (284 272)  routing T_5_17.lft_op_0 <X> T_5_17.lc_trk_g0_0
 (15 1)  (285 273)  (285 273)  routing T_5_17.lft_op_0 <X> T_5_17.lc_trk_g0_0
 (17 1)  (287 273)  (287 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (8 2)  (278 274)  (278 274)  routing T_5_17.sp4_v_t_42 <X> T_5_17.sp4_h_l_36
 (9 2)  (279 274)  (279 274)  routing T_5_17.sp4_v_t_42 <X> T_5_17.sp4_h_l_36
 (10 2)  (280 274)  (280 274)  routing T_5_17.sp4_v_t_42 <X> T_5_17.sp4_h_l_36
 (11 2)  (281 274)  (281 274)  routing T_5_17.sp4_v_b_6 <X> T_5_17.sp4_v_t_39
 (13 2)  (283 274)  (283 274)  routing T_5_17.sp4_v_b_6 <X> T_5_17.sp4_v_t_39
 (13 4)  (283 276)  (283 276)  routing T_5_17.sp4_v_t_40 <X> T_5_17.sp4_v_b_5
 (21 4)  (291 276)  (291 276)  routing T_5_17.lft_op_3 <X> T_5_17.lc_trk_g1_3
 (22 4)  (292 276)  (292 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (294 276)  (294 276)  routing T_5_17.lft_op_3 <X> T_5_17.lc_trk_g1_3
 (25 4)  (295 276)  (295 276)  routing T_5_17.lft_op_2 <X> T_5_17.lc_trk_g1_2
 (22 5)  (292 277)  (292 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (294 277)  (294 277)  routing T_5_17.lft_op_2 <X> T_5_17.lc_trk_g1_2
 (14 6)  (284 278)  (284 278)  routing T_5_17.lft_op_4 <X> T_5_17.lc_trk_g1_4
 (15 6)  (285 278)  (285 278)  routing T_5_17.lft_op_5 <X> T_5_17.lc_trk_g1_5
 (17 6)  (287 278)  (287 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (288 278)  (288 278)  routing T_5_17.lft_op_5 <X> T_5_17.lc_trk_g1_5
 (21 6)  (291 278)  (291 278)  routing T_5_17.lft_op_7 <X> T_5_17.lc_trk_g1_7
 (22 6)  (292 278)  (292 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (294 278)  (294 278)  routing T_5_17.lft_op_7 <X> T_5_17.lc_trk_g1_7
 (25 6)  (295 278)  (295 278)  routing T_5_17.lft_op_6 <X> T_5_17.lc_trk_g1_6
 (15 7)  (285 279)  (285 279)  routing T_5_17.lft_op_4 <X> T_5_17.lc_trk_g1_4
 (17 7)  (287 279)  (287 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (292 279)  (292 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (294 279)  (294 279)  routing T_5_17.lft_op_6 <X> T_5_17.lc_trk_g1_6
 (13 8)  (283 280)  (283 280)  routing T_5_17.sp4_h_l_45 <X> T_5_17.sp4_v_b_8
 (12 9)  (282 281)  (282 281)  routing T_5_17.sp4_h_l_45 <X> T_5_17.sp4_v_b_8
 (8 10)  (278 282)  (278 282)  routing T_5_17.sp4_h_r_11 <X> T_5_17.sp4_h_l_42
 (10 10)  (280 282)  (280 282)  routing T_5_17.sp4_h_r_11 <X> T_5_17.sp4_h_l_42
 (5 12)  (275 284)  (275 284)  routing T_5_17.sp4_h_l_43 <X> T_5_17.sp4_h_r_9
 (8 12)  (278 284)  (278 284)  routing T_5_17.sp4_h_l_39 <X> T_5_17.sp4_h_r_10
 (10 12)  (280 284)  (280 284)  routing T_5_17.sp4_h_l_39 <X> T_5_17.sp4_h_r_10
 (26 12)  (296 284)  (296 284)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 284)  (297 284)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 284)  (299 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 284)  (300 284)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 284)  (302 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 284)  (304 284)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (305 284)  (305 284)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.input_2_6
 (40 12)  (310 284)  (310 284)  LC_6 Logic Functioning bit
 (4 13)  (274 285)  (274 285)  routing T_5_17.sp4_h_l_43 <X> T_5_17.sp4_h_r_9
 (14 13)  (284 285)  (284 285)  routing T_5_17.tnl_op_0 <X> T_5_17.lc_trk_g3_0
 (15 13)  (285 285)  (285 285)  routing T_5_17.tnl_op_0 <X> T_5_17.lc_trk_g3_0
 (17 13)  (287 285)  (287 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (27 13)  (297 285)  (297 285)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 285)  (299 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 285)  (301 285)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (302 285)  (302 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (304 285)  (304 285)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.input_2_6
 (35 13)  (305 285)  (305 285)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.input_2_6
 (46 13)  (316 285)  (316 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (26 14)  (296 286)  (296 286)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (299 286)  (299 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (302 286)  (302 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 286)  (304 286)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (310 286)  (310 286)  LC_7 Logic Functioning bit
 (5 15)  (275 287)  (275 287)  routing T_5_17.sp4_h_l_44 <X> T_5_17.sp4_v_t_44
 (26 15)  (296 287)  (296 287)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (297 287)  (297 287)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 287)  (299 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (301 287)  (301 287)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 287)  (302 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (303 287)  (303 287)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.input_2_7
 (34 15)  (304 287)  (304 287)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.input_2_7
 (46 15)  (316 287)  (316 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_6_17

 (8 2)  (332 274)  (332 274)  routing T_6_17.sp4_v_t_42 <X> T_6_17.sp4_h_l_36
 (9 2)  (333 274)  (333 274)  routing T_6_17.sp4_v_t_42 <X> T_6_17.sp4_h_l_36
 (10 2)  (334 274)  (334 274)  routing T_6_17.sp4_v_t_42 <X> T_6_17.sp4_h_l_36
 (12 2)  (336 274)  (336 274)  routing T_6_17.sp4_h_r_11 <X> T_6_17.sp4_h_l_39
 (5 3)  (329 275)  (329 275)  routing T_6_17.sp4_h_l_37 <X> T_6_17.sp4_v_t_37
 (13 3)  (337 275)  (337 275)  routing T_6_17.sp4_h_r_11 <X> T_6_17.sp4_h_l_39
 (12 10)  (336 282)  (336 282)  routing T_6_17.sp4_v_t_39 <X> T_6_17.sp4_h_l_45
 (11 11)  (335 283)  (335 283)  routing T_6_17.sp4_v_t_39 <X> T_6_17.sp4_h_l_45
 (13 11)  (337 283)  (337 283)  routing T_6_17.sp4_v_t_39 <X> T_6_17.sp4_h_l_45


LogicTile_7_17

 (11 2)  (377 274)  (377 274)  routing T_7_17.sp4_v_b_6 <X> T_7_17.sp4_v_t_39
 (13 2)  (379 274)  (379 274)  routing T_7_17.sp4_v_b_6 <X> T_7_17.sp4_v_t_39
 (17 3)  (383 275)  (383 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (16 4)  (382 276)  (382 276)  routing T_7_17.sp4_v_b_1 <X> T_7_17.lc_trk_g1_1
 (17 4)  (383 276)  (383 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (384 276)  (384 276)  routing T_7_17.sp4_v_b_1 <X> T_7_17.lc_trk_g1_1
 (0 6)  (366 278)  (366 278)  routing T_7_17.glb_netwk_6 <X> T_7_17.glb2local_0
 (1 6)  (367 278)  (367 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (27 6)  (393 278)  (393 278)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 278)  (395 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (397 278)  (397 278)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 278)  (398 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (402 278)  (402 278)  LC_3 Logic Functioning bit
 (37 6)  (403 278)  (403 278)  LC_3 Logic Functioning bit
 (38 6)  (404 278)  (404 278)  LC_3 Logic Functioning bit
 (39 6)  (405 278)  (405 278)  LC_3 Logic Functioning bit
 (41 6)  (407 278)  (407 278)  LC_3 Logic Functioning bit
 (43 6)  (409 278)  (409 278)  LC_3 Logic Functioning bit
 (46 6)  (412 278)  (412 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (1 7)  (367 279)  (367 279)  routing T_7_17.glb_netwk_6 <X> T_7_17.glb2local_0
 (36 7)  (402 279)  (402 279)  LC_3 Logic Functioning bit
 (37 7)  (403 279)  (403 279)  LC_3 Logic Functioning bit
 (38 7)  (404 279)  (404 279)  LC_3 Logic Functioning bit
 (39 7)  (405 279)  (405 279)  LC_3 Logic Functioning bit
 (41 7)  (407 279)  (407 279)  LC_3 Logic Functioning bit
 (43 7)  (409 279)  (409 279)  LC_3 Logic Functioning bit
 (14 10)  (380 282)  (380 282)  routing T_7_17.sp4_h_r_36 <X> T_7_17.lc_trk_g2_4
 (21 10)  (387 282)  (387 282)  routing T_7_17.sp4_h_r_39 <X> T_7_17.lc_trk_g2_7
 (22 10)  (388 282)  (388 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (389 282)  (389 282)  routing T_7_17.sp4_h_r_39 <X> T_7_17.lc_trk_g2_7
 (24 10)  (390 282)  (390 282)  routing T_7_17.sp4_h_r_39 <X> T_7_17.lc_trk_g2_7
 (25 10)  (391 282)  (391 282)  routing T_7_17.sp4_h_r_38 <X> T_7_17.lc_trk_g2_6
 (26 10)  (392 282)  (392 282)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (394 282)  (394 282)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 282)  (395 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 282)  (396 282)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (397 282)  (397 282)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 282)  (398 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 282)  (399 282)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 282)  (401 282)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.input_2_5
 (53 10)  (419 282)  (419 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (15 11)  (381 283)  (381 283)  routing T_7_17.sp4_h_r_36 <X> T_7_17.lc_trk_g2_4
 (16 11)  (382 283)  (382 283)  routing T_7_17.sp4_h_r_36 <X> T_7_17.lc_trk_g2_4
 (17 11)  (383 283)  (383 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (388 283)  (388 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (389 283)  (389 283)  routing T_7_17.sp4_h_r_38 <X> T_7_17.lc_trk_g2_6
 (24 11)  (390 283)  (390 283)  routing T_7_17.sp4_h_r_38 <X> T_7_17.lc_trk_g2_6
 (27 11)  (393 283)  (393 283)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (394 283)  (394 283)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 283)  (395 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (396 283)  (396 283)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (398 283)  (398 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (399 283)  (399 283)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.input_2_5
 (35 11)  (401 283)  (401 283)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.input_2_5
 (38 11)  (404 283)  (404 283)  LC_5 Logic Functioning bit
 (14 14)  (380 286)  (380 286)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g3_4
 (14 15)  (380 287)  (380 287)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g3_4
 (15 15)  (381 287)  (381 287)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g3_4
 (16 15)  (382 287)  (382 287)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g3_4
 (17 15)  (383 287)  (383 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_8_17

 (5 0)  (425 272)  (425 272)  routing T_8_17.sp4_v_t_37 <X> T_8_17.sp4_h_r_0
 (8 0)  (428 272)  (428 272)  routing T_8_17.sp4_v_b_7 <X> T_8_17.sp4_h_r_1
 (9 0)  (429 272)  (429 272)  routing T_8_17.sp4_v_b_7 <X> T_8_17.sp4_h_r_1
 (10 0)  (430 272)  (430 272)  routing T_8_17.sp4_v_b_7 <X> T_8_17.sp4_h_r_1
 (29 0)  (449 272)  (449 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 272)  (450 272)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.wire_logic_cluster/lc_0/in_1
 (44 0)  (464 272)  (464 272)  LC_0 Logic Functioning bit
 (30 1)  (450 273)  (450 273)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.wire_logic_cluster/lc_0/in_1
 (50 1)  (470 273)  (470 273)  Carry_In_Mux bit 

 (3 2)  (423 274)  (423 274)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_l_23
 (16 2)  (436 274)  (436 274)  routing T_8_17.sp4_v_b_5 <X> T_8_17.lc_trk_g0_5
 (17 2)  (437 274)  (437 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (438 274)  (438 274)  routing T_8_17.sp4_v_b_5 <X> T_8_17.lc_trk_g0_5
 (22 2)  (442 274)  (442 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (448 274)  (448 274)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 274)  (449 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 274)  (450 274)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (452 274)  (452 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 274)  (456 274)  LC_1 Logic Functioning bit
 (37 2)  (457 274)  (457 274)  LC_1 Logic Functioning bit
 (38 2)  (458 274)  (458 274)  LC_1 Logic Functioning bit
 (39 2)  (459 274)  (459 274)  LC_1 Logic Functioning bit
 (44 2)  (464 274)  (464 274)  LC_1 Logic Functioning bit
 (21 3)  (441 275)  (441 275)  routing T_8_17.sp4_r_v_b_31 <X> T_8_17.lc_trk_g0_7
 (22 3)  (442 275)  (442 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (445 275)  (445 275)  routing T_8_17.sp4_r_v_b_30 <X> T_8_17.lc_trk_g0_6
 (30 3)  (450 275)  (450 275)  routing T_8_17.lc_trk_g2_6 <X> T_8_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (456 275)  (456 275)  LC_1 Logic Functioning bit
 (37 3)  (457 275)  (457 275)  LC_1 Logic Functioning bit
 (38 3)  (458 275)  (458 275)  LC_1 Logic Functioning bit
 (39 3)  (459 275)  (459 275)  LC_1 Logic Functioning bit
 (51 3)  (471 275)  (471 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (425 276)  (425 276)  routing T_8_17.sp4_v_b_9 <X> T_8_17.sp4_h_r_3
 (27 4)  (447 276)  (447 276)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 276)  (448 276)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 276)  (449 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 276)  (452 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 276)  (456 276)  LC_2 Logic Functioning bit
 (37 4)  (457 276)  (457 276)  LC_2 Logic Functioning bit
 (38 4)  (458 276)  (458 276)  LC_2 Logic Functioning bit
 (39 4)  (459 276)  (459 276)  LC_2 Logic Functioning bit
 (44 4)  (464 276)  (464 276)  LC_2 Logic Functioning bit
 (47 4)  (467 276)  (467 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (424 277)  (424 277)  routing T_8_17.sp4_v_b_9 <X> T_8_17.sp4_h_r_3
 (6 5)  (426 277)  (426 277)  routing T_8_17.sp4_v_b_9 <X> T_8_17.sp4_h_r_3
 (30 5)  (450 277)  (450 277)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (456 277)  (456 277)  LC_2 Logic Functioning bit
 (37 5)  (457 277)  (457 277)  LC_2 Logic Functioning bit
 (38 5)  (458 277)  (458 277)  LC_2 Logic Functioning bit
 (39 5)  (459 277)  (459 277)  LC_2 Logic Functioning bit
 (13 6)  (433 278)  (433 278)  routing T_8_17.sp4_v_b_5 <X> T_8_17.sp4_v_t_40
 (16 6)  (436 278)  (436 278)  routing T_8_17.sp4_v_b_5 <X> T_8_17.lc_trk_g1_5
 (17 6)  (437 278)  (437 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (438 278)  (438 278)  routing T_8_17.sp4_v_b_5 <X> T_8_17.lc_trk_g1_5
 (29 6)  (449 278)  (449 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 278)  (450 278)  routing T_8_17.lc_trk_g0_6 <X> T_8_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 278)  (452 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 278)  (456 278)  LC_3 Logic Functioning bit
 (37 6)  (457 278)  (457 278)  LC_3 Logic Functioning bit
 (38 6)  (458 278)  (458 278)  LC_3 Logic Functioning bit
 (39 6)  (459 278)  (459 278)  LC_3 Logic Functioning bit
 (44 6)  (464 278)  (464 278)  LC_3 Logic Functioning bit
 (9 7)  (429 279)  (429 279)  routing T_8_17.sp4_v_b_4 <X> T_8_17.sp4_v_t_41
 (30 7)  (450 279)  (450 279)  routing T_8_17.lc_trk_g0_6 <X> T_8_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (456 279)  (456 279)  LC_3 Logic Functioning bit
 (37 7)  (457 279)  (457 279)  LC_3 Logic Functioning bit
 (38 7)  (458 279)  (458 279)  LC_3 Logic Functioning bit
 (39 7)  (459 279)  (459 279)  LC_3 Logic Functioning bit
 (28 8)  (448 280)  (448 280)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 280)  (449 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 280)  (450 280)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 280)  (452 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (455 280)  (455 280)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.input_2_4
 (36 8)  (456 280)  (456 280)  LC_4 Logic Functioning bit
 (37 8)  (457 280)  (457 280)  LC_4 Logic Functioning bit
 (38 8)  (458 280)  (458 280)  LC_4 Logic Functioning bit
 (39 8)  (459 280)  (459 280)  LC_4 Logic Functioning bit
 (44 8)  (464 280)  (464 280)  LC_4 Logic Functioning bit
 (47 8)  (467 280)  (467 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (30 9)  (450 281)  (450 281)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (452 281)  (452 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (454 281)  (454 281)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.input_2_4
 (36 9)  (456 281)  (456 281)  LC_4 Logic Functioning bit
 (37 9)  (457 281)  (457 281)  LC_4 Logic Functioning bit
 (38 9)  (458 281)  (458 281)  LC_4 Logic Functioning bit
 (39 9)  (459 281)  (459 281)  LC_4 Logic Functioning bit
 (14 10)  (434 282)  (434 282)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g2_4
 (15 10)  (435 282)  (435 282)  routing T_8_17.sp4_v_t_32 <X> T_8_17.lc_trk_g2_5
 (16 10)  (436 282)  (436 282)  routing T_8_17.sp4_v_t_32 <X> T_8_17.lc_trk_g2_5
 (17 10)  (437 282)  (437 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (441 282)  (441 282)  routing T_8_17.sp4_h_l_34 <X> T_8_17.lc_trk_g2_7
 (22 10)  (442 282)  (442 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (443 282)  (443 282)  routing T_8_17.sp4_h_l_34 <X> T_8_17.lc_trk_g2_7
 (24 10)  (444 282)  (444 282)  routing T_8_17.sp4_h_l_34 <X> T_8_17.lc_trk_g2_7
 (28 10)  (448 282)  (448 282)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 282)  (449 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 282)  (450 282)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 282)  (452 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (455 282)  (455 282)  routing T_8_17.lc_trk_g0_5 <X> T_8_17.input_2_5
 (36 10)  (456 282)  (456 282)  LC_5 Logic Functioning bit
 (37 10)  (457 282)  (457 282)  LC_5 Logic Functioning bit
 (38 10)  (458 282)  (458 282)  LC_5 Logic Functioning bit
 (39 10)  (459 282)  (459 282)  LC_5 Logic Functioning bit
 (44 10)  (464 282)  (464 282)  LC_5 Logic Functioning bit
 (14 11)  (434 283)  (434 283)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g2_4
 (15 11)  (435 283)  (435 283)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g2_4
 (16 11)  (436 283)  (436 283)  routing T_8_17.sp4_h_r_44 <X> T_8_17.lc_trk_g2_4
 (17 11)  (437 283)  (437 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (19 11)  (439 283)  (439 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (441 283)  (441 283)  routing T_8_17.sp4_h_l_34 <X> T_8_17.lc_trk_g2_7
 (22 11)  (442 283)  (442 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (443 283)  (443 283)  routing T_8_17.sp12_v_t_21 <X> T_8_17.lc_trk_g2_6
 (25 11)  (445 283)  (445 283)  routing T_8_17.sp12_v_t_21 <X> T_8_17.lc_trk_g2_6
 (32 11)  (452 283)  (452 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (456 283)  (456 283)  LC_5 Logic Functioning bit
 (37 11)  (457 283)  (457 283)  LC_5 Logic Functioning bit
 (38 11)  (458 283)  (458 283)  LC_5 Logic Functioning bit
 (39 11)  (459 283)  (459 283)  LC_5 Logic Functioning bit
 (28 12)  (448 284)  (448 284)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 284)  (449 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 284)  (450 284)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 284)  (452 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (455 284)  (455 284)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.input_2_6
 (36 12)  (456 284)  (456 284)  LC_6 Logic Functioning bit
 (37 12)  (457 284)  (457 284)  LC_6 Logic Functioning bit
 (38 12)  (458 284)  (458 284)  LC_6 Logic Functioning bit
 (39 12)  (459 284)  (459 284)  LC_6 Logic Functioning bit
 (44 12)  (464 284)  (464 284)  LC_6 Logic Functioning bit
 (47 12)  (467 284)  (467 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (442 285)  (442 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (443 285)  (443 285)  routing T_8_17.sp12_v_t_9 <X> T_8_17.lc_trk_g3_2
 (32 13)  (452 285)  (452 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (454 285)  (454 285)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.input_2_6
 (36 13)  (456 285)  (456 285)  LC_6 Logic Functioning bit
 (37 13)  (457 285)  (457 285)  LC_6 Logic Functioning bit
 (38 13)  (458 285)  (458 285)  LC_6 Logic Functioning bit
 (39 13)  (459 285)  (459 285)  LC_6 Logic Functioning bit
 (17 14)  (437 286)  (437 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (447 286)  (447 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 286)  (448 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 286)  (449 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 286)  (450 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 286)  (452 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (455 286)  (455 286)  routing T_8_17.lc_trk_g0_5 <X> T_8_17.input_2_7
 (36 14)  (456 286)  (456 286)  LC_7 Logic Functioning bit
 (37 14)  (457 286)  (457 286)  LC_7 Logic Functioning bit
 (38 14)  (458 286)  (458 286)  LC_7 Logic Functioning bit
 (39 14)  (459 286)  (459 286)  LC_7 Logic Functioning bit
 (44 14)  (464 286)  (464 286)  LC_7 Logic Functioning bit
 (18 15)  (438 287)  (438 287)  routing T_8_17.sp4_r_v_b_45 <X> T_8_17.lc_trk_g3_5
 (32 15)  (452 287)  (452 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (456 287)  (456 287)  LC_7 Logic Functioning bit
 (37 15)  (457 287)  (457 287)  LC_7 Logic Functioning bit
 (38 15)  (458 287)  (458 287)  LC_7 Logic Functioning bit
 (39 15)  (459 287)  (459 287)  LC_7 Logic Functioning bit


LogicTile_9_17

 (9 0)  (483 272)  (483 272)  routing T_9_17.sp4_h_l_47 <X> T_9_17.sp4_h_r_1
 (10 0)  (484 272)  (484 272)  routing T_9_17.sp4_h_l_47 <X> T_9_17.sp4_h_r_1
 (15 0)  (489 272)  (489 272)  routing T_9_17.sp4_h_r_9 <X> T_9_17.lc_trk_g0_1
 (16 0)  (490 272)  (490 272)  routing T_9_17.sp4_h_r_9 <X> T_9_17.lc_trk_g0_1
 (17 0)  (491 272)  (491 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (492 272)  (492 272)  routing T_9_17.sp4_h_r_9 <X> T_9_17.lc_trk_g0_1
 (21 0)  (495 272)  (495 272)  routing T_9_17.lft_op_3 <X> T_9_17.lc_trk_g0_3
 (22 0)  (496 272)  (496 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (498 272)  (498 272)  routing T_9_17.lft_op_3 <X> T_9_17.lc_trk_g0_3
 (25 0)  (499 272)  (499 272)  routing T_9_17.sp4_h_r_10 <X> T_9_17.lc_trk_g0_2
 (26 0)  (500 272)  (500 272)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (502 272)  (502 272)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 272)  (503 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 272)  (504 272)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (506 272)  (506 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (508 272)  (508 272)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (510 272)  (510 272)  LC_0 Logic Functioning bit
 (37 0)  (511 272)  (511 272)  LC_0 Logic Functioning bit
 (38 0)  (512 272)  (512 272)  LC_0 Logic Functioning bit
 (39 0)  (513 272)  (513 272)  LC_0 Logic Functioning bit
 (42 0)  (516 272)  (516 272)  LC_0 Logic Functioning bit
 (43 0)  (517 272)  (517 272)  LC_0 Logic Functioning bit
 (45 0)  (519 272)  (519 272)  LC_0 Logic Functioning bit
 (19 1)  (493 273)  (493 273)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (496 273)  (496 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (497 273)  (497 273)  routing T_9_17.sp4_h_r_10 <X> T_9_17.lc_trk_g0_2
 (24 1)  (498 273)  (498 273)  routing T_9_17.sp4_h_r_10 <X> T_9_17.lc_trk_g0_2
 (26 1)  (500 273)  (500 273)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (501 273)  (501 273)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 273)  (503 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (506 273)  (506 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (509 273)  (509 273)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.input_2_0
 (38 1)  (512 273)  (512 273)  LC_0 Logic Functioning bit
 (39 1)  (513 273)  (513 273)  LC_0 Logic Functioning bit
 (47 1)  (521 273)  (521 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (474 274)  (474 274)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (475 274)  (475 274)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (476 274)  (476 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (489 274)  (489 274)  routing T_9_17.lft_op_5 <X> T_9_17.lc_trk_g0_5
 (17 2)  (491 274)  (491 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (492 274)  (492 274)  routing T_9_17.lft_op_5 <X> T_9_17.lc_trk_g0_5
 (26 2)  (500 274)  (500 274)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (502 274)  (502 274)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 274)  (503 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 274)  (506 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 274)  (507 274)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (508 274)  (508 274)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (512 274)  (512 274)  LC_1 Logic Functioning bit
 (39 2)  (513 274)  (513 274)  LC_1 Logic Functioning bit
 (45 2)  (519 274)  (519 274)  LC_1 Logic Functioning bit
 (47 2)  (521 274)  (521 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (474 275)  (474 275)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (26 3)  (500 275)  (500 275)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (501 275)  (501 275)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 275)  (503 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (504 275)  (504 275)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (506 275)  (506 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (508 275)  (508 275)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.input_2_1
 (35 3)  (509 275)  (509 275)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.input_2_1
 (36 3)  (510 275)  (510 275)  LC_1 Logic Functioning bit
 (37 3)  (511 275)  (511 275)  LC_1 Logic Functioning bit
 (38 3)  (512 275)  (512 275)  LC_1 Logic Functioning bit
 (39 3)  (513 275)  (513 275)  LC_1 Logic Functioning bit
 (42 3)  (516 275)  (516 275)  LC_1 Logic Functioning bit
 (43 3)  (517 275)  (517 275)  LC_1 Logic Functioning bit
 (14 4)  (488 276)  (488 276)  routing T_9_17.wire_logic_cluster/lc_0/out <X> T_9_17.lc_trk_g1_0
 (25 4)  (499 276)  (499 276)  routing T_9_17.sp4_h_r_10 <X> T_9_17.lc_trk_g1_2
 (4 5)  (478 277)  (478 277)  routing T_9_17.sp4_v_t_47 <X> T_9_17.sp4_h_r_3
 (17 5)  (491 277)  (491 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (496 277)  (496 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (497 277)  (497 277)  routing T_9_17.sp4_h_r_10 <X> T_9_17.lc_trk_g1_2
 (24 5)  (498 277)  (498 277)  routing T_9_17.sp4_h_r_10 <X> T_9_17.lc_trk_g1_2
 (17 6)  (491 278)  (491 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 278)  (492 278)  routing T_9_17.wire_logic_cluster/lc_5/out <X> T_9_17.lc_trk_g1_5
 (21 6)  (495 278)  (495 278)  routing T_9_17.lft_op_7 <X> T_9_17.lc_trk_g1_7
 (22 6)  (496 278)  (496 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (498 278)  (498 278)  routing T_9_17.lft_op_7 <X> T_9_17.lc_trk_g1_7
 (25 6)  (499 278)  (499 278)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g1_6
 (8 7)  (482 279)  (482 279)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_41
 (9 7)  (483 279)  (483 279)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_41
 (10 7)  (484 279)  (484 279)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_41
 (22 7)  (496 279)  (496 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (497 279)  (497 279)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g1_6
 (25 7)  (499 279)  (499 279)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g1_6
 (22 9)  (496 281)  (496 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (498 281)  (498 281)  routing T_9_17.tnl_op_2 <X> T_9_17.lc_trk_g2_2
 (25 9)  (499 281)  (499 281)  routing T_9_17.tnl_op_2 <X> T_9_17.lc_trk_g2_2
 (6 10)  (480 282)  (480 282)  routing T_9_17.sp4_v_b_3 <X> T_9_17.sp4_v_t_43
 (15 10)  (489 282)  (489 282)  routing T_9_17.sp4_v_t_32 <X> T_9_17.lc_trk_g2_5
 (16 10)  (490 282)  (490 282)  routing T_9_17.sp4_v_t_32 <X> T_9_17.lc_trk_g2_5
 (17 10)  (491 282)  (491 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (499 282)  (499 282)  routing T_9_17.wire_logic_cluster/lc_6/out <X> T_9_17.lc_trk_g2_6
 (27 10)  (501 282)  (501 282)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (502 282)  (502 282)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 282)  (503 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (505 282)  (505 282)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 282)  (506 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 282)  (508 282)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (512 282)  (512 282)  LC_5 Logic Functioning bit
 (39 10)  (513 282)  (513 282)  LC_5 Logic Functioning bit
 (45 10)  (519 282)  (519 282)  LC_5 Logic Functioning bit
 (46 10)  (520 282)  (520 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (525 282)  (525 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (479 283)  (479 283)  routing T_9_17.sp4_v_b_3 <X> T_9_17.sp4_v_t_43
 (22 11)  (496 283)  (496 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (500 283)  (500 283)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 283)  (503 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 283)  (504 283)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (506 283)  (506 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (508 283)  (508 283)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.input_2_5
 (35 11)  (509 283)  (509 283)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.input_2_5
 (36 11)  (510 283)  (510 283)  LC_5 Logic Functioning bit
 (37 11)  (511 283)  (511 283)  LC_5 Logic Functioning bit
 (38 11)  (512 283)  (512 283)  LC_5 Logic Functioning bit
 (39 11)  (513 283)  (513 283)  LC_5 Logic Functioning bit
 (42 11)  (516 283)  (516 283)  LC_5 Logic Functioning bit
 (43 11)  (517 283)  (517 283)  LC_5 Logic Functioning bit
 (3 12)  (477 284)  (477 284)  routing T_9_17.sp12_v_b_1 <X> T_9_17.sp12_h_r_1
 (17 12)  (491 284)  (491 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 284)  (492 284)  routing T_9_17.wire_logic_cluster/lc_1/out <X> T_9_17.lc_trk_g3_1
 (21 12)  (495 284)  (495 284)  routing T_9_17.sp4_v_t_22 <X> T_9_17.lc_trk_g3_3
 (22 12)  (496 284)  (496 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (497 284)  (497 284)  routing T_9_17.sp4_v_t_22 <X> T_9_17.lc_trk_g3_3
 (29 12)  (503 284)  (503 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 284)  (505 284)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 284)  (506 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (509 284)  (509 284)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_6
 (36 12)  (510 284)  (510 284)  LC_6 Logic Functioning bit
 (37 12)  (511 284)  (511 284)  LC_6 Logic Functioning bit
 (38 12)  (512 284)  (512 284)  LC_6 Logic Functioning bit
 (42 12)  (516 284)  (516 284)  LC_6 Logic Functioning bit
 (45 12)  (519 284)  (519 284)  LC_6 Logic Functioning bit
 (51 12)  (525 284)  (525 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (477 285)  (477 285)  routing T_9_17.sp12_v_b_1 <X> T_9_17.sp12_h_r_1
 (6 13)  (480 285)  (480 285)  routing T_9_17.sp4_h_l_44 <X> T_9_17.sp4_h_r_9
 (8 13)  (482 285)  (482 285)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_b_10
 (21 13)  (495 285)  (495 285)  routing T_9_17.sp4_v_t_22 <X> T_9_17.lc_trk_g3_3
 (26 13)  (500 285)  (500 285)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 285)  (503 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (506 285)  (506 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (507 285)  (507 285)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_6
 (35 13)  (509 285)  (509 285)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_6
 (36 13)  (510 285)  (510 285)  LC_6 Logic Functioning bit
 (40 13)  (514 285)  (514 285)  LC_6 Logic Functioning bit
 (42 13)  (516 285)  (516 285)  LC_6 Logic Functioning bit
 (43 13)  (517 285)  (517 285)  LC_6 Logic Functioning bit
 (0 14)  (474 286)  (474 286)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 286)  (475 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (486 286)  (486 286)  routing T_9_17.sp4_v_t_40 <X> T_9_17.sp4_h_l_46
 (0 15)  (474 287)  (474 287)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (11 15)  (485 287)  (485 287)  routing T_9_17.sp4_v_t_40 <X> T_9_17.sp4_h_l_46
 (13 15)  (487 287)  (487 287)  routing T_9_17.sp4_v_t_40 <X> T_9_17.sp4_h_l_46


LogicTile_10_17

 (14 0)  (542 272)  (542 272)  routing T_10_17.lft_op_0 <X> T_10_17.lc_trk_g0_0
 (29 0)  (557 272)  (557 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 272)  (558 272)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (559 272)  (559 272)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 272)  (560 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 272)  (561 272)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (563 272)  (563 272)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_0
 (40 0)  (568 272)  (568 272)  LC_0 Logic Functioning bit
 (46 0)  (574 272)  (574 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (543 273)  (543 273)  routing T_10_17.lft_op_0 <X> T_10_17.lc_trk_g0_0
 (17 1)  (545 273)  (545 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (557 273)  (557 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 273)  (558 273)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (560 273)  (560 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (563 273)  (563 273)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_0
 (0 2)  (528 274)  (528 274)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (529 274)  (529 274)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (530 274)  (530 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (549 274)  (549 274)  routing T_10_17.sp4_v_b_15 <X> T_10_17.lc_trk_g0_7
 (22 2)  (550 274)  (550 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (551 274)  (551 274)  routing T_10_17.sp4_v_b_15 <X> T_10_17.lc_trk_g0_7
 (25 2)  (553 274)  (553 274)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g0_6
 (0 3)  (528 275)  (528 275)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (21 3)  (549 275)  (549 275)  routing T_10_17.sp4_v_b_15 <X> T_10_17.lc_trk_g0_7
 (22 3)  (550 275)  (550 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (552 275)  (552 275)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g0_6
 (15 4)  (543 276)  (543 276)  routing T_10_17.lft_op_1 <X> T_10_17.lc_trk_g1_1
 (17 4)  (545 276)  (545 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (546 276)  (546 276)  routing T_10_17.lft_op_1 <X> T_10_17.lc_trk_g1_1
 (22 4)  (550 276)  (550 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (551 276)  (551 276)  routing T_10_17.sp12_h_l_16 <X> T_10_17.lc_trk_g1_3
 (21 5)  (549 277)  (549 277)  routing T_10_17.sp12_h_l_16 <X> T_10_17.lc_trk_g1_3
 (25 6)  (553 278)  (553 278)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g1_6
 (22 7)  (550 279)  (550 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (552 279)  (552 279)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g1_6
 (14 8)  (542 280)  (542 280)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g2_0
 (15 8)  (543 280)  (543 280)  routing T_10_17.rgt_op_1 <X> T_10_17.lc_trk_g2_1
 (17 8)  (545 280)  (545 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (546 280)  (546 280)  routing T_10_17.rgt_op_1 <X> T_10_17.lc_trk_g2_1
 (15 9)  (543 281)  (543 281)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g2_0
 (17 9)  (545 281)  (545 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (17 10)  (545 282)  (545 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (546 282)  (546 282)  routing T_10_17.wire_logic_cluster/lc_5/out <X> T_10_17.lc_trk_g2_5
 (26 10)  (554 282)  (554 282)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (556 282)  (556 282)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 282)  (557 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 282)  (558 282)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 282)  (560 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (562 282)  (562 282)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (564 282)  (564 282)  LC_5 Logic Functioning bit
 (38 10)  (566 282)  (566 282)  LC_5 Logic Functioning bit
 (41 10)  (569 282)  (569 282)  LC_5 Logic Functioning bit
 (42 10)  (570 282)  (570 282)  LC_5 Logic Functioning bit
 (45 10)  (573 282)  (573 282)  LC_5 Logic Functioning bit
 (3 11)  (531 283)  (531 283)  routing T_10_17.sp12_v_b_1 <X> T_10_17.sp12_h_l_22
 (17 11)  (545 283)  (545 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (556 283)  (556 283)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 283)  (557 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (559 283)  (559 283)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (560 283)  (560 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (561 283)  (561 283)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.input_2_5
 (36 11)  (564 283)  (564 283)  LC_5 Logic Functioning bit
 (39 11)  (567 283)  (567 283)  LC_5 Logic Functioning bit
 (40 11)  (568 283)  (568 283)  LC_5 Logic Functioning bit
 (42 11)  (570 283)  (570 283)  LC_5 Logic Functioning bit
 (46 11)  (574 283)  (574 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (27 12)  (555 284)  (555 284)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 284)  (557 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 284)  (558 284)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (559 284)  (559 284)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 284)  (560 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (564 284)  (564 284)  LC_6 Logic Functioning bit
 (28 13)  (556 285)  (556 285)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 285)  (557 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 285)  (558 285)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (559 285)  (559 285)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (560 285)  (560 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (0 14)  (528 286)  (528 286)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 286)  (529 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (554 286)  (554 286)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (32 14)  (560 286)  (560 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (562 286)  (562 286)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (564 286)  (564 286)  LC_7 Logic Functioning bit
 (47 14)  (575 286)  (575 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (578 286)  (578 286)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (528 287)  (528 287)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (28 15)  (556 287)  (556 287)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 287)  (557 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (565 287)  (565 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (14 0)  (596 272)  (596 272)  routing T_11_17.sp4_v_b_0 <X> T_11_17.lc_trk_g0_0
 (17 0)  (599 272)  (599 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (600 272)  (600 272)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g0_1
 (19 0)  (601 272)  (601 272)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 0)  (604 272)  (604 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (605 272)  (605 272)  routing T_11_17.sp12_h_l_16 <X> T_11_17.lc_trk_g0_3
 (25 0)  (607 272)  (607 272)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g0_2
 (28 0)  (610 272)  (610 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 272)  (611 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (612 272)  (612 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (614 272)  (614 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (616 272)  (616 272)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 272)  (618 272)  LC_0 Logic Functioning bit
 (37 0)  (619 272)  (619 272)  LC_0 Logic Functioning bit
 (38 0)  (620 272)  (620 272)  LC_0 Logic Functioning bit
 (39 0)  (621 272)  (621 272)  LC_0 Logic Functioning bit
 (42 0)  (624 272)  (624 272)  LC_0 Logic Functioning bit
 (43 0)  (625 272)  (625 272)  LC_0 Logic Functioning bit
 (45 0)  (627 272)  (627 272)  LC_0 Logic Functioning bit
 (16 1)  (598 273)  (598 273)  routing T_11_17.sp4_v_b_0 <X> T_11_17.lc_trk_g0_0
 (17 1)  (599 273)  (599 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (603 273)  (603 273)  routing T_11_17.sp12_h_l_16 <X> T_11_17.lc_trk_g0_3
 (22 1)  (604 273)  (604 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (608 273)  (608 273)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (609 273)  (609 273)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (611 273)  (611 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (612 273)  (612 273)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (614 273)  (614 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (615 273)  (615 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.input_2_0
 (34 1)  (616 273)  (616 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.input_2_0
 (38 1)  (620 273)  (620 273)  LC_0 Logic Functioning bit
 (39 1)  (621 273)  (621 273)  LC_0 Logic Functioning bit
 (46 1)  (628 273)  (628 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (582 274)  (582 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (583 274)  (583 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (584 274)  (584 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (607 274)  (607 274)  routing T_11_17.sp4_h_r_14 <X> T_11_17.lc_trk_g0_6
 (29 2)  (611 274)  (611 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (613 274)  (613 274)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (614 274)  (614 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 274)  (615 274)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (45 2)  (627 274)  (627 274)  LC_1 Logic Functioning bit
 (52 2)  (634 274)  (634 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (582 275)  (582 275)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (22 3)  (604 275)  (604 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (605 275)  (605 275)  routing T_11_17.sp4_h_r_14 <X> T_11_17.lc_trk_g0_6
 (24 3)  (606 275)  (606 275)  routing T_11_17.sp4_h_r_14 <X> T_11_17.lc_trk_g0_6
 (29 3)  (611 275)  (611 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (613 275)  (613 275)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (41 3)  (623 275)  (623 275)  LC_1 Logic Functioning bit
 (43 3)  (625 275)  (625 275)  LC_1 Logic Functioning bit
 (47 3)  (629 275)  (629 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (635 275)  (635 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (594 276)  (594 276)  routing T_11_17.sp4_h_l_39 <X> T_11_17.sp4_h_r_5
 (14 4)  (596 276)  (596 276)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g1_0
 (22 4)  (604 276)  (604 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (605 276)  (605 276)  routing T_11_17.sp12_h_r_11 <X> T_11_17.lc_trk_g1_3
 (27 4)  (609 276)  (609 276)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (610 276)  (610 276)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 276)  (611 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (612 276)  (612 276)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (614 276)  (614 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (619 276)  (619 276)  LC_2 Logic Functioning bit
 (41 4)  (623 276)  (623 276)  LC_2 Logic Functioning bit
 (42 4)  (624 276)  (624 276)  LC_2 Logic Functioning bit
 (43 4)  (625 276)  (625 276)  LC_2 Logic Functioning bit
 (45 4)  (627 276)  (627 276)  LC_2 Logic Functioning bit
 (13 5)  (595 277)  (595 277)  routing T_11_17.sp4_h_l_39 <X> T_11_17.sp4_h_r_5
 (17 5)  (599 277)  (599 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (609 277)  (609 277)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (610 277)  (610 277)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 277)  (611 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (613 277)  (613 277)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (614 277)  (614 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (617 277)  (617 277)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.input_2_2
 (36 5)  (618 277)  (618 277)  LC_2 Logic Functioning bit
 (37 5)  (619 277)  (619 277)  LC_2 Logic Functioning bit
 (39 5)  (621 277)  (621 277)  LC_2 Logic Functioning bit
 (43 5)  (625 277)  (625 277)  LC_2 Logic Functioning bit
 (46 5)  (628 277)  (628 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (2 6)  (584 278)  (584 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (14 6)  (596 278)  (596 278)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g1_4
 (21 6)  (603 278)  (603 278)  routing T_11_17.sp12_h_l_4 <X> T_11_17.lc_trk_g1_7
 (22 6)  (604 278)  (604 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (606 278)  (606 278)  routing T_11_17.sp12_h_l_4 <X> T_11_17.lc_trk_g1_7
 (17 7)  (599 279)  (599 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (603 279)  (603 279)  routing T_11_17.sp12_h_l_4 <X> T_11_17.lc_trk_g1_7
 (3 8)  (585 280)  (585 280)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_b_1
 (9 8)  (591 280)  (591 280)  routing T_11_17.sp4_v_t_42 <X> T_11_17.sp4_h_r_7
 (15 8)  (597 280)  (597 280)  routing T_11_17.sp4_h_r_25 <X> T_11_17.lc_trk_g2_1
 (16 8)  (598 280)  (598 280)  routing T_11_17.sp4_h_r_25 <X> T_11_17.lc_trk_g2_1
 (17 8)  (599 280)  (599 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (604 280)  (604 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (605 280)  (605 280)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (24 8)  (606 280)  (606 280)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (26 8)  (608 280)  (608 280)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (610 280)  (610 280)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 280)  (611 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (613 280)  (613 280)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (614 280)  (614 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (616 280)  (616 280)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (620 280)  (620 280)  LC_4 Logic Functioning bit
 (39 8)  (621 280)  (621 280)  LC_4 Logic Functioning bit
 (45 8)  (627 280)  (627 280)  LC_4 Logic Functioning bit
 (3 9)  (585 281)  (585 281)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_b_1
 (18 9)  (600 281)  (600 281)  routing T_11_17.sp4_h_r_25 <X> T_11_17.lc_trk_g2_1
 (21 9)  (603 281)  (603 281)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g2_3
 (28 9)  (610 281)  (610 281)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 281)  (611 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (612 281)  (612 281)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (614 281)  (614 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (615 281)  (615 281)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.input_2_4
 (34 9)  (616 281)  (616 281)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.input_2_4
 (36 9)  (618 281)  (618 281)  LC_4 Logic Functioning bit
 (37 9)  (619 281)  (619 281)  LC_4 Logic Functioning bit
 (38 9)  (620 281)  (620 281)  LC_4 Logic Functioning bit
 (39 9)  (621 281)  (621 281)  LC_4 Logic Functioning bit
 (42 9)  (624 281)  (624 281)  LC_4 Logic Functioning bit
 (43 9)  (625 281)  (625 281)  LC_4 Logic Functioning bit
 (46 9)  (628 281)  (628 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (11 10)  (593 282)  (593 282)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_v_t_45
 (13 10)  (595 282)  (595 282)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_v_t_45
 (15 10)  (597 282)  (597 282)  routing T_11_17.sp4_v_t_32 <X> T_11_17.lc_trk_g2_5
 (16 10)  (598 282)  (598 282)  routing T_11_17.sp4_v_t_32 <X> T_11_17.lc_trk_g2_5
 (17 10)  (599 282)  (599 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (604 282)  (604 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (607 282)  (607 282)  routing T_11_17.sp4_v_b_38 <X> T_11_17.lc_trk_g2_6
 (12 11)  (594 283)  (594 283)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_v_t_45
 (14 11)  (596 283)  (596 283)  routing T_11_17.sp4_r_v_b_36 <X> T_11_17.lc_trk_g2_4
 (17 11)  (599 283)  (599 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (603 283)  (603 283)  routing T_11_17.sp4_r_v_b_39 <X> T_11_17.lc_trk_g2_7
 (22 11)  (604 283)  (604 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (605 283)  (605 283)  routing T_11_17.sp4_v_b_38 <X> T_11_17.lc_trk_g2_6
 (25 11)  (607 283)  (607 283)  routing T_11_17.sp4_v_b_38 <X> T_11_17.lc_trk_g2_6
 (8 12)  (590 284)  (590 284)  routing T_11_17.sp4_h_l_39 <X> T_11_17.sp4_h_r_10
 (10 12)  (592 284)  (592 284)  routing T_11_17.sp4_h_l_39 <X> T_11_17.sp4_h_r_10
 (12 12)  (594 284)  (594 284)  routing T_11_17.sp4_h_l_45 <X> T_11_17.sp4_h_r_11
 (17 12)  (599 284)  (599 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 284)  (600 284)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g3_1
 (26 12)  (608 284)  (608 284)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (610 284)  (610 284)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 284)  (611 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (613 284)  (613 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (614 284)  (614 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 284)  (615 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (616 284)  (616 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (618 284)  (618 284)  LC_6 Logic Functioning bit
 (37 12)  (619 284)  (619 284)  LC_6 Logic Functioning bit
 (38 12)  (620 284)  (620 284)  LC_6 Logic Functioning bit
 (39 12)  (621 284)  (621 284)  LC_6 Logic Functioning bit
 (42 12)  (624 284)  (624 284)  LC_6 Logic Functioning bit
 (43 12)  (625 284)  (625 284)  LC_6 Logic Functioning bit
 (45 12)  (627 284)  (627 284)  LC_6 Logic Functioning bit
 (47 12)  (629 284)  (629 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (13 13)  (595 285)  (595 285)  routing T_11_17.sp4_h_l_45 <X> T_11_17.sp4_h_r_11
 (26 13)  (608 285)  (608 285)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (609 285)  (609 285)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (611 285)  (611 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (613 285)  (613 285)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (614 285)  (614 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (615 285)  (615 285)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.input_2_6
 (34 13)  (616 285)  (616 285)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.input_2_6
 (38 13)  (620 285)  (620 285)  LC_6 Logic Functioning bit
 (39 13)  (621 285)  (621 285)  LC_6 Logic Functioning bit
 (51 13)  (633 285)  (633 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (582 286)  (582 286)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 286)  (583 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (596 286)  (596 286)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (17 14)  (599 286)  (599 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (607 286)  (607 286)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g3_6
 (26 14)  (608 286)  (608 286)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (609 286)  (609 286)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (610 286)  (610 286)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 286)  (611 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 286)  (612 286)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (613 286)  (613 286)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (614 286)  (614 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (619 286)  (619 286)  LC_7 Logic Functioning bit
 (39 14)  (621 286)  (621 286)  LC_7 Logic Functioning bit
 (45 14)  (627 286)  (627 286)  LC_7 Logic Functioning bit
 (0 15)  (582 287)  (582 287)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (15 15)  (597 287)  (597 287)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (16 15)  (598 287)  (598 287)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (17 15)  (599 287)  (599 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (604 287)  (604 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (610 287)  (610 287)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 287)  (611 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (613 287)  (613 287)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (618 287)  (618 287)  LC_7 Logic Functioning bit
 (37 15)  (619 287)  (619 287)  LC_7 Logic Functioning bit
 (38 15)  (620 287)  (620 287)  LC_7 Logic Functioning bit
 (39 15)  (621 287)  (621 287)  LC_7 Logic Functioning bit
 (40 15)  (622 287)  (622 287)  LC_7 Logic Functioning bit
 (42 15)  (624 287)  (624 287)  LC_7 Logic Functioning bit
 (44 15)  (626 287)  (626 287)  LC_7 Logic Functioning bit
 (46 15)  (628 287)  (628 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_17

 (17 0)  (653 272)  (653 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (654 272)  (654 272)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g0_1
 (21 0)  (657 272)  (657 272)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g0_3
 (22 0)  (658 272)  (658 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (6 1)  (642 273)  (642 273)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_h_r_0
 (10 1)  (646 273)  (646 273)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_b_1
 (15 1)  (651 273)  (651 273)  routing T_12_17.bot_op_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (653 273)  (653 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (658 273)  (658 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (659 273)  (659 273)  routing T_12_17.sp4_h_r_2 <X> T_12_17.lc_trk_g0_2
 (24 1)  (660 273)  (660 273)  routing T_12_17.sp4_h_r_2 <X> T_12_17.lc_trk_g0_2
 (25 1)  (661 273)  (661 273)  routing T_12_17.sp4_h_r_2 <X> T_12_17.lc_trk_g0_2
 (0 2)  (636 274)  (636 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (637 274)  (637 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (638 274)  (638 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (650 274)  (650 274)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g0_4
 (29 2)  (665 274)  (665 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (672 274)  (672 274)  LC_1 Logic Functioning bit
 (43 2)  (679 274)  (679 274)  LC_1 Logic Functioning bit
 (0 3)  (636 275)  (636 275)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (17 3)  (653 275)  (653 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (663 275)  (663 275)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 275)  (665 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (668 275)  (668 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (671 275)  (671 275)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.input_2_1
 (36 3)  (672 275)  (672 275)  LC_1 Logic Functioning bit
 (38 3)  (674 275)  (674 275)  LC_1 Logic Functioning bit
 (41 3)  (677 275)  (677 275)  LC_1 Logic Functioning bit
 (43 3)  (679 275)  (679 275)  LC_1 Logic Functioning bit
 (5 4)  (641 276)  (641 276)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_h_r_3
 (27 4)  (663 276)  (663 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (664 276)  (664 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 276)  (665 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (666 276)  (666 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (668 276)  (668 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 276)  (669 276)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (670 276)  (670 276)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (675 276)  (675 276)  LC_2 Logic Functioning bit
 (41 4)  (677 276)  (677 276)  LC_2 Logic Functioning bit
 (45 4)  (681 276)  (681 276)  LC_2 Logic Functioning bit
 (48 4)  (684 276)  (684 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (686 276)  (686 276)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (640 277)  (640 277)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_h_r_3
 (17 5)  (653 277)  (653 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (29 5)  (665 277)  (665 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (667 277)  (667 277)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (38 5)  (674 277)  (674 277)  LC_2 Logic Functioning bit
 (39 5)  (675 277)  (675 277)  LC_2 Logic Functioning bit
 (48 5)  (684 277)  (684 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 6)  (647 278)  (647 278)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_v_t_40
 (17 6)  (653 278)  (653 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (654 278)  (654 278)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g1_5
 (27 6)  (663 278)  (663 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 278)  (665 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (666 278)  (666 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (667 278)  (667 278)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (668 278)  (668 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (672 278)  (672 278)  LC_3 Logic Functioning bit
 (38 6)  (674 278)  (674 278)  LC_3 Logic Functioning bit
 (48 6)  (684 278)  (684 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (641 279)  (641 279)  routing T_12_17.sp4_h_l_38 <X> T_12_17.sp4_v_t_38
 (12 7)  (648 279)  (648 279)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_v_t_40
 (26 7)  (662 279)  (662 279)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (663 279)  (663 279)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (664 279)  (664 279)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 279)  (665 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (9 8)  (645 280)  (645 280)  routing T_12_17.sp4_v_t_42 <X> T_12_17.sp4_h_r_7
 (27 8)  (663 280)  (663 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (664 280)  (664 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 280)  (665 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 280)  (666 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (668 280)  (668 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (670 280)  (670 280)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (45 8)  (681 280)  (681 280)  LC_4 Logic Functioning bit
 (50 8)  (686 280)  (686 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (658 281)  (658 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (659 281)  (659 281)  routing T_12_17.sp12_v_b_18 <X> T_12_17.lc_trk_g2_2
 (25 9)  (661 281)  (661 281)  routing T_12_17.sp12_v_b_18 <X> T_12_17.lc_trk_g2_2
 (29 9)  (665 281)  (665 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (672 281)  (672 281)  LC_4 Logic Functioning bit
 (38 9)  (674 281)  (674 281)  LC_4 Logic Functioning bit
 (39 9)  (675 281)  (675 281)  LC_4 Logic Functioning bit
 (41 9)  (677 281)  (677 281)  LC_4 Logic Functioning bit
 (43 9)  (679 281)  (679 281)  LC_4 Logic Functioning bit
 (46 9)  (682 281)  (682 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (684 281)  (684 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (661 282)  (661 282)  routing T_12_17.sp12_v_b_6 <X> T_12_17.lc_trk_g2_6
 (27 10)  (663 282)  (663 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 282)  (665 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (666 282)  (666 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (668 282)  (668 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (677 282)  (677 282)  LC_5 Logic Functioning bit
 (45 10)  (681 282)  (681 282)  LC_5 Logic Functioning bit
 (47 10)  (683 282)  (683 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (658 283)  (658 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (660 283)  (660 283)  routing T_12_17.sp12_v_b_6 <X> T_12_17.lc_trk_g2_6
 (25 11)  (661 283)  (661 283)  routing T_12_17.sp12_v_b_6 <X> T_12_17.lc_trk_g2_6
 (26 11)  (662 283)  (662 283)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (663 283)  (663 283)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (664 283)  (664 283)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (665 283)  (665 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (667 283)  (667 283)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (668 283)  (668 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (674 283)  (674 283)  LC_5 Logic Functioning bit
 (39 11)  (675 283)  (675 283)  LC_5 Logic Functioning bit
 (41 11)  (677 283)  (677 283)  LC_5 Logic Functioning bit
 (48 11)  (684 283)  (684 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (647 284)  (647 284)  routing T_12_17.sp4_h_r_6 <X> T_12_17.sp4_v_b_11
 (25 12)  (661 284)  (661 284)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g3_2
 (11 13)  (647 285)  (647 285)  routing T_12_17.sp4_h_l_38 <X> T_12_17.sp4_h_r_11
 (13 13)  (649 285)  (649 285)  routing T_12_17.sp4_h_l_38 <X> T_12_17.sp4_h_r_11
 (22 13)  (658 285)  (658 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (636 286)  (636 286)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 286)  (637 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (639 286)  (639 286)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_t_22
 (14 14)  (650 286)  (650 286)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g3_4
 (19 14)  (655 286)  (655 286)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (28 14)  (664 286)  (664 286)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 286)  (665 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (667 286)  (667 286)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (668 286)  (668 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (669 286)  (669 286)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (672 286)  (672 286)  LC_7 Logic Functioning bit
 (38 14)  (674 286)  (674 286)  LC_7 Logic Functioning bit
 (52 14)  (688 286)  (688 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (636 287)  (636 287)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (639 287)  (639 287)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_t_22
 (17 15)  (653 287)  (653 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (662 287)  (662 287)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (665 287)  (665 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (666 287)  (666 287)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (667 287)  (667 287)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (52 15)  (688 287)  (688 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_17

 (8 0)  (702 272)  (702 272)  routing T_13_17.sp4_h_l_40 <X> T_13_17.sp4_h_r_1
 (10 0)  (704 272)  (704 272)  routing T_13_17.sp4_h_l_40 <X> T_13_17.sp4_h_r_1
 (8 4)  (702 276)  (702 276)  routing T_13_17.sp4_v_b_10 <X> T_13_17.sp4_h_r_4
 (9 4)  (703 276)  (703 276)  routing T_13_17.sp4_v_b_10 <X> T_13_17.sp4_h_r_4
 (10 4)  (704 276)  (704 276)  routing T_13_17.sp4_v_b_10 <X> T_13_17.sp4_h_r_4
 (27 4)  (721 276)  (721 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (722 276)  (722 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 276)  (723 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (726 276)  (726 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 276)  (727 276)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (729 276)  (729 276)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_2
 (36 4)  (730 276)  (730 276)  LC_2 Logic Functioning bit
 (37 4)  (731 276)  (731 276)  LC_2 Logic Functioning bit
 (38 4)  (732 276)  (732 276)  LC_2 Logic Functioning bit
 (39 4)  (733 276)  (733 276)  LC_2 Logic Functioning bit
 (41 4)  (735 276)  (735 276)  LC_2 Logic Functioning bit
 (43 4)  (737 276)  (737 276)  LC_2 Logic Functioning bit
 (19 5)  (713 277)  (713 277)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (27 5)  (721 277)  (721 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 277)  (722 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 277)  (723 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (725 277)  (725 277)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (726 277)  (726 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (727 277)  (727 277)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_2
 (34 5)  (728 277)  (728 277)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_2
 (36 5)  (730 277)  (730 277)  LC_2 Logic Functioning bit
 (37 5)  (731 277)  (731 277)  LC_2 Logic Functioning bit
 (38 5)  (732 277)  (732 277)  LC_2 Logic Functioning bit
 (39 5)  (733 277)  (733 277)  LC_2 Logic Functioning bit
 (41 5)  (735 277)  (735 277)  LC_2 Logic Functioning bit
 (42 5)  (736 277)  (736 277)  LC_2 Logic Functioning bit
 (43 5)  (737 277)  (737 277)  LC_2 Logic Functioning bit
 (26 6)  (720 278)  (720 278)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (721 278)  (721 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (722 278)  (722 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 278)  (723 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 278)  (724 278)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (725 278)  (725 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 278)  (726 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 278)  (727 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 278)  (730 278)  LC_3 Logic Functioning bit
 (37 6)  (731 278)  (731 278)  LC_3 Logic Functioning bit
 (38 6)  (732 278)  (732 278)  LC_3 Logic Functioning bit
 (42 6)  (736 278)  (736 278)  LC_3 Logic Functioning bit
 (43 6)  (737 278)  (737 278)  LC_3 Logic Functioning bit
 (50 6)  (744 278)  (744 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (746 278)  (746 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (747 278)  (747 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (28 7)  (722 279)  (722 279)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 279)  (723 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 279)  (724 279)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (725 279)  (725 279)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (730 279)  (730 279)  LC_3 Logic Functioning bit
 (37 7)  (731 279)  (731 279)  LC_3 Logic Functioning bit
 (42 7)  (736 279)  (736 279)  LC_3 Logic Functioning bit
 (43 7)  (737 279)  (737 279)  LC_3 Logic Functioning bit
 (22 8)  (716 280)  (716 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (717 280)  (717 280)  routing T_13_17.sp4_v_t_30 <X> T_13_17.lc_trk_g2_3
 (24 8)  (718 280)  (718 280)  routing T_13_17.sp4_v_t_30 <X> T_13_17.lc_trk_g2_3
 (17 10)  (711 282)  (711 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (712 283)  (712 283)  routing T_13_17.sp4_r_v_b_37 <X> T_13_17.lc_trk_g2_5
 (22 11)  (716 283)  (716 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (718 283)  (718 283)  routing T_13_17.tnl_op_6 <X> T_13_17.lc_trk_g2_6
 (25 11)  (719 283)  (719 283)  routing T_13_17.tnl_op_6 <X> T_13_17.lc_trk_g2_6
 (5 12)  (699 284)  (699 284)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_h_r_9
 (8 12)  (702 284)  (702 284)  routing T_13_17.sp4_v_b_4 <X> T_13_17.sp4_h_r_10
 (9 12)  (703 284)  (703 284)  routing T_13_17.sp4_v_b_4 <X> T_13_17.sp4_h_r_10
 (10 12)  (704 284)  (704 284)  routing T_13_17.sp4_v_b_4 <X> T_13_17.sp4_h_r_10
 (12 12)  (706 284)  (706 284)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_11
 (16 12)  (710 284)  (710 284)  routing T_13_17.sp12_v_t_6 <X> T_13_17.lc_trk_g3_1
 (17 12)  (711 284)  (711 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (4 13)  (698 285)  (698 285)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_h_r_9
 (6 13)  (700 285)  (700 285)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_h_r_9
 (11 13)  (705 285)  (705 285)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_11
 (13 13)  (707 285)  (707 285)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_11
 (17 13)  (711 285)  (711 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (17 14)  (711 286)  (711 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (716 286)  (716 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (717 286)  (717 286)  routing T_13_17.sp4_v_b_47 <X> T_13_17.lc_trk_g3_7
 (24 14)  (718 286)  (718 286)  routing T_13_17.sp4_v_b_47 <X> T_13_17.lc_trk_g3_7
 (18 15)  (712 287)  (712 287)  routing T_13_17.sp4_r_v_b_45 <X> T_13_17.lc_trk_g3_5


LogicTile_14_17

 (9 0)  (757 272)  (757 272)  routing T_14_17.sp4_h_l_47 <X> T_14_17.sp4_h_r_1
 (10 0)  (758 272)  (758 272)  routing T_14_17.sp4_h_l_47 <X> T_14_17.sp4_h_r_1
 (27 0)  (775 272)  (775 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (776 272)  (776 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 272)  (777 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 272)  (778 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (779 272)  (779 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 272)  (780 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 272)  (781 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (782 272)  (782 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (783 272)  (783 272)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_0
 (43 0)  (791 272)  (791 272)  LC_0 Logic Functioning bit
 (8 1)  (756 273)  (756 273)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_b_1
 (28 1)  (776 273)  (776 273)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 273)  (777 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (778 273)  (778 273)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (780 273)  (780 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (781 273)  (781 273)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_0
 (35 1)  (783 273)  (783 273)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_0
 (14 2)  (762 274)  (762 274)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g0_4
 (16 2)  (764 274)  (764 274)  routing T_14_17.sp12_h_l_18 <X> T_14_17.lc_trk_g0_5
 (17 2)  (765 274)  (765 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (15 3)  (763 275)  (763 275)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g0_4
 (16 3)  (764 275)  (764 275)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g0_4
 (17 3)  (765 275)  (765 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (766 275)  (766 275)  routing T_14_17.sp12_h_l_18 <X> T_14_17.lc_trk_g0_5
 (4 4)  (752 276)  (752 276)  routing T_14_17.sp4_h_l_38 <X> T_14_17.sp4_v_b_3
 (17 4)  (765 276)  (765 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (773 276)  (773 276)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (27 4)  (775 276)  (775 276)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 276)  (777 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 276)  (778 276)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (780 276)  (780 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 276)  (781 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (782 276)  (782 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (5 5)  (753 277)  (753 277)  routing T_14_17.sp4_h_l_38 <X> T_14_17.sp4_v_b_3
 (18 5)  (766 277)  (766 277)  routing T_14_17.sp4_r_v_b_25 <X> T_14_17.lc_trk_g1_1
 (22 5)  (770 277)  (770 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (771 277)  (771 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (24 5)  (772 277)  (772 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (25 5)  (773 277)  (773 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (26 5)  (774 277)  (774 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (775 277)  (775 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (776 277)  (776 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 277)  (777 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 277)  (778 277)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (779 277)  (779 277)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (784 277)  (784 277)  LC_2 Logic Functioning bit
 (38 5)  (786 277)  (786 277)  LC_2 Logic Functioning bit
 (51 5)  (799 277)  (799 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (769 278)  (769 278)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g1_7
 (22 6)  (770 278)  (770 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (771 278)  (771 278)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g1_7
 (24 6)  (772 278)  (772 278)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g1_7
 (21 7)  (769 279)  (769 279)  routing T_14_17.sp4_h_l_10 <X> T_14_17.lc_trk_g1_7
 (22 7)  (770 279)  (770 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (771 279)  (771 279)  routing T_14_17.sp12_h_r_14 <X> T_14_17.lc_trk_g1_6
 (4 8)  (752 280)  (752 280)  routing T_14_17.sp4_h_l_43 <X> T_14_17.sp4_v_b_6
 (15 8)  (763 280)  (763 280)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (16 8)  (764 280)  (764 280)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (17 8)  (765 280)  (765 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (766 280)  (766 280)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (5 9)  (753 281)  (753 281)  routing T_14_17.sp4_h_l_43 <X> T_14_17.sp4_v_b_6
 (14 9)  (762 281)  (762 281)  routing T_14_17.sp12_v_b_16 <X> T_14_17.lc_trk_g2_0
 (16 9)  (764 281)  (764 281)  routing T_14_17.sp12_v_b_16 <X> T_14_17.lc_trk_g2_0
 (17 9)  (765 281)  (765 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (766 281)  (766 281)  routing T_14_17.sp4_h_r_41 <X> T_14_17.lc_trk_g2_1
 (25 10)  (773 282)  (773 282)  routing T_14_17.sp4_v_b_38 <X> T_14_17.lc_trk_g2_6
 (31 10)  (779 282)  (779 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 282)  (780 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 282)  (782 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (784 282)  (784 282)  LC_5 Logic Functioning bit
 (38 10)  (786 282)  (786 282)  LC_5 Logic Functioning bit
 (46 10)  (794 282)  (794 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (770 283)  (770 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (771 283)  (771 283)  routing T_14_17.sp4_v_b_38 <X> T_14_17.lc_trk_g2_6
 (25 11)  (773 283)  (773 283)  routing T_14_17.sp4_v_b_38 <X> T_14_17.lc_trk_g2_6
 (27 11)  (775 283)  (775 283)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (776 283)  (776 283)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 283)  (777 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (779 283)  (779 283)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (785 283)  (785 283)  LC_5 Logic Functioning bit
 (39 11)  (787 283)  (787 283)  LC_5 Logic Functioning bit
 (5 12)  (753 284)  (753 284)  routing T_14_17.sp4_v_b_9 <X> T_14_17.sp4_h_r_9
 (14 12)  (762 284)  (762 284)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (22 12)  (770 284)  (770 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (771 284)  (771 284)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g3_3
 (24 12)  (772 284)  (772 284)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g3_3
 (25 12)  (773 284)  (773 284)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g3_2
 (26 12)  (774 284)  (774 284)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (776 284)  (776 284)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 284)  (777 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (780 284)  (780 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (782 284)  (782 284)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (788 284)  (788 284)  LC_6 Logic Functioning bit
 (6 13)  (754 285)  (754 285)  routing T_14_17.sp4_v_b_9 <X> T_14_17.sp4_h_r_9
 (11 13)  (759 285)  (759 285)  routing T_14_17.sp4_h_l_38 <X> T_14_17.sp4_h_r_11
 (13 13)  (761 285)  (761 285)  routing T_14_17.sp4_h_l_38 <X> T_14_17.sp4_h_r_11
 (15 13)  (763 285)  (763 285)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (16 13)  (764 285)  (764 285)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (17 13)  (765 285)  (765 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (769 285)  (769 285)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g3_3
 (22 13)  (770 285)  (770 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (771 285)  (771 285)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g3_2
 (24 13)  (772 285)  (772 285)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g3_2
 (25 13)  (773 285)  (773 285)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g3_2
 (26 13)  (774 285)  (774 285)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (775 285)  (775 285)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 285)  (776 285)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 285)  (777 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (779 285)  (779 285)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (780 285)  (780 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (782 285)  (782 285)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.input_2_6
 (15 14)  (763 286)  (763 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (16 14)  (764 286)  (764 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (17 14)  (765 286)  (765 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (766 286)  (766 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (21 14)  (769 286)  (769 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (22 14)  (770 286)  (770 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (771 286)  (771 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (24 14)  (772 286)  (772 286)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (26 14)  (774 286)  (774 286)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (775 286)  (775 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (776 286)  (776 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 286)  (777 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (778 286)  (778 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (779 286)  (779 286)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 286)  (780 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (39 14)  (787 286)  (787 286)  LC_7 Logic Functioning bit
 (15 15)  (763 287)  (763 287)  routing T_14_17.sp4_v_t_33 <X> T_14_17.lc_trk_g3_4
 (16 15)  (764 287)  (764 287)  routing T_14_17.sp4_v_t_33 <X> T_14_17.lc_trk_g3_4
 (17 15)  (765 287)  (765 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (769 287)  (769 287)  routing T_14_17.sp4_h_l_34 <X> T_14_17.lc_trk_g3_7
 (22 15)  (770 287)  (770 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (777 287)  (777 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (780 287)  (780 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (781 287)  (781 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_7
 (34 15)  (782 287)  (782 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_7
 (35 15)  (783 287)  (783 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_7


LogicTile_15_17

 (4 0)  (806 272)  (806 272)  routing T_15_17.sp4_v_t_37 <X> T_15_17.sp4_v_b_0
 (14 0)  (816 272)  (816 272)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g0_0
 (16 0)  (818 272)  (818 272)  routing T_15_17.sp12_h_l_14 <X> T_15_17.lc_trk_g0_1
 (17 0)  (819 272)  (819 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (21 0)  (823 272)  (823 272)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g0_3
 (22 0)  (824 272)  (824 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (827 272)  (827 272)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (29 0)  (831 272)  (831 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (833 272)  (833 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 272)  (834 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 272)  (835 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (838 272)  (838 272)  LC_0 Logic Functioning bit
 (37 0)  (839 272)  (839 272)  LC_0 Logic Functioning bit
 (38 0)  (840 272)  (840 272)  LC_0 Logic Functioning bit
 (39 0)  (841 272)  (841 272)  LC_0 Logic Functioning bit
 (43 0)  (845 272)  (845 272)  LC_0 Logic Functioning bit
 (15 1)  (817 273)  (817 273)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g0_0
 (17 1)  (819 273)  (819 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (820 273)  (820 273)  routing T_15_17.sp12_h_l_14 <X> T_15_17.lc_trk_g0_1
 (22 1)  (824 273)  (824 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (826 273)  (826 273)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (26 1)  (828 273)  (828 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (829 273)  (829 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 273)  (830 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 273)  (831 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (834 273)  (834 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (838 273)  (838 273)  LC_0 Logic Functioning bit
 (37 1)  (839 273)  (839 273)  LC_0 Logic Functioning bit
 (38 1)  (840 273)  (840 273)  LC_0 Logic Functioning bit
 (39 1)  (841 273)  (841 273)  LC_0 Logic Functioning bit
 (48 1)  (850 273)  (850 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (854 273)  (854 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (855 273)  (855 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (802 274)  (802 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (803 274)  (803 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (804 274)  (804 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (817 274)  (817 274)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g0_5
 (16 2)  (818 274)  (818 274)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g0_5
 (17 2)  (819 274)  (819 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (828 274)  (828 274)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (830 274)  (830 274)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 274)  (831 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 274)  (834 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 274)  (835 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (836 274)  (836 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (839 274)  (839 274)  LC_1 Logic Functioning bit
 (42 2)  (844 274)  (844 274)  LC_1 Logic Functioning bit
 (45 2)  (847 274)  (847 274)  LC_1 Logic Functioning bit
 (48 2)  (850 274)  (850 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (802 275)  (802 275)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (16 3)  (818 275)  (818 275)  routing T_15_17.sp12_h_r_12 <X> T_15_17.lc_trk_g0_4
 (17 3)  (819 275)  (819 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (820 275)  (820 275)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g0_5
 (22 3)  (824 275)  (824 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (827 275)  (827 275)  routing T_15_17.sp4_r_v_b_30 <X> T_15_17.lc_trk_g0_6
 (26 3)  (828 275)  (828 275)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (830 275)  (830 275)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 275)  (831 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 275)  (832 275)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (834 275)  (834 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (835 275)  (835 275)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.input_2_1
 (36 3)  (838 275)  (838 275)  LC_1 Logic Functioning bit
 (37 3)  (839 275)  (839 275)  LC_1 Logic Functioning bit
 (38 3)  (840 275)  (840 275)  LC_1 Logic Functioning bit
 (42 3)  (844 275)  (844 275)  LC_1 Logic Functioning bit
 (46 3)  (848 275)  (848 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (25 4)  (827 276)  (827 276)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g1_2
 (28 4)  (830 276)  (830 276)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 276)  (831 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 276)  (832 276)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (834 276)  (834 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 276)  (835 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 276)  (836 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (837 276)  (837 276)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.input_2_2
 (37 4)  (839 276)  (839 276)  LC_2 Logic Functioning bit
 (39 4)  (841 276)  (841 276)  LC_2 Logic Functioning bit
 (45 4)  (847 276)  (847 276)  LC_2 Logic Functioning bit
 (48 4)  (850 276)  (850 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (11 5)  (813 277)  (813 277)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_h_r_5
 (22 5)  (824 277)  (824 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (825 277)  (825 277)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g1_2
 (24 5)  (826 277)  (826 277)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g1_2
 (26 5)  (828 277)  (828 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (830 277)  (830 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 277)  (831 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (832 277)  (832 277)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (833 277)  (833 277)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (834 277)  (834 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (837 277)  (837 277)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.input_2_2
 (36 5)  (838 277)  (838 277)  LC_2 Logic Functioning bit
 (37 5)  (839 277)  (839 277)  LC_2 Logic Functioning bit
 (38 5)  (840 277)  (840 277)  LC_2 Logic Functioning bit
 (42 5)  (844 277)  (844 277)  LC_2 Logic Functioning bit
 (22 6)  (824 278)  (824 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (825 278)  (825 278)  routing T_15_17.sp4_h_r_7 <X> T_15_17.lc_trk_g1_7
 (24 6)  (826 278)  (826 278)  routing T_15_17.sp4_h_r_7 <X> T_15_17.lc_trk_g1_7
 (26 6)  (828 278)  (828 278)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (830 278)  (830 278)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 278)  (831 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (833 278)  (833 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 278)  (834 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 278)  (835 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (836 278)  (836 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (839 278)  (839 278)  LC_3 Logic Functioning bit
 (42 6)  (844 278)  (844 278)  LC_3 Logic Functioning bit
 (45 6)  (847 278)  (847 278)  LC_3 Logic Functioning bit
 (51 6)  (853 278)  (853 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (855 278)  (855 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (810 279)  (810 279)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_t_41
 (21 7)  (823 279)  (823 279)  routing T_15_17.sp4_h_r_7 <X> T_15_17.lc_trk_g1_7
 (26 7)  (828 279)  (828 279)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (830 279)  (830 279)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 279)  (831 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 279)  (832 279)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (834 279)  (834 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (837 279)  (837 279)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.input_2_3
 (36 7)  (838 279)  (838 279)  LC_3 Logic Functioning bit
 (37 7)  (839 279)  (839 279)  LC_3 Logic Functioning bit
 (38 7)  (840 279)  (840 279)  LC_3 Logic Functioning bit
 (42 7)  (844 279)  (844 279)  LC_3 Logic Functioning bit
 (4 8)  (806 280)  (806 280)  routing T_15_17.sp4_h_l_37 <X> T_15_17.sp4_v_b_6
 (6 8)  (808 280)  (808 280)  routing T_15_17.sp4_h_l_37 <X> T_15_17.sp4_v_b_6
 (9 8)  (811 280)  (811 280)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_h_r_7
 (10 8)  (812 280)  (812 280)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_h_r_7
 (17 8)  (819 280)  (819 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (820 280)  (820 280)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g2_1
 (22 8)  (824 280)  (824 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (827 280)  (827 280)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g2_2
 (28 8)  (830 280)  (830 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 280)  (831 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 280)  (832 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (833 280)  (833 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 280)  (834 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 280)  (835 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 280)  (836 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (837 280)  (837 280)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.input_2_4
 (37 8)  (839 280)  (839 280)  LC_4 Logic Functioning bit
 (39 8)  (841 280)  (841 280)  LC_4 Logic Functioning bit
 (45 8)  (847 280)  (847 280)  LC_4 Logic Functioning bit
 (5 9)  (807 281)  (807 281)  routing T_15_17.sp4_h_l_37 <X> T_15_17.sp4_v_b_6
 (21 9)  (823 281)  (823 281)  routing T_15_17.sp4_r_v_b_35 <X> T_15_17.lc_trk_g2_3
 (22 9)  (824 281)  (824 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (825 281)  (825 281)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g2_2
 (24 9)  (826 281)  (826 281)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g2_2
 (25 9)  (827 281)  (827 281)  routing T_15_17.sp4_h_r_42 <X> T_15_17.lc_trk_g2_2
 (26 9)  (828 281)  (828 281)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (830 281)  (830 281)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 281)  (831 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (832 281)  (832 281)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (834 281)  (834 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (836 281)  (836 281)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.input_2_4
 (35 9)  (837 281)  (837 281)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.input_2_4
 (36 9)  (838 281)  (838 281)  LC_4 Logic Functioning bit
 (37 9)  (839 281)  (839 281)  LC_4 Logic Functioning bit
 (38 9)  (840 281)  (840 281)  LC_4 Logic Functioning bit
 (42 9)  (844 281)  (844 281)  LC_4 Logic Functioning bit
 (48 9)  (850 281)  (850 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (816 282)  (816 282)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g2_4
 (15 10)  (817 282)  (817 282)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g2_5
 (17 10)  (819 282)  (819 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (823 282)  (823 282)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g2_7
 (22 10)  (824 282)  (824 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (827 282)  (827 282)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g2_6
 (8 11)  (810 283)  (810 283)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_v_t_42
 (12 11)  (814 283)  (814 283)  routing T_15_17.sp4_h_l_45 <X> T_15_17.sp4_v_t_45
 (15 11)  (817 283)  (817 283)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g2_4
 (16 11)  (818 283)  (818 283)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g2_4
 (17 11)  (819 283)  (819 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (820 283)  (820 283)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g2_5
 (22 11)  (824 283)  (824 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (825 283)  (825 283)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g2_6
 (24 11)  (826 283)  (826 283)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g2_6
 (9 12)  (811 284)  (811 284)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_h_r_10
 (10 12)  (812 284)  (812 284)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_h_r_10
 (13 12)  (815 284)  (815 284)  routing T_15_17.sp4_h_l_46 <X> T_15_17.sp4_v_b_11
 (15 12)  (817 284)  (817 284)  routing T_15_17.sp4_v_t_28 <X> T_15_17.lc_trk_g3_1
 (16 12)  (818 284)  (818 284)  routing T_15_17.sp4_v_t_28 <X> T_15_17.lc_trk_g3_1
 (17 12)  (819 284)  (819 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (824 284)  (824 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (826 284)  (826 284)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g3_3
 (25 12)  (827 284)  (827 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (27 12)  (829 284)  (829 284)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 284)  (831 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (834 284)  (834 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 284)  (835 284)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (837 284)  (837 284)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_6
 (38 12)  (840 284)  (840 284)  LC_6 Logic Functioning bit
 (39 12)  (841 284)  (841 284)  LC_6 Logic Functioning bit
 (40 12)  (842 284)  (842 284)  LC_6 Logic Functioning bit
 (9 13)  (811 285)  (811 285)  routing T_15_17.sp4_v_t_39 <X> T_15_17.sp4_v_b_10
 (10 13)  (812 285)  (812 285)  routing T_15_17.sp4_v_t_39 <X> T_15_17.sp4_v_b_10
 (12 13)  (814 285)  (814 285)  routing T_15_17.sp4_h_l_46 <X> T_15_17.sp4_v_b_11
 (21 13)  (823 285)  (823 285)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g3_3
 (22 13)  (824 285)  (824 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (828 285)  (828 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (829 285)  (829 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 285)  (830 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 285)  (831 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (832 285)  (832 285)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (833 285)  (833 285)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (834 285)  (834 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (835 285)  (835 285)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_6
 (35 13)  (837 285)  (837 285)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_6
 (38 13)  (840 285)  (840 285)  LC_6 Logic Functioning bit
 (41 13)  (843 285)  (843 285)  LC_6 Logic Functioning bit
 (0 14)  (802 286)  (802 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 286)  (803 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (816 286)  (816 286)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g3_4
 (15 14)  (817 286)  (817 286)  routing T_15_17.sp4_v_t_32 <X> T_15_17.lc_trk_g3_5
 (16 14)  (818 286)  (818 286)  routing T_15_17.sp4_v_t_32 <X> T_15_17.lc_trk_g3_5
 (17 14)  (819 286)  (819 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (828 286)  (828 286)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (831 286)  (831 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 286)  (832 286)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (834 286)  (834 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (838 286)  (838 286)  LC_7 Logic Functioning bit
 (37 14)  (839 286)  (839 286)  LC_7 Logic Functioning bit
 (38 14)  (840 286)  (840 286)  LC_7 Logic Functioning bit
 (42 14)  (844 286)  (844 286)  LC_7 Logic Functioning bit
 (43 14)  (845 286)  (845 286)  LC_7 Logic Functioning bit
 (50 14)  (852 286)  (852 286)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (803 287)  (803 287)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (8 15)  (810 287)  (810 287)  routing T_15_17.sp4_h_l_47 <X> T_15_17.sp4_v_t_47
 (17 15)  (819 287)  (819 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (831 287)  (831 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (833 287)  (833 287)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (838 287)  (838 287)  LC_7 Logic Functioning bit
 (37 15)  (839 287)  (839 287)  LC_7 Logic Functioning bit
 (38 15)  (840 287)  (840 287)  LC_7 Logic Functioning bit
 (39 15)  (841 287)  (841 287)  LC_7 Logic Functioning bit
 (42 15)  (844 287)  (844 287)  LC_7 Logic Functioning bit
 (43 15)  (845 287)  (845 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (4 0)  (860 272)  (860 272)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_b_0
 (11 0)  (867 272)  (867 272)  routing T_16_17.sp4_h_r_9 <X> T_16_17.sp4_v_b_2
 (26 0)  (882 272)  (882 272)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (885 272)  (885 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 272)  (886 272)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (887 272)  (887 272)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 272)  (888 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (39 0)  (895 272)  (895 272)  LC_0 Logic Functioning bit
 (40 0)  (896 272)  (896 272)  LC_0 Logic Functioning bit
 (42 0)  (898 272)  (898 272)  LC_0 Logic Functioning bit
 (5 1)  (861 273)  (861 273)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_b_0
 (26 1)  (882 273)  (882 273)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 273)  (885 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (886 273)  (886 273)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (888 273)  (888 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (890 273)  (890 273)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.input_2_0
 (38 1)  (894 273)  (894 273)  LC_0 Logic Functioning bit
 (39 1)  (895 273)  (895 273)  LC_0 Logic Functioning bit
 (40 1)  (896 273)  (896 273)  LC_0 Logic Functioning bit
 (41 1)  (897 273)  (897 273)  LC_0 Logic Functioning bit
 (42 1)  (898 273)  (898 273)  LC_0 Logic Functioning bit
 (43 1)  (899 273)  (899 273)  LC_0 Logic Functioning bit
 (0 2)  (856 274)  (856 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (857 274)  (857 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (858 274)  (858 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (865 274)  (865 274)  routing T_16_17.sp4_v_b_1 <X> T_16_17.sp4_h_l_36
 (17 2)  (873 274)  (873 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (874 274)  (874 274)  routing T_16_17.bnr_op_5 <X> T_16_17.lc_trk_g0_5
 (21 2)  (877 274)  (877 274)  routing T_16_17.bnr_op_7 <X> T_16_17.lc_trk_g0_7
 (22 2)  (878 274)  (878 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (885 274)  (885 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 274)  (886 274)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (887 274)  (887 274)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 274)  (888 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (890 274)  (890 274)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (894 274)  (894 274)  LC_1 Logic Functioning bit
 (39 2)  (895 274)  (895 274)  LC_1 Logic Functioning bit
 (40 2)  (896 274)  (896 274)  LC_1 Logic Functioning bit
 (41 2)  (897 274)  (897 274)  LC_1 Logic Functioning bit
 (42 2)  (898 274)  (898 274)  LC_1 Logic Functioning bit
 (43 2)  (899 274)  (899 274)  LC_1 Logic Functioning bit
 (50 2)  (906 274)  (906 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (856 275)  (856 275)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (15 3)  (871 275)  (871 275)  routing T_16_17.sp4_v_t_9 <X> T_16_17.lc_trk_g0_4
 (16 3)  (872 275)  (872 275)  routing T_16_17.sp4_v_t_9 <X> T_16_17.lc_trk_g0_4
 (17 3)  (873 275)  (873 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (874 275)  (874 275)  routing T_16_17.bnr_op_5 <X> T_16_17.lc_trk_g0_5
 (21 3)  (877 275)  (877 275)  routing T_16_17.bnr_op_7 <X> T_16_17.lc_trk_g0_7
 (22 3)  (878 275)  (878 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (880 275)  (880 275)  routing T_16_17.top_op_6 <X> T_16_17.lc_trk_g0_6
 (25 3)  (881 275)  (881 275)  routing T_16_17.top_op_6 <X> T_16_17.lc_trk_g0_6
 (31 3)  (887 275)  (887 275)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (38 3)  (894 275)  (894 275)  LC_1 Logic Functioning bit
 (39 3)  (895 275)  (895 275)  LC_1 Logic Functioning bit
 (40 3)  (896 275)  (896 275)  LC_1 Logic Functioning bit
 (41 3)  (897 275)  (897 275)  LC_1 Logic Functioning bit
 (42 3)  (898 275)  (898 275)  LC_1 Logic Functioning bit
 (43 3)  (899 275)  (899 275)  LC_1 Logic Functioning bit
 (48 3)  (904 275)  (904 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (871 276)  (871 276)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g1_1
 (17 4)  (873 276)  (873 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (884 276)  (884 276)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 276)  (885 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (887 276)  (887 276)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 276)  (888 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (890 276)  (890 276)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (892 276)  (892 276)  LC_2 Logic Functioning bit
 (38 4)  (894 276)  (894 276)  LC_2 Logic Functioning bit
 (40 4)  (896 276)  (896 276)  LC_2 Logic Functioning bit
 (41 4)  (897 276)  (897 276)  LC_2 Logic Functioning bit
 (43 4)  (899 276)  (899 276)  LC_2 Logic Functioning bit
 (18 5)  (874 277)  (874 277)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g1_1
 (26 5)  (882 277)  (882 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (884 277)  (884 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 277)  (885 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (886 277)  (886 277)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (888 277)  (888 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (889 277)  (889 277)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.input_2_2
 (38 5)  (894 277)  (894 277)  LC_2 Logic Functioning bit
 (40 5)  (896 277)  (896 277)  LC_2 Logic Functioning bit
 (41 5)  (897 277)  (897 277)  LC_2 Logic Functioning bit
 (42 5)  (898 277)  (898 277)  LC_2 Logic Functioning bit
 (15 6)  (871 278)  (871 278)  routing T_16_17.top_op_5 <X> T_16_17.lc_trk_g1_5
 (17 6)  (873 278)  (873 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (878 278)  (878 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (880 278)  (880 278)  routing T_16_17.bot_op_7 <X> T_16_17.lc_trk_g1_7
 (28 6)  (884 278)  (884 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 278)  (885 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 278)  (886 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (887 278)  (887 278)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 278)  (888 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 278)  (889 278)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 278)  (892 278)  LC_3 Logic Functioning bit
 (37 6)  (893 278)  (893 278)  LC_3 Logic Functioning bit
 (48 6)  (904 278)  (904 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (906 278)  (906 278)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (871 279)  (871 279)  routing T_16_17.bot_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (873 279)  (873 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (874 279)  (874 279)  routing T_16_17.top_op_5 <X> T_16_17.lc_trk_g1_5
 (30 7)  (886 279)  (886 279)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (892 279)  (892 279)  LC_3 Logic Functioning bit
 (37 7)  (893 279)  (893 279)  LC_3 Logic Functioning bit
 (15 8)  (871 280)  (871 280)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g2_1
 (16 8)  (872 280)  (872 280)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g2_1
 (17 8)  (873 280)  (873 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (874 280)  (874 280)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g2_1
 (21 8)  (877 280)  (877 280)  routing T_16_17.sp4_h_r_35 <X> T_16_17.lc_trk_g2_3
 (22 8)  (878 280)  (878 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (879 280)  (879 280)  routing T_16_17.sp4_h_r_35 <X> T_16_17.lc_trk_g2_3
 (24 8)  (880 280)  (880 280)  routing T_16_17.sp4_h_r_35 <X> T_16_17.lc_trk_g2_3
 (26 8)  (882 280)  (882 280)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (885 280)  (885 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 280)  (886 280)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (887 280)  (887 280)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 280)  (888 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (891 280)  (891 280)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.input_2_4
 (36 8)  (892 280)  (892 280)  LC_4 Logic Functioning bit
 (37 8)  (893 280)  (893 280)  LC_4 Logic Functioning bit
 (40 8)  (896 280)  (896 280)  LC_4 Logic Functioning bit
 (41 8)  (897 280)  (897 280)  LC_4 Logic Functioning bit
 (42 8)  (898 280)  (898 280)  LC_4 Logic Functioning bit
 (43 8)  (899 280)  (899 280)  LC_4 Logic Functioning bit
 (17 9)  (873 281)  (873 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (878 281)  (878 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (883 281)  (883 281)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 281)  (885 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 281)  (886 281)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (888 281)  (888 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (889 281)  (889 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.input_2_4
 (34 9)  (890 281)  (890 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.input_2_4
 (35 9)  (891 281)  (891 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.input_2_4
 (37 9)  (893 281)  (893 281)  LC_4 Logic Functioning bit
 (40 9)  (896 281)  (896 281)  LC_4 Logic Functioning bit
 (42 9)  (898 281)  (898 281)  LC_4 Logic Functioning bit
 (5 10)  (861 282)  (861 282)  routing T_16_17.sp4_h_r_3 <X> T_16_17.sp4_h_l_43
 (14 10)  (870 282)  (870 282)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g2_4
 (21 10)  (877 282)  (877 282)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g2_7
 (22 10)  (878 282)  (878 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (4 11)  (860 283)  (860 283)  routing T_16_17.sp4_h_r_3 <X> T_16_17.sp4_h_l_43
 (17 11)  (873 283)  (873 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (878 283)  (878 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 12)  (878 284)  (878 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (856 286)  (856 286)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 286)  (857 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (873 286)  (873 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (877 286)  (877 286)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g3_7
 (22 14)  (878 286)  (878 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (882 286)  (882 286)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (883 286)  (883 286)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (884 286)  (884 286)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 286)  (885 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 286)  (886 286)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (888 286)  (888 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 286)  (889 286)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (890 286)  (890 286)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (892 286)  (892 286)  LC_7 Logic Functioning bit
 (41 14)  (897 286)  (897 286)  LC_7 Logic Functioning bit
 (45 14)  (901 286)  (901 286)  LC_7 Logic Functioning bit
 (0 15)  (856 287)  (856 287)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (12 15)  (868 287)  (868 287)  routing T_16_17.sp4_h_l_46 <X> T_16_17.sp4_v_t_46
 (26 15)  (882 287)  (882 287)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 287)  (884 287)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 287)  (885 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (887 287)  (887 287)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (888 287)  (888 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (889 287)  (889 287)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.input_2_7
 (36 15)  (892 287)  (892 287)  LC_7 Logic Functioning bit
 (37 15)  (893 287)  (893 287)  LC_7 Logic Functioning bit
 (39 15)  (895 287)  (895 287)  LC_7 Logic Functioning bit
 (40 15)  (896 287)  (896 287)  LC_7 Logic Functioning bit
 (41 15)  (897 287)  (897 287)  LC_7 Logic Functioning bit
 (42 15)  (898 287)  (898 287)  LC_7 Logic Functioning bit
 (44 15)  (900 287)  (900 287)  LC_7 Logic Functioning bit
 (48 15)  (904 287)  (904 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_17

 (26 0)  (936 272)  (936 272)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (937 272)  (937 272)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 272)  (939 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (941 272)  (941 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 272)  (942 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 272)  (943 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (946 272)  (946 272)  LC_0 Logic Functioning bit
 (4 1)  (914 273)  (914 273)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_h_r_0
 (6 1)  (916 273)  (916 273)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_h_r_0
 (14 1)  (924 273)  (924 273)  routing T_17_17.sp4_r_v_b_35 <X> T_17_17.lc_trk_g0_0
 (17 1)  (927 273)  (927 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (937 273)  (937 273)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (938 273)  (938 273)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 273)  (939 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (942 273)  (942 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (0 2)  (910 274)  (910 274)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (911 274)  (911 274)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (912 274)  (912 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (936 274)  (936 274)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (938 274)  (938 274)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 274)  (939 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (941 274)  (941 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (942 274)  (942 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 274)  (943 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (946 274)  (946 274)  LC_1 Logic Functioning bit
 (37 2)  (947 274)  (947 274)  LC_1 Logic Functioning bit
 (38 2)  (948 274)  (948 274)  LC_1 Logic Functioning bit
 (39 2)  (949 274)  (949 274)  LC_1 Logic Functioning bit
 (41 2)  (951 274)  (951 274)  LC_1 Logic Functioning bit
 (42 2)  (952 274)  (952 274)  LC_1 Logic Functioning bit
 (43 2)  (953 274)  (953 274)  LC_1 Logic Functioning bit
 (47 2)  (957 274)  (957 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (960 274)  (960 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (910 275)  (910 275)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (26 3)  (936 275)  (936 275)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (937 275)  (937 275)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (938 275)  (938 275)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 275)  (939 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 275)  (940 275)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (941 275)  (941 275)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (946 275)  (946 275)  LC_1 Logic Functioning bit
 (37 3)  (947 275)  (947 275)  LC_1 Logic Functioning bit
 (39 3)  (949 275)  (949 275)  LC_1 Logic Functioning bit
 (40 3)  (950 275)  (950 275)  LC_1 Logic Functioning bit
 (42 3)  (952 275)  (952 275)  LC_1 Logic Functioning bit
 (43 3)  (953 275)  (953 275)  LC_1 Logic Functioning bit
 (15 4)  (925 276)  (925 276)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g1_1
 (17 4)  (927 276)  (927 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (936 276)  (936 276)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (938 276)  (938 276)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 276)  (939 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (940 276)  (940 276)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (942 276)  (942 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 276)  (943 276)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (946 276)  (946 276)  LC_2 Logic Functioning bit
 (14 5)  (924 277)  (924 277)  routing T_17_17.top_op_0 <X> T_17_17.lc_trk_g1_0
 (15 5)  (925 277)  (925 277)  routing T_17_17.top_op_0 <X> T_17_17.lc_trk_g1_0
 (17 5)  (927 277)  (927 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (928 277)  (928 277)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g1_1
 (27 5)  (937 277)  (937 277)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (938 277)  (938 277)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 277)  (939 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 277)  (941 277)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 277)  (942 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (944 277)  (944 277)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.input_2_2
 (52 5)  (962 277)  (962 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (25 6)  (935 278)  (935 278)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g1_6
 (22 7)  (932 279)  (932 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (933 279)  (933 279)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g1_6
 (24 7)  (934 279)  (934 279)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g1_6
 (2 8)  (912 280)  (912 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (932 280)  (932 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (931 281)  (931 281)  routing T_17_17.sp4_r_v_b_35 <X> T_17_17.lc_trk_g2_3
 (22 9)  (932 281)  (932 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (934 281)  (934 281)  routing T_17_17.tnr_op_2 <X> T_17_17.lc_trk_g2_2
 (9 10)  (919 282)  (919 282)  routing T_17_17.sp4_v_b_7 <X> T_17_17.sp4_h_l_42
 (11 10)  (921 282)  (921 282)  routing T_17_17.sp4_v_b_5 <X> T_17_17.sp4_v_t_45
 (15 10)  (925 282)  (925 282)  routing T_17_17.tnr_op_5 <X> T_17_17.lc_trk_g2_5
 (17 10)  (927 282)  (927 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (935 282)  (935 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (12 11)  (922 283)  (922 283)  routing T_17_17.sp4_v_b_5 <X> T_17_17.sp4_v_t_45
 (22 11)  (932 283)  (932 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (924 284)  (924 284)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g3_0
 (26 12)  (936 284)  (936 284)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (937 284)  (937 284)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (938 284)  (938 284)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 284)  (939 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (941 284)  (941 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 284)  (942 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (944 284)  (944 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (946 284)  (946 284)  LC_6 Logic Functioning bit
 (38 12)  (948 284)  (948 284)  LC_6 Logic Functioning bit
 (41 12)  (951 284)  (951 284)  LC_6 Logic Functioning bit
 (43 12)  (953 284)  (953 284)  LC_6 Logic Functioning bit
 (45 12)  (955 284)  (955 284)  LC_6 Logic Functioning bit
 (17 13)  (927 285)  (927 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (936 285)  (936 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (938 285)  (938 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 285)  (939 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (941 285)  (941 285)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (942 285)  (942 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (943 285)  (943 285)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.input_2_6
 (35 13)  (945 285)  (945 285)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.input_2_6
 (36 13)  (946 285)  (946 285)  LC_6 Logic Functioning bit
 (38 13)  (948 285)  (948 285)  LC_6 Logic Functioning bit
 (41 13)  (951 285)  (951 285)  LC_6 Logic Functioning bit
 (42 13)  (952 285)  (952 285)  LC_6 Logic Functioning bit
 (43 13)  (953 285)  (953 285)  LC_6 Logic Functioning bit
 (0 14)  (910 286)  (910 286)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 286)  (911 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (926 286)  (926 286)  routing T_17_17.sp12_v_b_21 <X> T_17_17.lc_trk_g3_5
 (17 14)  (927 286)  (927 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (31 14)  (941 286)  (941 286)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (942 286)  (942 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (943 286)  (943 286)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (950 286)  (950 286)  LC_7 Logic Functioning bit
 (42 14)  (952 286)  (952 286)  LC_7 Logic Functioning bit
 (45 14)  (955 286)  (955 286)  LC_7 Logic Functioning bit
 (0 15)  (910 287)  (910 287)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (915 287)  (915 287)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_t_44
 (12 15)  (922 287)  (922 287)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_v_t_46
 (18 15)  (928 287)  (928 287)  routing T_17_17.sp12_v_b_21 <X> T_17_17.lc_trk_g3_5
 (22 15)  (932 287)  (932 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (937 287)  (937 287)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (938 287)  (938 287)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 287)  (939 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (941 287)  (941 287)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (41 15)  (951 287)  (951 287)  LC_7 Logic Functioning bit
 (43 15)  (953 287)  (953 287)  LC_7 Logic Functioning bit
 (46 15)  (956 287)  (956 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_17

 (14 0)  (978 272)  (978 272)  routing T_18_17.sp4_v_b_8 <X> T_18_17.lc_trk_g0_0
 (22 0)  (986 272)  (986 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (988 272)  (988 272)  routing T_18_17.top_op_3 <X> T_18_17.lc_trk_g0_3
 (27 0)  (991 272)  (991 272)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (992 272)  (992 272)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 272)  (993 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 272)  (994 272)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (44 0)  (1008 272)  (1008 272)  LC_0 Logic Functioning bit
 (9 1)  (973 273)  (973 273)  routing T_18_17.sp4_v_t_36 <X> T_18_17.sp4_v_b_1
 (14 1)  (978 273)  (978 273)  routing T_18_17.sp4_v_b_8 <X> T_18_17.lc_trk_g0_0
 (16 1)  (980 273)  (980 273)  routing T_18_17.sp4_v_b_8 <X> T_18_17.lc_trk_g0_0
 (17 1)  (981 273)  (981 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (985 273)  (985 273)  routing T_18_17.top_op_3 <X> T_18_17.lc_trk_g0_3
 (30 1)  (994 273)  (994 273)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (50 1)  (1014 273)  (1014 273)  Carry_In_Mux bit 

 (22 2)  (986 274)  (986 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (988 274)  (988 274)  routing T_18_17.top_op_7 <X> T_18_17.lc_trk_g0_7
 (28 2)  (992 274)  (992 274)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 274)  (993 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (44 2)  (1008 274)  (1008 274)  LC_1 Logic Functioning bit
 (14 3)  (978 275)  (978 275)  routing T_18_17.top_op_4 <X> T_18_17.lc_trk_g0_4
 (15 3)  (979 275)  (979 275)  routing T_18_17.top_op_4 <X> T_18_17.lc_trk_g0_4
 (17 3)  (981 275)  (981 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (985 275)  (985 275)  routing T_18_17.top_op_7 <X> T_18_17.lc_trk_g0_7
 (30 3)  (994 275)  (994 275)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (996 275)  (996 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (997 275)  (997 275)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_1
 (35 3)  (999 275)  (999 275)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_1
 (4 4)  (968 276)  (968 276)  routing T_18_17.sp4_v_t_38 <X> T_18_17.sp4_v_b_3
 (17 4)  (981 276)  (981 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (29 4)  (993 276)  (993 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (44 4)  (1008 276)  (1008 276)  LC_2 Logic Functioning bit
 (30 5)  (994 277)  (994 277)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (996 277)  (996 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (998 277)  (998 277)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.input_2_2
 (27 6)  (991 278)  (991 278)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (992 278)  (992 278)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 278)  (993 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (44 6)  (1008 278)  (1008 278)  LC_3 Logic Functioning bit
 (22 7)  (986 279)  (986 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (988 279)  (988 279)  routing T_18_17.top_op_6 <X> T_18_17.lc_trk_g1_6
 (25 7)  (989 279)  (989 279)  routing T_18_17.top_op_6 <X> T_18_17.lc_trk_g1_6
 (30 7)  (994 279)  (994 279)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (996 279)  (996 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (997 279)  (997 279)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_3
 (35 7)  (999 279)  (999 279)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_3
 (21 8)  (985 280)  (985 280)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g2_3
 (22 8)  (986 280)  (986 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (987 280)  (987 280)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g2_3
 (24 8)  (988 280)  (988 280)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g2_3
 (27 8)  (991 280)  (991 280)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 280)  (993 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 280)  (994 280)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (44 8)  (1008 280)  (1008 280)  LC_4 Logic Functioning bit
 (21 9)  (985 281)  (985 281)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g2_3
 (22 9)  (986 281)  (986 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (988 281)  (988 281)  routing T_18_17.tnl_op_2 <X> T_18_17.lc_trk_g2_2
 (25 9)  (989 281)  (989 281)  routing T_18_17.tnl_op_2 <X> T_18_17.lc_trk_g2_2
 (30 9)  (994 281)  (994 281)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (996 281)  (996 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (998 281)  (998 281)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.input_2_4
 (29 10)  (993 282)  (993 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 282)  (994 282)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (44 10)  (1008 282)  (1008 282)  LC_5 Logic Functioning bit
 (32 11)  (996 283)  (996 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (997 283)  (997 283)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_5
 (35 11)  (999 283)  (999 283)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_5
 (6 12)  (970 284)  (970 284)  routing T_18_17.sp4_v_t_43 <X> T_18_17.sp4_v_b_9
 (22 12)  (986 284)  (986 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (987 284)  (987 284)  routing T_18_17.sp12_v_b_11 <X> T_18_17.lc_trk_g3_3
 (29 12)  (993 284)  (993 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 284)  (994 284)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (44 12)  (1008 284)  (1008 284)  LC_6 Logic Functioning bit
 (5 13)  (969 285)  (969 285)  routing T_18_17.sp4_v_t_43 <X> T_18_17.sp4_v_b_9
 (30 13)  (994 285)  (994 285)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (996 285)  (996 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (998 285)  (998 285)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.input_2_6
 (29 14)  (993 286)  (993 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (44 14)  (1008 286)  (1008 286)  LC_7 Logic Functioning bit
 (22 15)  (986 287)  (986 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (988 287)  (988 287)  routing T_18_17.tnl_op_6 <X> T_18_17.lc_trk_g3_6
 (25 15)  (989 287)  (989 287)  routing T_18_17.tnl_op_6 <X> T_18_17.lc_trk_g3_6
 (32 15)  (996 287)  (996 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (997 287)  (997 287)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_7
 (35 15)  (999 287)  (999 287)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.input_2_7


RAM_Tile_19_17

 (11 8)  (1029 280)  (1029 280)  routing T_19_17.sp4_h_l_39 <X> T_19_17.sp4_v_b_8
 (13 8)  (1031 280)  (1031 280)  routing T_19_17.sp4_h_l_39 <X> T_19_17.sp4_v_b_8
 (12 9)  (1030 281)  (1030 281)  routing T_19_17.sp4_h_l_39 <X> T_19_17.sp4_v_b_8
 (4 11)  (1022 283)  (1022 283)  routing T_19_17.sp4_v_b_1 <X> T_19_17.sp4_h_l_43
 (5 11)  (1023 283)  (1023 283)  routing T_19_17.sp4_h_l_43 <X> T_19_17.sp4_v_t_43


LogicTile_21_17

 (11 6)  (1125 278)  (1125 278)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_t_40


DSP_Tile_0_16

 (26 0)  (26 256)  (26 256)  routing T_0_16.lc_trk_g1_5 <X> T_0_16.wire_mult/lc_0/in_0
 (31 0)  (31 256)  (31 256)  routing T_0_16.lc_trk_g0_5 <X> T_0_16.wire_mult/lc_0/in_3
 (32 0)  (32 256)  (32 256)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g0_5 wire_mult/lc_0/in_3
 (36 0)  (36 256)  (36 256)  LC_0 Logic Functioning bit
 (37 0)  (37 256)  (37 256)  LC_0 Logic Functioning bit
 (42 0)  (42 256)  (42 256)  LC_0 Logic Functioning bit
 (43 0)  (43 256)  (43 256)  LC_0 Logic Functioning bit
 (50 0)  (50 256)  (50 256)  Cascade buffer Enable bit: MULT1_LC00_inmux02_5

 (7 1)  (7 257)  (7 257)  MAC16 functional bit: MULT1_bram_cbit_0

 (22 1)  (22 257)  (22 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (23 257)  (23 257)  routing T_0_16.sp4_h_r_2 <X> T_0_16.lc_trk_g0_2
 (24 1)  (24 257)  (24 257)  routing T_0_16.sp4_h_r_2 <X> T_0_16.lc_trk_g0_2
 (25 1)  (25 257)  (25 257)  routing T_0_16.sp4_h_r_2 <X> T_0_16.lc_trk_g0_2
 (27 1)  (27 257)  (27 257)  routing T_0_16.lc_trk_g1_5 <X> T_0_16.wire_mult/lc_0/in_0
 (29 1)  (29 257)  (29 257)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g1_5 wire_mult/lc_0/in_0
 (36 1)  (36 257)  (36 257)  LC_0 Logic Functioning bit
 (37 1)  (37 257)  (37 257)  LC_0 Logic Functioning bit
 (42 1)  (42 257)  (42 257)  LC_0 Logic Functioning bit
 (43 1)  (43 257)  (43 257)  LC_0 Logic Functioning bit
 (15 2)  (15 258)  (15 258)  routing T_0_16.sp4_h_r_21 <X> T_0_16.lc_trk_g0_5
 (16 2)  (16 258)  (16 258)  routing T_0_16.sp4_h_r_21 <X> T_0_16.lc_trk_g0_5
 (17 2)  (17 258)  (17 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (18 258)  (18 258)  routing T_0_16.sp4_h_r_21 <X> T_0_16.lc_trk_g0_5
 (31 2)  (31 258)  (31 258)  routing T_0_16.lc_trk_g2_6 <X> T_0_16.wire_mult/lc_1/in_3
 (32 2)  (32 258)  (32 258)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g2_6 wire_mult/lc_1/in_3
 (33 2)  (33 258)  (33 258)  routing T_0_16.lc_trk_g2_6 <X> T_0_16.wire_mult/lc_1/in_3
 (36 2)  (36 258)  (36 258)  LC_1 Logic Functioning bit
 (37 2)  (37 258)  (37 258)  LC_1 Logic Functioning bit
 (42 2)  (42 258)  (42 258)  LC_1 Logic Functioning bit
 (43 2)  (43 258)  (43 258)  LC_1 Logic Functioning bit
 (50 2)  (50 258)  (50 258)  Cascade buffer Enable bit: MULT1_LC01_inmux02_5

 (18 3)  (18 259)  (18 259)  routing T_0_16.sp4_h_r_21 <X> T_0_16.lc_trk_g0_5
 (31 3)  (31 259)  (31 259)  routing T_0_16.lc_trk_g2_6 <X> T_0_16.wire_mult/lc_1/in_3
 (36 3)  (36 259)  (36 259)  LC_1 Logic Functioning bit
 (37 3)  (37 259)  (37 259)  LC_1 Logic Functioning bit
 (42 3)  (42 259)  (42 259)  LC_1 Logic Functioning bit
 (43 3)  (43 259)  (43 259)  LC_1 Logic Functioning bit
 (14 4)  (14 260)  (14 260)  routing T_0_16.sp4_h_r_16 <X> T_0_16.lc_trk_g1_0
 (32 4)  (32 260)  (32 260)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g2_1 wire_mult/lc_2/in_3
 (33 4)  (33 260)  (33 260)  routing T_0_16.lc_trk_g2_1 <X> T_0_16.wire_mult/lc_2/in_3
 (36 4)  (36 260)  (36 260)  LC_2 Logic Functioning bit
 (37 4)  (37 260)  (37 260)  LC_2 Logic Functioning bit
 (42 4)  (42 260)  (42 260)  LC_2 Logic Functioning bit
 (43 4)  (43 260)  (43 260)  LC_2 Logic Functioning bit
 (50 4)  (50 260)  (50 260)  Cascade buffer Enable bit: MULT1_LC02_inmux02_5

 (14 5)  (14 261)  (14 261)  routing T_0_16.sp4_h_r_16 <X> T_0_16.lc_trk_g1_0
 (15 5)  (15 261)  (15 261)  routing T_0_16.sp4_h_r_16 <X> T_0_16.lc_trk_g1_0
 (16 5)  (16 261)  (16 261)  routing T_0_16.sp4_h_r_16 <X> T_0_16.lc_trk_g1_0
 (17 5)  (17 261)  (17 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (36 5)  (36 261)  (36 261)  LC_2 Logic Functioning bit
 (37 5)  (37 261)  (37 261)  LC_2 Logic Functioning bit
 (42 5)  (42 261)  (42 261)  LC_2 Logic Functioning bit
 (43 5)  (43 261)  (43 261)  LC_2 Logic Functioning bit
 (7 6)  (7 262)  (7 262)  MAC16 functional bit: MULT1_bram_cbit_7

 (15 6)  (15 262)  (15 262)  routing T_0_16.sp4_v_b_21 <X> T_0_16.lc_trk_g1_5
 (16 6)  (16 262)  (16 262)  routing T_0_16.sp4_v_b_21 <X> T_0_16.lc_trk_g1_5
 (17 6)  (17 262)  (17 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (32 6)  (32 262)  (32 262)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g3_3 wire_mult/lc_3/in_3
 (33 6)  (33 262)  (33 262)  routing T_0_16.lc_trk_g3_3 <X> T_0_16.wire_mult/lc_3/in_3
 (34 6)  (34 262)  (34 262)  routing T_0_16.lc_trk_g3_3 <X> T_0_16.wire_mult/lc_3/in_3
 (36 6)  (36 262)  (36 262)  LC_3 Logic Functioning bit
 (37 6)  (37 262)  (37 262)  LC_3 Logic Functioning bit
 (42 6)  (42 262)  (42 262)  LC_3 Logic Functioning bit
 (43 6)  (43 262)  (43 262)  LC_3 Logic Functioning bit
 (50 6)  (50 262)  (50 262)  Cascade buffer Enable bit: MULT1_LC03_inmux02_5

 (31 7)  (31 263)  (31 263)  routing T_0_16.lc_trk_g3_3 <X> T_0_16.wire_mult/lc_3/in_3
 (36 7)  (36 263)  (36 263)  LC_3 Logic Functioning bit
 (37 7)  (37 263)  (37 263)  LC_3 Logic Functioning bit
 (42 7)  (42 263)  (42 263)  LC_3 Logic Functioning bit
 (43 7)  (43 263)  (43 263)  LC_3 Logic Functioning bit
 (15 8)  (15 264)  (15 264)  routing T_0_16.sp4_h_r_25 <X> T_0_16.lc_trk_g2_1
 (16 8)  (16 264)  (16 264)  routing T_0_16.sp4_h_r_25 <X> T_0_16.lc_trk_g2_1
 (17 8)  (17 264)  (17 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (32 8)  (32 264)  (32 264)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g1_0 wire_mult/lc_4/in_3
 (34 8)  (34 264)  (34 264)  routing T_0_16.lc_trk_g1_0 <X> T_0_16.wire_mult/lc_4/in_3
 (36 8)  (36 264)  (36 264)  LC_4 Logic Functioning bit
 (37 8)  (37 264)  (37 264)  LC_4 Logic Functioning bit
 (42 8)  (42 264)  (42 264)  LC_4 Logic Functioning bit
 (43 8)  (43 264)  (43 264)  LC_4 Logic Functioning bit
 (50 8)  (50 264)  (50 264)  Cascade buffer Enable bit: MULT1_LC04_inmux02_5

 (18 9)  (18 265)  (18 265)  routing T_0_16.sp4_h_r_25 <X> T_0_16.lc_trk_g2_1
 (36 9)  (36 265)  (36 265)  LC_4 Logic Functioning bit
 (37 9)  (37 265)  (37 265)  LC_4 Logic Functioning bit
 (42 9)  (42 265)  (42 265)  LC_4 Logic Functioning bit
 (43 9)  (43 265)  (43 265)  LC_4 Logic Functioning bit
 (32 10)  (32 266)  (32 266)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g3_1 wire_mult/lc_5/in_3
 (33 10)  (33 266)  (33 266)  routing T_0_16.lc_trk_g3_1 <X> T_0_16.wire_mult/lc_5/in_3
 (34 10)  (34 266)  (34 266)  routing T_0_16.lc_trk_g3_1 <X> T_0_16.wire_mult/lc_5/in_3
 (36 10)  (36 266)  (36 266)  LC_5 Logic Functioning bit
 (37 10)  (37 266)  (37 266)  LC_5 Logic Functioning bit
 (42 10)  (42 266)  (42 266)  LC_5 Logic Functioning bit
 (43 10)  (43 266)  (43 266)  LC_5 Logic Functioning bit
 (50 10)  (50 266)  (50 266)  Cascade buffer Enable bit: MULT1_LC05_inmux02_5

 (51 10)  (51 266)  (51 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_mult/mult/O_13 sp4_v_b_42
 (22 11)  (22 267)  (22 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (36 267)  (36 267)  LC_5 Logic Functioning bit
 (37 11)  (37 267)  (37 267)  LC_5 Logic Functioning bit
 (42 11)  (42 267)  (42 267)  LC_5 Logic Functioning bit
 (43 11)  (43 267)  (43 267)  LC_5 Logic Functioning bit
 (17 12)  (17 268)  (17 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (22 268)  (22 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (31 268)  (31 268)  routing T_0_16.lc_trk_g3_6 <X> T_0_16.wire_mult/lc_6/in_3
 (32 12)  (32 268)  (32 268)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g3_6 wire_mult/lc_6/in_3
 (33 12)  (33 268)  (33 268)  routing T_0_16.lc_trk_g3_6 <X> T_0_16.wire_mult/lc_6/in_3
 (34 12)  (34 268)  (34 268)  routing T_0_16.lc_trk_g3_6 <X> T_0_16.wire_mult/lc_6/in_3
 (36 12)  (36 268)  (36 268)  LC_6 Logic Functioning bit
 (37 12)  (37 268)  (37 268)  LC_6 Logic Functioning bit
 (42 12)  (42 268)  (42 268)  LC_6 Logic Functioning bit
 (43 12)  (43 268)  (43 268)  LC_6 Logic Functioning bit
 (50 12)  (50 268)  (50 268)  Cascade buffer Enable bit: MULT1_LC06_inmux02_5

 (18 13)  (18 269)  (18 269)  routing T_0_16.sp4_r_v_b_41 <X> T_0_16.lc_trk_g3_1
 (21 13)  (21 269)  (21 269)  routing T_0_16.sp4_r_v_b_43 <X> T_0_16.lc_trk_g3_3
 (31 13)  (31 269)  (31 269)  routing T_0_16.lc_trk_g3_6 <X> T_0_16.wire_mult/lc_6/in_3
 (36 13)  (36 269)  (36 269)  LC_6 Logic Functioning bit
 (37 13)  (37 269)  (37 269)  LC_6 Logic Functioning bit
 (42 13)  (42 269)  (42 269)  LC_6 Logic Functioning bit
 (43 13)  (43 269)  (43 269)  LC_6 Logic Functioning bit
 (32 14)  (32 270)  (32 270)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g0_2 wire_mult/lc_7/in_3
 (36 14)  (36 270)  (36 270)  LC_7 Logic Functioning bit
 (37 14)  (37 270)  (37 270)  LC_7 Logic Functioning bit
 (42 14)  (42 270)  (42 270)  LC_7 Logic Functioning bit
 (43 14)  (43 270)  (43 270)  LC_7 Logic Functioning bit
 (50 14)  (50 270)  (50 270)  Cascade buffer Enable bit: MULT1_LC07_inmux02_5

 (53 14)  (53 270)  (53 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_mult/mult/O_15 sp4_r_v_b_31
 (22 15)  (22 271)  (22 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (23 271)  (23 271)  routing T_0_16.sp4_h_r_30 <X> T_0_16.lc_trk_g3_6
 (24 15)  (24 271)  (24 271)  routing T_0_16.sp4_h_r_30 <X> T_0_16.lc_trk_g3_6
 (25 15)  (25 271)  (25 271)  routing T_0_16.sp4_h_r_30 <X> T_0_16.lc_trk_g3_6
 (31 15)  (31 271)  (31 271)  routing T_0_16.lc_trk_g0_2 <X> T_0_16.wire_mult/lc_7/in_3
 (36 15)  (36 271)  (36 271)  LC_7 Logic Functioning bit
 (37 15)  (37 271)  (37 271)  LC_7 Logic Functioning bit
 (42 15)  (42 271)  (42 271)  LC_7 Logic Functioning bit
 (43 15)  (43 271)  (43 271)  LC_7 Logic Functioning bit


LogicTile_1_16

 (5 0)  (59 256)  (59 256)  routing T_1_16.sp4_v_b_0 <X> T_1_16.sp4_h_r_0
 (14 0)  (68 256)  (68 256)  routing T_1_16.sp4_h_l_5 <X> T_1_16.lc_trk_g0_0
 (21 0)  (75 256)  (75 256)  routing T_1_16.lft_op_3 <X> T_1_16.lc_trk_g0_3
 (22 0)  (76 256)  (76 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (78 256)  (78 256)  routing T_1_16.lft_op_3 <X> T_1_16.lc_trk_g0_3
 (27 0)  (81 256)  (81 256)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (82 256)  (82 256)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 256)  (83 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 256)  (86 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (90 256)  (90 256)  LC_0 Logic Functioning bit
 (38 0)  (92 256)  (92 256)  LC_0 Logic Functioning bit
 (45 0)  (99 256)  (99 256)  LC_0 Logic Functioning bit
 (46 0)  (100 256)  (100 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (60 257)  (60 257)  routing T_1_16.sp4_v_b_0 <X> T_1_16.sp4_h_r_0
 (14 1)  (68 257)  (68 257)  routing T_1_16.sp4_h_l_5 <X> T_1_16.lc_trk_g0_0
 (15 1)  (69 257)  (69 257)  routing T_1_16.sp4_h_l_5 <X> T_1_16.lc_trk_g0_0
 (16 1)  (70 257)  (70 257)  routing T_1_16.sp4_h_l_5 <X> T_1_16.lc_trk_g0_0
 (17 1)  (71 257)  (71 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (83 257)  (83 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (84 257)  (84 257)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (85 257)  (85 257)  routing T_1_16.lc_trk_g0_3 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (90 257)  (90 257)  LC_0 Logic Functioning bit
 (37 1)  (91 257)  (91 257)  LC_0 Logic Functioning bit
 (38 1)  (92 257)  (92 257)  LC_0 Logic Functioning bit
 (39 1)  (93 257)  (93 257)  LC_0 Logic Functioning bit
 (40 1)  (94 257)  (94 257)  LC_0 Logic Functioning bit
 (42 1)  (96 257)  (96 257)  LC_0 Logic Functioning bit
 (0 2)  (54 258)  (54 258)  routing T_1_16.glb_netwk_7 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (1 2)  (55 258)  (55 258)  routing T_1_16.glb_netwk_7 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (2 2)  (56 258)  (56 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 258)  (68 258)  routing T_1_16.wire_logic_cluster/lc_4/out <X> T_1_16.lc_trk_g0_4
 (25 2)  (79 258)  (79 258)  routing T_1_16.wire_logic_cluster/lc_6/out <X> T_1_16.lc_trk_g0_6
 (26 2)  (80 258)  (80 258)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_1/in_0
 (32 2)  (86 258)  (86 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 258)  (87 258)  routing T_1_16.lc_trk_g3_1 <X> T_1_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (88 258)  (88 258)  routing T_1_16.lc_trk_g3_1 <X> T_1_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 258)  (90 258)  LC_1 Logic Functioning bit
 (38 2)  (92 258)  (92 258)  LC_1 Logic Functioning bit
 (39 2)  (93 258)  (93 258)  LC_1 Logic Functioning bit
 (43 2)  (97 258)  (97 258)  LC_1 Logic Functioning bit
 (45 2)  (99 258)  (99 258)  LC_1 Logic Functioning bit
 (47 2)  (101 258)  (101 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (54 259)  (54 259)  routing T_1_16.glb_netwk_7 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (17 3)  (71 259)  (71 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (76 259)  (76 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (80 259)  (80 259)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (81 259)  (81 259)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (82 259)  (82 259)  routing T_1_16.lc_trk_g3_6 <X> T_1_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 259)  (83 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (86 259)  (86 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (87 259)  (87 259)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.input_2_1
 (34 3)  (88 259)  (88 259)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.input_2_1
 (35 3)  (89 259)  (89 259)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.input_2_1
 (37 3)  (91 259)  (91 259)  LC_1 Logic Functioning bit
 (38 3)  (92 259)  (92 259)  LC_1 Logic Functioning bit
 (39 3)  (93 259)  (93 259)  LC_1 Logic Functioning bit
 (42 3)  (96 259)  (96 259)  LC_1 Logic Functioning bit
 (8 4)  (62 260)  (62 260)  routing T_1_16.sp4_v_b_10 <X> T_1_16.sp4_h_r_4
 (9 4)  (63 260)  (63 260)  routing T_1_16.sp4_v_b_10 <X> T_1_16.sp4_h_r_4
 (10 4)  (64 260)  (64 260)  routing T_1_16.sp4_v_b_10 <X> T_1_16.sp4_h_r_4
 (21 4)  (75 260)  (75 260)  routing T_1_16.wire_logic_cluster/lc_3/out <X> T_1_16.lc_trk_g1_3
 (22 4)  (76 260)  (76 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (81 260)  (81 260)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (82 260)  (82 260)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 260)  (83 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 260)  (86 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 260)  (87 260)  routing T_1_16.lc_trk_g2_1 <X> T_1_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 260)  (90 260)  LC_2 Logic Functioning bit
 (38 4)  (92 260)  (92 260)  LC_2 Logic Functioning bit
 (45 4)  (99 260)  (99 260)  LC_2 Logic Functioning bit
 (51 4)  (105 260)  (105 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (80 261)  (80 261)  routing T_1_16.lc_trk_g2_2 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (82 261)  (82 261)  routing T_1_16.lc_trk_g2_2 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 261)  (83 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (84 261)  (84 261)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (90 261)  (90 261)  LC_2 Logic Functioning bit
 (37 5)  (91 261)  (91 261)  LC_2 Logic Functioning bit
 (38 5)  (92 261)  (92 261)  LC_2 Logic Functioning bit
 (39 5)  (93 261)  (93 261)  LC_2 Logic Functioning bit
 (40 5)  (94 261)  (94 261)  LC_2 Logic Functioning bit
 (42 5)  (96 261)  (96 261)  LC_2 Logic Functioning bit
 (14 6)  (68 262)  (68 262)  routing T_1_16.lft_op_4 <X> T_1_16.lc_trk_g1_4
 (21 6)  (75 262)  (75 262)  routing T_1_16.wire_logic_cluster/lc_7/out <X> T_1_16.lc_trk_g1_7
 (22 6)  (76 262)  (76 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (81 262)  (81 262)  routing T_1_16.lc_trk_g1_3 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 262)  (83 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 262)  (86 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 262)  (87 262)  routing T_1_16.lc_trk_g2_0 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 262)  (90 262)  LC_3 Logic Functioning bit
 (38 6)  (92 262)  (92 262)  LC_3 Logic Functioning bit
 (45 6)  (99 262)  (99 262)  LC_3 Logic Functioning bit
 (46 6)  (100 262)  (100 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (105 262)  (105 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (69 263)  (69 263)  routing T_1_16.lft_op_4 <X> T_1_16.lc_trk_g1_4
 (17 7)  (71 263)  (71 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (80 263)  (80 263)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (81 263)  (81 263)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (82 263)  (82 263)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 263)  (83 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (84 263)  (84 263)  routing T_1_16.lc_trk_g1_3 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (90 263)  (90 263)  LC_3 Logic Functioning bit
 (37 7)  (91 263)  (91 263)  LC_3 Logic Functioning bit
 (38 7)  (92 263)  (92 263)  LC_3 Logic Functioning bit
 (39 7)  (93 263)  (93 263)  LC_3 Logic Functioning bit
 (41 7)  (95 263)  (95 263)  LC_3 Logic Functioning bit
 (43 7)  (97 263)  (97 263)  LC_3 Logic Functioning bit
 (15 8)  (69 264)  (69 264)  routing T_1_16.tnl_op_1 <X> T_1_16.lc_trk_g2_1
 (17 8)  (71 264)  (71 264)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (79 264)  (79 264)  routing T_1_16.wire_logic_cluster/lc_2/out <X> T_1_16.lc_trk_g2_2
 (26 8)  (80 264)  (80 264)  routing T_1_16.lc_trk_g0_4 <X> T_1_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (81 264)  (81 264)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (82 264)  (82 264)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 264)  (83 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 264)  (85 264)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 264)  (86 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 264)  (88 264)  routing T_1_16.lc_trk_g1_4 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 264)  (90 264)  LC_4 Logic Functioning bit
 (38 8)  (92 264)  (92 264)  LC_4 Logic Functioning bit
 (45 8)  (99 264)  (99 264)  LC_4 Logic Functioning bit
 (14 9)  (68 265)  (68 265)  routing T_1_16.tnl_op_0 <X> T_1_16.lc_trk_g2_0
 (15 9)  (69 265)  (69 265)  routing T_1_16.tnl_op_0 <X> T_1_16.lc_trk_g2_0
 (17 9)  (71 265)  (71 265)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (72 265)  (72 265)  routing T_1_16.tnl_op_1 <X> T_1_16.lc_trk_g2_1
 (22 9)  (76 265)  (76 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (83 265)  (83 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (84 265)  (84 265)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (90 265)  (90 265)  LC_4 Logic Functioning bit
 (37 9)  (91 265)  (91 265)  LC_4 Logic Functioning bit
 (38 9)  (92 265)  (92 265)  LC_4 Logic Functioning bit
 (39 9)  (93 265)  (93 265)  LC_4 Logic Functioning bit
 (40 9)  (94 265)  (94 265)  LC_4 Logic Functioning bit
 (42 9)  (96 265)  (96 265)  LC_4 Logic Functioning bit
 (46 9)  (100 265)  (100 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (69 266)  (69 266)  routing T_1_16.tnl_op_5 <X> T_1_16.lc_trk_g2_5
 (17 10)  (71 266)  (71 266)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (27 10)  (81 266)  (81 266)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 266)  (82 266)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 266)  (83 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 266)  (84 266)  routing T_1_16.lc_trk_g3_5 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (85 266)  (85 266)  routing T_1_16.lc_trk_g2_4 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 266)  (86 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 266)  (87 266)  routing T_1_16.lc_trk_g2_4 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 266)  (90 266)  LC_5 Logic Functioning bit
 (38 10)  (92 266)  (92 266)  LC_5 Logic Functioning bit
 (45 10)  (99 266)  (99 266)  LC_5 Logic Functioning bit
 (47 10)  (101 266)  (101 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (68 267)  (68 267)  routing T_1_16.tnl_op_4 <X> T_1_16.lc_trk_g2_4
 (15 11)  (69 267)  (69 267)  routing T_1_16.tnl_op_4 <X> T_1_16.lc_trk_g2_4
 (17 11)  (71 267)  (71 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (72 267)  (72 267)  routing T_1_16.tnl_op_5 <X> T_1_16.lc_trk_g2_5
 (22 11)  (76 267)  (76 267)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (78 267)  (78 267)  routing T_1_16.tnl_op_6 <X> T_1_16.lc_trk_g2_6
 (25 11)  (79 267)  (79 267)  routing T_1_16.tnl_op_6 <X> T_1_16.lc_trk_g2_6
 (26 11)  (80 267)  (80 267)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (81 267)  (81 267)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (82 267)  (82 267)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 267)  (83 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (90 267)  (90 267)  LC_5 Logic Functioning bit
 (37 11)  (91 267)  (91 267)  LC_5 Logic Functioning bit
 (38 11)  (92 267)  (92 267)  LC_5 Logic Functioning bit
 (39 11)  (93 267)  (93 267)  LC_5 Logic Functioning bit
 (41 11)  (95 267)  (95 267)  LC_5 Logic Functioning bit
 (43 11)  (97 267)  (97 267)  LC_5 Logic Functioning bit
 (12 12)  (66 268)  (66 268)  routing T_1_16.sp4_v_t_46 <X> T_1_16.sp4_h_r_11
 (17 12)  (71 268)  (71 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (72 268)  (72 268)  routing T_1_16.wire_logic_cluster/lc_1/out <X> T_1_16.lc_trk_g3_1
 (26 12)  (80 268)  (80 268)  routing T_1_16.lc_trk_g0_6 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (81 268)  (81 268)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (82 268)  (82 268)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 268)  (83 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (85 268)  (85 268)  routing T_1_16.lc_trk_g2_5 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 268)  (86 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 268)  (87 268)  routing T_1_16.lc_trk_g2_5 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 268)  (90 268)  LC_6 Logic Functioning bit
 (38 12)  (92 268)  (92 268)  LC_6 Logic Functioning bit
 (45 12)  (99 268)  (99 268)  LC_6 Logic Functioning bit
 (22 13)  (76 269)  (76 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (79 269)  (79 269)  routing T_1_16.sp4_r_v_b_42 <X> T_1_16.lc_trk_g3_2
 (26 13)  (80 269)  (80 269)  routing T_1_16.lc_trk_g0_6 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 269)  (83 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (84 269)  (84 269)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (90 269)  (90 269)  LC_6 Logic Functioning bit
 (37 13)  (91 269)  (91 269)  LC_6 Logic Functioning bit
 (38 13)  (92 269)  (92 269)  LC_6 Logic Functioning bit
 (39 13)  (93 269)  (93 269)  LC_6 Logic Functioning bit
 (40 13)  (94 269)  (94 269)  LC_6 Logic Functioning bit
 (42 13)  (96 269)  (96 269)  LC_6 Logic Functioning bit
 (46 13)  (100 269)  (100 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (101 269)  (101 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (55 270)  (55 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (71 270)  (71 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (72 270)  (72 270)  routing T_1_16.wire_logic_cluster/lc_5/out <X> T_1_16.lc_trk_g3_5
 (25 14)  (79 270)  (79 270)  routing T_1_16.bnl_op_6 <X> T_1_16.lc_trk_g3_6
 (27 14)  (81 270)  (81 270)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 270)  (83 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 270)  (84 270)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (85 270)  (85 270)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 270)  (86 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 270)  (87 270)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 270)  (90 270)  LC_7 Logic Functioning bit
 (38 14)  (92 270)  (92 270)  LC_7 Logic Functioning bit
 (45 14)  (99 270)  (99 270)  LC_7 Logic Functioning bit
 (51 14)  (105 270)  (105 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (54 271)  (54 271)  routing T_1_16.glb_netwk_2 <X> T_1_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (76 271)  (76 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (79 271)  (79 271)  routing T_1_16.bnl_op_6 <X> T_1_16.lc_trk_g3_6
 (26 15)  (80 271)  (80 271)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (81 271)  (81 271)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (82 271)  (82 271)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 271)  (83 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (84 271)  (84 271)  routing T_1_16.lc_trk_g1_7 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (85 271)  (85 271)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 271)  (90 271)  LC_7 Logic Functioning bit
 (37 15)  (91 271)  (91 271)  LC_7 Logic Functioning bit
 (38 15)  (92 271)  (92 271)  LC_7 Logic Functioning bit
 (39 15)  (93 271)  (93 271)  LC_7 Logic Functioning bit
 (41 15)  (95 271)  (95 271)  LC_7 Logic Functioning bit
 (43 15)  (97 271)  (97 271)  LC_7 Logic Functioning bit


LogicTile_2_16

 (5 0)  (113 256)  (113 256)  routing T_2_16.sp4_h_l_44 <X> T_2_16.sp4_h_r_0
 (12 0)  (120 256)  (120 256)  routing T_2_16.sp4_v_b_8 <X> T_2_16.sp4_h_r_2
 (15 0)  (123 256)  (123 256)  routing T_2_16.sp4_h_r_1 <X> T_2_16.lc_trk_g0_1
 (16 0)  (124 256)  (124 256)  routing T_2_16.sp4_h_r_1 <X> T_2_16.lc_trk_g0_1
 (17 0)  (125 256)  (125 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (130 256)  (130 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (132 256)  (132 256)  routing T_2_16.bot_op_3 <X> T_2_16.lc_trk_g0_3
 (4 1)  (112 257)  (112 257)  routing T_2_16.sp4_h_l_44 <X> T_2_16.sp4_h_r_0
 (11 1)  (119 257)  (119 257)  routing T_2_16.sp4_v_b_8 <X> T_2_16.sp4_h_r_2
 (13 1)  (121 257)  (121 257)  routing T_2_16.sp4_v_b_8 <X> T_2_16.sp4_h_r_2
 (18 1)  (126 257)  (126 257)  routing T_2_16.sp4_h_r_1 <X> T_2_16.lc_trk_g0_1
 (0 2)  (108 258)  (108 258)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (1 2)  (109 258)  (109 258)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (2 2)  (110 258)  (110 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (116 258)  (116 258)  routing T_2_16.sp4_h_r_5 <X> T_2_16.sp4_h_l_36
 (10 2)  (118 258)  (118 258)  routing T_2_16.sp4_h_r_5 <X> T_2_16.sp4_h_l_36
 (14 2)  (122 258)  (122 258)  routing T_2_16.wire_logic_cluster/lc_4/out <X> T_2_16.lc_trk_g0_4
 (26 2)  (134 258)  (134 258)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (137 258)  (137 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 258)  (138 258)  routing T_2_16.lc_trk_g0_4 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (139 258)  (139 258)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 258)  (140 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (142 258)  (142 258)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 258)  (144 258)  LC_1 Logic Functioning bit
 (37 2)  (145 258)  (145 258)  LC_1 Logic Functioning bit
 (38 2)  (146 258)  (146 258)  LC_1 Logic Functioning bit
 (39 2)  (147 258)  (147 258)  LC_1 Logic Functioning bit
 (0 3)  (108 259)  (108 259)  routing T_2_16.glb_netwk_7 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (17 3)  (125 259)  (125 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (134 259)  (134 259)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (135 259)  (135 259)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 259)  (137 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 259)  (139 259)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (145 259)  (145 259)  LC_1 Logic Functioning bit
 (39 3)  (147 259)  (147 259)  LC_1 Logic Functioning bit
 (40 3)  (148 259)  (148 259)  LC_1 Logic Functioning bit
 (42 3)  (150 259)  (150 259)  LC_1 Logic Functioning bit
 (0 4)  (108 260)  (108 260)  routing T_2_16.glb_netwk_5 <X> T_2_16.wire_logic_cluster/lc_7/cen
 (1 4)  (109 260)  (109 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (8 4)  (116 260)  (116 260)  routing T_2_16.sp4_v_b_4 <X> T_2_16.sp4_h_r_4
 (9 4)  (117 260)  (117 260)  routing T_2_16.sp4_v_b_4 <X> T_2_16.sp4_h_r_4
 (17 4)  (125 260)  (125 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (126 260)  (126 260)  routing T_2_16.bnr_op_1 <X> T_2_16.lc_trk_g1_1
 (21 4)  (129 260)  (129 260)  routing T_2_16.sp4_h_r_11 <X> T_2_16.lc_trk_g1_3
 (22 4)  (130 260)  (130 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (131 260)  (131 260)  routing T_2_16.sp4_h_r_11 <X> T_2_16.lc_trk_g1_3
 (24 4)  (132 260)  (132 260)  routing T_2_16.sp4_h_r_11 <X> T_2_16.lc_trk_g1_3
 (25 4)  (133 260)  (133 260)  routing T_2_16.bnr_op_2 <X> T_2_16.lc_trk_g1_2
 (29 4)  (137 260)  (137 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 260)  (140 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (142 260)  (142 260)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 260)  (144 260)  LC_2 Logic Functioning bit
 (37 4)  (145 260)  (145 260)  LC_2 Logic Functioning bit
 (38 4)  (146 260)  (146 260)  LC_2 Logic Functioning bit
 (43 4)  (151 260)  (151 260)  LC_2 Logic Functioning bit
 (46 4)  (154 260)  (154 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (155 260)  (155 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (158 260)  (158 260)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (126 261)  (126 261)  routing T_2_16.bnr_op_1 <X> T_2_16.lc_trk_g1_1
 (22 5)  (130 261)  (130 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (133 261)  (133 261)  routing T_2_16.bnr_op_2 <X> T_2_16.lc_trk_g1_2
 (30 5)  (138 261)  (138 261)  routing T_2_16.lc_trk_g0_3 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (139 261)  (139 261)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (144 261)  (144 261)  LC_2 Logic Functioning bit
 (37 5)  (145 261)  (145 261)  LC_2 Logic Functioning bit
 (38 5)  (146 261)  (146 261)  LC_2 Logic Functioning bit
 (43 5)  (151 261)  (151 261)  LC_2 Logic Functioning bit
 (21 6)  (129 262)  (129 262)  routing T_2_16.sp4_v_b_15 <X> T_2_16.lc_trk_g1_7
 (22 6)  (130 262)  (130 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (131 262)  (131 262)  routing T_2_16.sp4_v_b_15 <X> T_2_16.lc_trk_g1_7
 (25 6)  (133 262)  (133 262)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (21 7)  (129 263)  (129 263)  routing T_2_16.sp4_v_b_15 <X> T_2_16.lc_trk_g1_7
 (22 7)  (130 263)  (130 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (131 263)  (131 263)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (24 7)  (132 263)  (132 263)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (25 7)  (133 263)  (133 263)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (5 8)  (113 264)  (113 264)  routing T_2_16.sp4_v_t_43 <X> T_2_16.sp4_h_r_6
 (12 8)  (120 264)  (120 264)  routing T_2_16.sp4_v_t_45 <X> T_2_16.sp4_h_r_8
 (26 8)  (134 264)  (134 264)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (36 8)  (144 264)  (144 264)  LC_4 Logic Functioning bit
 (38 8)  (146 264)  (146 264)  LC_4 Logic Functioning bit
 (41 8)  (149 264)  (149 264)  LC_4 Logic Functioning bit
 (43 8)  (151 264)  (151 264)  LC_4 Logic Functioning bit
 (45 8)  (153 264)  (153 264)  LC_4 Logic Functioning bit
 (8 9)  (116 265)  (116 265)  routing T_2_16.sp4_v_t_41 <X> T_2_16.sp4_v_b_7
 (10 9)  (118 265)  (118 265)  routing T_2_16.sp4_v_t_41 <X> T_2_16.sp4_v_b_7
 (26 9)  (134 265)  (134 265)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 265)  (135 265)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 265)  (137 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (145 265)  (145 265)  LC_4 Logic Functioning bit
 (39 9)  (147 265)  (147 265)  LC_4 Logic Functioning bit
 (40 9)  (148 265)  (148 265)  LC_4 Logic Functioning bit
 (42 9)  (150 265)  (150 265)  LC_4 Logic Functioning bit
 (5 10)  (113 266)  (113 266)  routing T_2_16.sp4_v_t_37 <X> T_2_16.sp4_h_l_43
 (26 10)  (134 266)  (134 266)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (135 266)  (135 266)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 266)  (137 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (140 266)  (140 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (142 266)  (142 266)  routing T_2_16.lc_trk_g1_1 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 266)  (144 266)  LC_5 Logic Functioning bit
 (38 10)  (146 266)  (146 266)  LC_5 Logic Functioning bit
 (41 10)  (149 266)  (149 266)  LC_5 Logic Functioning bit
 (43 10)  (151 266)  (151 266)  LC_5 Logic Functioning bit
 (4 11)  (112 267)  (112 267)  routing T_2_16.sp4_v_t_37 <X> T_2_16.sp4_h_l_43
 (6 11)  (114 267)  (114 267)  routing T_2_16.sp4_v_t_37 <X> T_2_16.sp4_h_l_43
 (26 11)  (134 267)  (134 267)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (135 267)  (135 267)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 267)  (136 267)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 267)  (137 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 267)  (138 267)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (144 267)  (144 267)  LC_5 Logic Functioning bit
 (37 11)  (145 267)  (145 267)  LC_5 Logic Functioning bit
 (38 11)  (146 267)  (146 267)  LC_5 Logic Functioning bit
 (39 11)  (147 267)  (147 267)  LC_5 Logic Functioning bit
 (46 11)  (154 267)  (154 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (113 268)  (113 268)  routing T_2_16.sp4_v_t_44 <X> T_2_16.sp4_h_r_9
 (12 12)  (120 268)  (120 268)  routing T_2_16.sp4_v_t_46 <X> T_2_16.sp4_h_r_11
 (26 12)  (134 268)  (134 268)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (139 268)  (139 268)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 268)  (140 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (142 268)  (142 268)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (143 268)  (143 268)  routing T_2_16.lc_trk_g0_4 <X> T_2_16.input_2_6
 (37 12)  (145 268)  (145 268)  LC_6 Logic Functioning bit
 (38 12)  (146 268)  (146 268)  LC_6 Logic Functioning bit
 (40 12)  (148 268)  (148 268)  LC_6 Logic Functioning bit
 (43 12)  (151 268)  (151 268)  LC_6 Logic Functioning bit
 (26 13)  (134 269)  (134 269)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 269)  (135 269)  routing T_2_16.lc_trk_g1_7 <X> T_2_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 269)  (137 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (139 269)  (139 269)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (140 269)  (140 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (144 269)  (144 269)  LC_6 Logic Functioning bit
 (39 13)  (147 269)  (147 269)  LC_6 Logic Functioning bit
 (41 13)  (149 269)  (149 269)  LC_6 Logic Functioning bit
 (42 13)  (150 269)  (150 269)  LC_6 Logic Functioning bit
 (0 14)  (108 270)  (108 270)  routing T_2_16.glb_netwk_6 <X> T_2_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 270)  (109 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (133 270)  (133 270)  routing T_2_16.wire_logic_cluster/lc_6/out <X> T_2_16.lc_trk_g3_6
 (27 14)  (135 270)  (135 270)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 270)  (137 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 270)  (140 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 270)  (142 270)  routing T_2_16.lc_trk_g1_1 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 270)  (144 270)  LC_7 Logic Functioning bit
 (39 14)  (147 270)  (147 270)  LC_7 Logic Functioning bit
 (41 14)  (149 270)  (149 270)  LC_7 Logic Functioning bit
 (42 14)  (150 270)  (150 270)  LC_7 Logic Functioning bit
 (50 14)  (158 270)  (158 270)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (108 271)  (108 271)  routing T_2_16.glb_netwk_6 <X> T_2_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (130 271)  (130 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (137 271)  (137 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 271)  (138 271)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (144 271)  (144 271)  LC_7 Logic Functioning bit
 (39 15)  (147 271)  (147 271)  LC_7 Logic Functioning bit
 (41 15)  (149 271)  (149 271)  LC_7 Logic Functioning bit
 (42 15)  (150 271)  (150 271)  LC_7 Logic Functioning bit
 (46 15)  (154 271)  (154 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_16

 (11 0)  (173 256)  (173 256)  routing T_3_16.sp4_v_t_43 <X> T_3_16.sp4_v_b_2
 (13 0)  (175 256)  (175 256)  routing T_3_16.sp4_v_t_43 <X> T_3_16.sp4_v_b_2
 (15 0)  (177 256)  (177 256)  routing T_3_16.sp4_h_l_4 <X> T_3_16.lc_trk_g0_1
 (16 0)  (178 256)  (178 256)  routing T_3_16.sp4_h_l_4 <X> T_3_16.lc_trk_g0_1
 (17 0)  (179 256)  (179 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (180 256)  (180 256)  routing T_3_16.sp4_h_l_4 <X> T_3_16.lc_trk_g0_1
 (29 0)  (191 256)  (191 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 256)  (194 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (198 256)  (198 256)  LC_0 Logic Functioning bit
 (37 0)  (199 256)  (199 256)  LC_0 Logic Functioning bit
 (38 0)  (200 256)  (200 256)  LC_0 Logic Functioning bit
 (39 0)  (201 256)  (201 256)  LC_0 Logic Functioning bit
 (44 0)  (206 256)  (206 256)  LC_0 Logic Functioning bit
 (47 0)  (209 256)  (209 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (170 257)  (170 257)  routing T_3_16.sp4_v_t_47 <X> T_3_16.sp4_v_b_1
 (10 1)  (172 257)  (172 257)  routing T_3_16.sp4_v_t_47 <X> T_3_16.sp4_v_b_1
 (18 1)  (180 257)  (180 257)  routing T_3_16.sp4_h_l_4 <X> T_3_16.lc_trk_g0_1
 (22 1)  (184 257)  (184 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (185 257)  (185 257)  routing T_3_16.sp4_v_b_18 <X> T_3_16.lc_trk_g0_2
 (24 1)  (186 257)  (186 257)  routing T_3_16.sp4_v_b_18 <X> T_3_16.lc_trk_g0_2
 (40 1)  (202 257)  (202 257)  LC_0 Logic Functioning bit
 (41 1)  (203 257)  (203 257)  LC_0 Logic Functioning bit
 (42 1)  (204 257)  (204 257)  LC_0 Logic Functioning bit
 (43 1)  (205 257)  (205 257)  LC_0 Logic Functioning bit
 (49 1)  (211 257)  (211 257)  Carry_In_Mux bit 

 (15 2)  (177 258)  (177 258)  routing T_3_16.lft_op_5 <X> T_3_16.lc_trk_g0_5
 (17 2)  (179 258)  (179 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (180 258)  (180 258)  routing T_3_16.lft_op_5 <X> T_3_16.lc_trk_g0_5
 (27 2)  (189 258)  (189 258)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 258)  (190 258)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 258)  (191 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 258)  (192 258)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 258)  (194 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (198 258)  (198 258)  LC_1 Logic Functioning bit
 (37 2)  (199 258)  (199 258)  LC_1 Logic Functioning bit
 (38 2)  (200 258)  (200 258)  LC_1 Logic Functioning bit
 (39 2)  (201 258)  (201 258)  LC_1 Logic Functioning bit
 (44 2)  (206 258)  (206 258)  LC_1 Logic Functioning bit
 (47 2)  (209 258)  (209 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (40 3)  (202 259)  (202 259)  LC_1 Logic Functioning bit
 (41 3)  (203 259)  (203 259)  LC_1 Logic Functioning bit
 (42 3)  (204 259)  (204 259)  LC_1 Logic Functioning bit
 (43 3)  (205 259)  (205 259)  LC_1 Logic Functioning bit
 (6 4)  (168 260)  (168 260)  routing T_3_16.sp4_v_t_37 <X> T_3_16.sp4_v_b_3
 (11 4)  (173 260)  (173 260)  routing T_3_16.sp4_v_t_39 <X> T_3_16.sp4_v_b_5
 (15 4)  (177 260)  (177 260)  routing T_3_16.lft_op_1 <X> T_3_16.lc_trk_g1_1
 (17 4)  (179 260)  (179 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (180 260)  (180 260)  routing T_3_16.lft_op_1 <X> T_3_16.lc_trk_g1_1
 (28 4)  (190 260)  (190 260)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 260)  (191 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 260)  (194 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 260)  (198 260)  LC_2 Logic Functioning bit
 (37 4)  (199 260)  (199 260)  LC_2 Logic Functioning bit
 (38 4)  (200 260)  (200 260)  LC_2 Logic Functioning bit
 (39 4)  (201 260)  (201 260)  LC_2 Logic Functioning bit
 (44 4)  (206 260)  (206 260)  LC_2 Logic Functioning bit
 (47 4)  (209 260)  (209 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (167 261)  (167 261)  routing T_3_16.sp4_v_t_37 <X> T_3_16.sp4_v_b_3
 (12 5)  (174 261)  (174 261)  routing T_3_16.sp4_v_t_39 <X> T_3_16.sp4_v_b_5
 (22 5)  (184 261)  (184 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (186 261)  (186 261)  routing T_3_16.bot_op_2 <X> T_3_16.lc_trk_g1_2
 (30 5)  (192 261)  (192 261)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (202 261)  (202 261)  LC_2 Logic Functioning bit
 (41 5)  (203 261)  (203 261)  LC_2 Logic Functioning bit
 (42 5)  (204 261)  (204 261)  LC_2 Logic Functioning bit
 (43 5)  (205 261)  (205 261)  LC_2 Logic Functioning bit
 (22 6)  (184 262)  (184 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (186 262)  (186 262)  routing T_3_16.bot_op_7 <X> T_3_16.lc_trk_g1_7
 (28 6)  (190 262)  (190 262)  routing T_3_16.lc_trk_g2_0 <X> T_3_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 262)  (191 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 262)  (194 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 262)  (198 262)  LC_3 Logic Functioning bit
 (37 6)  (199 262)  (199 262)  LC_3 Logic Functioning bit
 (38 6)  (200 262)  (200 262)  LC_3 Logic Functioning bit
 (39 6)  (201 262)  (201 262)  LC_3 Logic Functioning bit
 (44 6)  (206 262)  (206 262)  LC_3 Logic Functioning bit
 (11 7)  (173 263)  (173 263)  routing T_3_16.sp4_h_r_5 <X> T_3_16.sp4_h_l_40
 (40 7)  (202 263)  (202 263)  LC_3 Logic Functioning bit
 (41 7)  (203 263)  (203 263)  LC_3 Logic Functioning bit
 (42 7)  (204 263)  (204 263)  LC_3 Logic Functioning bit
 (43 7)  (205 263)  (205 263)  LC_3 Logic Functioning bit
 (53 7)  (215 263)  (215 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (167 264)  (167 264)  routing T_3_16.sp4_v_b_6 <X> T_3_16.sp4_h_r_6
 (22 8)  (184 264)  (184 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (185 264)  (185 264)  routing T_3_16.sp12_v_b_11 <X> T_3_16.lc_trk_g2_3
 (27 8)  (189 264)  (189 264)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 264)  (190 264)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 264)  (191 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 264)  (192 264)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 264)  (194 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (198 264)  (198 264)  LC_4 Logic Functioning bit
 (37 8)  (199 264)  (199 264)  LC_4 Logic Functioning bit
 (38 8)  (200 264)  (200 264)  LC_4 Logic Functioning bit
 (39 8)  (201 264)  (201 264)  LC_4 Logic Functioning bit
 (44 8)  (206 264)  (206 264)  LC_4 Logic Functioning bit
 (6 9)  (168 265)  (168 265)  routing T_3_16.sp4_v_b_6 <X> T_3_16.sp4_h_r_6
 (8 9)  (170 265)  (170 265)  routing T_3_16.sp4_v_t_41 <X> T_3_16.sp4_v_b_7
 (10 9)  (172 265)  (172 265)  routing T_3_16.sp4_v_t_41 <X> T_3_16.sp4_v_b_7
 (14 9)  (176 265)  (176 265)  routing T_3_16.sp4_h_r_24 <X> T_3_16.lc_trk_g2_0
 (15 9)  (177 265)  (177 265)  routing T_3_16.sp4_h_r_24 <X> T_3_16.lc_trk_g2_0
 (16 9)  (178 265)  (178 265)  routing T_3_16.sp4_h_r_24 <X> T_3_16.lc_trk_g2_0
 (17 9)  (179 265)  (179 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (40 9)  (202 265)  (202 265)  LC_4 Logic Functioning bit
 (41 9)  (203 265)  (203 265)  LC_4 Logic Functioning bit
 (42 9)  (204 265)  (204 265)  LC_4 Logic Functioning bit
 (43 9)  (205 265)  (205 265)  LC_4 Logic Functioning bit
 (51 9)  (213 265)  (213 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (174 266)  (174 266)  routing T_3_16.sp4_v_t_45 <X> T_3_16.sp4_h_l_45
 (22 10)  (184 266)  (184 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (185 266)  (185 266)  routing T_3_16.sp4_h_r_31 <X> T_3_16.lc_trk_g2_7
 (24 10)  (186 266)  (186 266)  routing T_3_16.sp4_h_r_31 <X> T_3_16.lc_trk_g2_7
 (26 10)  (188 266)  (188 266)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (32 10)  (194 266)  (194 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (199 266)  (199 266)  LC_5 Logic Functioning bit
 (39 10)  (201 266)  (201 266)  LC_5 Logic Functioning bit
 (41 10)  (203 266)  (203 266)  LC_5 Logic Functioning bit
 (43 10)  (205 266)  (205 266)  LC_5 Logic Functioning bit
 (8 11)  (170 267)  (170 267)  routing T_3_16.sp4_h_r_1 <X> T_3_16.sp4_v_t_42
 (9 11)  (171 267)  (171 267)  routing T_3_16.sp4_h_r_1 <X> T_3_16.sp4_v_t_42
 (10 11)  (172 267)  (172 267)  routing T_3_16.sp4_h_r_1 <X> T_3_16.sp4_v_t_42
 (11 11)  (173 267)  (173 267)  routing T_3_16.sp4_v_t_45 <X> T_3_16.sp4_h_l_45
 (21 11)  (183 267)  (183 267)  routing T_3_16.sp4_h_r_31 <X> T_3_16.lc_trk_g2_7
 (27 11)  (189 267)  (189 267)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 267)  (190 267)  routing T_3_16.lc_trk_g3_4 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 267)  (191 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (198 267)  (198 267)  LC_5 Logic Functioning bit
 (38 11)  (200 267)  (200 267)  LC_5 Logic Functioning bit
 (40 11)  (202 267)  (202 267)  LC_5 Logic Functioning bit
 (42 11)  (204 267)  (204 267)  LC_5 Logic Functioning bit
 (51 11)  (213 267)  (213 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (166 268)  (166 268)  routing T_3_16.sp4_v_t_36 <X> T_3_16.sp4_v_b_9
 (6 12)  (168 268)  (168 268)  routing T_3_16.sp4_v_t_36 <X> T_3_16.sp4_v_b_9
 (13 12)  (175 268)  (175 268)  routing T_3_16.sp4_v_t_46 <X> T_3_16.sp4_v_b_11
 (21 12)  (183 268)  (183 268)  routing T_3_16.bnl_op_3 <X> T_3_16.lc_trk_g3_3
 (22 12)  (184 268)  (184 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (187 268)  (187 268)  routing T_3_16.sp4_h_r_34 <X> T_3_16.lc_trk_g3_2
 (29 12)  (191 268)  (191 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 268)  (192 268)  routing T_3_16.lc_trk_g0_5 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 268)  (194 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 268)  (196 268)  routing T_3_16.lc_trk_g1_2 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 268)  (198 268)  LC_6 Logic Functioning bit
 (39 12)  (201 268)  (201 268)  LC_6 Logic Functioning bit
 (41 12)  (203 268)  (203 268)  LC_6 Logic Functioning bit
 (42 12)  (204 268)  (204 268)  LC_6 Logic Functioning bit
 (21 13)  (183 269)  (183 269)  routing T_3_16.bnl_op_3 <X> T_3_16.lc_trk_g3_3
 (22 13)  (184 269)  (184 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (185 269)  (185 269)  routing T_3_16.sp4_h_r_34 <X> T_3_16.lc_trk_g3_2
 (24 13)  (186 269)  (186 269)  routing T_3_16.sp4_h_r_34 <X> T_3_16.lc_trk_g3_2
 (27 13)  (189 269)  (189 269)  routing T_3_16.lc_trk_g1_1 <X> T_3_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 269)  (191 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 269)  (193 269)  routing T_3_16.lc_trk_g1_2 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 269)  (194 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (195 269)  (195 269)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.input_2_6
 (34 13)  (196 269)  (196 269)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.input_2_6
 (35 13)  (197 269)  (197 269)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.input_2_6
 (37 13)  (199 269)  (199 269)  LC_6 Logic Functioning bit
 (38 13)  (200 269)  (200 269)  LC_6 Logic Functioning bit
 (40 13)  (202 269)  (202 269)  LC_6 Logic Functioning bit
 (43 13)  (205 269)  (205 269)  LC_6 Logic Functioning bit
 (17 14)  (179 270)  (179 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (188 270)  (188 270)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (191 270)  (191 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 270)  (193 270)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 270)  (194 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 270)  (196 270)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 270)  (198 270)  LC_7 Logic Functioning bit
 (37 14)  (199 270)  (199 270)  LC_7 Logic Functioning bit
 (38 14)  (200 270)  (200 270)  LC_7 Logic Functioning bit
 (39 14)  (201 270)  (201 270)  LC_7 Logic Functioning bit
 (14 15)  (176 271)  (176 271)  routing T_3_16.sp4_h_l_17 <X> T_3_16.lc_trk_g3_4
 (15 15)  (177 271)  (177 271)  routing T_3_16.sp4_h_l_17 <X> T_3_16.lc_trk_g3_4
 (16 15)  (178 271)  (178 271)  routing T_3_16.sp4_h_l_17 <X> T_3_16.lc_trk_g3_4
 (17 15)  (179 271)  (179 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (188 271)  (188 271)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 271)  (190 271)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 271)  (191 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 271)  (192 271)  routing T_3_16.lc_trk_g0_2 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (193 271)  (193 271)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 271)  (194 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (195 271)  (195 271)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.input_2_7
 (34 15)  (196 271)  (196 271)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.input_2_7
 (35 15)  (197 271)  (197 271)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.input_2_7
 (40 15)  (202 271)  (202 271)  LC_7 Logic Functioning bit
 (41 15)  (203 271)  (203 271)  LC_7 Logic Functioning bit
 (42 15)  (204 271)  (204 271)  LC_7 Logic Functioning bit
 (43 15)  (205 271)  (205 271)  LC_7 Logic Functioning bit
 (53 15)  (215 271)  (215 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_16

 (8 0)  (224 256)  (224 256)  routing T_4_16.sp4_h_l_36 <X> T_4_16.sp4_h_r_1
 (12 0)  (228 256)  (228 256)  routing T_4_16.sp4_h_l_46 <X> T_4_16.sp4_h_r_2
 (25 0)  (241 256)  (241 256)  routing T_4_16.sp4_v_b_10 <X> T_4_16.lc_trk_g0_2
 (28 0)  (244 256)  (244 256)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 256)  (245 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 256)  (246 256)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (248 256)  (248 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (252 256)  (252 256)  LC_0 Logic Functioning bit
 (39 0)  (255 256)  (255 256)  LC_0 Logic Functioning bit
 (41 0)  (257 256)  (257 256)  LC_0 Logic Functioning bit
 (42 0)  (258 256)  (258 256)  LC_0 Logic Functioning bit
 (44 0)  (260 256)  (260 256)  LC_0 Logic Functioning bit
 (45 0)  (261 256)  (261 256)  LC_0 Logic Functioning bit
 (13 1)  (229 257)  (229 257)  routing T_4_16.sp4_h_l_46 <X> T_4_16.sp4_h_r_2
 (14 1)  (230 257)  (230 257)  routing T_4_16.sp12_h_r_16 <X> T_4_16.lc_trk_g0_0
 (16 1)  (232 257)  (232 257)  routing T_4_16.sp12_h_r_16 <X> T_4_16.lc_trk_g0_0
 (17 1)  (233 257)  (233 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (238 257)  (238 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (239 257)  (239 257)  routing T_4_16.sp4_v_b_10 <X> T_4_16.lc_trk_g0_2
 (25 1)  (241 257)  (241 257)  routing T_4_16.sp4_v_b_10 <X> T_4_16.lc_trk_g0_2
 (30 1)  (246 257)  (246 257)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 257)  (248 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (250 257)  (250 257)  routing T_4_16.lc_trk_g1_3 <X> T_4_16.input_2_0
 (35 1)  (251 257)  (251 257)  routing T_4_16.lc_trk_g1_3 <X> T_4_16.input_2_0
 (36 1)  (252 257)  (252 257)  LC_0 Logic Functioning bit
 (39 1)  (255 257)  (255 257)  LC_0 Logic Functioning bit
 (41 1)  (257 257)  (257 257)  LC_0 Logic Functioning bit
 (42 1)  (258 257)  (258 257)  LC_0 Logic Functioning bit
 (46 1)  (262 257)  (262 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (49 1)  (265 257)  (265 257)  Carry_In_Mux bit 

 (0 2)  (216 258)  (216 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (1 2)  (217 258)  (217 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (218 258)  (218 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (228 258)  (228 258)  routing T_4_16.sp4_v_t_39 <X> T_4_16.sp4_h_l_39
 (25 2)  (241 258)  (241 258)  routing T_4_16.lft_op_6 <X> T_4_16.lc_trk_g0_6
 (28 2)  (244 258)  (244 258)  routing T_4_16.lc_trk_g2_0 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 258)  (245 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 258)  (248 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (251 258)  (251 258)  routing T_4_16.lc_trk_g2_5 <X> T_4_16.input_2_1
 (36 2)  (252 258)  (252 258)  LC_1 Logic Functioning bit
 (39 2)  (255 258)  (255 258)  LC_1 Logic Functioning bit
 (41 2)  (257 258)  (257 258)  LC_1 Logic Functioning bit
 (42 2)  (258 258)  (258 258)  LC_1 Logic Functioning bit
 (44 2)  (260 258)  (260 258)  LC_1 Logic Functioning bit
 (45 2)  (261 258)  (261 258)  LC_1 Logic Functioning bit
 (47 2)  (263 258)  (263 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (216 259)  (216 259)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (11 3)  (227 259)  (227 259)  routing T_4_16.sp4_v_t_39 <X> T_4_16.sp4_h_l_39
 (22 3)  (238 259)  (238 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (240 259)  (240 259)  routing T_4_16.lft_op_6 <X> T_4_16.lc_trk_g0_6
 (32 3)  (248 259)  (248 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (249 259)  (249 259)  routing T_4_16.lc_trk_g2_5 <X> T_4_16.input_2_1
 (36 3)  (252 259)  (252 259)  LC_1 Logic Functioning bit
 (39 3)  (255 259)  (255 259)  LC_1 Logic Functioning bit
 (41 3)  (257 259)  (257 259)  LC_1 Logic Functioning bit
 (42 3)  (258 259)  (258 259)  LC_1 Logic Functioning bit
 (0 4)  (216 260)  (216 260)  routing T_4_16.glb_netwk_5 <X> T_4_16.wire_logic_cluster/lc_7/cen
 (1 4)  (217 260)  (217 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (5 4)  (221 260)  (221 260)  routing T_4_16.sp4_v_b_3 <X> T_4_16.sp4_h_r_3
 (22 4)  (238 260)  (238 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (243 260)  (243 260)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 260)  (244 260)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 260)  (245 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 260)  (246 260)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 260)  (248 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 260)  (252 260)  LC_2 Logic Functioning bit
 (39 4)  (255 260)  (255 260)  LC_2 Logic Functioning bit
 (41 4)  (257 260)  (257 260)  LC_2 Logic Functioning bit
 (42 4)  (258 260)  (258 260)  LC_2 Logic Functioning bit
 (44 4)  (260 260)  (260 260)  LC_2 Logic Functioning bit
 (45 4)  (261 260)  (261 260)  LC_2 Logic Functioning bit
 (46 4)  (262 260)  (262 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (6 5)  (222 261)  (222 261)  routing T_4_16.sp4_v_b_3 <X> T_4_16.sp4_h_r_3
 (15 5)  (231 261)  (231 261)  routing T_4_16.sp4_v_t_5 <X> T_4_16.lc_trk_g1_0
 (16 5)  (232 261)  (232 261)  routing T_4_16.sp4_v_t_5 <X> T_4_16.lc_trk_g1_0
 (17 5)  (233 261)  (233 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (237 261)  (237 261)  routing T_4_16.sp4_r_v_b_27 <X> T_4_16.lc_trk_g1_3
 (30 5)  (246 261)  (246 261)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (248 261)  (248 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (249 261)  (249 261)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.input_2_2
 (35 5)  (251 261)  (251 261)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.input_2_2
 (36 5)  (252 261)  (252 261)  LC_2 Logic Functioning bit
 (39 5)  (255 261)  (255 261)  LC_2 Logic Functioning bit
 (41 5)  (257 261)  (257 261)  LC_2 Logic Functioning bit
 (42 5)  (258 261)  (258 261)  LC_2 Logic Functioning bit
 (29 6)  (245 262)  (245 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 262)  (246 262)  routing T_4_16.lc_trk_g0_6 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 262)  (248 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 262)  (252 262)  LC_3 Logic Functioning bit
 (39 6)  (255 262)  (255 262)  LC_3 Logic Functioning bit
 (41 6)  (257 262)  (257 262)  LC_3 Logic Functioning bit
 (42 6)  (258 262)  (258 262)  LC_3 Logic Functioning bit
 (44 6)  (260 262)  (260 262)  LC_3 Logic Functioning bit
 (45 6)  (261 262)  (261 262)  LC_3 Logic Functioning bit
 (46 6)  (262 262)  (262 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (263 262)  (263 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (238 263)  (238 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (30 7)  (246 263)  (246 263)  routing T_4_16.lc_trk_g0_6 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (248 263)  (248 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (249 263)  (249 263)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.input_2_3
 (34 7)  (250 263)  (250 263)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.input_2_3
 (35 7)  (251 263)  (251 263)  routing T_4_16.lc_trk_g3_2 <X> T_4_16.input_2_3
 (36 7)  (252 263)  (252 263)  LC_3 Logic Functioning bit
 (39 7)  (255 263)  (255 263)  LC_3 Logic Functioning bit
 (41 7)  (257 263)  (257 263)  LC_3 Logic Functioning bit
 (42 7)  (258 263)  (258 263)  LC_3 Logic Functioning bit
 (8 8)  (224 264)  (224 264)  routing T_4_16.sp4_v_b_7 <X> T_4_16.sp4_h_r_7
 (9 8)  (225 264)  (225 264)  routing T_4_16.sp4_v_b_7 <X> T_4_16.sp4_h_r_7
 (12 8)  (228 264)  (228 264)  routing T_4_16.sp4_h_l_40 <X> T_4_16.sp4_h_r_8
 (14 8)  (230 264)  (230 264)  routing T_4_16.rgt_op_0 <X> T_4_16.lc_trk_g2_0
 (21 8)  (237 264)  (237 264)  routing T_4_16.sp4_h_r_43 <X> T_4_16.lc_trk_g2_3
 (22 8)  (238 264)  (238 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (239 264)  (239 264)  routing T_4_16.sp4_h_r_43 <X> T_4_16.lc_trk_g2_3
 (24 8)  (240 264)  (240 264)  routing T_4_16.sp4_h_r_43 <X> T_4_16.lc_trk_g2_3
 (25 8)  (241 264)  (241 264)  routing T_4_16.rgt_op_2 <X> T_4_16.lc_trk_g2_2
 (27 8)  (243 264)  (243 264)  routing T_4_16.lc_trk_g1_0 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 264)  (245 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (248 264)  (248 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 264)  (252 264)  LC_4 Logic Functioning bit
 (39 8)  (255 264)  (255 264)  LC_4 Logic Functioning bit
 (41 8)  (257 264)  (257 264)  LC_4 Logic Functioning bit
 (42 8)  (258 264)  (258 264)  LC_4 Logic Functioning bit
 (44 8)  (260 264)  (260 264)  LC_4 Logic Functioning bit
 (45 8)  (261 264)  (261 264)  LC_4 Logic Functioning bit
 (47 8)  (263 264)  (263 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (13 9)  (229 265)  (229 265)  routing T_4_16.sp4_h_l_40 <X> T_4_16.sp4_h_r_8
 (15 9)  (231 265)  (231 265)  routing T_4_16.rgt_op_0 <X> T_4_16.lc_trk_g2_0
 (17 9)  (233 265)  (233 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (237 265)  (237 265)  routing T_4_16.sp4_h_r_43 <X> T_4_16.lc_trk_g2_3
 (22 9)  (238 265)  (238 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (240 265)  (240 265)  routing T_4_16.rgt_op_2 <X> T_4_16.lc_trk_g2_2
 (32 9)  (248 265)  (248 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (252 265)  (252 265)  LC_4 Logic Functioning bit
 (39 9)  (255 265)  (255 265)  LC_4 Logic Functioning bit
 (41 9)  (257 265)  (257 265)  LC_4 Logic Functioning bit
 (42 9)  (258 265)  (258 265)  LC_4 Logic Functioning bit
 (15 10)  (231 266)  (231 266)  routing T_4_16.rgt_op_5 <X> T_4_16.lc_trk_g2_5
 (17 10)  (233 266)  (233 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (234 266)  (234 266)  routing T_4_16.rgt_op_5 <X> T_4_16.lc_trk_g2_5
 (21 10)  (237 266)  (237 266)  routing T_4_16.rgt_op_7 <X> T_4_16.lc_trk_g2_7
 (22 10)  (238 266)  (238 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (240 266)  (240 266)  routing T_4_16.rgt_op_7 <X> T_4_16.lc_trk_g2_7
 (25 10)  (241 266)  (241 266)  routing T_4_16.sp12_v_b_6 <X> T_4_16.lc_trk_g2_6
 (28 10)  (244 266)  (244 266)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 266)  (245 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 266)  (246 266)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 266)  (248 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (252 266)  (252 266)  LC_5 Logic Functioning bit
 (39 10)  (255 266)  (255 266)  LC_5 Logic Functioning bit
 (41 10)  (257 266)  (257 266)  LC_5 Logic Functioning bit
 (42 10)  (258 266)  (258 266)  LC_5 Logic Functioning bit
 (44 10)  (260 266)  (260 266)  LC_5 Logic Functioning bit
 (45 10)  (261 266)  (261 266)  LC_5 Logic Functioning bit
 (47 10)  (263 266)  (263 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (267 266)  (267 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (16 11)  (232 267)  (232 267)  routing T_4_16.sp12_v_b_12 <X> T_4_16.lc_trk_g2_4
 (17 11)  (233 267)  (233 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (238 267)  (238 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (240 267)  (240 267)  routing T_4_16.sp12_v_b_6 <X> T_4_16.lc_trk_g2_6
 (25 11)  (241 267)  (241 267)  routing T_4_16.sp12_v_b_6 <X> T_4_16.lc_trk_g2_6
 (30 11)  (246 267)  (246 267)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (248 267)  (248 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (249 267)  (249 267)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_5
 (35 11)  (251 267)  (251 267)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_5
 (36 11)  (252 267)  (252 267)  LC_5 Logic Functioning bit
 (39 11)  (255 267)  (255 267)  LC_5 Logic Functioning bit
 (41 11)  (257 267)  (257 267)  LC_5 Logic Functioning bit
 (42 11)  (258 267)  (258 267)  LC_5 Logic Functioning bit
 (5 12)  (221 268)  (221 268)  routing T_4_16.sp4_v_b_9 <X> T_4_16.sp4_h_r_9
 (8 12)  (224 268)  (224 268)  routing T_4_16.sp4_v_b_4 <X> T_4_16.sp4_h_r_10
 (9 12)  (225 268)  (225 268)  routing T_4_16.sp4_v_b_4 <X> T_4_16.sp4_h_r_10
 (10 12)  (226 268)  (226 268)  routing T_4_16.sp4_v_b_4 <X> T_4_16.sp4_h_r_10
 (12 12)  (228 268)  (228 268)  routing T_4_16.sp4_v_b_11 <X> T_4_16.sp4_h_r_11
 (25 12)  (241 268)  (241 268)  routing T_4_16.sp4_h_r_34 <X> T_4_16.lc_trk_g3_2
 (27 12)  (243 268)  (243 268)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 268)  (244 268)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 268)  (245 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (248 268)  (248 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (252 268)  (252 268)  LC_6 Logic Functioning bit
 (39 12)  (255 268)  (255 268)  LC_6 Logic Functioning bit
 (41 12)  (257 268)  (257 268)  LC_6 Logic Functioning bit
 (42 12)  (258 268)  (258 268)  LC_6 Logic Functioning bit
 (44 12)  (260 268)  (260 268)  LC_6 Logic Functioning bit
 (45 12)  (261 268)  (261 268)  LC_6 Logic Functioning bit
 (47 12)  (263 268)  (263 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (267 268)  (267 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (222 269)  (222 269)  routing T_4_16.sp4_v_b_9 <X> T_4_16.sp4_h_r_9
 (11 13)  (227 269)  (227 269)  routing T_4_16.sp4_v_b_11 <X> T_4_16.sp4_h_r_11
 (16 13)  (232 269)  (232 269)  routing T_4_16.sp12_v_b_8 <X> T_4_16.lc_trk_g3_0
 (17 13)  (233 269)  (233 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (238 269)  (238 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (239 269)  (239 269)  routing T_4_16.sp4_h_r_34 <X> T_4_16.lc_trk_g3_2
 (24 13)  (240 269)  (240 269)  routing T_4_16.sp4_h_r_34 <X> T_4_16.lc_trk_g3_2
 (32 13)  (248 269)  (248 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (251 269)  (251 269)  routing T_4_16.lc_trk_g0_2 <X> T_4_16.input_2_6
 (36 13)  (252 269)  (252 269)  LC_6 Logic Functioning bit
 (39 13)  (255 269)  (255 269)  LC_6 Logic Functioning bit
 (41 13)  (257 269)  (257 269)  LC_6 Logic Functioning bit
 (42 13)  (258 269)  (258 269)  LC_6 Logic Functioning bit
 (0 14)  (216 270)  (216 270)  routing T_4_16.glb_netwk_6 <X> T_4_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 270)  (217 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (241 270)  (241 270)  routing T_4_16.sp4_h_r_38 <X> T_4_16.lc_trk_g3_6
 (28 14)  (244 270)  (244 270)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 270)  (245 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 270)  (246 270)  routing T_4_16.lc_trk_g2_4 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 270)  (248 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (251 270)  (251 270)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.input_2_7
 (36 14)  (252 270)  (252 270)  LC_7 Logic Functioning bit
 (39 14)  (255 270)  (255 270)  LC_7 Logic Functioning bit
 (41 14)  (257 270)  (257 270)  LC_7 Logic Functioning bit
 (42 14)  (258 270)  (258 270)  LC_7 Logic Functioning bit
 (44 14)  (260 270)  (260 270)  LC_7 Logic Functioning bit
 (45 14)  (261 270)  (261 270)  LC_7 Logic Functioning bit
 (0 15)  (216 271)  (216 271)  routing T_4_16.glb_netwk_6 <X> T_4_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (238 271)  (238 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (239 271)  (239 271)  routing T_4_16.sp4_h_r_38 <X> T_4_16.lc_trk_g3_6
 (24 15)  (240 271)  (240 271)  routing T_4_16.sp4_h_r_38 <X> T_4_16.lc_trk_g3_6
 (32 15)  (248 271)  (248 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (250 271)  (250 271)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.input_2_7
 (35 15)  (251 271)  (251 271)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.input_2_7
 (36 15)  (252 271)  (252 271)  LC_7 Logic Functioning bit
 (39 15)  (255 271)  (255 271)  LC_7 Logic Functioning bit
 (41 15)  (257 271)  (257 271)  LC_7 Logic Functioning bit
 (42 15)  (258 271)  (258 271)  LC_7 Logic Functioning bit
 (48 15)  (264 271)  (264 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_16

 (28 0)  (298 256)  (298 256)  routing T_5_16.lc_trk_g2_1 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 256)  (299 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 256)  (301 256)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 256)  (302 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (305 256)  (305 256)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.input_2_0
 (36 0)  (306 256)  (306 256)  LC_0 Logic Functioning bit
 (37 0)  (307 256)  (307 256)  LC_0 Logic Functioning bit
 (38 0)  (308 256)  (308 256)  LC_0 Logic Functioning bit
 (39 0)  (309 256)  (309 256)  LC_0 Logic Functioning bit
 (26 1)  (296 257)  (296 257)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (297 257)  (297 257)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 257)  (299 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (301 257)  (301 257)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 257)  (302 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (304 257)  (304 257)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.input_2_0
 (40 1)  (310 257)  (310 257)  LC_0 Logic Functioning bit
 (41 1)  (311 257)  (311 257)  LC_0 Logic Functioning bit
 (42 1)  (312 257)  (312 257)  LC_0 Logic Functioning bit
 (43 1)  (313 257)  (313 257)  LC_0 Logic Functioning bit
 (0 2)  (270 258)  (270 258)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (1 2)  (271 258)  (271 258)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (2 2)  (272 258)  (272 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (284 258)  (284 258)  routing T_5_16.wire_logic_cluster/lc_4/out <X> T_5_16.lc_trk_g0_4
 (21 2)  (291 258)  (291 258)  routing T_5_16.sp4_h_l_10 <X> T_5_16.lc_trk_g0_7
 (22 2)  (292 258)  (292 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (293 258)  (293 258)  routing T_5_16.sp4_h_l_10 <X> T_5_16.lc_trk_g0_7
 (24 2)  (294 258)  (294 258)  routing T_5_16.sp4_h_l_10 <X> T_5_16.lc_trk_g0_7
 (26 2)  (296 258)  (296 258)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (299 258)  (299 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 258)  (300 258)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (301 258)  (301 258)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 258)  (302 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 258)  (303 258)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (304 258)  (304 258)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 258)  (306 258)  LC_1 Logic Functioning bit
 (37 2)  (307 258)  (307 258)  LC_1 Logic Functioning bit
 (38 2)  (308 258)  (308 258)  LC_1 Logic Functioning bit
 (39 2)  (309 258)  (309 258)  LC_1 Logic Functioning bit
 (0 3)  (270 259)  (270 259)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (1 3)  (271 259)  (271 259)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (17 3)  (287 259)  (287 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (291 259)  (291 259)  routing T_5_16.sp4_h_l_10 <X> T_5_16.lc_trk_g0_7
 (22 3)  (292 259)  (292 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (293 259)  (293 259)  routing T_5_16.sp4_v_b_22 <X> T_5_16.lc_trk_g0_6
 (24 3)  (294 259)  (294 259)  routing T_5_16.sp4_v_b_22 <X> T_5_16.lc_trk_g0_6
 (28 3)  (298 259)  (298 259)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 259)  (299 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (301 259)  (301 259)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (307 259)  (307 259)  LC_1 Logic Functioning bit
 (39 3)  (309 259)  (309 259)  LC_1 Logic Functioning bit
 (40 3)  (310 259)  (310 259)  LC_1 Logic Functioning bit
 (42 3)  (312 259)  (312 259)  LC_1 Logic Functioning bit
 (0 4)  (270 260)  (270 260)  routing T_5_16.glb_netwk_5 <X> T_5_16.wire_logic_cluster/lc_7/cen
 (1 4)  (271 260)  (271 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (3 4)  (273 260)  (273 260)  routing T_5_16.sp12_v_b_0 <X> T_5_16.sp12_h_r_0
 (4 4)  (274 260)  (274 260)  routing T_5_16.sp4_h_l_44 <X> T_5_16.sp4_v_b_3
 (6 4)  (276 260)  (276 260)  routing T_5_16.sp4_h_l_44 <X> T_5_16.sp4_v_b_3
 (21 4)  (291 260)  (291 260)  routing T_5_16.wire_logic_cluster/lc_3/out <X> T_5_16.lc_trk_g1_3
 (22 4)  (292 260)  (292 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (301 260)  (301 260)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 260)  (302 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (306 260)  (306 260)  LC_2 Logic Functioning bit
 (37 4)  (307 260)  (307 260)  LC_2 Logic Functioning bit
 (38 4)  (308 260)  (308 260)  LC_2 Logic Functioning bit
 (43 4)  (313 260)  (313 260)  LC_2 Logic Functioning bit
 (50 4)  (320 260)  (320 260)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (273 261)  (273 261)  routing T_5_16.sp12_v_b_0 <X> T_5_16.sp12_h_r_0
 (5 5)  (275 261)  (275 261)  routing T_5_16.sp4_h_l_44 <X> T_5_16.sp4_v_b_3
 (26 5)  (296 261)  (296 261)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (297 261)  (297 261)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 261)  (299 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 261)  (301 261)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 261)  (306 261)  LC_2 Logic Functioning bit
 (37 5)  (307 261)  (307 261)  LC_2 Logic Functioning bit
 (39 5)  (309 261)  (309 261)  LC_2 Logic Functioning bit
 (42 5)  (312 261)  (312 261)  LC_2 Logic Functioning bit
 (47 5)  (317 261)  (317 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (13 6)  (283 262)  (283 262)  routing T_5_16.sp4_h_r_5 <X> T_5_16.sp4_v_t_40
 (17 6)  (287 262)  (287 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 262)  (288 262)  routing T_5_16.wire_logic_cluster/lc_5/out <X> T_5_16.lc_trk_g1_5
 (25 6)  (295 262)  (295 262)  routing T_5_16.wire_logic_cluster/lc_6/out <X> T_5_16.lc_trk_g1_6
 (26 6)  (296 262)  (296 262)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (298 262)  (298 262)  routing T_5_16.lc_trk_g2_4 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 262)  (299 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 262)  (300 262)  routing T_5_16.lc_trk_g2_4 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 262)  (301 262)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 262)  (302 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (310 262)  (310 262)  LC_3 Logic Functioning bit
 (41 6)  (311 262)  (311 262)  LC_3 Logic Functioning bit
 (42 6)  (312 262)  (312 262)  LC_3 Logic Functioning bit
 (43 6)  (313 262)  (313 262)  LC_3 Logic Functioning bit
 (12 7)  (282 263)  (282 263)  routing T_5_16.sp4_h_r_5 <X> T_5_16.sp4_v_t_40
 (22 7)  (292 263)  (292 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (296 263)  (296 263)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 263)  (298 263)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 263)  (299 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (301 263)  (301 263)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 263)  (306 263)  LC_3 Logic Functioning bit
 (37 7)  (307 263)  (307 263)  LC_3 Logic Functioning bit
 (38 7)  (308 263)  (308 263)  LC_3 Logic Functioning bit
 (39 7)  (309 263)  (309 263)  LC_3 Logic Functioning bit
 (17 8)  (287 264)  (287 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (288 264)  (288 264)  routing T_5_16.wire_logic_cluster/lc_1/out <X> T_5_16.lc_trk_g2_1
 (21 8)  (291 264)  (291 264)  routing T_5_16.sp4_h_r_43 <X> T_5_16.lc_trk_g2_3
 (22 8)  (292 264)  (292 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (293 264)  (293 264)  routing T_5_16.sp4_h_r_43 <X> T_5_16.lc_trk_g2_3
 (24 8)  (294 264)  (294 264)  routing T_5_16.sp4_h_r_43 <X> T_5_16.lc_trk_g2_3
 (26 8)  (296 264)  (296 264)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (36 8)  (306 264)  (306 264)  LC_4 Logic Functioning bit
 (38 8)  (308 264)  (308 264)  LC_4 Logic Functioning bit
 (41 8)  (311 264)  (311 264)  LC_4 Logic Functioning bit
 (43 8)  (313 264)  (313 264)  LC_4 Logic Functioning bit
 (45 8)  (315 264)  (315 264)  LC_4 Logic Functioning bit
 (11 9)  (281 265)  (281 265)  routing T_5_16.sp4_h_l_45 <X> T_5_16.sp4_h_r_8
 (21 9)  (291 265)  (291 265)  routing T_5_16.sp4_h_r_43 <X> T_5_16.lc_trk_g2_3
 (26 9)  (296 265)  (296 265)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (297 265)  (297 265)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 265)  (298 265)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 265)  (299 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (307 265)  (307 265)  LC_4 Logic Functioning bit
 (39 9)  (309 265)  (309 265)  LC_4 Logic Functioning bit
 (40 9)  (310 265)  (310 265)  LC_4 Logic Functioning bit
 (42 9)  (312 265)  (312 265)  LC_4 Logic Functioning bit
 (4 10)  (274 266)  (274 266)  routing T_5_16.sp4_v_b_10 <X> T_5_16.sp4_v_t_43
 (6 10)  (276 266)  (276 266)  routing T_5_16.sp4_v_b_10 <X> T_5_16.sp4_v_t_43
 (10 10)  (280 266)  (280 266)  routing T_5_16.sp4_v_b_2 <X> T_5_16.sp4_h_l_42
 (11 10)  (281 266)  (281 266)  routing T_5_16.sp4_h_r_2 <X> T_5_16.sp4_v_t_45
 (13 10)  (283 266)  (283 266)  routing T_5_16.sp4_h_r_2 <X> T_5_16.sp4_v_t_45
 (14 10)  (284 266)  (284 266)  routing T_5_16.sp4_h_r_44 <X> T_5_16.lc_trk_g2_4
 (15 10)  (285 266)  (285 266)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (16 10)  (286 266)  (286 266)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (17 10)  (287 266)  (287 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (288 266)  (288 266)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (22 10)  (292 266)  (292 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (31 10)  (301 266)  (301 266)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 266)  (302 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 266)  (303 266)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (305 266)  (305 266)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.input_2_5
 (36 10)  (306 266)  (306 266)  LC_5 Logic Functioning bit
 (37 10)  (307 266)  (307 266)  LC_5 Logic Functioning bit
 (38 10)  (308 266)  (308 266)  LC_5 Logic Functioning bit
 (43 10)  (313 266)  (313 266)  LC_5 Logic Functioning bit
 (4 11)  (274 267)  (274 267)  routing T_5_16.sp4_v_b_1 <X> T_5_16.sp4_h_l_43
 (12 11)  (282 267)  (282 267)  routing T_5_16.sp4_h_r_2 <X> T_5_16.sp4_v_t_45
 (14 11)  (284 267)  (284 267)  routing T_5_16.sp4_h_r_44 <X> T_5_16.lc_trk_g2_4
 (15 11)  (285 267)  (285 267)  routing T_5_16.sp4_h_r_44 <X> T_5_16.lc_trk_g2_4
 (16 11)  (286 267)  (286 267)  routing T_5_16.sp4_h_r_44 <X> T_5_16.lc_trk_g2_4
 (17 11)  (287 267)  (287 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (288 267)  (288 267)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (21 11)  (291 267)  (291 267)  routing T_5_16.sp4_r_v_b_39 <X> T_5_16.lc_trk_g2_7
 (22 11)  (292 267)  (292 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (293 267)  (293 267)  routing T_5_16.sp4_h_r_30 <X> T_5_16.lc_trk_g2_6
 (24 11)  (294 267)  (294 267)  routing T_5_16.sp4_h_r_30 <X> T_5_16.lc_trk_g2_6
 (25 11)  (295 267)  (295 267)  routing T_5_16.sp4_h_r_30 <X> T_5_16.lc_trk_g2_6
 (26 11)  (296 267)  (296 267)  routing T_5_16.lc_trk_g2_3 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 267)  (298 267)  routing T_5_16.lc_trk_g2_3 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 267)  (299 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (301 267)  (301 267)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (302 267)  (302 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (304 267)  (304 267)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.input_2_5
 (35 11)  (305 267)  (305 267)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.input_2_5
 (36 11)  (306 267)  (306 267)  LC_5 Logic Functioning bit
 (37 11)  (307 267)  (307 267)  LC_5 Logic Functioning bit
 (39 11)  (309 267)  (309 267)  LC_5 Logic Functioning bit
 (42 11)  (312 267)  (312 267)  LC_5 Logic Functioning bit
 (12 12)  (282 268)  (282 268)  routing T_5_16.sp4_v_b_5 <X> T_5_16.sp4_h_r_11
 (21 12)  (291 268)  (291 268)  routing T_5_16.sp4_v_t_14 <X> T_5_16.lc_trk_g3_3
 (22 12)  (292 268)  (292 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (293 268)  (293 268)  routing T_5_16.sp4_v_t_14 <X> T_5_16.lc_trk_g3_3
 (26 12)  (296 268)  (296 268)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (301 268)  (301 268)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 268)  (302 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 268)  (303 268)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (305 268)  (305 268)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.input_2_6
 (37 12)  (307 268)  (307 268)  LC_6 Logic Functioning bit
 (38 12)  (308 268)  (308 268)  LC_6 Logic Functioning bit
 (40 12)  (310 268)  (310 268)  LC_6 Logic Functioning bit
 (43 12)  (313 268)  (313 268)  LC_6 Logic Functioning bit
 (11 13)  (281 269)  (281 269)  routing T_5_16.sp4_v_b_5 <X> T_5_16.sp4_h_r_11
 (13 13)  (283 269)  (283 269)  routing T_5_16.sp4_v_b_5 <X> T_5_16.sp4_h_r_11
 (26 13)  (296 269)  (296 269)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (297 269)  (297 269)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 269)  (298 269)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 269)  (299 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (302 269)  (302 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (306 269)  (306 269)  LC_6 Logic Functioning bit
 (39 13)  (309 269)  (309 269)  LC_6 Logic Functioning bit
 (41 13)  (311 269)  (311 269)  LC_6 Logic Functioning bit
 (42 13)  (312 269)  (312 269)  LC_6 Logic Functioning bit
 (0 14)  (270 270)  (270 270)  routing T_5_16.glb_netwk_6 <X> T_5_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 270)  (271 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (273 270)  (273 270)  routing T_5_16.sp12_v_b_1 <X> T_5_16.sp12_v_t_22
 (9 14)  (279 270)  (279 270)  routing T_5_16.sp4_v_b_10 <X> T_5_16.sp4_h_l_47
 (11 14)  (281 270)  (281 270)  routing T_5_16.sp4_v_b_8 <X> T_5_16.sp4_v_t_46
 (21 14)  (291 270)  (291 270)  routing T_5_16.sp4_h_r_39 <X> T_5_16.lc_trk_g3_7
 (22 14)  (292 270)  (292 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (293 270)  (293 270)  routing T_5_16.sp4_h_r_39 <X> T_5_16.lc_trk_g3_7
 (24 14)  (294 270)  (294 270)  routing T_5_16.sp4_h_r_39 <X> T_5_16.lc_trk_g3_7
 (27 14)  (297 270)  (297 270)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 270)  (298 270)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 270)  (299 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (301 270)  (301 270)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 270)  (302 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 270)  (303 270)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 270)  (306 270)  LC_7 Logic Functioning bit
 (39 14)  (309 270)  (309 270)  LC_7 Logic Functioning bit
 (41 14)  (311 270)  (311 270)  LC_7 Logic Functioning bit
 (42 14)  (312 270)  (312 270)  LC_7 Logic Functioning bit
 (50 14)  (320 270)  (320 270)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (270 271)  (270 271)  routing T_5_16.glb_netwk_6 <X> T_5_16.wire_logic_cluster/lc_7/s_r
 (12 15)  (282 271)  (282 271)  routing T_5_16.sp4_v_b_8 <X> T_5_16.sp4_v_t_46
 (26 15)  (296 271)  (296 271)  routing T_5_16.lc_trk_g2_3 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 271)  (298 271)  routing T_5_16.lc_trk_g2_3 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 271)  (299 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 271)  (300 271)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (301 271)  (301 271)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (307 271)  (307 271)  LC_7 Logic Functioning bit
 (38 15)  (308 271)  (308 271)  LC_7 Logic Functioning bit
 (40 15)  (310 271)  (310 271)  LC_7 Logic Functioning bit
 (43 15)  (313 271)  (313 271)  LC_7 Logic Functioning bit


RAM_Tile_6_16

 (6 1)  (330 257)  (330 257)  routing T_6_16.sp4_h_l_37 <X> T_6_16.sp4_h_r_0
 (8 3)  (332 259)  (332 259)  routing T_6_16.sp4_h_r_7 <X> T_6_16.sp4_v_t_36
 (9 3)  (333 259)  (333 259)  routing T_6_16.sp4_h_r_7 <X> T_6_16.sp4_v_t_36
 (10 3)  (334 259)  (334 259)  routing T_6_16.sp4_h_r_7 <X> T_6_16.sp4_v_t_36
 (4 6)  (328 262)  (328 262)  routing T_6_16.sp4_h_r_3 <X> T_6_16.sp4_v_t_38
 (12 6)  (336 262)  (336 262)  routing T_6_16.sp4_v_t_40 <X> T_6_16.sp4_h_l_40
 (5 7)  (329 263)  (329 263)  routing T_6_16.sp4_h_r_3 <X> T_6_16.sp4_v_t_38
 (11 7)  (335 263)  (335 263)  routing T_6_16.sp4_v_t_40 <X> T_6_16.sp4_h_l_40


LogicTile_7_16

 (31 0)  (397 256)  (397 256)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 256)  (398 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (400 256)  (400 256)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 256)  (402 256)  LC_0 Logic Functioning bit
 (37 0)  (403 256)  (403 256)  LC_0 Logic Functioning bit
 (38 0)  (404 256)  (404 256)  LC_0 Logic Functioning bit
 (39 0)  (405 256)  (405 256)  LC_0 Logic Functioning bit
 (45 0)  (411 256)  (411 256)  LC_0 Logic Functioning bit
 (36 1)  (402 257)  (402 257)  LC_0 Logic Functioning bit
 (37 1)  (403 257)  (403 257)  LC_0 Logic Functioning bit
 (38 1)  (404 257)  (404 257)  LC_0 Logic Functioning bit
 (39 1)  (405 257)  (405 257)  LC_0 Logic Functioning bit
 (0 2)  (366 258)  (366 258)  routing T_7_16.glb_netwk_7 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (1 2)  (367 258)  (367 258)  routing T_7_16.glb_netwk_7 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (368 258)  (368 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (375 258)  (375 258)  routing T_7_16.sp4_v_b_1 <X> T_7_16.sp4_h_l_36
 (0 3)  (366 259)  (366 259)  routing T_7_16.glb_netwk_7 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (0 4)  (366 260)  (366 260)  routing T_7_16.glb_netwk_5 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (1 4)  (367 260)  (367 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (11 4)  (377 260)  (377 260)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_v_b_5
 (13 4)  (379 260)  (379 260)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_v_b_5
 (32 4)  (398 260)  (398 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (400 260)  (400 260)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 260)  (402 260)  LC_2 Logic Functioning bit
 (37 4)  (403 260)  (403 260)  LC_2 Logic Functioning bit
 (38 4)  (404 260)  (404 260)  LC_2 Logic Functioning bit
 (39 4)  (405 260)  (405 260)  LC_2 Logic Functioning bit
 (45 4)  (411 260)  (411 260)  LC_2 Logic Functioning bit
 (12 5)  (378 261)  (378 261)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_v_b_5
 (14 5)  (380 261)  (380 261)  routing T_7_16.sp12_h_r_16 <X> T_7_16.lc_trk_g1_0
 (16 5)  (382 261)  (382 261)  routing T_7_16.sp12_h_r_16 <X> T_7_16.lc_trk_g1_0
 (17 5)  (383 261)  (383 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (388 261)  (388 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (389 261)  (389 261)  routing T_7_16.sp12_h_l_17 <X> T_7_16.lc_trk_g1_2
 (25 5)  (391 261)  (391 261)  routing T_7_16.sp12_h_l_17 <X> T_7_16.lc_trk_g1_2
 (31 5)  (397 261)  (397 261)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 261)  (402 261)  LC_2 Logic Functioning bit
 (37 5)  (403 261)  (403 261)  LC_2 Logic Functioning bit
 (38 5)  (404 261)  (404 261)  LC_2 Logic Functioning bit
 (39 5)  (405 261)  (405 261)  LC_2 Logic Functioning bit
 (4 6)  (370 262)  (370 262)  routing T_7_16.sp4_v_b_7 <X> T_7_16.sp4_v_t_38
 (6 6)  (372 262)  (372 262)  routing T_7_16.sp4_v_b_7 <X> T_7_16.sp4_v_t_38
 (31 6)  (397 262)  (397 262)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 262)  (398 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 262)  (399 262)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 262)  (402 262)  LC_3 Logic Functioning bit
 (37 6)  (403 262)  (403 262)  LC_3 Logic Functioning bit
 (38 6)  (404 262)  (404 262)  LC_3 Logic Functioning bit
 (39 6)  (405 262)  (405 262)  LC_3 Logic Functioning bit
 (45 6)  (411 262)  (411 262)  LC_3 Logic Functioning bit
 (11 7)  (377 263)  (377 263)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_h_l_40
 (14 7)  (380 263)  (380 263)  routing T_7_16.sp12_h_r_20 <X> T_7_16.lc_trk_g1_4
 (16 7)  (382 263)  (382 263)  routing T_7_16.sp12_h_r_20 <X> T_7_16.lc_trk_g1_4
 (17 7)  (383 263)  (383 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (31 7)  (397 263)  (397 263)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (402 263)  (402 263)  LC_3 Logic Functioning bit
 (37 7)  (403 263)  (403 263)  LC_3 Logic Functioning bit
 (38 7)  (404 263)  (404 263)  LC_3 Logic Functioning bit
 (39 7)  (405 263)  (405 263)  LC_3 Logic Functioning bit
 (51 7)  (417 263)  (417 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (374 264)  (374 264)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_h_r_7
 (10 8)  (376 264)  (376 264)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_h_r_7
 (25 10)  (391 266)  (391 266)  routing T_7_16.sp4_v_b_30 <X> T_7_16.lc_trk_g2_6
 (22 11)  (388 267)  (388 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (389 267)  (389 267)  routing T_7_16.sp4_v_b_30 <X> T_7_16.lc_trk_g2_6
 (32 12)  (398 268)  (398 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (400 268)  (400 268)  routing T_7_16.lc_trk_g1_0 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 268)  (402 268)  LC_6 Logic Functioning bit
 (37 12)  (403 268)  (403 268)  LC_6 Logic Functioning bit
 (38 12)  (404 268)  (404 268)  LC_6 Logic Functioning bit
 (39 12)  (405 268)  (405 268)  LC_6 Logic Functioning bit
 (45 12)  (411 268)  (411 268)  LC_6 Logic Functioning bit
 (6 13)  (372 269)  (372 269)  routing T_7_16.sp4_h_l_44 <X> T_7_16.sp4_h_r_9
 (36 13)  (402 269)  (402 269)  LC_6 Logic Functioning bit
 (37 13)  (403 269)  (403 269)  LC_6 Logic Functioning bit
 (38 13)  (404 269)  (404 269)  LC_6 Logic Functioning bit
 (39 13)  (405 269)  (405 269)  LC_6 Logic Functioning bit
 (0 14)  (366 270)  (366 270)  routing T_7_16.glb_netwk_6 <X> T_7_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 270)  (367 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (2 14)  (368 270)  (368 270)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (3 14)  (369 270)  (369 270)  routing T_7_16.sp12_v_b_1 <X> T_7_16.sp12_v_t_22
 (0 15)  (366 271)  (366 271)  routing T_7_16.glb_netwk_6 <X> T_7_16.wire_logic_cluster/lc_7/s_r
 (19 15)  (385 271)  (385 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_8_16

 (5 0)  (425 256)  (425 256)  routing T_8_16.sp4_h_l_44 <X> T_8_16.sp4_h_r_0
 (14 0)  (434 256)  (434 256)  routing T_8_16.sp4_h_l_5 <X> T_8_16.lc_trk_g0_0
 (17 0)  (437 256)  (437 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (438 256)  (438 256)  routing T_8_16.wire_logic_cluster/lc_1/out <X> T_8_16.lc_trk_g0_1
 (27 0)  (447 256)  (447 256)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 256)  (448 256)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 256)  (449 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 256)  (452 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 256)  (453 256)  routing T_8_16.lc_trk_g2_1 <X> T_8_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 256)  (456 256)  LC_0 Logic Functioning bit
 (38 0)  (458 256)  (458 256)  LC_0 Logic Functioning bit
 (41 0)  (461 256)  (461 256)  LC_0 Logic Functioning bit
 (45 0)  (465 256)  (465 256)  LC_0 Logic Functioning bit
 (46 0)  (466 256)  (466 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (472 256)  (472 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (424 257)  (424 257)  routing T_8_16.sp4_h_l_44 <X> T_8_16.sp4_h_r_0
 (14 1)  (434 257)  (434 257)  routing T_8_16.sp4_h_l_5 <X> T_8_16.lc_trk_g0_0
 (15 1)  (435 257)  (435 257)  routing T_8_16.sp4_h_l_5 <X> T_8_16.lc_trk_g0_0
 (16 1)  (436 257)  (436 257)  routing T_8_16.sp4_h_l_5 <X> T_8_16.lc_trk_g0_0
 (17 1)  (437 257)  (437 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (449 257)  (449 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 257)  (450 257)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (452 257)  (452 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (453 257)  (453 257)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.input_2_0
 (34 1)  (454 257)  (454 257)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.input_2_0
 (36 1)  (456 257)  (456 257)  LC_0 Logic Functioning bit
 (37 1)  (457 257)  (457 257)  LC_0 Logic Functioning bit
 (39 1)  (459 257)  (459 257)  LC_0 Logic Functioning bit
 (40 1)  (460 257)  (460 257)  LC_0 Logic Functioning bit
 (42 1)  (462 257)  (462 257)  LC_0 Logic Functioning bit
 (44 1)  (464 257)  (464 257)  LC_0 Logic Functioning bit
 (0 2)  (420 258)  (420 258)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (1 2)  (421 258)  (421 258)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (2 2)  (422 258)  (422 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (442 258)  (442 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (447 258)  (447 258)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 258)  (448 258)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 258)  (449 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 258)  (452 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (454 258)  (454 258)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 258)  (456 258)  LC_1 Logic Functioning bit
 (38 2)  (458 258)  (458 258)  LC_1 Logic Functioning bit
 (43 2)  (463 258)  (463 258)  LC_1 Logic Functioning bit
 (45 2)  (465 258)  (465 258)  LC_1 Logic Functioning bit
 (0 3)  (420 259)  (420 259)  routing T_8_16.glb_netwk_7 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (1 3)  (421 259)  (421 259)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (8 3)  (428 259)  (428 259)  routing T_8_16.sp4_h_l_36 <X> T_8_16.sp4_v_t_36
 (26 3)  (446 259)  (446 259)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (447 259)  (447 259)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 259)  (448 259)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 259)  (449 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (451 259)  (451 259)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (452 259)  (452 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (454 259)  (454 259)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.input_2_1
 (35 3)  (455 259)  (455 259)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.input_2_1
 (36 3)  (456 259)  (456 259)  LC_1 Logic Functioning bit
 (37 3)  (457 259)  (457 259)  LC_1 Logic Functioning bit
 (38 3)  (458 259)  (458 259)  LC_1 Logic Functioning bit
 (42 3)  (462 259)  (462 259)  LC_1 Logic Functioning bit
 (3 4)  (423 260)  (423 260)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (5 4)  (425 260)  (425 260)  routing T_8_16.sp4_h_l_37 <X> T_8_16.sp4_h_r_3
 (22 4)  (442 260)  (442 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (445 260)  (445 260)  routing T_8_16.sp4_v_b_2 <X> T_8_16.lc_trk_g1_2
 (27 4)  (447 260)  (447 260)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 260)  (448 260)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 260)  (449 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (451 260)  (451 260)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 260)  (452 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (456 260)  (456 260)  LC_2 Logic Functioning bit
 (37 4)  (457 260)  (457 260)  LC_2 Logic Functioning bit
 (38 4)  (458 260)  (458 260)  LC_2 Logic Functioning bit
 (39 4)  (459 260)  (459 260)  LC_2 Logic Functioning bit
 (41 4)  (461 260)  (461 260)  LC_2 Logic Functioning bit
 (43 4)  (463 260)  (463 260)  LC_2 Logic Functioning bit
 (3 5)  (423 261)  (423 261)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (4 5)  (424 261)  (424 261)  routing T_8_16.sp4_h_l_37 <X> T_8_16.sp4_h_r_3
 (22 5)  (442 261)  (442 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (443 261)  (443 261)  routing T_8_16.sp4_v_b_2 <X> T_8_16.lc_trk_g1_2
 (27 5)  (447 261)  (447 261)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 261)  (448 261)  routing T_8_16.lc_trk_g3_1 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 261)  (449 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 261)  (450 261)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 261)  (451 261)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (456 261)  (456 261)  LC_2 Logic Functioning bit
 (37 5)  (457 261)  (457 261)  LC_2 Logic Functioning bit
 (38 5)  (458 261)  (458 261)  LC_2 Logic Functioning bit
 (39 5)  (459 261)  (459 261)  LC_2 Logic Functioning bit
 (47 5)  (467 261)  (467 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (468 261)  (468 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (471 261)  (471 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (434 262)  (434 262)  routing T_8_16.wire_logic_cluster/lc_4/out <X> T_8_16.lc_trk_g1_4
 (27 6)  (447 262)  (447 262)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 262)  (448 262)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 262)  (449 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 262)  (452 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (454 262)  (454 262)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 262)  (456 262)  LC_3 Logic Functioning bit
 (38 6)  (458 262)  (458 262)  LC_3 Logic Functioning bit
 (43 6)  (463 262)  (463 262)  LC_3 Logic Functioning bit
 (45 6)  (465 262)  (465 262)  LC_3 Logic Functioning bit
 (8 7)  (428 263)  (428 263)  routing T_8_16.sp4_h_l_41 <X> T_8_16.sp4_v_t_41
 (17 7)  (437 263)  (437 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (19 7)  (439 263)  (439 263)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (26 7)  (446 263)  (446 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 263)  (447 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 263)  (448 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 263)  (449 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 263)  (450 263)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (451 263)  (451 263)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (452 263)  (452 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (456 263)  (456 263)  LC_3 Logic Functioning bit
 (37 7)  (457 263)  (457 263)  LC_3 Logic Functioning bit
 (38 7)  (458 263)  (458 263)  LC_3 Logic Functioning bit
 (42 7)  (462 263)  (462 263)  LC_3 Logic Functioning bit
 (5 8)  (425 264)  (425 264)  routing T_8_16.sp4_h_l_38 <X> T_8_16.sp4_h_r_6
 (8 8)  (428 264)  (428 264)  routing T_8_16.sp4_h_l_46 <X> T_8_16.sp4_h_r_7
 (10 8)  (430 264)  (430 264)  routing T_8_16.sp4_h_l_46 <X> T_8_16.sp4_h_r_7
 (17 8)  (437 264)  (437 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (447 264)  (447 264)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 264)  (449 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 264)  (450 264)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 264)  (452 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 264)  (453 264)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (454 264)  (454 264)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 264)  (456 264)  LC_4 Logic Functioning bit
 (37 8)  (457 264)  (457 264)  LC_4 Logic Functioning bit
 (38 8)  (458 264)  (458 264)  LC_4 Logic Functioning bit
 (41 8)  (461 264)  (461 264)  LC_4 Logic Functioning bit
 (43 8)  (463 264)  (463 264)  LC_4 Logic Functioning bit
 (45 8)  (465 264)  (465 264)  LC_4 Logic Functioning bit
 (4 9)  (424 265)  (424 265)  routing T_8_16.sp4_h_l_38 <X> T_8_16.sp4_h_r_6
 (18 9)  (438 265)  (438 265)  routing T_8_16.sp4_r_v_b_33 <X> T_8_16.lc_trk_g2_1
 (26 9)  (446 265)  (446 265)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (447 265)  (447 265)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 265)  (449 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 265)  (451 265)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 265)  (452 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (453 265)  (453 265)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.input_2_4
 (34 9)  (454 265)  (454 265)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.input_2_4
 (35 9)  (455 265)  (455 265)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.input_2_4
 (36 9)  (456 265)  (456 265)  LC_4 Logic Functioning bit
 (37 9)  (457 265)  (457 265)  LC_4 Logic Functioning bit
 (2 10)  (422 266)  (422 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (25 10)  (445 266)  (445 266)  routing T_8_16.wire_logic_cluster/lc_6/out <X> T_8_16.lc_trk_g2_6
 (26 10)  (446 266)  (446 266)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.wire_logic_cluster/lc_5/in_0
 (31 10)  (451 266)  (451 266)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 266)  (452 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 266)  (453 266)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 266)  (456 266)  LC_5 Logic Functioning bit
 (37 10)  (457 266)  (457 266)  LC_5 Logic Functioning bit
 (38 10)  (458 266)  (458 266)  LC_5 Logic Functioning bit
 (39 10)  (459 266)  (459 266)  LC_5 Logic Functioning bit
 (41 10)  (461 266)  (461 266)  LC_5 Logic Functioning bit
 (43 10)  (463 266)  (463 266)  LC_5 Logic Functioning bit
 (10 11)  (430 267)  (430 267)  routing T_8_16.sp4_h_l_39 <X> T_8_16.sp4_v_t_42
 (12 11)  (432 267)  (432 267)  routing T_8_16.sp4_h_l_45 <X> T_8_16.sp4_v_t_45
 (22 11)  (442 267)  (442 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (446 267)  (446 267)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 267)  (449 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (451 267)  (451 267)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (456 267)  (456 267)  LC_5 Logic Functioning bit
 (37 11)  (457 267)  (457 267)  LC_5 Logic Functioning bit
 (38 11)  (458 267)  (458 267)  LC_5 Logic Functioning bit
 (39 11)  (459 267)  (459 267)  LC_5 Logic Functioning bit
 (40 11)  (460 267)  (460 267)  LC_5 Logic Functioning bit
 (42 11)  (462 267)  (462 267)  LC_5 Logic Functioning bit
 (48 11)  (468 267)  (468 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (0 12)  (420 268)  (420 268)  routing T_8_16.glb_netwk_6 <X> T_8_16.glb2local_3
 (1 12)  (421 268)  (421 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (9 12)  (429 268)  (429 268)  routing T_8_16.sp4_h_l_42 <X> T_8_16.sp4_h_r_10
 (10 12)  (430 268)  (430 268)  routing T_8_16.sp4_h_l_42 <X> T_8_16.sp4_h_r_10
 (17 12)  (437 268)  (437 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 268)  (438 268)  routing T_8_16.wire_logic_cluster/lc_1/out <X> T_8_16.lc_trk_g3_1
 (21 12)  (441 268)  (441 268)  routing T_8_16.wire_logic_cluster/lc_3/out <X> T_8_16.lc_trk_g3_3
 (22 12)  (442 268)  (442 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (445 268)  (445 268)  routing T_8_16.sp4_v_b_26 <X> T_8_16.lc_trk_g3_2
 (27 12)  (447 268)  (447 268)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 268)  (449 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 268)  (450 268)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 268)  (452 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 268)  (453 268)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (454 268)  (454 268)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 268)  (456 268)  LC_6 Logic Functioning bit
 (38 12)  (458 268)  (458 268)  LC_6 Logic Functioning bit
 (1 13)  (421 269)  (421 269)  routing T_8_16.glb_netwk_6 <X> T_8_16.glb2local_3
 (22 13)  (442 269)  (442 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (443 269)  (443 269)  routing T_8_16.sp4_v_b_26 <X> T_8_16.lc_trk_g3_2
 (31 13)  (451 269)  (451 269)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (456 269)  (456 269)  LC_6 Logic Functioning bit
 (38 13)  (458 269)  (458 269)  LC_6 Logic Functioning bit
 (0 14)  (420 270)  (420 270)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 270)  (421 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (441 270)  (441 270)  routing T_8_16.wire_logic_cluster/lc_7/out <X> T_8_16.lc_trk_g3_7
 (22 14)  (442 270)  (442 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (447 270)  (447 270)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 270)  (448 270)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 270)  (449 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 270)  (450 270)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 270)  (452 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (454 270)  (454 270)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 270)  (456 270)  LC_7 Logic Functioning bit
 (37 14)  (457 270)  (457 270)  LC_7 Logic Functioning bit
 (38 14)  (458 270)  (458 270)  LC_7 Logic Functioning bit
 (42 14)  (462 270)  (462 270)  LC_7 Logic Functioning bit
 (43 14)  (463 270)  (463 270)  LC_7 Logic Functioning bit
 (45 14)  (465 270)  (465 270)  LC_7 Logic Functioning bit
 (50 14)  (470 270)  (470 270)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (472 270)  (472 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (420 271)  (420 271)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_logic_cluster/lc_7/s_r
 (3 15)  (423 271)  (423 271)  routing T_8_16.sp12_h_l_22 <X> T_8_16.sp12_v_t_22
 (30 15)  (450 271)  (450 271)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (451 271)  (451 271)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (456 271)  (456 271)  LC_7 Logic Functioning bit
 (37 15)  (457 271)  (457 271)  LC_7 Logic Functioning bit
 (38 15)  (458 271)  (458 271)  LC_7 Logic Functioning bit
 (42 15)  (462 271)  (462 271)  LC_7 Logic Functioning bit
 (43 15)  (463 271)  (463 271)  LC_7 Logic Functioning bit
 (48 15)  (468 271)  (468 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_9_16

 (4 1)  (478 257)  (478 257)  routing T_9_16.sp4_v_t_42 <X> T_9_16.sp4_h_r_0
 (13 1)  (487 257)  (487 257)  routing T_9_16.sp4_v_t_44 <X> T_9_16.sp4_h_r_2
 (6 2)  (480 258)  (480 258)  routing T_9_16.sp4_v_b_9 <X> T_9_16.sp4_v_t_37
 (5 3)  (479 259)  (479 259)  routing T_9_16.sp4_v_b_9 <X> T_9_16.sp4_v_t_37
 (13 3)  (487 259)  (487 259)  routing T_9_16.sp4_v_b_9 <X> T_9_16.sp4_h_l_39
 (12 6)  (486 262)  (486 262)  routing T_9_16.sp4_v_b_5 <X> T_9_16.sp4_h_l_40
 (13 6)  (487 262)  (487 262)  routing T_9_16.sp4_v_b_5 <X> T_9_16.sp4_v_t_40
 (10 7)  (484 263)  (484 263)  routing T_9_16.sp4_h_l_46 <X> T_9_16.sp4_v_t_41
 (2 10)  (476 266)  (476 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (6 10)  (480 266)  (480 266)  routing T_9_16.sp4_h_l_36 <X> T_9_16.sp4_v_t_43
 (12 11)  (486 267)  (486 267)  routing T_9_16.sp4_h_l_45 <X> T_9_16.sp4_v_t_45
 (3 13)  (477 269)  (477 269)  routing T_9_16.sp12_h_l_22 <X> T_9_16.sp12_h_r_1
 (11 14)  (485 270)  (485 270)  routing T_9_16.sp4_v_b_8 <X> T_9_16.sp4_v_t_46
 (8 15)  (482 271)  (482 271)  routing T_9_16.sp4_v_b_7 <X> T_9_16.sp4_v_t_47
 (10 15)  (484 271)  (484 271)  routing T_9_16.sp4_v_b_7 <X> T_9_16.sp4_v_t_47
 (12 15)  (486 271)  (486 271)  routing T_9_16.sp4_v_b_8 <X> T_9_16.sp4_v_t_46


LogicTile_10_16

 (9 0)  (537 256)  (537 256)  routing T_10_16.sp4_h_l_47 <X> T_10_16.sp4_h_r_1
 (10 0)  (538 256)  (538 256)  routing T_10_16.sp4_h_l_47 <X> T_10_16.sp4_h_r_1
 (28 2)  (556 258)  (556 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 258)  (557 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (558 258)  (558 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (559 258)  (559 258)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (560 258)  (560 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (564 258)  (564 258)  LC_1 Logic Functioning bit
 (5 3)  (533 259)  (533 259)  routing T_10_16.sp4_h_l_37 <X> T_10_16.sp4_v_t_37
 (22 3)  (550 259)  (550 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (551 259)  (551 259)  routing T_10_16.sp12_h_l_21 <X> T_10_16.lc_trk_g0_6
 (25 3)  (553 259)  (553 259)  routing T_10_16.sp12_h_l_21 <X> T_10_16.lc_trk_g0_6
 (26 3)  (554 259)  (554 259)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (555 259)  (555 259)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 259)  (557 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (559 259)  (559 259)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (560 259)  (560 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (561 259)  (561 259)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.input_2_1
 (35 3)  (563 259)  (563 259)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.input_2_1
 (2 4)  (530 260)  (530 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (25 4)  (553 260)  (553 260)  routing T_10_16.sp12_h_r_2 <X> T_10_16.lc_trk_g1_2
 (27 4)  (555 260)  (555 260)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 260)  (557 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 260)  (558 260)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (559 260)  (559 260)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 260)  (560 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 260)  (561 260)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (562 260)  (562 260)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 260)  (564 260)  LC_2 Logic Functioning bit
 (50 4)  (578 260)  (578 260)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (542 261)  (542 261)  routing T_10_16.sp12_h_r_16 <X> T_10_16.lc_trk_g1_0
 (16 5)  (544 261)  (544 261)  routing T_10_16.sp12_h_r_16 <X> T_10_16.lc_trk_g1_0
 (17 5)  (545 261)  (545 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (550 261)  (550 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (552 261)  (552 261)  routing T_10_16.sp12_h_r_2 <X> T_10_16.lc_trk_g1_2
 (25 5)  (553 261)  (553 261)  routing T_10_16.sp12_h_r_2 <X> T_10_16.lc_trk_g1_2
 (31 5)  (559 261)  (559 261)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (564 261)  (564 261)  LC_2 Logic Functioning bit
 (26 6)  (554 262)  (554 262)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (556 262)  (556 262)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 262)  (557 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 262)  (558 262)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (559 262)  (559 262)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 262)  (560 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (568 262)  (568 262)  LC_3 Logic Functioning bit
 (16 7)  (544 263)  (544 263)  routing T_10_16.sp12_h_r_12 <X> T_10_16.lc_trk_g1_4
 (17 7)  (545 263)  (545 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (550 263)  (550 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (551 263)  (551 263)  routing T_10_16.sp12_h_r_14 <X> T_10_16.lc_trk_g1_6
 (27 7)  (555 263)  (555 263)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 263)  (557 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (559 263)  (559 263)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (560 263)  (560 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (561 263)  (561 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_3
 (34 7)  (562 263)  (562 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_3
 (35 7)  (563 263)  (563 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_3
 (22 8)  (550 264)  (550 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (551 264)  (551 264)  routing T_10_16.sp4_h_r_27 <X> T_10_16.lc_trk_g2_3
 (24 8)  (552 264)  (552 264)  routing T_10_16.sp4_h_r_27 <X> T_10_16.lc_trk_g2_3
 (27 8)  (555 264)  (555 264)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 264)  (557 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (559 264)  (559 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (560 264)  (560 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 264)  (561 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (562 264)  (562 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (42 8)  (570 264)  (570 264)  LC_4 Logic Functioning bit
 (50 8)  (578 264)  (578 264)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (542 265)  (542 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (15 9)  (543 265)  (543 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (16 9)  (544 265)  (544 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (17 9)  (545 265)  (545 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (549 265)  (549 265)  routing T_10_16.sp4_h_r_27 <X> T_10_16.lc_trk_g2_3
 (26 9)  (554 265)  (554 265)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (555 265)  (555 265)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (556 265)  (556 265)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 265)  (557 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (559 265)  (559 265)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (9 10)  (537 266)  (537 266)  routing T_10_16.sp4_v_b_7 <X> T_10_16.sp4_h_l_42
 (14 10)  (542 266)  (542 266)  routing T_10_16.sp4_h_r_44 <X> T_10_16.lc_trk_g2_4
 (22 10)  (550 266)  (550 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (551 266)  (551 266)  routing T_10_16.sp4_v_b_47 <X> T_10_16.lc_trk_g2_7
 (24 10)  (552 266)  (552 266)  routing T_10_16.sp4_v_b_47 <X> T_10_16.lc_trk_g2_7
 (26 10)  (554 266)  (554 266)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (555 266)  (555 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (556 266)  (556 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 266)  (557 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 266)  (558 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 266)  (560 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 266)  (561 266)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (563 266)  (563 266)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_5
 (14 11)  (542 267)  (542 267)  routing T_10_16.sp4_h_r_44 <X> T_10_16.lc_trk_g2_4
 (15 11)  (543 267)  (543 267)  routing T_10_16.sp4_h_r_44 <X> T_10_16.lc_trk_g2_4
 (16 11)  (544 267)  (544 267)  routing T_10_16.sp4_h_r_44 <X> T_10_16.lc_trk_g2_4
 (17 11)  (545 267)  (545 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (554 267)  (554 267)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (556 267)  (556 267)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 267)  (557 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (558 267)  (558 267)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (560 267)  (560 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (562 267)  (562 267)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_5
 (35 11)  (563 267)  (563 267)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_5
 (40 11)  (568 267)  (568 267)  LC_5 Logic Functioning bit
 (22 12)  (550 268)  (550 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (551 268)  (551 268)  routing T_10_16.sp4_h_r_27 <X> T_10_16.lc_trk_g3_3
 (24 12)  (552 268)  (552 268)  routing T_10_16.sp4_h_r_27 <X> T_10_16.lc_trk_g3_3
 (25 12)  (553 268)  (553 268)  routing T_10_16.sp4_h_r_34 <X> T_10_16.lc_trk_g3_2
 (21 13)  (549 269)  (549 269)  routing T_10_16.sp4_h_r_27 <X> T_10_16.lc_trk_g3_3
 (22 13)  (550 269)  (550 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (551 269)  (551 269)  routing T_10_16.sp4_h_r_34 <X> T_10_16.lc_trk_g3_2
 (24 13)  (552 269)  (552 269)  routing T_10_16.sp4_h_r_34 <X> T_10_16.lc_trk_g3_2
 (22 14)  (550 270)  (550 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (551 270)  (551 270)  routing T_10_16.sp4_h_r_31 <X> T_10_16.lc_trk_g3_7
 (24 14)  (552 270)  (552 270)  routing T_10_16.sp4_h_r_31 <X> T_10_16.lc_trk_g3_7
 (21 15)  (549 271)  (549 271)  routing T_10_16.sp4_h_r_31 <X> T_10_16.lc_trk_g3_7
 (22 15)  (550 271)  (550 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (551 271)  (551 271)  routing T_10_16.sp4_h_r_30 <X> T_10_16.lc_trk_g3_6
 (24 15)  (552 271)  (552 271)  routing T_10_16.sp4_h_r_30 <X> T_10_16.lc_trk_g3_6
 (25 15)  (553 271)  (553 271)  routing T_10_16.sp4_h_r_30 <X> T_10_16.lc_trk_g3_6


LogicTile_11_16

 (11 0)  (593 256)  (593 256)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_v_b_2
 (12 0)  (594 256)  (594 256)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_h_r_2
 (13 0)  (595 256)  (595 256)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_v_b_2
 (14 0)  (596 256)  (596 256)  routing T_11_16.sp4_v_b_8 <X> T_11_16.lc_trk_g0_0
 (16 0)  (598 256)  (598 256)  routing T_11_16.sp12_h_l_14 <X> T_11_16.lc_trk_g0_1
 (17 0)  (599 256)  (599 256)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (28 0)  (610 256)  (610 256)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 256)  (611 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (614 256)  (614 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (616 256)  (616 256)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (11 1)  (593 257)  (593 257)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_h_r_2
 (12 1)  (594 257)  (594 257)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_v_b_2
 (13 1)  (595 257)  (595 257)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_h_r_2
 (14 1)  (596 257)  (596 257)  routing T_11_16.sp4_v_b_8 <X> T_11_16.lc_trk_g0_0
 (16 1)  (598 257)  (598 257)  routing T_11_16.sp4_v_b_8 <X> T_11_16.lc_trk_g0_0
 (17 1)  (599 257)  (599 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (600 257)  (600 257)  routing T_11_16.sp12_h_l_14 <X> T_11_16.lc_trk_g0_1
 (26 1)  (608 257)  (608 257)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (609 257)  (609 257)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (611 257)  (611 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (612 257)  (612 257)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (613 257)  (613 257)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (619 257)  (619 257)  LC_0 Logic Functioning bit
 (39 1)  (621 257)  (621 257)  LC_0 Logic Functioning bit
 (48 1)  (630 257)  (630 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (26 2)  (608 258)  (608 258)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (609 258)  (609 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 258)  (610 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 258)  (611 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (612 258)  (612 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (614 258)  (614 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 258)  (615 258)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (616 258)  (616 258)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (618 258)  (618 258)  LC_1 Logic Functioning bit
 (37 2)  (619 258)  (619 258)  LC_1 Logic Functioning bit
 (38 2)  (620 258)  (620 258)  LC_1 Logic Functioning bit
 (41 2)  (623 258)  (623 258)  LC_1 Logic Functioning bit
 (43 2)  (625 258)  (625 258)  LC_1 Logic Functioning bit
 (50 2)  (632 258)  (632 258)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (599 259)  (599 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (28 3)  (610 259)  (610 259)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 259)  (611 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (613 259)  (613 259)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (618 259)  (618 259)  LC_1 Logic Functioning bit
 (37 3)  (619 259)  (619 259)  LC_1 Logic Functioning bit
 (39 3)  (621 259)  (621 259)  LC_1 Logic Functioning bit
 (40 3)  (622 259)  (622 259)  LC_1 Logic Functioning bit
 (42 3)  (624 259)  (624 259)  LC_1 Logic Functioning bit
 (43 3)  (625 259)  (625 259)  LC_1 Logic Functioning bit
 (4 4)  (586 260)  (586 260)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_v_b_3
 (6 4)  (588 260)  (588 260)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_v_b_3
 (22 4)  (604 260)  (604 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (605 260)  (605 260)  routing T_11_16.sp12_h_l_16 <X> T_11_16.lc_trk_g1_3
 (25 4)  (607 260)  (607 260)  routing T_11_16.lft_op_2 <X> T_11_16.lc_trk_g1_2
 (5 5)  (587 261)  (587 261)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_v_b_3
 (8 5)  (590 261)  (590 261)  routing T_11_16.sp4_h_l_41 <X> T_11_16.sp4_v_b_4
 (9 5)  (591 261)  (591 261)  routing T_11_16.sp4_h_l_41 <X> T_11_16.sp4_v_b_4
 (21 5)  (603 261)  (603 261)  routing T_11_16.sp12_h_l_16 <X> T_11_16.lc_trk_g1_3
 (22 5)  (604 261)  (604 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (606 261)  (606 261)  routing T_11_16.lft_op_2 <X> T_11_16.lc_trk_g1_2
 (0 6)  (582 262)  (582 262)  routing T_11_16.glb_netwk_6 <X> T_11_16.glb2local_0
 (1 6)  (583 262)  (583 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (29 6)  (611 262)  (611 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (613 262)  (613 262)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (614 262)  (614 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (618 262)  (618 262)  LC_3 Logic Functioning bit
 (37 6)  (619 262)  (619 262)  LC_3 Logic Functioning bit
 (38 6)  (620 262)  (620 262)  LC_3 Logic Functioning bit
 (39 6)  (621 262)  (621 262)  LC_3 Logic Functioning bit
 (41 6)  (623 262)  (623 262)  LC_3 Logic Functioning bit
 (43 6)  (625 262)  (625 262)  LC_3 Logic Functioning bit
 (46 6)  (628 262)  (628 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (633 262)  (633 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (1 7)  (583 263)  (583 263)  routing T_11_16.glb_netwk_6 <X> T_11_16.glb2local_0
 (36 7)  (618 263)  (618 263)  LC_3 Logic Functioning bit
 (37 7)  (619 263)  (619 263)  LC_3 Logic Functioning bit
 (38 7)  (620 263)  (620 263)  LC_3 Logic Functioning bit
 (39 7)  (621 263)  (621 263)  LC_3 Logic Functioning bit
 (41 7)  (623 263)  (623 263)  LC_3 Logic Functioning bit
 (43 7)  (625 263)  (625 263)  LC_3 Logic Functioning bit
 (46 7)  (628 263)  (628 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (52 7)  (634 263)  (634 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (10 8)  (592 264)  (592 264)  routing T_11_16.sp4_v_t_39 <X> T_11_16.sp4_h_r_7
 (21 8)  (603 264)  (603 264)  routing T_11_16.sp4_v_t_14 <X> T_11_16.lc_trk_g2_3
 (22 8)  (604 264)  (604 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (605 264)  (605 264)  routing T_11_16.sp4_v_t_14 <X> T_11_16.lc_trk_g2_3
 (26 8)  (608 264)  (608 264)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (609 264)  (609 264)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (610 264)  (610 264)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 264)  (611 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (613 264)  (613 264)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (614 264)  (614 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (615 264)  (615 264)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (616 264)  (616 264)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (41 8)  (623 264)  (623 264)  LC_4 Logic Functioning bit
 (43 8)  (625 264)  (625 264)  LC_4 Logic Functioning bit
 (53 8)  (635 264)  (635 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (590 265)  (590 265)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_b_7
 (9 9)  (591 265)  (591 265)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_b_7
 (26 9)  (608 265)  (608 265)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (609 265)  (609 265)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (610 265)  (610 265)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 265)  (611 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (612 265)  (612 265)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (13 10)  (595 266)  (595 266)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_v_t_45
 (17 10)  (599 266)  (599 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (600 266)  (600 266)  routing T_11_16.wire_logic_cluster/lc_5/out <X> T_11_16.lc_trk_g2_5
 (27 10)  (609 266)  (609 266)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 266)  (611 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (613 266)  (613 266)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (614 266)  (614 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (615 266)  (615 266)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (38 10)  (620 266)  (620 266)  LC_5 Logic Functioning bit
 (40 10)  (622 266)  (622 266)  LC_5 Logic Functioning bit
 (41 10)  (623 266)  (623 266)  LC_5 Logic Functioning bit
 (22 11)  (604 267)  (604 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (607 267)  (607 267)  routing T_11_16.sp4_r_v_b_38 <X> T_11_16.lc_trk_g2_6
 (29 11)  (611 267)  (611 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (612 267)  (612 267)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (613 267)  (613 267)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (614 267)  (614 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (615 267)  (615 267)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.input_2_5
 (35 11)  (617 267)  (617 267)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.input_2_5
 (40 11)  (622 267)  (622 267)  LC_5 Logic Functioning bit
 (41 11)  (623 267)  (623 267)  LC_5 Logic Functioning bit
 (48 11)  (630 267)  (630 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (634 267)  (634 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (22 12)  (604 268)  (604 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (603 269)  (603 269)  routing T_11_16.sp4_r_v_b_43 <X> T_11_16.lc_trk_g3_3
 (22 13)  (604 269)  (604 269)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (606 269)  (606 269)  routing T_11_16.tnr_op_2 <X> T_11_16.lc_trk_g3_2
 (16 14)  (598 270)  (598 270)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (17 14)  (599 270)  (599 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (600 270)  (600 270)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (22 14)  (604 270)  (604 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (15 15)  (597 271)  (597 271)  routing T_11_16.tnr_op_4 <X> T_11_16.lc_trk_g3_4
 (17 15)  (599 271)  (599 271)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (600 271)  (600 271)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5


LogicTile_12_16

 (4 0)  (640 256)  (640 256)  routing T_12_16.sp4_h_l_37 <X> T_12_16.sp4_v_b_0
 (8 0)  (644 256)  (644 256)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_h_r_1
 (9 0)  (645 256)  (645 256)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_h_r_1
 (10 0)  (646 256)  (646 256)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_h_r_1
 (22 0)  (658 256)  (658 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (662 256)  (662 256)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (664 256)  (664 256)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 256)  (665 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (667 256)  (667 256)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (668 256)  (668 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (671 256)  (671 256)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.input_2_0
 (40 0)  (676 256)  (676 256)  LC_0 Logic Functioning bit
 (41 0)  (677 256)  (677 256)  LC_0 Logic Functioning bit
 (43 0)  (679 256)  (679 256)  LC_0 Logic Functioning bit
 (53 0)  (689 256)  (689 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (641 257)  (641 257)  routing T_12_16.sp4_h_l_37 <X> T_12_16.sp4_v_b_0
 (8 1)  (644 257)  (644 257)  routing T_12_16.sp4_h_l_42 <X> T_12_16.sp4_v_b_1
 (9 1)  (645 257)  (645 257)  routing T_12_16.sp4_h_l_42 <X> T_12_16.sp4_v_b_1
 (10 1)  (646 257)  (646 257)  routing T_12_16.sp4_h_l_42 <X> T_12_16.sp4_v_b_1
 (21 1)  (657 257)  (657 257)  routing T_12_16.sp4_r_v_b_32 <X> T_12_16.lc_trk_g0_3
 (27 1)  (663 257)  (663 257)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (664 257)  (664 257)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (665 257)  (665 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (668 257)  (668 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (40 1)  (676 257)  (676 257)  LC_0 Logic Functioning bit
 (41 1)  (677 257)  (677 257)  LC_0 Logic Functioning bit
 (14 2)  (650 258)  (650 258)  routing T_12_16.bnr_op_4 <X> T_12_16.lc_trk_g0_4
 (16 2)  (652 258)  (652 258)  routing T_12_16.sp4_v_b_5 <X> T_12_16.lc_trk_g0_5
 (17 2)  (653 258)  (653 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (654 258)  (654 258)  routing T_12_16.sp4_v_b_5 <X> T_12_16.lc_trk_g0_5
 (10 3)  (646 259)  (646 259)  routing T_12_16.sp4_h_l_45 <X> T_12_16.sp4_v_t_36
 (14 3)  (650 259)  (650 259)  routing T_12_16.bnr_op_4 <X> T_12_16.lc_trk_g0_4
 (17 3)  (653 259)  (653 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (14 4)  (650 260)  (650 260)  routing T_12_16.sp4_h_r_8 <X> T_12_16.lc_trk_g1_0
 (10 5)  (646 261)  (646 261)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_v_b_4
 (15 5)  (651 261)  (651 261)  routing T_12_16.sp4_h_r_8 <X> T_12_16.lc_trk_g1_0
 (16 5)  (652 261)  (652 261)  routing T_12_16.sp4_h_r_8 <X> T_12_16.lc_trk_g1_0
 (17 5)  (653 261)  (653 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (658 261)  (658 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (659 261)  (659 261)  routing T_12_16.sp4_v_b_18 <X> T_12_16.lc_trk_g1_2
 (24 5)  (660 261)  (660 261)  routing T_12_16.sp4_v_b_18 <X> T_12_16.lc_trk_g1_2
 (22 6)  (658 262)  (658 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (6 8)  (642 264)  (642 264)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_v_b_6
 (16 8)  (652 264)  (652 264)  routing T_12_16.sp12_v_t_6 <X> T_12_16.lc_trk_g2_1
 (17 8)  (653 264)  (653 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (27 10)  (663 266)  (663 266)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 266)  (665 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (666 266)  (666 266)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (667 266)  (667 266)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (668 266)  (668 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (669 266)  (669 266)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (672 266)  (672 266)  LC_5 Logic Functioning bit
 (38 10)  (674 266)  (674 266)  LC_5 Logic Functioning bit
 (41 10)  (677 266)  (677 266)  LC_5 Logic Functioning bit
 (43 10)  (679 266)  (679 266)  LC_5 Logic Functioning bit
 (22 11)  (658 267)  (658 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (661 267)  (661 267)  routing T_12_16.sp4_r_v_b_38 <X> T_12_16.lc_trk_g2_6
 (27 11)  (663 267)  (663 267)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (665 267)  (665 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (666 267)  (666 267)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (667 267)  (667 267)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (673 267)  (673 267)  LC_5 Logic Functioning bit
 (39 11)  (675 267)  (675 267)  LC_5 Logic Functioning bit
 (41 11)  (677 267)  (677 267)  LC_5 Logic Functioning bit
 (43 11)  (679 267)  (679 267)  LC_5 Logic Functioning bit
 (48 11)  (684 267)  (684 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (640 268)  (640 268)  routing T_12_16.sp4_h_l_38 <X> T_12_16.sp4_v_b_9
 (6 12)  (642 268)  (642 268)  routing T_12_16.sp4_h_l_38 <X> T_12_16.sp4_v_b_9
 (26 12)  (662 268)  (662 268)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (663 268)  (663 268)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (665 268)  (665 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (668 268)  (668 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (672 268)  (672 268)  LC_6 Logic Functioning bit
 (38 12)  (674 268)  (674 268)  LC_6 Logic Functioning bit
 (47 12)  (683 268)  (683 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (641 269)  (641 269)  routing T_12_16.sp4_h_l_38 <X> T_12_16.sp4_v_b_9
 (26 13)  (662 269)  (662 269)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (664 269)  (664 269)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (665 269)  (665 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (666 269)  (666 269)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (667 269)  (667 269)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (672 269)  (672 269)  LC_6 Logic Functioning bit
 (37 13)  (673 269)  (673 269)  LC_6 Logic Functioning bit
 (38 13)  (674 269)  (674 269)  LC_6 Logic Functioning bit
 (39 13)  (675 269)  (675 269)  LC_6 Logic Functioning bit
 (41 13)  (677 269)  (677 269)  LC_6 Logic Functioning bit
 (43 13)  (679 269)  (679 269)  LC_6 Logic Functioning bit
 (16 14)  (652 270)  (652 270)  routing T_12_16.sp12_v_b_21 <X> T_12_16.lc_trk_g3_5
 (17 14)  (653 270)  (653 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (18 15)  (654 271)  (654 271)  routing T_12_16.sp12_v_b_21 <X> T_12_16.lc_trk_g3_5


LogicTile_13_16

 (6 1)  (700 257)  (700 257)  routing T_13_16.sp4_h_l_37 <X> T_13_16.sp4_h_r_0
 (8 1)  (702 257)  (702 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (9 1)  (703 257)  (703 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (10 1)  (704 257)  (704 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (0 2)  (694 258)  (694 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (695 258)  (695 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (696 258)  (696 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 259)  (694 259)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (8 3)  (702 259)  (702 259)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_t_36
 (9 3)  (703 259)  (703 259)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_t_36
 (0 4)  (694 260)  (694 260)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 4)  (695 260)  (695 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (699 260)  (699 260)  routing T_13_16.sp4_v_b_3 <X> T_13_16.sp4_h_r_3
 (1 5)  (695 261)  (695 261)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (6 5)  (700 261)  (700 261)  routing T_13_16.sp4_v_b_3 <X> T_13_16.sp4_h_r_3
 (13 6)  (707 262)  (707 262)  routing T_13_16.sp4_v_b_5 <X> T_13_16.sp4_v_t_40
 (16 6)  (710 262)  (710 262)  routing T_13_16.sp4_v_b_5 <X> T_13_16.lc_trk_g1_5
 (17 6)  (711 262)  (711 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (712 262)  (712 262)  routing T_13_16.sp4_v_b_5 <X> T_13_16.lc_trk_g1_5
 (31 6)  (725 262)  (725 262)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 262)  (726 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (728 262)  (728 262)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 262)  (730 262)  LC_3 Logic Functioning bit
 (37 6)  (731 262)  (731 262)  LC_3 Logic Functioning bit
 (38 6)  (732 262)  (732 262)  LC_3 Logic Functioning bit
 (39 6)  (733 262)  (733 262)  LC_3 Logic Functioning bit
 (45 6)  (739 262)  (739 262)  LC_3 Logic Functioning bit
 (51 6)  (745 262)  (745 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (746 262)  (746 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (730 263)  (730 263)  LC_3 Logic Functioning bit
 (37 7)  (731 263)  (731 263)  LC_3 Logic Functioning bit
 (38 7)  (732 263)  (732 263)  LC_3 Logic Functioning bit
 (39 7)  (733 263)  (733 263)  LC_3 Logic Functioning bit
 (4 9)  (698 265)  (698 265)  routing T_13_16.sp4_v_t_36 <X> T_13_16.sp4_h_r_6
 (22 9)  (716 265)  (716 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (717 265)  (717 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (24 9)  (718 265)  (718 265)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g2_2
 (8 12)  (702 268)  (702 268)  routing T_13_16.sp4_h_l_39 <X> T_13_16.sp4_h_r_10
 (10 12)  (704 268)  (704 268)  routing T_13_16.sp4_h_l_39 <X> T_13_16.sp4_h_r_10
 (0 14)  (694 270)  (694 270)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 270)  (695 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (694 271)  (694 271)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/s_r


LogicTile_14_16

 (9 0)  (757 256)  (757 256)  routing T_14_16.sp4_v_t_36 <X> T_14_16.sp4_h_r_1
 (12 0)  (760 256)  (760 256)  routing T_14_16.sp4_h_l_46 <X> T_14_16.sp4_h_r_2
 (14 0)  (762 256)  (762 256)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g0_0
 (17 0)  (765 256)  (765 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (766 256)  (766 256)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g0_1
 (21 0)  (769 256)  (769 256)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g0_3
 (22 0)  (770 256)  (770 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (773 256)  (773 256)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g0_2
 (26 0)  (774 256)  (774 256)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (775 256)  (775 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (776 256)  (776 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 256)  (777 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 256)  (778 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (779 256)  (779 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 256)  (780 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (782 256)  (782 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (784 256)  (784 256)  LC_0 Logic Functioning bit
 (37 0)  (785 256)  (785 256)  LC_0 Logic Functioning bit
 (38 0)  (786 256)  (786 256)  LC_0 Logic Functioning bit
 (41 0)  (789 256)  (789 256)  LC_0 Logic Functioning bit
 (42 0)  (790 256)  (790 256)  LC_0 Logic Functioning bit
 (43 0)  (791 256)  (791 256)  LC_0 Logic Functioning bit
 (45 0)  (793 256)  (793 256)  LC_0 Logic Functioning bit
 (5 1)  (753 257)  (753 257)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_b_0
 (10 1)  (758 257)  (758 257)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_b_1
 (13 1)  (761 257)  (761 257)  routing T_14_16.sp4_h_l_46 <X> T_14_16.sp4_h_r_2
 (17 1)  (765 257)  (765 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (770 257)  (770 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (774 257)  (774 257)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (776 257)  (776 257)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 257)  (777 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (780 257)  (780 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (784 257)  (784 257)  LC_0 Logic Functioning bit
 (37 1)  (785 257)  (785 257)  LC_0 Logic Functioning bit
 (38 1)  (786 257)  (786 257)  LC_0 Logic Functioning bit
 (42 1)  (790 257)  (790 257)  LC_0 Logic Functioning bit
 (0 2)  (748 258)  (748 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (749 258)  (749 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (750 258)  (750 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (762 258)  (762 258)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g0_4
 (21 2)  (769 258)  (769 258)  routing T_14_16.sp4_h_l_10 <X> T_14_16.lc_trk_g0_7
 (22 2)  (770 258)  (770 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (771 258)  (771 258)  routing T_14_16.sp4_h_l_10 <X> T_14_16.lc_trk_g0_7
 (24 2)  (772 258)  (772 258)  routing T_14_16.sp4_h_l_10 <X> T_14_16.lc_trk_g0_7
 (26 2)  (774 258)  (774 258)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (776 258)  (776 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 258)  (777 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 258)  (778 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 258)  (780 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (782 258)  (782 258)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 258)  (784 258)  LC_1 Logic Functioning bit
 (37 2)  (785 258)  (785 258)  LC_1 Logic Functioning bit
 (38 2)  (786 258)  (786 258)  LC_1 Logic Functioning bit
 (41 2)  (789 258)  (789 258)  LC_1 Logic Functioning bit
 (42 2)  (790 258)  (790 258)  LC_1 Logic Functioning bit
 (43 2)  (791 258)  (791 258)  LC_1 Logic Functioning bit
 (45 2)  (793 258)  (793 258)  LC_1 Logic Functioning bit
 (51 2)  (799 258)  (799 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (748 259)  (748 259)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (17 3)  (765 259)  (765 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (769 259)  (769 259)  routing T_14_16.sp4_h_l_10 <X> T_14_16.lc_trk_g0_7
 (27 3)  (775 259)  (775 259)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (776 259)  (776 259)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 259)  (777 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (778 259)  (778 259)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (779 259)  (779 259)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (780 259)  (780 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (784 259)  (784 259)  LC_1 Logic Functioning bit
 (37 3)  (785 259)  (785 259)  LC_1 Logic Functioning bit
 (39 3)  (787 259)  (787 259)  LC_1 Logic Functioning bit
 (43 3)  (791 259)  (791 259)  LC_1 Logic Functioning bit
 (2 4)  (750 260)  (750 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (770 260)  (770 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (771 260)  (771 260)  routing T_14_16.sp4_v_b_19 <X> T_14_16.lc_trk_g1_3
 (24 4)  (772 260)  (772 260)  routing T_14_16.sp4_v_b_19 <X> T_14_16.lc_trk_g1_3
 (26 4)  (774 260)  (774 260)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (775 260)  (775 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (776 260)  (776 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 260)  (777 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 260)  (778 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (779 260)  (779 260)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 260)  (780 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (784 260)  (784 260)  LC_2 Logic Functioning bit
 (37 4)  (785 260)  (785 260)  LC_2 Logic Functioning bit
 (38 4)  (786 260)  (786 260)  LC_2 Logic Functioning bit
 (41 4)  (789 260)  (789 260)  LC_2 Logic Functioning bit
 (42 4)  (790 260)  (790 260)  LC_2 Logic Functioning bit
 (43 4)  (791 260)  (791 260)  LC_2 Logic Functioning bit
 (45 4)  (793 260)  (793 260)  LC_2 Logic Functioning bit
 (26 5)  (774 261)  (774 261)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (776 261)  (776 261)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 261)  (777 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (779 261)  (779 261)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (780 261)  (780 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (783 261)  (783 261)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.input_2_2
 (36 5)  (784 261)  (784 261)  LC_2 Logic Functioning bit
 (37 5)  (785 261)  (785 261)  LC_2 Logic Functioning bit
 (38 5)  (786 261)  (786 261)  LC_2 Logic Functioning bit
 (42 5)  (790 261)  (790 261)  LC_2 Logic Functioning bit
 (48 5)  (796 261)  (796 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (762 262)  (762 262)  routing T_14_16.sp4_v_t_1 <X> T_14_16.lc_trk_g1_4
 (17 6)  (765 262)  (765 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (774 262)  (774 262)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (776 262)  (776 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 262)  (777 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (778 262)  (778 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (780 262)  (780 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 262)  (781 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (782 262)  (782 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (784 262)  (784 262)  LC_3 Logic Functioning bit
 (37 6)  (785 262)  (785 262)  LC_3 Logic Functioning bit
 (38 6)  (786 262)  (786 262)  LC_3 Logic Functioning bit
 (41 6)  (789 262)  (789 262)  LC_3 Logic Functioning bit
 (42 6)  (790 262)  (790 262)  LC_3 Logic Functioning bit
 (43 6)  (791 262)  (791 262)  LC_3 Logic Functioning bit
 (45 6)  (793 262)  (793 262)  LC_3 Logic Functioning bit
 (52 6)  (800 262)  (800 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (762 263)  (762 263)  routing T_14_16.sp4_v_t_1 <X> T_14_16.lc_trk_g1_4
 (16 7)  (764 263)  (764 263)  routing T_14_16.sp4_v_t_1 <X> T_14_16.lc_trk_g1_4
 (17 7)  (765 263)  (765 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (766 263)  (766 263)  routing T_14_16.sp4_r_v_b_29 <X> T_14_16.lc_trk_g1_5
 (27 7)  (775 263)  (775 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (776 263)  (776 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 263)  (777 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (778 263)  (778 263)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (779 263)  (779 263)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (780 263)  (780 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (783 263)  (783 263)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.input_2_3
 (36 7)  (784 263)  (784 263)  LC_3 Logic Functioning bit
 (37 7)  (785 263)  (785 263)  LC_3 Logic Functioning bit
 (39 7)  (787 263)  (787 263)  LC_3 Logic Functioning bit
 (43 7)  (791 263)  (791 263)  LC_3 Logic Functioning bit
 (48 7)  (796 263)  (796 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (762 264)  (762 264)  routing T_14_16.sp4_v_b_24 <X> T_14_16.lc_trk_g2_0
 (26 8)  (774 264)  (774 264)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (775 264)  (775 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (776 264)  (776 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 264)  (777 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 264)  (778 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (779 264)  (779 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 264)  (780 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 264)  (781 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (782 264)  (782 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (783 264)  (783 264)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.input_2_4
 (36 8)  (784 264)  (784 264)  LC_4 Logic Functioning bit
 (37 8)  (785 264)  (785 264)  LC_4 Logic Functioning bit
 (38 8)  (786 264)  (786 264)  LC_4 Logic Functioning bit
 (41 8)  (789 264)  (789 264)  LC_4 Logic Functioning bit
 (42 8)  (790 264)  (790 264)  LC_4 Logic Functioning bit
 (43 8)  (791 264)  (791 264)  LC_4 Logic Functioning bit
 (45 8)  (793 264)  (793 264)  LC_4 Logic Functioning bit
 (46 8)  (794 264)  (794 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (10 9)  (758 265)  (758 265)  routing T_14_16.sp4_h_r_2 <X> T_14_16.sp4_v_b_7
 (12 9)  (760 265)  (760 265)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_b_8
 (16 9)  (764 265)  (764 265)  routing T_14_16.sp4_v_b_24 <X> T_14_16.lc_trk_g2_0
 (17 9)  (765 265)  (765 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (774 265)  (774 265)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (776 265)  (776 265)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 265)  (777 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (779 265)  (779 265)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (780 265)  (780 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (784 265)  (784 265)  LC_4 Logic Functioning bit
 (37 9)  (785 265)  (785 265)  LC_4 Logic Functioning bit
 (38 9)  (786 265)  (786 265)  LC_4 Logic Functioning bit
 (42 9)  (790 265)  (790 265)  LC_4 Logic Functioning bit
 (6 10)  (754 266)  (754 266)  routing T_14_16.sp4_h_l_36 <X> T_14_16.sp4_v_t_43
 (17 10)  (765 266)  (765 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (766 266)  (766 266)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g2_5
 (26 10)  (774 266)  (774 266)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (776 266)  (776 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 266)  (777 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 266)  (778 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 266)  (780 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 266)  (781 266)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (783 266)  (783 266)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.input_2_5
 (36 10)  (784 266)  (784 266)  LC_5 Logic Functioning bit
 (37 10)  (785 266)  (785 266)  LC_5 Logic Functioning bit
 (38 10)  (786 266)  (786 266)  LC_5 Logic Functioning bit
 (41 10)  (789 266)  (789 266)  LC_5 Logic Functioning bit
 (42 10)  (790 266)  (790 266)  LC_5 Logic Functioning bit
 (43 10)  (791 266)  (791 266)  LC_5 Logic Functioning bit
 (45 10)  (793 266)  (793 266)  LC_5 Logic Functioning bit
 (53 10)  (801 266)  (801 266)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (770 267)  (770 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (772 267)  (772 267)  routing T_14_16.tnr_op_6 <X> T_14_16.lc_trk_g2_6
 (27 11)  (775 267)  (775 267)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (776 267)  (776 267)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 267)  (777 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (778 267)  (778 267)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (780 267)  (780 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (781 267)  (781 267)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.input_2_5
 (36 11)  (784 267)  (784 267)  LC_5 Logic Functioning bit
 (37 11)  (785 267)  (785 267)  LC_5 Logic Functioning bit
 (39 11)  (787 267)  (787 267)  LC_5 Logic Functioning bit
 (43 11)  (791 267)  (791 267)  LC_5 Logic Functioning bit
 (8 12)  (756 268)  (756 268)  routing T_14_16.sp4_v_b_4 <X> T_14_16.sp4_h_r_10
 (9 12)  (757 268)  (757 268)  routing T_14_16.sp4_v_b_4 <X> T_14_16.sp4_h_r_10
 (10 12)  (758 268)  (758 268)  routing T_14_16.sp4_v_b_4 <X> T_14_16.sp4_h_r_10
 (22 12)  (770 268)  (770 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (775 268)  (775 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (776 268)  (776 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 268)  (777 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 268)  (778 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (780 268)  (780 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 268)  (781 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 268)  (782 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (784 268)  (784 268)  LC_6 Logic Functioning bit
 (37 12)  (785 268)  (785 268)  LC_6 Logic Functioning bit
 (38 12)  (786 268)  (786 268)  LC_6 Logic Functioning bit
 (39 12)  (787 268)  (787 268)  LC_6 Logic Functioning bit
 (41 12)  (789 268)  (789 268)  LC_6 Logic Functioning bit
 (43 12)  (791 268)  (791 268)  LC_6 Logic Functioning bit
 (9 13)  (757 269)  (757 269)  routing T_14_16.sp4_v_t_47 <X> T_14_16.sp4_v_b_10
 (15 13)  (763 269)  (763 269)  routing T_14_16.tnr_op_0 <X> T_14_16.lc_trk_g3_0
 (17 13)  (765 269)  (765 269)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (36 13)  (784 269)  (784 269)  LC_6 Logic Functioning bit
 (37 13)  (785 269)  (785 269)  LC_6 Logic Functioning bit
 (38 13)  (786 269)  (786 269)  LC_6 Logic Functioning bit
 (39 13)  (787 269)  (787 269)  LC_6 Logic Functioning bit
 (41 13)  (789 269)  (789 269)  LC_6 Logic Functioning bit
 (43 13)  (791 269)  (791 269)  LC_6 Logic Functioning bit
 (46 13)  (794 269)  (794 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (749 270)  (749 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (748 271)  (748 271)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (749 271)  (749 271)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (15 15)  (763 271)  (763 271)  routing T_14_16.sp4_v_t_33 <X> T_14_16.lc_trk_g3_4
 (16 15)  (764 271)  (764 271)  routing T_14_16.sp4_v_t_33 <X> T_14_16.lc_trk_g3_4
 (17 15)  (765 271)  (765 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (770 271)  (770 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_15_16

 (6 0)  (808 256)  (808 256)  routing T_15_16.sp4_h_r_7 <X> T_15_16.sp4_v_b_0
 (13 0)  (815 256)  (815 256)  routing T_15_16.sp4_h_l_39 <X> T_15_16.sp4_v_b_2
 (21 0)  (823 256)  (823 256)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g0_3
 (22 0)  (824 256)  (824 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (12 1)  (814 257)  (814 257)  routing T_15_16.sp4_h_l_39 <X> T_15_16.sp4_v_b_2
 (15 1)  (817 257)  (817 257)  routing T_15_16.sp4_v_t_5 <X> T_15_16.lc_trk_g0_0
 (16 1)  (818 257)  (818 257)  routing T_15_16.sp4_v_t_5 <X> T_15_16.lc_trk_g0_0
 (17 1)  (819 257)  (819 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (824 257)  (824 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (825 257)  (825 257)  routing T_15_16.sp4_h_r_2 <X> T_15_16.lc_trk_g0_2
 (24 1)  (826 257)  (826 257)  routing T_15_16.sp4_h_r_2 <X> T_15_16.lc_trk_g0_2
 (25 1)  (827 257)  (827 257)  routing T_15_16.sp4_h_r_2 <X> T_15_16.lc_trk_g0_2
 (0 2)  (802 258)  (802 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (803 258)  (803 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (804 258)  (804 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (831 258)  (831 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (833 258)  (833 258)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 258)  (834 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 258)  (835 258)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (837 258)  (837 258)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_1
 (36 2)  (838 258)  (838 258)  LC_1 Logic Functioning bit
 (38 2)  (840 258)  (840 258)  LC_1 Logic Functioning bit
 (40 2)  (842 258)  (842 258)  LC_1 Logic Functioning bit
 (41 2)  (843 258)  (843 258)  LC_1 Logic Functioning bit
 (43 2)  (845 258)  (845 258)  LC_1 Logic Functioning bit
 (0 3)  (802 259)  (802 259)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (26 3)  (828 259)  (828 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (829 259)  (829 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (830 259)  (830 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 259)  (831 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (834 259)  (834 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (835 259)  (835 259)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_1
 (35 3)  (837 259)  (837 259)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_1
 (38 3)  (840 259)  (840 259)  LC_1 Logic Functioning bit
 (40 3)  (842 259)  (842 259)  LC_1 Logic Functioning bit
 (41 3)  (843 259)  (843 259)  LC_1 Logic Functioning bit
 (42 3)  (844 259)  (844 259)  LC_1 Logic Functioning bit
 (11 4)  (813 260)  (813 260)  routing T_15_16.sp4_h_r_0 <X> T_15_16.sp4_v_b_5
 (14 4)  (816 260)  (816 260)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (22 4)  (824 260)  (824 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (825 260)  (825 260)  routing T_15_16.sp12_h_r_11 <X> T_15_16.lc_trk_g1_3
 (25 4)  (827 260)  (827 260)  routing T_15_16.sp4_v_b_2 <X> T_15_16.lc_trk_g1_2
 (27 4)  (829 260)  (829 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (830 260)  (830 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 260)  (831 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 260)  (832 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (834 260)  (834 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (838 260)  (838 260)  LC_2 Logic Functioning bit
 (37 4)  (839 260)  (839 260)  LC_2 Logic Functioning bit
 (50 4)  (852 260)  (852 260)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (853 260)  (853 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (4 5)  (806 261)  (806 261)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_h_r_3
 (6 5)  (808 261)  (808 261)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_h_r_3
 (10 5)  (812 261)  (812 261)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_b_4
 (15 5)  (817 261)  (817 261)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (17 5)  (819 261)  (819 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (824 261)  (824 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (825 261)  (825 261)  routing T_15_16.sp4_v_b_2 <X> T_15_16.lc_trk_g1_2
 (30 5)  (832 261)  (832 261)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (833 261)  (833 261)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 261)  (838 261)  LC_2 Logic Functioning bit
 (37 5)  (839 261)  (839 261)  LC_2 Logic Functioning bit
 (14 6)  (816 262)  (816 262)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g1_4
 (26 6)  (828 262)  (828 262)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (830 262)  (830 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 262)  (831 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 262)  (832 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (834 262)  (834 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (838 262)  (838 262)  LC_3 Logic Functioning bit
 (38 6)  (840 262)  (840 262)  LC_3 Logic Functioning bit
 (40 6)  (842 262)  (842 262)  LC_3 Logic Functioning bit
 (41 6)  (843 262)  (843 262)  LC_3 Logic Functioning bit
 (43 6)  (845 262)  (845 262)  LC_3 Logic Functioning bit
 (8 7)  (810 263)  (810 263)  routing T_15_16.sp4_h_r_10 <X> T_15_16.sp4_v_t_41
 (9 7)  (811 263)  (811 263)  routing T_15_16.sp4_h_r_10 <X> T_15_16.sp4_v_t_41
 (10 7)  (812 263)  (812 263)  routing T_15_16.sp4_h_r_10 <X> T_15_16.sp4_v_t_41
 (14 7)  (816 263)  (816 263)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g1_4
 (16 7)  (818 263)  (818 263)  routing T_15_16.sp4_v_t_1 <X> T_15_16.lc_trk_g1_4
 (17 7)  (819 263)  (819 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (824 263)  (824 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (827 263)  (827 263)  routing T_15_16.sp4_r_v_b_30 <X> T_15_16.lc_trk_g1_6
 (26 7)  (828 263)  (828 263)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (829 263)  (829 263)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 263)  (831 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 263)  (832 263)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (833 263)  (833 263)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (834 263)  (834 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (835 263)  (835 263)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_3
 (35 7)  (837 263)  (837 263)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_3
 (38 7)  (840 263)  (840 263)  LC_3 Logic Functioning bit
 (40 7)  (842 263)  (842 263)  LC_3 Logic Functioning bit
 (41 7)  (843 263)  (843 263)  LC_3 Logic Functioning bit
 (42 7)  (844 263)  (844 263)  LC_3 Logic Functioning bit
 (21 8)  (823 264)  (823 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (22 8)  (824 264)  (824 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (825 264)  (825 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (24 8)  (826 264)  (826 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (25 8)  (827 264)  (827 264)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g2_2
 (10 9)  (812 265)  (812 265)  routing T_15_16.sp4_h_r_2 <X> T_15_16.sp4_v_b_7
 (21 9)  (823 265)  (823 265)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (22 9)  (824 265)  (824 265)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (827 265)  (827 265)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g2_2
 (14 10)  (816 266)  (816 266)  routing T_15_16.rgt_op_4 <X> T_15_16.lc_trk_g2_4
 (21 10)  (823 266)  (823 266)  routing T_15_16.sp4_v_t_26 <X> T_15_16.lc_trk_g2_7
 (22 10)  (824 266)  (824 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (825 266)  (825 266)  routing T_15_16.sp4_v_t_26 <X> T_15_16.lc_trk_g2_7
 (25 10)  (827 266)  (827 266)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g2_6
 (26 10)  (828 266)  (828 266)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (829 266)  (829 266)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 266)  (831 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (833 266)  (833 266)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 266)  (834 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 266)  (835 266)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (838 266)  (838 266)  LC_5 Logic Functioning bit
 (37 10)  (839 266)  (839 266)  LC_5 Logic Functioning bit
 (38 10)  (840 266)  (840 266)  LC_5 Logic Functioning bit
 (39 10)  (841 266)  (841 266)  LC_5 Logic Functioning bit
 (41 10)  (843 266)  (843 266)  LC_5 Logic Functioning bit
 (43 10)  (845 266)  (845 266)  LC_5 Logic Functioning bit
 (5 11)  (807 267)  (807 267)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_v_t_43
 (15 11)  (817 267)  (817 267)  routing T_15_16.rgt_op_4 <X> T_15_16.lc_trk_g2_4
 (17 11)  (819 267)  (819 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (823 267)  (823 267)  routing T_15_16.sp4_v_t_26 <X> T_15_16.lc_trk_g2_7
 (22 11)  (824 267)  (824 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (829 267)  (829 267)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 267)  (831 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (832 267)  (832 267)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (833 267)  (833 267)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (838 267)  (838 267)  LC_5 Logic Functioning bit
 (38 11)  (840 267)  (840 267)  LC_5 Logic Functioning bit
 (48 11)  (850 267)  (850 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (26 12)  (828 268)  (828 268)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (829 268)  (829 268)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 268)  (831 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (834 268)  (834 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (836 268)  (836 268)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (840 268)  (840 268)  LC_6 Logic Functioning bit
 (43 12)  (845 268)  (845 268)  LC_6 Logic Functioning bit
 (45 12)  (847 268)  (847 268)  LC_6 Logic Functioning bit
 (5 13)  (807 269)  (807 269)  routing T_15_16.sp4_h_r_9 <X> T_15_16.sp4_v_b_9
 (22 13)  (824 269)  (824 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (828 269)  (828 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 269)  (830 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 269)  (831 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (832 269)  (832 269)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (834 269)  (834 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (835 269)  (835 269)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.input_2_6
 (35 13)  (837 269)  (837 269)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.input_2_6
 (37 13)  (839 269)  (839 269)  LC_6 Logic Functioning bit
 (38 13)  (840 269)  (840 269)  LC_6 Logic Functioning bit
 (39 13)  (841 269)  (841 269)  LC_6 Logic Functioning bit
 (40 13)  (842 269)  (842 269)  LC_6 Logic Functioning bit
 (42 13)  (844 269)  (844 269)  LC_6 Logic Functioning bit
 (43 13)  (845 269)  (845 269)  LC_6 Logic Functioning bit
 (0 14)  (802 270)  (802 270)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 270)  (803 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (802 271)  (802 271)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (824 271)  (824 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_16_16

 (21 0)  (877 256)  (877 256)  routing T_16_16.sp4_v_b_3 <X> T_16_16.lc_trk_g0_3
 (22 0)  (878 256)  (878 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (879 256)  (879 256)  routing T_16_16.sp4_v_b_3 <X> T_16_16.lc_trk_g0_3
 (26 0)  (882 256)  (882 256)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (884 256)  (884 256)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 256)  (885 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (887 256)  (887 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 256)  (888 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 256)  (889 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (890 256)  (890 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (891 256)  (891 256)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.input_2_0
 (36 0)  (892 256)  (892 256)  LC_0 Logic Functioning bit
 (37 0)  (893 256)  (893 256)  LC_0 Logic Functioning bit
 (45 0)  (901 256)  (901 256)  LC_0 Logic Functioning bit
 (15 1)  (871 257)  (871 257)  routing T_16_16.bot_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (873 257)  (873 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (878 257)  (878 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (879 257)  (879 257)  routing T_16_16.sp4_h_r_2 <X> T_16_16.lc_trk_g0_2
 (24 1)  (880 257)  (880 257)  routing T_16_16.sp4_h_r_2 <X> T_16_16.lc_trk_g0_2
 (25 1)  (881 257)  (881 257)  routing T_16_16.sp4_h_r_2 <X> T_16_16.lc_trk_g0_2
 (26 1)  (882 257)  (882 257)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 257)  (885 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (886 257)  (886 257)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (887 257)  (887 257)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (888 257)  (888 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (890 257)  (890 257)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.input_2_0
 (36 1)  (892 257)  (892 257)  LC_0 Logic Functioning bit
 (37 1)  (893 257)  (893 257)  LC_0 Logic Functioning bit
 (38 1)  (894 257)  (894 257)  LC_0 Logic Functioning bit
 (47 1)  (903 257)  (903 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (856 258)  (856 258)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (857 258)  (857 258)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (858 258)  (858 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (870 258)  (870 258)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g0_4
 (25 2)  (881 258)  (881 258)  routing T_16_16.sp4_h_r_14 <X> T_16_16.lc_trk_g0_6
 (27 2)  (883 258)  (883 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 258)  (885 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 258)  (886 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (887 258)  (887 258)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 258)  (888 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (892 258)  (892 258)  LC_1 Logic Functioning bit
 (37 2)  (893 258)  (893 258)  LC_1 Logic Functioning bit
 (38 2)  (894 258)  (894 258)  LC_1 Logic Functioning bit
 (39 2)  (895 258)  (895 258)  LC_1 Logic Functioning bit
 (40 2)  (896 258)  (896 258)  LC_1 Logic Functioning bit
 (42 2)  (898 258)  (898 258)  LC_1 Logic Functioning bit
 (45 2)  (901 258)  (901 258)  LC_1 Logic Functioning bit
 (46 2)  (902 258)  (902 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (856 259)  (856 259)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (17 3)  (873 259)  (873 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (878 259)  (878 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (879 259)  (879 259)  routing T_16_16.sp4_h_r_14 <X> T_16_16.lc_trk_g0_6
 (24 3)  (880 259)  (880 259)  routing T_16_16.sp4_h_r_14 <X> T_16_16.lc_trk_g0_6
 (26 3)  (882 259)  (882 259)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (884 259)  (884 259)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 259)  (885 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (887 259)  (887 259)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (892 259)  (892 259)  LC_1 Logic Functioning bit
 (37 3)  (893 259)  (893 259)  LC_1 Logic Functioning bit
 (38 3)  (894 259)  (894 259)  LC_1 Logic Functioning bit
 (39 3)  (895 259)  (895 259)  LC_1 Logic Functioning bit
 (52 3)  (908 259)  (908 259)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (856 260)  (856 260)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (1 4)  (857 260)  (857 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (870 260)  (870 260)  routing T_16_16.bnr_op_0 <X> T_16_16.lc_trk_g1_0
 (26 4)  (882 260)  (882 260)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (884 260)  (884 260)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 260)  (885 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (887 260)  (887 260)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 260)  (888 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 260)  (889 260)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (891 260)  (891 260)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.input_2_2
 (36 4)  (892 260)  (892 260)  LC_2 Logic Functioning bit
 (37 4)  (893 260)  (893 260)  LC_2 Logic Functioning bit
 (38 4)  (894 260)  (894 260)  LC_2 Logic Functioning bit
 (39 4)  (895 260)  (895 260)  LC_2 Logic Functioning bit
 (41 4)  (897 260)  (897 260)  LC_2 Logic Functioning bit
 (42 4)  (898 260)  (898 260)  LC_2 Logic Functioning bit
 (43 4)  (899 260)  (899 260)  LC_2 Logic Functioning bit
 (45 4)  (901 260)  (901 260)  LC_2 Logic Functioning bit
 (46 4)  (902 260)  (902 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (856 261)  (856 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (1 5)  (857 261)  (857 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (10 5)  (866 261)  (866 261)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_v_b_4
 (14 5)  (870 261)  (870 261)  routing T_16_16.bnr_op_0 <X> T_16_16.lc_trk_g1_0
 (17 5)  (873 261)  (873 261)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (882 261)  (882 261)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (883 261)  (883 261)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 261)  (885 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (888 261)  (888 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (889 261)  (889 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.input_2_2
 (35 5)  (891 261)  (891 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.input_2_2
 (36 5)  (892 261)  (892 261)  LC_2 Logic Functioning bit
 (37 5)  (893 261)  (893 261)  LC_2 Logic Functioning bit
 (38 5)  (894 261)  (894 261)  LC_2 Logic Functioning bit
 (39 5)  (895 261)  (895 261)  LC_2 Logic Functioning bit
 (42 5)  (898 261)  (898 261)  LC_2 Logic Functioning bit
 (43 5)  (899 261)  (899 261)  LC_2 Logic Functioning bit
 (14 6)  (870 262)  (870 262)  routing T_16_16.sp12_h_l_3 <X> T_16_16.lc_trk_g1_4
 (16 6)  (872 262)  (872 262)  routing T_16_16.sp4_v_b_13 <X> T_16_16.lc_trk_g1_5
 (17 6)  (873 262)  (873 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (874 262)  (874 262)  routing T_16_16.sp4_v_b_13 <X> T_16_16.lc_trk_g1_5
 (21 6)  (877 262)  (877 262)  routing T_16_16.sp4_v_b_15 <X> T_16_16.lc_trk_g1_7
 (22 6)  (878 262)  (878 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (879 262)  (879 262)  routing T_16_16.sp4_v_b_15 <X> T_16_16.lc_trk_g1_7
 (28 6)  (884 262)  (884 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 262)  (885 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 262)  (886 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (887 262)  (887 262)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 262)  (888 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (890 262)  (890 262)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (893 262)  (893 262)  LC_3 Logic Functioning bit
 (39 6)  (895 262)  (895 262)  LC_3 Logic Functioning bit
 (45 6)  (901 262)  (901 262)  LC_3 Logic Functioning bit
 (46 6)  (902 262)  (902 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (870 263)  (870 263)  routing T_16_16.sp12_h_l_3 <X> T_16_16.lc_trk_g1_4
 (15 7)  (871 263)  (871 263)  routing T_16_16.sp12_h_l_3 <X> T_16_16.lc_trk_g1_4
 (17 7)  (873 263)  (873 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (874 263)  (874 263)  routing T_16_16.sp4_v_b_13 <X> T_16_16.lc_trk_g1_5
 (21 7)  (877 263)  (877 263)  routing T_16_16.sp4_v_b_15 <X> T_16_16.lc_trk_g1_7
 (28 7)  (884 263)  (884 263)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 263)  (885 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 263)  (886 263)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (887 263)  (887 263)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (51 7)  (907 263)  (907 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (860 264)  (860 264)  routing T_16_16.sp4_h_l_37 <X> T_16_16.sp4_v_b_6
 (6 8)  (862 264)  (862 264)  routing T_16_16.sp4_h_l_37 <X> T_16_16.sp4_v_b_6
 (15 8)  (871 264)  (871 264)  routing T_16_16.sp4_h_r_25 <X> T_16_16.lc_trk_g2_1
 (16 8)  (872 264)  (872 264)  routing T_16_16.sp4_h_r_25 <X> T_16_16.lc_trk_g2_1
 (17 8)  (873 264)  (873 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (878 264)  (878 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (885 264)  (885 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (887 264)  (887 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 264)  (888 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 264)  (889 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (890 264)  (890 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (46 8)  (902 264)  (902 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (860 265)  (860 265)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_r_6
 (5 9)  (861 265)  (861 265)  routing T_16_16.sp4_h_l_37 <X> T_16_16.sp4_v_b_6
 (8 9)  (864 265)  (864 265)  routing T_16_16.sp4_v_t_41 <X> T_16_16.sp4_v_b_7
 (10 9)  (866 265)  (866 265)  routing T_16_16.sp4_v_t_41 <X> T_16_16.sp4_v_b_7
 (14 9)  (870 265)  (870 265)  routing T_16_16.sp12_v_b_16 <X> T_16_16.lc_trk_g2_0
 (16 9)  (872 265)  (872 265)  routing T_16_16.sp12_v_b_16 <X> T_16_16.lc_trk_g2_0
 (17 9)  (873 265)  (873 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (874 265)  (874 265)  routing T_16_16.sp4_h_r_25 <X> T_16_16.lc_trk_g2_1
 (21 9)  (877 265)  (877 265)  routing T_16_16.sp4_r_v_b_35 <X> T_16_16.lc_trk_g2_3
 (28 9)  (884 265)  (884 265)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 265)  (885 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 265)  (886 265)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (888 265)  (888 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (892 265)  (892 265)  LC_4 Logic Functioning bit
 (48 9)  (904 265)  (904 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (908 265)  (908 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 10)  (861 266)  (861 266)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_h_l_43
 (12 10)  (868 266)  (868 266)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_l_45
 (15 10)  (871 266)  (871 266)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g2_5
 (16 10)  (872 266)  (872 266)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g2_5
 (17 10)  (873 266)  (873 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (874 266)  (874 266)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g2_5
 (29 10)  (885 266)  (885 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (887 266)  (887 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 266)  (888 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 266)  (889 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (890 266)  (890 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (892 266)  (892 266)  LC_5 Logic Functioning bit
 (37 10)  (893 266)  (893 266)  LC_5 Logic Functioning bit
 (38 10)  (894 266)  (894 266)  LC_5 Logic Functioning bit
 (39 10)  (895 266)  (895 266)  LC_5 Logic Functioning bit
 (40 10)  (896 266)  (896 266)  LC_5 Logic Functioning bit
 (41 10)  (897 266)  (897 266)  LC_5 Logic Functioning bit
 (50 10)  (906 266)  (906 266)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (860 267)  (860 267)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_h_l_43
 (11 11)  (867 267)  (867 267)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_l_45
 (13 11)  (869 267)  (869 267)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_l_45
 (15 11)  (871 267)  (871 267)  routing T_16_16.sp4_v_t_33 <X> T_16_16.lc_trk_g2_4
 (16 11)  (872 267)  (872 267)  routing T_16_16.sp4_v_t_33 <X> T_16_16.lc_trk_g2_4
 (17 11)  (873 267)  (873 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (878 267)  (878 267)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (880 267)  (880 267)  routing T_16_16.tnl_op_6 <X> T_16_16.lc_trk_g2_6
 (25 11)  (881 267)  (881 267)  routing T_16_16.tnl_op_6 <X> T_16_16.lc_trk_g2_6
 (27 11)  (883 267)  (883 267)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 267)  (885 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (886 267)  (886 267)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (887 267)  (887 267)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (892 267)  (892 267)  LC_5 Logic Functioning bit
 (38 11)  (894 267)  (894 267)  LC_5 Logic Functioning bit
 (41 11)  (897 267)  (897 267)  LC_5 Logic Functioning bit
 (14 12)  (870 268)  (870 268)  routing T_16_16.sp4_v_b_24 <X> T_16_16.lc_trk_g3_0
 (15 12)  (871 268)  (871 268)  routing T_16_16.sp12_v_b_1 <X> T_16_16.lc_trk_g3_1
 (17 12)  (873 268)  (873 268)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (874 268)  (874 268)  routing T_16_16.sp12_v_b_1 <X> T_16_16.lc_trk_g3_1
 (21 12)  (877 268)  (877 268)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g3_3
 (22 12)  (878 268)  (878 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (879 268)  (879 268)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g3_3
 (24 12)  (880 268)  (880 268)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g3_3
 (25 12)  (881 268)  (881 268)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (27 12)  (883 268)  (883 268)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (884 268)  (884 268)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 268)  (885 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (887 268)  (887 268)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 268)  (888 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (890 268)  (890 268)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (892 268)  (892 268)  LC_6 Logic Functioning bit
 (37 12)  (893 268)  (893 268)  LC_6 Logic Functioning bit
 (50 12)  (906 268)  (906 268)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (872 269)  (872 269)  routing T_16_16.sp4_v_b_24 <X> T_16_16.lc_trk_g3_0
 (17 13)  (873 269)  (873 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (874 269)  (874 269)  routing T_16_16.sp12_v_b_1 <X> T_16_16.lc_trk_g3_1
 (21 13)  (877 269)  (877 269)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g3_3
 (22 13)  (878 269)  (878 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (879 269)  (879 269)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (24 13)  (880 269)  (880 269)  routing T_16_16.sp4_h_r_34 <X> T_16_16.lc_trk_g3_2
 (36 13)  (892 269)  (892 269)  LC_6 Logic Functioning bit
 (37 13)  (893 269)  (893 269)  LC_6 Logic Functioning bit
 (51 13)  (907 269)  (907 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (856 270)  (856 270)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 270)  (857 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (870 270)  (870 270)  routing T_16_16.rgt_op_4 <X> T_16_16.lc_trk_g3_4
 (22 14)  (878 270)  (878 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (879 270)  (879 270)  routing T_16_16.sp12_v_b_23 <X> T_16_16.lc_trk_g3_7
 (27 14)  (883 270)  (883 270)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (884 270)  (884 270)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 270)  (885 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (887 270)  (887 270)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 270)  (888 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (893 270)  (893 270)  LC_7 Logic Functioning bit
 (39 14)  (895 270)  (895 270)  LC_7 Logic Functioning bit
 (40 14)  (896 270)  (896 270)  LC_7 Logic Functioning bit
 (41 14)  (897 270)  (897 270)  LC_7 Logic Functioning bit
 (42 14)  (898 270)  (898 270)  LC_7 Logic Functioning bit
 (1 15)  (857 271)  (857 271)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (11 15)  (867 271)  (867 271)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_h_l_46
 (13 15)  (869 271)  (869 271)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_h_l_46
 (15 15)  (871 271)  (871 271)  routing T_16_16.rgt_op_4 <X> T_16_16.lc_trk_g3_4
 (17 15)  (873 271)  (873 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (877 271)  (877 271)  routing T_16_16.sp12_v_b_23 <X> T_16_16.lc_trk_g3_7
 (22 15)  (878 271)  (878 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (879 271)  (879 271)  routing T_16_16.sp4_v_b_46 <X> T_16_16.lc_trk_g3_6
 (24 15)  (880 271)  (880 271)  routing T_16_16.sp4_v_b_46 <X> T_16_16.lc_trk_g3_6
 (26 15)  (882 271)  (882 271)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (883 271)  (883 271)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 271)  (884 271)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 271)  (885 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (888 271)  (888 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (890 271)  (890 271)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.input_2_7
 (39 15)  (895 271)  (895 271)  LC_7 Logic Functioning bit
 (40 15)  (896 271)  (896 271)  LC_7 Logic Functioning bit
 (41 15)  (897 271)  (897 271)  LC_7 Logic Functioning bit
 (43 15)  (899 271)  (899 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (22 0)  (932 256)  (932 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (934 256)  (934 256)  routing T_17_16.bot_op_3 <X> T_17_16.lc_trk_g0_3
 (0 2)  (910 258)  (910 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (911 258)  (911 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (912 258)  (912 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (916 258)  (916 258)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_t_37
 (13 2)  (923 258)  (923 258)  routing T_17_16.sp4_v_b_2 <X> T_17_16.sp4_v_t_39
 (22 2)  (932 258)  (932 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (934 258)  (934 258)  routing T_17_16.top_op_7 <X> T_17_16.lc_trk_g0_7
 (32 2)  (942 258)  (942 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 258)  (943 258)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (946 258)  (946 258)  LC_1 Logic Functioning bit
 (37 2)  (947 258)  (947 258)  LC_1 Logic Functioning bit
 (38 2)  (948 258)  (948 258)  LC_1 Logic Functioning bit
 (39 2)  (949 258)  (949 258)  LC_1 Logic Functioning bit
 (45 2)  (955 258)  (955 258)  LC_1 Logic Functioning bit
 (0 3)  (910 259)  (910 259)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (21 3)  (931 259)  (931 259)  routing T_17_16.top_op_7 <X> T_17_16.lc_trk_g0_7
 (31 3)  (941 259)  (941 259)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (946 259)  (946 259)  LC_1 Logic Functioning bit
 (37 3)  (947 259)  (947 259)  LC_1 Logic Functioning bit
 (38 3)  (948 259)  (948 259)  LC_1 Logic Functioning bit
 (39 3)  (949 259)  (949 259)  LC_1 Logic Functioning bit
 (47 3)  (957 259)  (957 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (958 259)  (958 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (911 260)  (911 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (931 260)  (931 260)  routing T_17_16.sp4_h_r_11 <X> T_17_16.lc_trk_g1_3
 (22 4)  (932 260)  (932 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (933 260)  (933 260)  routing T_17_16.sp4_h_r_11 <X> T_17_16.lc_trk_g1_3
 (24 4)  (934 260)  (934 260)  routing T_17_16.sp4_h_r_11 <X> T_17_16.lc_trk_g1_3
 (26 4)  (936 260)  (936 260)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (939 260)  (939 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (941 260)  (941 260)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 260)  (942 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (944 260)  (944 260)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (945 260)  (945 260)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.input_2_2
 (0 5)  (910 261)  (910 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (1 5)  (911 261)  (911 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (26 5)  (936 261)  (936 261)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (937 261)  (937 261)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (938 261)  (938 261)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 261)  (939 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (940 261)  (940 261)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (941 261)  (941 261)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 261)  (942 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (944 261)  (944 261)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.input_2_2
 (37 5)  (947 261)  (947 261)  LC_2 Logic Functioning bit
 (14 6)  (924 262)  (924 262)  routing T_17_16.wire_logic_cluster/lc_4/out <X> T_17_16.lc_trk_g1_4
 (15 6)  (925 262)  (925 262)  routing T_17_16.bot_op_5 <X> T_17_16.lc_trk_g1_5
 (17 6)  (927 262)  (927 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (936 262)  (936 262)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (37 6)  (947 262)  (947 262)  LC_3 Logic Functioning bit
 (42 6)  (952 262)  (952 262)  LC_3 Logic Functioning bit
 (46 6)  (956 262)  (956 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (960 262)  (960 262)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (961 262)  (961 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (913 263)  (913 263)  routing T_17_16.sp12_h_l_23 <X> T_17_16.sp12_v_t_23
 (17 7)  (927 263)  (927 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (932 263)  (932 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (934 263)  (934 263)  routing T_17_16.top_op_6 <X> T_17_16.lc_trk_g1_6
 (25 7)  (935 263)  (935 263)  routing T_17_16.top_op_6 <X> T_17_16.lc_trk_g1_6
 (27 7)  (937 263)  (937 263)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 263)  (938 263)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 263)  (939 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (946 263)  (946 263)  LC_3 Logic Functioning bit
 (43 7)  (953 263)  (953 263)  LC_3 Logic Functioning bit
 (53 7)  (963 263)  (963 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (937 264)  (937 264)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 264)  (939 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 264)  (940 264)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (941 264)  (941 264)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 264)  (942 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (950 264)  (950 264)  LC_4 Logic Functioning bit
 (42 8)  (952 264)  (952 264)  LC_4 Logic Functioning bit
 (46 8)  (956 264)  (956 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (961 264)  (961 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (932 265)  (932 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (933 265)  (933 265)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g2_2
 (24 9)  (934 265)  (934 265)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g2_2
 (30 9)  (940 265)  (940 265)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (941 265)  (941 265)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (40 9)  (950 265)  (950 265)  LC_4 Logic Functioning bit
 (42 9)  (952 265)  (952 265)  LC_4 Logic Functioning bit
 (48 9)  (958 265)  (958 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (961 265)  (961 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (962 265)  (962 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (27 10)  (937 266)  (937 266)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 266)  (939 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 266)  (940 266)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (941 266)  (941 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 266)  (942 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 266)  (943 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (944 266)  (944 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (46 10)  (956 266)  (956 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (960 266)  (960 266)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (936 267)  (936 267)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 267)  (939 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (941 267)  (941 267)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (947 267)  (947 267)  LC_5 Logic Functioning bit
 (48 11)  (958 267)  (958 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (27 12)  (937 268)  (937 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (938 268)  (938 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 268)  (939 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 268)  (940 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (941 268)  (941 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 268)  (942 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (944 268)  (944 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (946 268)  (946 268)  LC_6 Logic Functioning bit
 (38 12)  (948 268)  (948 268)  LC_6 Logic Functioning bit
 (11 13)  (921 269)  (921 269)  routing T_17_16.sp4_h_l_38 <X> T_17_16.sp4_h_r_11
 (13 13)  (923 269)  (923 269)  routing T_17_16.sp4_h_l_38 <X> T_17_16.sp4_h_r_11
 (31 13)  (941 269)  (941 269)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (946 269)  (946 269)  LC_6 Logic Functioning bit
 (38 13)  (948 269)  (948 269)  LC_6 Logic Functioning bit
 (48 13)  (958 269)  (958 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (910 270)  (910 270)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 270)  (911 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (931 270)  (931 270)  routing T_17_16.bnl_op_7 <X> T_17_16.lc_trk_g3_7
 (22 14)  (932 270)  (932 270)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (937 270)  (937 270)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 270)  (939 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 270)  (940 270)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (941 270)  (941 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (942 270)  (942 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (943 270)  (943 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (944 270)  (944 270)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (945 270)  (945 270)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.input_2_7
 (36 14)  (946 270)  (946 270)  LC_7 Logic Functioning bit
 (51 14)  (961 270)  (961 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (910 271)  (910 271)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (924 271)  (924 271)  routing T_17_16.sp4_r_v_b_44 <X> T_17_16.lc_trk_g3_4
 (17 15)  (927 271)  (927 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (931 271)  (931 271)  routing T_17_16.bnl_op_7 <X> T_17_16.lc_trk_g3_7
 (26 15)  (936 271)  (936 271)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 271)  (939 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (941 271)  (941 271)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (942 271)  (942 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (944 271)  (944 271)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.input_2_7
 (46 15)  (956 271)  (956 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (958 271)  (958 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_16

 (4 0)  (968 256)  (968 256)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_v_b_0
 (21 0)  (985 256)  (985 256)  routing T_18_16.sp4_v_b_3 <X> T_18_16.lc_trk_g0_3
 (22 0)  (986 256)  (986 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (987 256)  (987 256)  routing T_18_16.sp4_v_b_3 <X> T_18_16.lc_trk_g0_3
 (25 0)  (989 256)  (989 256)  routing T_18_16.wire_logic_cluster/lc_2/out <X> T_18_16.lc_trk_g0_2
 (28 0)  (992 256)  (992 256)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 256)  (993 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (995 256)  (995 256)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (996 256)  (996 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (999 256)  (999 256)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (36 0)  (1000 256)  (1000 256)  LC_0 Logic Functioning bit
 (38 0)  (1002 256)  (1002 256)  LC_0 Logic Functioning bit
 (40 0)  (1004 256)  (1004 256)  LC_0 Logic Functioning bit
 (41 0)  (1005 256)  (1005 256)  LC_0 Logic Functioning bit
 (43 0)  (1007 256)  (1007 256)  LC_0 Logic Functioning bit
 (47 0)  (1011 256)  (1011 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (969 257)  (969 257)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_v_b_0
 (22 1)  (986 257)  (986 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (990 257)  (990 257)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 257)  (993 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (996 257)  (996 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (998 257)  (998 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (35 1)  (999 257)  (999 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (38 1)  (1002 257)  (1002 257)  LC_0 Logic Functioning bit
 (40 1)  (1004 257)  (1004 257)  LC_0 Logic Functioning bit
 (41 1)  (1005 257)  (1005 257)  LC_0 Logic Functioning bit
 (42 1)  (1006 257)  (1006 257)  LC_0 Logic Functioning bit
 (0 2)  (964 258)  (964 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (965 258)  (965 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (966 258)  (966 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (975 258)  (975 258)  routing T_18_16.sp4_v_b_6 <X> T_18_16.sp4_v_t_39
 (13 2)  (977 258)  (977 258)  routing T_18_16.sp4_v_b_6 <X> T_18_16.sp4_v_t_39
 (15 2)  (979 258)  (979 258)  routing T_18_16.lft_op_5 <X> T_18_16.lc_trk_g0_5
 (17 2)  (981 258)  (981 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (982 258)  (982 258)  routing T_18_16.lft_op_5 <X> T_18_16.lc_trk_g0_5
 (22 2)  (986 258)  (986 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (987 258)  (987 258)  routing T_18_16.sp4_v_b_23 <X> T_18_16.lc_trk_g0_7
 (24 2)  (988 258)  (988 258)  routing T_18_16.sp4_v_b_23 <X> T_18_16.lc_trk_g0_7
 (28 2)  (992 258)  (992 258)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 258)  (993 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (995 258)  (995 258)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (996 258)  (996 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (997 258)  (997 258)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (999 258)  (999 258)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.input_2_1
 (37 2)  (1001 258)  (1001 258)  LC_1 Logic Functioning bit
 (38 2)  (1002 258)  (1002 258)  LC_1 Logic Functioning bit
 (41 2)  (1005 258)  (1005 258)  LC_1 Logic Functioning bit
 (43 2)  (1007 258)  (1007 258)  LC_1 Logic Functioning bit
 (45 2)  (1009 258)  (1009 258)  LC_1 Logic Functioning bit
 (0 3)  (964 259)  (964 259)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (28 3)  (992 259)  (992 259)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 259)  (993 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (996 259)  (996 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (997 259)  (997 259)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.input_2_1
 (34 3)  (998 259)  (998 259)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.input_2_1
 (37 3)  (1001 259)  (1001 259)  LC_1 Logic Functioning bit
 (39 3)  (1003 259)  (1003 259)  LC_1 Logic Functioning bit
 (40 3)  (1004 259)  (1004 259)  LC_1 Logic Functioning bit
 (43 3)  (1007 259)  (1007 259)  LC_1 Logic Functioning bit
 (27 4)  (991 260)  (991 260)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (992 260)  (992 260)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 260)  (993 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (994 260)  (994 260)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (995 260)  (995 260)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (996 260)  (996 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 260)  (997 260)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (999 260)  (999 260)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.input_2_2
 (38 4)  (1002 260)  (1002 260)  LC_2 Logic Functioning bit
 (43 4)  (1007 260)  (1007 260)  LC_2 Logic Functioning bit
 (45 4)  (1009 260)  (1009 260)  LC_2 Logic Functioning bit
 (26 5)  (990 261)  (990 261)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 261)  (993 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (996 261)  (996 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (997 261)  (997 261)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.input_2_2
 (35 5)  (999 261)  (999 261)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.input_2_2
 (37 5)  (1001 261)  (1001 261)  LC_2 Logic Functioning bit
 (38 5)  (1002 261)  (1002 261)  LC_2 Logic Functioning bit
 (39 5)  (1003 261)  (1003 261)  LC_2 Logic Functioning bit
 (40 5)  (1004 261)  (1004 261)  LC_2 Logic Functioning bit
 (42 5)  (1006 261)  (1006 261)  LC_2 Logic Functioning bit
 (43 5)  (1007 261)  (1007 261)  LC_2 Logic Functioning bit
 (17 6)  (981 262)  (981 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (982 262)  (982 262)  routing T_18_16.wire_logic_cluster/lc_5/out <X> T_18_16.lc_trk_g1_5
 (21 6)  (985 262)  (985 262)  routing T_18_16.lft_op_7 <X> T_18_16.lc_trk_g1_7
 (22 6)  (986 262)  (986 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (988 262)  (988 262)  routing T_18_16.lft_op_7 <X> T_18_16.lc_trk_g1_7
 (25 6)  (989 262)  (989 262)  routing T_18_16.sp4_v_b_6 <X> T_18_16.lc_trk_g1_6
 (26 6)  (990 262)  (990 262)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (991 262)  (991 262)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 262)  (993 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (994 262)  (994 262)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (996 262)  (996 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 262)  (1000 262)  LC_3 Logic Functioning bit
 (38 6)  (1002 262)  (1002 262)  LC_3 Logic Functioning bit
 (22 7)  (986 263)  (986 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (987 263)  (987 263)  routing T_18_16.sp4_v_b_6 <X> T_18_16.lc_trk_g1_6
 (26 7)  (990 263)  (990 263)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 263)  (993 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (995 263)  (995 263)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1000 263)  (1000 263)  LC_3 Logic Functioning bit
 (37 7)  (1001 263)  (1001 263)  LC_3 Logic Functioning bit
 (38 7)  (1002 263)  (1002 263)  LC_3 Logic Functioning bit
 (39 7)  (1003 263)  (1003 263)  LC_3 Logic Functioning bit
 (41 7)  (1005 263)  (1005 263)  LC_3 Logic Functioning bit
 (43 7)  (1007 263)  (1007 263)  LC_3 Logic Functioning bit
 (14 8)  (978 264)  (978 264)  routing T_18_16.sp4_v_t_21 <X> T_18_16.lc_trk_g2_0
 (17 8)  (981 264)  (981 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (982 264)  (982 264)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g2_1
 (27 8)  (991 264)  (991 264)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 264)  (993 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 264)  (994 264)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (996 264)  (996 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (997 264)  (997 264)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 264)  (1000 264)  LC_4 Logic Functioning bit
 (37 8)  (1001 264)  (1001 264)  LC_4 Logic Functioning bit
 (39 8)  (1003 264)  (1003 264)  LC_4 Logic Functioning bit
 (43 8)  (1007 264)  (1007 264)  LC_4 Logic Functioning bit
 (50 8)  (1014 264)  (1014 264)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1016 264)  (1016 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (978 265)  (978 265)  routing T_18_16.sp4_v_t_21 <X> T_18_16.lc_trk_g2_0
 (16 9)  (980 265)  (980 265)  routing T_18_16.sp4_v_t_21 <X> T_18_16.lc_trk_g2_0
 (17 9)  (981 265)  (981 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (30 9)  (994 265)  (994 265)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (1000 265)  (1000 265)  LC_4 Logic Functioning bit
 (37 9)  (1001 265)  (1001 265)  LC_4 Logic Functioning bit
 (39 9)  (1003 265)  (1003 265)  LC_4 Logic Functioning bit
 (43 9)  (1007 265)  (1007 265)  LC_4 Logic Functioning bit
 (14 10)  (978 266)  (978 266)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (16 10)  (980 266)  (980 266)  routing T_18_16.sp4_v_t_16 <X> T_18_16.lc_trk_g2_5
 (17 10)  (981 266)  (981 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (982 266)  (982 266)  routing T_18_16.sp4_v_t_16 <X> T_18_16.lc_trk_g2_5
 (27 10)  (991 266)  (991 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (992 266)  (992 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 266)  (993 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (995 266)  (995 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 266)  (996 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (998 266)  (998 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (999 266)  (999 266)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.input_2_5
 (38 10)  (1002 266)  (1002 266)  LC_5 Logic Functioning bit
 (39 10)  (1003 266)  (1003 266)  LC_5 Logic Functioning bit
 (45 10)  (1009 266)  (1009 266)  LC_5 Logic Functioning bit
 (46 10)  (1010 266)  (1010 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (978 267)  (978 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (15 11)  (979 267)  (979 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (16 11)  (980 267)  (980 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (17 11)  (981 267)  (981 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (986 267)  (986 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (987 267)  (987 267)  routing T_18_16.sp4_h_r_30 <X> T_18_16.lc_trk_g2_6
 (24 11)  (988 267)  (988 267)  routing T_18_16.sp4_h_r_30 <X> T_18_16.lc_trk_g2_6
 (25 11)  (989 267)  (989 267)  routing T_18_16.sp4_h_r_30 <X> T_18_16.lc_trk_g2_6
 (26 11)  (990 267)  (990 267)  routing T_18_16.lc_trk_g0_3 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 267)  (993 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (996 267)  (996 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (997 267)  (997 267)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.input_2_5
 (34 11)  (998 267)  (998 267)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.input_2_5
 (36 11)  (1000 267)  (1000 267)  LC_5 Logic Functioning bit
 (37 11)  (1001 267)  (1001 267)  LC_5 Logic Functioning bit
 (38 11)  (1002 267)  (1002 267)  LC_5 Logic Functioning bit
 (39 11)  (1003 267)  (1003 267)  LC_5 Logic Functioning bit
 (42 11)  (1006 267)  (1006 267)  LC_5 Logic Functioning bit
 (43 11)  (1007 267)  (1007 267)  LC_5 Logic Functioning bit
 (16 12)  (980 268)  (980 268)  routing T_18_16.sp4_v_b_33 <X> T_18_16.lc_trk_g3_1
 (17 12)  (981 268)  (981 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (982 268)  (982 268)  routing T_18_16.sp4_v_b_33 <X> T_18_16.lc_trk_g3_1
 (18 13)  (982 269)  (982 269)  routing T_18_16.sp4_v_b_33 <X> T_18_16.lc_trk_g3_1
 (0 14)  (964 270)  (964 270)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 270)  (965 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (978 270)  (978 270)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (17 14)  (981 270)  (981 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (985 270)  (985 270)  routing T_18_16.wire_logic_cluster/lc_7/out <X> T_18_16.lc_trk_g3_7
 (22 14)  (986 270)  (986 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (990 270)  (990 270)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (991 270)  (991 270)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (992 270)  (992 270)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 270)  (993 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 270)  (994 270)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (995 270)  (995 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (996 270)  (996 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 270)  (997 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (998 270)  (998 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (1001 270)  (1001 270)  LC_7 Logic Functioning bit
 (39 14)  (1003 270)  (1003 270)  LC_7 Logic Functioning bit
 (45 14)  (1009 270)  (1009 270)  LC_7 Logic Functioning bit
 (53 14)  (1017 270)  (1017 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (964 271)  (964 271)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (978 271)  (978 271)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (15 15)  (979 271)  (979 271)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (17 15)  (981 271)  (981 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (991 271)  (991 271)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (992 271)  (992 271)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 271)  (993 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (995 271)  (995 271)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1000 271)  (1000 271)  LC_7 Logic Functioning bit
 (37 15)  (1001 271)  (1001 271)  LC_7 Logic Functioning bit
 (38 15)  (1002 271)  (1002 271)  LC_7 Logic Functioning bit
 (39 15)  (1003 271)  (1003 271)  LC_7 Logic Functioning bit
 (40 15)  (1004 271)  (1004 271)  LC_7 Logic Functioning bit
 (42 15)  (1006 271)  (1006 271)  LC_7 Logic Functioning bit
 (44 15)  (1008 271)  (1008 271)  LC_7 Logic Functioning bit


DSP_Tile_0_15

 (11 0)  (11 240)  (11 240)  routing T_0_15.sp4_v_t_43 <X> T_0_15.sp4_v_b_2
 (13 0)  (13 240)  (13 240)  routing T_0_15.sp4_v_t_43 <X> T_0_15.sp4_v_b_2
 (36 0)  (36 240)  (36 240)  LC_0 Logic Functioning bit
 (37 0)  (37 240)  (37 240)  LC_0 Logic Functioning bit
 (42 0)  (42 240)  (42 240)  LC_0 Logic Functioning bit
 (43 0)  (43 240)  (43 240)  LC_0 Logic Functioning bit
 (50 0)  (50 240)  (50 240)  Cascade buffer Enable bit: MULT0_LC00_inmux02_5

 (36 1)  (36 241)  (36 241)  LC_0 Logic Functioning bit
 (37 1)  (37 241)  (37 241)  LC_0 Logic Functioning bit
 (42 1)  (42 241)  (42 241)  LC_0 Logic Functioning bit
 (43 1)  (43 241)  (43 241)  LC_0 Logic Functioning bit
 (36 2)  (36 242)  (36 242)  LC_1 Logic Functioning bit
 (37 2)  (37 242)  (37 242)  LC_1 Logic Functioning bit
 (42 2)  (42 242)  (42 242)  LC_1 Logic Functioning bit
 (43 2)  (43 242)  (43 242)  LC_1 Logic Functioning bit
 (50 2)  (50 242)  (50 242)  Cascade buffer Enable bit: MULT0_LC01_inmux02_5

 (36 3)  (36 243)  (36 243)  LC_1 Logic Functioning bit
 (37 3)  (37 243)  (37 243)  LC_1 Logic Functioning bit
 (42 3)  (42 243)  (42 243)  LC_1 Logic Functioning bit
 (43 3)  (43 243)  (43 243)  LC_1 Logic Functioning bit
 (12 4)  (12 244)  (12 244)  routing T_0_15.sp4_v_b_5 <X> T_0_15.sp4_h_r_5
 (36 4)  (36 244)  (36 244)  LC_2 Logic Functioning bit
 (37 4)  (37 244)  (37 244)  LC_2 Logic Functioning bit
 (42 4)  (42 244)  (42 244)  LC_2 Logic Functioning bit
 (43 4)  (43 244)  (43 244)  LC_2 Logic Functioning bit
 (50 4)  (50 244)  (50 244)  Cascade buffer Enable bit: MULT0_LC02_inmux02_5

 (11 5)  (11 245)  (11 245)  routing T_0_15.sp4_v_b_5 <X> T_0_15.sp4_h_r_5
 (36 5)  (36 245)  (36 245)  LC_2 Logic Functioning bit
 (37 5)  (37 245)  (37 245)  LC_2 Logic Functioning bit
 (42 5)  (42 245)  (42 245)  LC_2 Logic Functioning bit
 (43 5)  (43 245)  (43 245)  LC_2 Logic Functioning bit
 (36 6)  (36 246)  (36 246)  LC_3 Logic Functioning bit
 (37 6)  (37 246)  (37 246)  LC_3 Logic Functioning bit
 (42 6)  (42 246)  (42 246)  LC_3 Logic Functioning bit
 (43 6)  (43 246)  (43 246)  LC_3 Logic Functioning bit
 (50 6)  (50 246)  (50 246)  Cascade buffer Enable bit: MULT0_LC03_inmux02_5

 (36 7)  (36 247)  (36 247)  LC_3 Logic Functioning bit
 (37 7)  (37 247)  (37 247)  LC_3 Logic Functioning bit
 (42 7)  (42 247)  (42 247)  LC_3 Logic Functioning bit
 (43 7)  (43 247)  (43 247)  LC_3 Logic Functioning bit
 (11 8)  (11 248)  (11 248)  routing T_0_15.sp4_h_r_3 <X> T_0_15.sp4_v_b_8
 (36 8)  (36 248)  (36 248)  LC_4 Logic Functioning bit
 (37 8)  (37 248)  (37 248)  LC_4 Logic Functioning bit
 (42 8)  (42 248)  (42 248)  LC_4 Logic Functioning bit
 (43 8)  (43 248)  (43 248)  LC_4 Logic Functioning bit
 (47 8)  (47 248)  (47 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_mult/mult/O_4 sp12_h_r_0
 (50 8)  (50 248)  (50 248)  Cascade buffer Enable bit: MULT0_LC04_inmux02_5

 (36 9)  (36 249)  (36 249)  LC_4 Logic Functioning bit
 (37 9)  (37 249)  (37 249)  LC_4 Logic Functioning bit
 (42 9)  (42 249)  (42 249)  LC_4 Logic Functioning bit
 (43 9)  (43 249)  (43 249)  LC_4 Logic Functioning bit
 (36 10)  (36 250)  (36 250)  LC_5 Logic Functioning bit
 (37 10)  (37 250)  (37 250)  LC_5 Logic Functioning bit
 (42 10)  (42 250)  (42 250)  LC_5 Logic Functioning bit
 (43 10)  (43 250)  (43 250)  LC_5 Logic Functioning bit
 (47 10)  (47 250)  (47 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_mult/mult/O_5 sp12_h_l_1
 (50 10)  (50 250)  (50 250)  Cascade buffer Enable bit: MULT0_LC05_inmux02_5

 (36 11)  (36 251)  (36 251)  LC_5 Logic Functioning bit
 (37 11)  (37 251)  (37 251)  LC_5 Logic Functioning bit
 (42 11)  (42 251)  (42 251)  LC_5 Logic Functioning bit
 (43 11)  (43 251)  (43 251)  LC_5 Logic Functioning bit
 (12 12)  (12 252)  (12 252)  routing T_0_15.sp4_v_b_11 <X> T_0_15.sp4_h_r_11
 (36 12)  (36 252)  (36 252)  LC_6 Logic Functioning bit
 (37 12)  (37 252)  (37 252)  LC_6 Logic Functioning bit
 (42 12)  (42 252)  (42 252)  LC_6 Logic Functioning bit
 (43 12)  (43 252)  (43 252)  LC_6 Logic Functioning bit
 (50 12)  (50 252)  (50 252)  Cascade buffer Enable bit: MULT0_LC06_inmux02_5

 (11 13)  (11 253)  (11 253)  routing T_0_15.sp4_v_b_11 <X> T_0_15.sp4_h_r_11
 (36 13)  (36 253)  (36 253)  LC_6 Logic Functioning bit
 (37 13)  (37 253)  (37 253)  LC_6 Logic Functioning bit
 (42 13)  (42 253)  (42 253)  LC_6 Logic Functioning bit
 (43 13)  (43 253)  (43 253)  LC_6 Logic Functioning bit
 (36 14)  (36 254)  (36 254)  LC_7 Logic Functioning bit
 (37 14)  (37 254)  (37 254)  LC_7 Logic Functioning bit
 (42 14)  (42 254)  (42 254)  LC_7 Logic Functioning bit
 (43 14)  (43 254)  (43 254)  LC_7 Logic Functioning bit
 (47 14)  (47 254)  (47 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_mult/mult/O_7 sp12_h_l_5
 (50 14)  (50 254)  (50 254)  Cascade buffer Enable bit: MULT0_LC07_inmux02_5

 (36 15)  (36 255)  (36 255)  LC_7 Logic Functioning bit
 (37 15)  (37 255)  (37 255)  LC_7 Logic Functioning bit
 (42 15)  (42 255)  (42 255)  LC_7 Logic Functioning bit
 (43 15)  (43 255)  (43 255)  LC_7 Logic Functioning bit


LogicTile_1_15

 (6 0)  (60 240)  (60 240)  routing T_1_15.sp4_v_t_44 <X> T_1_15.sp4_v_b_0
 (12 0)  (66 240)  (66 240)  routing T_1_15.sp4_v_t_39 <X> T_1_15.sp4_h_r_2
 (21 0)  (75 240)  (75 240)  routing T_1_15.wire_logic_cluster/lc_3/out <X> T_1_15.lc_trk_g0_3
 (22 0)  (76 240)  (76 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (80 240)  (80 240)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (81 240)  (81 240)  routing T_1_15.lc_trk_g1_0 <X> T_1_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 240)  (83 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (86 240)  (86 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 240)  (87 240)  routing T_1_15.lc_trk_g2_1 <X> T_1_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 240)  (90 240)  LC_0 Logic Functioning bit
 (38 0)  (92 240)  (92 240)  LC_0 Logic Functioning bit
 (45 0)  (99 240)  (99 240)  LC_0 Logic Functioning bit
 (5 1)  (59 241)  (59 241)  routing T_1_15.sp4_v_t_44 <X> T_1_15.sp4_v_b_0
 (29 1)  (83 241)  (83 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (90 241)  (90 241)  LC_0 Logic Functioning bit
 (37 1)  (91 241)  (91 241)  LC_0 Logic Functioning bit
 (38 1)  (92 241)  (92 241)  LC_0 Logic Functioning bit
 (39 1)  (93 241)  (93 241)  LC_0 Logic Functioning bit
 (41 1)  (95 241)  (95 241)  LC_0 Logic Functioning bit
 (43 1)  (97 241)  (97 241)  LC_0 Logic Functioning bit
 (51 1)  (105 241)  (105 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (54 242)  (54 242)  routing T_1_15.glb_netwk_7 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (1 2)  (55 242)  (55 242)  routing T_1_15.glb_netwk_7 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (2 2)  (56 242)  (56 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (58 242)  (58 242)  routing T_1_15.sp4_h_r_0 <X> T_1_15.sp4_v_t_37
 (21 2)  (75 242)  (75 242)  routing T_1_15.wire_logic_cluster/lc_7/out <X> T_1_15.lc_trk_g0_7
 (22 2)  (76 242)  (76 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (80 242)  (80 242)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (83 242)  (83 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 242)  (84 242)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 242)  (86 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 242)  (87 242)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (88 242)  (88 242)  routing T_1_15.lc_trk_g3_1 <X> T_1_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 242)  (90 242)  LC_1 Logic Functioning bit
 (37 2)  (91 242)  (91 242)  LC_1 Logic Functioning bit
 (38 2)  (92 242)  (92 242)  LC_1 Logic Functioning bit
 (39 2)  (93 242)  (93 242)  LC_1 Logic Functioning bit
 (41 2)  (95 242)  (95 242)  LC_1 Logic Functioning bit
 (43 2)  (97 242)  (97 242)  LC_1 Logic Functioning bit
 (45 2)  (99 242)  (99 242)  LC_1 Logic Functioning bit
 (47 2)  (101 242)  (101 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (54 243)  (54 243)  routing T_1_15.glb_netwk_7 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (5 3)  (59 243)  (59 243)  routing T_1_15.sp4_h_r_0 <X> T_1_15.sp4_v_t_37
 (14 3)  (68 243)  (68 243)  routing T_1_15.sp12_h_r_20 <X> T_1_15.lc_trk_g0_4
 (16 3)  (70 243)  (70 243)  routing T_1_15.sp12_h_r_20 <X> T_1_15.lc_trk_g0_4
 (17 3)  (71 243)  (71 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (80 243)  (80 243)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (82 243)  (82 243)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 243)  (83 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (91 243)  (91 243)  LC_1 Logic Functioning bit
 (39 3)  (93 243)  (93 243)  LC_1 Logic Functioning bit
 (8 4)  (62 244)  (62 244)  routing T_1_15.sp4_v_b_4 <X> T_1_15.sp4_h_r_4
 (9 4)  (63 244)  (63 244)  routing T_1_15.sp4_v_b_4 <X> T_1_15.sp4_h_r_4
 (11 4)  (65 244)  (65 244)  routing T_1_15.sp4_h_r_0 <X> T_1_15.sp4_v_b_5
 (14 4)  (68 244)  (68 244)  routing T_1_15.wire_logic_cluster/lc_0/out <X> T_1_15.lc_trk_g1_0
 (25 4)  (79 244)  (79 244)  routing T_1_15.wire_logic_cluster/lc_2/out <X> T_1_15.lc_trk_g1_2
 (26 4)  (80 244)  (80 244)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (81 244)  (81 244)  routing T_1_15.lc_trk_g1_2 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 244)  (83 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (85 244)  (85 244)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 244)  (86 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 244)  (87 244)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 244)  (88 244)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 244)  (90 244)  LC_2 Logic Functioning bit
 (38 4)  (92 244)  (92 244)  LC_2 Logic Functioning bit
 (45 4)  (99 244)  (99 244)  LC_2 Logic Functioning bit
 (51 4)  (105 244)  (105 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (4 5)  (58 245)  (58 245)  routing T_1_15.sp4_v_t_47 <X> T_1_15.sp4_h_r_3
 (17 5)  (71 245)  (71 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (76 245)  (76 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (83 245)  (83 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (84 245)  (84 245)  routing T_1_15.lc_trk_g1_2 <X> T_1_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (85 245)  (85 245)  routing T_1_15.lc_trk_g3_6 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 245)  (90 245)  LC_2 Logic Functioning bit
 (37 5)  (91 245)  (91 245)  LC_2 Logic Functioning bit
 (38 5)  (92 245)  (92 245)  LC_2 Logic Functioning bit
 (39 5)  (93 245)  (93 245)  LC_2 Logic Functioning bit
 (41 5)  (95 245)  (95 245)  LC_2 Logic Functioning bit
 (43 5)  (97 245)  (97 245)  LC_2 Logic Functioning bit
 (51 5)  (105 245)  (105 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (68 246)  (68 246)  routing T_1_15.wire_logic_cluster/lc_4/out <X> T_1_15.lc_trk_g1_4
 (25 6)  (79 246)  (79 246)  routing T_1_15.wire_logic_cluster/lc_6/out <X> T_1_15.lc_trk_g1_6
 (29 6)  (83 246)  (83 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 246)  (84 246)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 246)  (86 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 246)  (87 246)  routing T_1_15.lc_trk_g2_0 <X> T_1_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 246)  (90 246)  LC_3 Logic Functioning bit
 (38 6)  (92 246)  (92 246)  LC_3 Logic Functioning bit
 (45 6)  (99 246)  (99 246)  LC_3 Logic Functioning bit
 (17 7)  (71 247)  (71 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (76 247)  (76 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (80 247)  (80 247)  routing T_1_15.lc_trk_g0_3 <X> T_1_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 247)  (83 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (90 247)  (90 247)  LC_3 Logic Functioning bit
 (37 7)  (91 247)  (91 247)  LC_3 Logic Functioning bit
 (38 7)  (92 247)  (92 247)  LC_3 Logic Functioning bit
 (39 7)  (93 247)  (93 247)  LC_3 Logic Functioning bit
 (40 7)  (94 247)  (94 247)  LC_3 Logic Functioning bit
 (42 7)  (96 247)  (96 247)  LC_3 Logic Functioning bit
 (46 7)  (100 247)  (100 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (3 8)  (57 248)  (57 248)  routing T_1_15.sp12_v_t_22 <X> T_1_15.sp12_v_b_1
 (9 8)  (63 248)  (63 248)  routing T_1_15.sp4_v_t_42 <X> T_1_15.sp4_h_r_7
 (15 8)  (69 248)  (69 248)  routing T_1_15.tnl_op_1 <X> T_1_15.lc_trk_g2_1
 (17 8)  (71 248)  (71 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (31 8)  (85 248)  (85 248)  routing T_1_15.lc_trk_g1_4 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 248)  (86 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (88 248)  (88 248)  routing T_1_15.lc_trk_g1_4 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (89 248)  (89 248)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.input_2_4
 (36 8)  (90 248)  (90 248)  LC_4 Logic Functioning bit
 (38 8)  (92 248)  (92 248)  LC_4 Logic Functioning bit
 (39 8)  (93 248)  (93 248)  LC_4 Logic Functioning bit
 (43 8)  (97 248)  (97 248)  LC_4 Logic Functioning bit
 (45 8)  (99 248)  (99 248)  LC_4 Logic Functioning bit
 (14 9)  (68 249)  (68 249)  routing T_1_15.tnl_op_0 <X> T_1_15.lc_trk_g2_0
 (15 9)  (69 249)  (69 249)  routing T_1_15.tnl_op_0 <X> T_1_15.lc_trk_g2_0
 (17 9)  (71 249)  (71 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (72 249)  (72 249)  routing T_1_15.tnl_op_1 <X> T_1_15.lc_trk_g2_1
 (22 9)  (76 249)  (76 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (78 249)  (78 249)  routing T_1_15.tnl_op_2 <X> T_1_15.lc_trk_g2_2
 (25 9)  (79 249)  (79 249)  routing T_1_15.tnl_op_2 <X> T_1_15.lc_trk_g2_2
 (26 9)  (80 249)  (80 249)  routing T_1_15.lc_trk_g2_2 <X> T_1_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (82 249)  (82 249)  routing T_1_15.lc_trk_g2_2 <X> T_1_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 249)  (83 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (86 249)  (86 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (91 249)  (91 249)  LC_4 Logic Functioning bit
 (38 9)  (92 249)  (92 249)  LC_4 Logic Functioning bit
 (39 9)  (93 249)  (93 249)  LC_4 Logic Functioning bit
 (42 9)  (96 249)  (96 249)  LC_4 Logic Functioning bit
 (51 9)  (105 249)  (105 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (61 250)  (61 250)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (71 250)  (71 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (72 250)  (72 250)  routing T_1_15.wire_logic_cluster/lc_5/out <X> T_1_15.lc_trk_g2_5
 (22 10)  (76 250)  (76 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (77 250)  (77 250)  routing T_1_15.sp4_v_b_47 <X> T_1_15.lc_trk_g2_7
 (24 10)  (78 250)  (78 250)  routing T_1_15.sp4_v_b_47 <X> T_1_15.lc_trk_g2_7
 (26 10)  (80 250)  (80 250)  routing T_1_15.lc_trk_g2_5 <X> T_1_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (83 250)  (83 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 250)  (84 250)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (85 250)  (85 250)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 250)  (86 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 250)  (87 250)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 250)  (88 250)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 250)  (90 250)  LC_5 Logic Functioning bit
 (38 10)  (92 250)  (92 250)  LC_5 Logic Functioning bit
 (45 10)  (99 250)  (99 250)  LC_5 Logic Functioning bit
 (47 10)  (101 250)  (101 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (7 11)  (61 251)  (61 251)  Column buffer control bit: LH_colbuf_cntl_2

 (28 11)  (82 251)  (82 251)  routing T_1_15.lc_trk_g2_5 <X> T_1_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (83 251)  (83 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (85 251)  (85 251)  routing T_1_15.lc_trk_g3_7 <X> T_1_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 251)  (90 251)  LC_5 Logic Functioning bit
 (37 11)  (91 251)  (91 251)  LC_5 Logic Functioning bit
 (38 11)  (92 251)  (92 251)  LC_5 Logic Functioning bit
 (39 11)  (93 251)  (93 251)  LC_5 Logic Functioning bit
 (40 11)  (94 251)  (94 251)  LC_5 Logic Functioning bit
 (42 11)  (96 251)  (96 251)  LC_5 Logic Functioning bit
 (7 12)  (61 252)  (61 252)  Column buffer control bit: LH_colbuf_cntl_5

 (12 12)  (66 252)  (66 252)  routing T_1_15.sp4_v_b_11 <X> T_1_15.sp4_h_r_11
 (17 12)  (71 252)  (71 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (72 252)  (72 252)  routing T_1_15.wire_logic_cluster/lc_1/out <X> T_1_15.lc_trk_g3_1
 (26 12)  (80 252)  (80 252)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (81 252)  (81 252)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 252)  (83 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 252)  (84 252)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 252)  (86 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 252)  (87 252)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 252)  (88 252)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 252)  (90 252)  LC_6 Logic Functioning bit
 (38 12)  (92 252)  (92 252)  LC_6 Logic Functioning bit
 (45 12)  (99 252)  (99 252)  LC_6 Logic Functioning bit
 (51 12)  (105 252)  (105 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (65 253)  (65 253)  routing T_1_15.sp4_v_b_11 <X> T_1_15.sp4_h_r_11
 (22 13)  (76 253)  (76 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (77 253)  (77 253)  routing T_1_15.sp4_v_b_42 <X> T_1_15.lc_trk_g3_2
 (24 13)  (78 253)  (78 253)  routing T_1_15.sp4_v_b_42 <X> T_1_15.lc_trk_g3_2
 (29 13)  (83 253)  (83 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (84 253)  (84 253)  routing T_1_15.lc_trk_g1_6 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (85 253)  (85 253)  routing T_1_15.lc_trk_g3_2 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 253)  (90 253)  LC_6 Logic Functioning bit
 (37 13)  (91 253)  (91 253)  LC_6 Logic Functioning bit
 (38 13)  (92 253)  (92 253)  LC_6 Logic Functioning bit
 (39 13)  (93 253)  (93 253)  LC_6 Logic Functioning bit
 (41 13)  (95 253)  (95 253)  LC_6 Logic Functioning bit
 (43 13)  (97 253)  (97 253)  LC_6 Logic Functioning bit
 (1 14)  (55 254)  (55 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (7 14)  (61 254)  (61 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (69 254)  (69 254)  routing T_1_15.sp4_v_t_32 <X> T_1_15.lc_trk_g3_5
 (16 14)  (70 254)  (70 254)  routing T_1_15.sp4_v_t_32 <X> T_1_15.lc_trk_g3_5
 (17 14)  (71 254)  (71 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (75 254)  (75 254)  routing T_1_15.sp4_v_t_26 <X> T_1_15.lc_trk_g3_7
 (22 14)  (76 254)  (76 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (77 254)  (77 254)  routing T_1_15.sp4_v_t_26 <X> T_1_15.lc_trk_g3_7
 (26 14)  (80 254)  (80 254)  routing T_1_15.lc_trk_g0_7 <X> T_1_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (83 254)  (83 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 254)  (84 254)  routing T_1_15.lc_trk_g0_4 <X> T_1_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (85 254)  (85 254)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 254)  (86 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 254)  (87 254)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 254)  (88 254)  routing T_1_15.lc_trk_g3_5 <X> T_1_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 254)  (90 254)  LC_7 Logic Functioning bit
 (38 14)  (92 254)  (92 254)  LC_7 Logic Functioning bit
 (45 14)  (99 254)  (99 254)  LC_7 Logic Functioning bit
 (51 14)  (105 254)  (105 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (54 255)  (54 255)  routing T_1_15.glb_netwk_2 <X> T_1_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (61 255)  (61 255)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (75 255)  (75 255)  routing T_1_15.sp4_v_t_26 <X> T_1_15.lc_trk_g3_7
 (22 15)  (76 255)  (76 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (78 255)  (78 255)  routing T_1_15.tnl_op_6 <X> T_1_15.lc_trk_g3_6
 (25 15)  (79 255)  (79 255)  routing T_1_15.tnl_op_6 <X> T_1_15.lc_trk_g3_6
 (26 15)  (80 255)  (80 255)  routing T_1_15.lc_trk_g0_7 <X> T_1_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (83 255)  (83 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (90 255)  (90 255)  LC_7 Logic Functioning bit
 (37 15)  (91 255)  (91 255)  LC_7 Logic Functioning bit
 (38 15)  (92 255)  (92 255)  LC_7 Logic Functioning bit
 (39 15)  (93 255)  (93 255)  LC_7 Logic Functioning bit
 (40 15)  (94 255)  (94 255)  LC_7 Logic Functioning bit
 (42 15)  (96 255)  (96 255)  LC_7 Logic Functioning bit


LogicTile_2_15

 (25 0)  (133 240)  (133 240)  routing T_2_15.sp4_h_l_7 <X> T_2_15.lc_trk_g0_2
 (28 0)  (136 240)  (136 240)  routing T_2_15.lc_trk_g2_1 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 240)  (137 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 240)  (139 240)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 240)  (140 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (142 240)  (142 240)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 240)  (144 240)  LC_0 Logic Functioning bit
 (37 0)  (145 240)  (145 240)  LC_0 Logic Functioning bit
 (38 0)  (146 240)  (146 240)  LC_0 Logic Functioning bit
 (39 0)  (147 240)  (147 240)  LC_0 Logic Functioning bit
 (46 0)  (154 240)  (154 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (130 241)  (130 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (131 241)  (131 241)  routing T_2_15.sp4_h_l_7 <X> T_2_15.lc_trk_g0_2
 (24 1)  (132 241)  (132 241)  routing T_2_15.sp4_h_l_7 <X> T_2_15.lc_trk_g0_2
 (25 1)  (133 241)  (133 241)  routing T_2_15.sp4_h_l_7 <X> T_2_15.lc_trk_g0_2
 (27 1)  (135 241)  (135 241)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 241)  (136 241)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 241)  (137 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (140 241)  (140 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (143 241)  (143 241)  routing T_2_15.lc_trk_g0_2 <X> T_2_15.input_2_0
 (40 1)  (148 241)  (148 241)  LC_0 Logic Functioning bit
 (41 1)  (149 241)  (149 241)  LC_0 Logic Functioning bit
 (42 1)  (150 241)  (150 241)  LC_0 Logic Functioning bit
 (43 1)  (151 241)  (151 241)  LC_0 Logic Functioning bit
 (14 2)  (122 242)  (122 242)  routing T_2_15.sp4_h_l_9 <X> T_2_15.lc_trk_g0_4
 (17 2)  (125 242)  (125 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (126 242)  (126 242)  routing T_2_15.bnr_op_5 <X> T_2_15.lc_trk_g0_5
 (26 2)  (134 242)  (134 242)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (135 242)  (135 242)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 242)  (137 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 242)  (138 242)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 242)  (140 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 242)  (141 242)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (148 242)  (148 242)  LC_1 Logic Functioning bit
 (41 2)  (149 242)  (149 242)  LC_1 Logic Functioning bit
 (42 2)  (150 242)  (150 242)  LC_1 Logic Functioning bit
 (43 2)  (151 242)  (151 242)  LC_1 Logic Functioning bit
 (14 3)  (122 243)  (122 243)  routing T_2_15.sp4_h_l_9 <X> T_2_15.lc_trk_g0_4
 (15 3)  (123 243)  (123 243)  routing T_2_15.sp4_h_l_9 <X> T_2_15.lc_trk_g0_4
 (16 3)  (124 243)  (124 243)  routing T_2_15.sp4_h_l_9 <X> T_2_15.lc_trk_g0_4
 (17 3)  (125 243)  (125 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (126 243)  (126 243)  routing T_2_15.bnr_op_5 <X> T_2_15.lc_trk_g0_5
 (27 3)  (135 243)  (135 243)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (136 243)  (136 243)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 243)  (137 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 243)  (138 243)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 243)  (139 243)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (144 243)  (144 243)  LC_1 Logic Functioning bit
 (37 3)  (145 243)  (145 243)  LC_1 Logic Functioning bit
 (38 3)  (146 243)  (146 243)  LC_1 Logic Functioning bit
 (39 3)  (147 243)  (147 243)  LC_1 Logic Functioning bit
 (5 4)  (113 244)  (113 244)  routing T_2_15.sp4_v_b_9 <X> T_2_15.sp4_h_r_3
 (12 4)  (120 244)  (120 244)  routing T_2_15.sp4_v_t_40 <X> T_2_15.sp4_h_r_5
 (28 4)  (136 244)  (136 244)  routing T_2_15.lc_trk_g2_1 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 244)  (137 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (139 244)  (139 244)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 244)  (140 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (142 244)  (142 244)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 244)  (144 244)  LC_2 Logic Functioning bit
 (37 4)  (145 244)  (145 244)  LC_2 Logic Functioning bit
 (38 4)  (146 244)  (146 244)  LC_2 Logic Functioning bit
 (43 4)  (151 244)  (151 244)  LC_2 Logic Functioning bit
 (46 4)  (154 244)  (154 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (158 244)  (158 244)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (112 245)  (112 245)  routing T_2_15.sp4_v_b_9 <X> T_2_15.sp4_h_r_3
 (6 5)  (114 245)  (114 245)  routing T_2_15.sp4_v_b_9 <X> T_2_15.sp4_h_r_3
 (36 5)  (144 245)  (144 245)  LC_2 Logic Functioning bit
 (37 5)  (145 245)  (145 245)  LC_2 Logic Functioning bit
 (38 5)  (146 245)  (146 245)  LC_2 Logic Functioning bit
 (43 5)  (151 245)  (151 245)  LC_2 Logic Functioning bit
 (14 6)  (122 246)  (122 246)  routing T_2_15.bnr_op_4 <X> T_2_15.lc_trk_g1_4
 (17 6)  (125 246)  (125 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (126 246)  (126 246)  routing T_2_15.wire_logic_cluster/lc_5/out <X> T_2_15.lc_trk_g1_5
 (22 6)  (130 246)  (130 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (131 246)  (131 246)  routing T_2_15.sp4_v_b_23 <X> T_2_15.lc_trk_g1_7
 (24 6)  (132 246)  (132 246)  routing T_2_15.sp4_v_b_23 <X> T_2_15.lc_trk_g1_7
 (26 6)  (134 246)  (134 246)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (135 246)  (135 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 246)  (136 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 246)  (137 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 246)  (138 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 246)  (139 246)  routing T_2_15.lc_trk_g2_4 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 246)  (140 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 246)  (141 246)  routing T_2_15.lc_trk_g2_4 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (148 246)  (148 246)  LC_3 Logic Functioning bit
 (41 6)  (149 246)  (149 246)  LC_3 Logic Functioning bit
 (42 6)  (150 246)  (150 246)  LC_3 Logic Functioning bit
 (43 6)  (151 246)  (151 246)  LC_3 Logic Functioning bit
 (14 7)  (122 247)  (122 247)  routing T_2_15.bnr_op_4 <X> T_2_15.lc_trk_g1_4
 (17 7)  (125 247)  (125 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (28 7)  (136 247)  (136 247)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 247)  (137 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 247)  (138 247)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (144 247)  (144 247)  LC_3 Logic Functioning bit
 (37 7)  (145 247)  (145 247)  LC_3 Logic Functioning bit
 (38 7)  (146 247)  (146 247)  LC_3 Logic Functioning bit
 (39 7)  (147 247)  (147 247)  LC_3 Logic Functioning bit
 (17 8)  (125 248)  (125 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (126 248)  (126 248)  routing T_2_15.bnl_op_1 <X> T_2_15.lc_trk_g2_1
 (25 8)  (133 248)  (133 248)  routing T_2_15.sp12_v_t_1 <X> T_2_15.lc_trk_g2_2
 (18 9)  (126 249)  (126 249)  routing T_2_15.bnl_op_1 <X> T_2_15.lc_trk_g2_1
 (22 9)  (130 249)  (130 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (132 249)  (132 249)  routing T_2_15.sp12_v_t_1 <X> T_2_15.lc_trk_g2_2
 (25 9)  (133 249)  (133 249)  routing T_2_15.sp12_v_t_1 <X> T_2_15.lc_trk_g2_2
 (14 10)  (122 250)  (122 250)  routing T_2_15.sp4_v_t_17 <X> T_2_15.lc_trk_g2_4
 (15 10)  (123 250)  (123 250)  routing T_2_15.sp4_v_t_32 <X> T_2_15.lc_trk_g2_5
 (16 10)  (124 250)  (124 250)  routing T_2_15.sp4_v_t_32 <X> T_2_15.lc_trk_g2_5
 (17 10)  (125 250)  (125 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (130 250)  (130 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (131 250)  (131 250)  routing T_2_15.sp4_v_b_47 <X> T_2_15.lc_trk_g2_7
 (24 10)  (132 250)  (132 250)  routing T_2_15.sp4_v_b_47 <X> T_2_15.lc_trk_g2_7
 (26 10)  (134 250)  (134 250)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (135 250)  (135 250)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 250)  (137 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 250)  (138 250)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 250)  (140 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 250)  (141 250)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 250)  (144 250)  LC_5 Logic Functioning bit
 (37 10)  (145 250)  (145 250)  LC_5 Logic Functioning bit
 (38 10)  (146 250)  (146 250)  LC_5 Logic Functioning bit
 (39 10)  (147 250)  (147 250)  LC_5 Logic Functioning bit
 (7 11)  (115 251)  (115 251)  Column buffer control bit: LH_colbuf_cntl_2

 (8 11)  (116 251)  (116 251)  routing T_2_15.sp4_h_r_1 <X> T_2_15.sp4_v_t_42
 (9 11)  (117 251)  (117 251)  routing T_2_15.sp4_h_r_1 <X> T_2_15.sp4_v_t_42
 (10 11)  (118 251)  (118 251)  routing T_2_15.sp4_h_r_1 <X> T_2_15.sp4_v_t_42
 (16 11)  (124 251)  (124 251)  routing T_2_15.sp4_v_t_17 <X> T_2_15.lc_trk_g2_4
 (17 11)  (125 251)  (125 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (27 11)  (135 251)  (135 251)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 251)  (136 251)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 251)  (137 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 251)  (138 251)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (139 251)  (139 251)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (145 251)  (145 251)  LC_5 Logic Functioning bit
 (39 11)  (147 251)  (147 251)  LC_5 Logic Functioning bit
 (40 11)  (148 251)  (148 251)  LC_5 Logic Functioning bit
 (42 11)  (150 251)  (150 251)  LC_5 Logic Functioning bit
 (7 12)  (115 252)  (115 252)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (125 252)  (125 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (126 252)  (126 252)  routing T_2_15.wire_logic_cluster/lc_1/out <X> T_2_15.lc_trk_g3_1
 (19 12)  (127 252)  (127 252)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (26 12)  (134 252)  (134 252)  routing T_2_15.lc_trk_g0_4 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (136 252)  (136 252)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 252)  (137 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 252)  (138 252)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 252)  (139 252)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 252)  (140 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (144 252)  (144 252)  LC_6 Logic Functioning bit
 (39 12)  (147 252)  (147 252)  LC_6 Logic Functioning bit
 (41 12)  (149 252)  (149 252)  LC_6 Logic Functioning bit
 (42 12)  (150 252)  (150 252)  LC_6 Logic Functioning bit
 (50 12)  (158 252)  (158 252)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (137 253)  (137 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (138 253)  (138 253)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (144 253)  (144 253)  LC_6 Logic Functioning bit
 (39 13)  (147 253)  (147 253)  LC_6 Logic Functioning bit
 (41 13)  (149 253)  (149 253)  LC_6 Logic Functioning bit
 (42 13)  (150 253)  (150 253)  LC_6 Logic Functioning bit
 (46 13)  (154 253)  (154 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (3 14)  (111 254)  (111 254)  routing T_2_15.sp12_v_b_1 <X> T_2_15.sp12_v_t_22
 (7 14)  (115 254)  (115 254)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (129 254)  (129 254)  routing T_2_15.sp4_v_t_26 <X> T_2_15.lc_trk_g3_7
 (22 14)  (130 254)  (130 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (131 254)  (131 254)  routing T_2_15.sp4_v_t_26 <X> T_2_15.lc_trk_g3_7
 (26 14)  (134 254)  (134 254)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.wire_logic_cluster/lc_7/in_0
 (31 14)  (139 254)  (139 254)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 254)  (140 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (142 254)  (142 254)  routing T_2_15.lc_trk_g1_5 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (143 254)  (143 254)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.input_2_7
 (36 14)  (144 254)  (144 254)  LC_7 Logic Functioning bit
 (37 14)  (145 254)  (145 254)  LC_7 Logic Functioning bit
 (38 14)  (146 254)  (146 254)  LC_7 Logic Functioning bit
 (43 14)  (151 254)  (151 254)  LC_7 Logic Functioning bit
 (51 14)  (159 254)  (159 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (115 255)  (115 255)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (123 255)  (123 255)  routing T_2_15.sp4_v_t_33 <X> T_2_15.lc_trk_g3_4
 (16 15)  (124 255)  (124 255)  routing T_2_15.sp4_v_t_33 <X> T_2_15.lc_trk_g3_4
 (17 15)  (125 255)  (125 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (129 255)  (129 255)  routing T_2_15.sp4_v_t_26 <X> T_2_15.lc_trk_g3_7
 (29 15)  (137 255)  (137 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (140 255)  (140 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (141 255)  (141 255)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.input_2_7
 (35 15)  (143 255)  (143 255)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.input_2_7
 (36 15)  (144 255)  (144 255)  LC_7 Logic Functioning bit
 (37 15)  (145 255)  (145 255)  LC_7 Logic Functioning bit
 (39 15)  (147 255)  (147 255)  LC_7 Logic Functioning bit
 (42 15)  (150 255)  (150 255)  LC_7 Logic Functioning bit
 (47 15)  (155 255)  (155 255)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_3_15

 (11 0)  (173 240)  (173 240)  routing T_3_15.sp4_v_t_43 <X> T_3_15.sp4_v_b_2
 (13 0)  (175 240)  (175 240)  routing T_3_15.sp4_v_t_43 <X> T_3_15.sp4_v_b_2
 (17 0)  (179 240)  (179 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (183 240)  (183 240)  routing T_3_15.sp4_v_b_11 <X> T_3_15.lc_trk_g0_3
 (22 0)  (184 240)  (184 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (185 240)  (185 240)  routing T_3_15.sp4_v_b_11 <X> T_3_15.lc_trk_g0_3
 (29 0)  (191 240)  (191 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 240)  (192 240)  routing T_3_15.lc_trk_g0_5 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 240)  (194 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (197 240)  (197 240)  routing T_3_15.lc_trk_g2_6 <X> T_3_15.input_2_0
 (36 0)  (198 240)  (198 240)  LC_0 Logic Functioning bit
 (39 0)  (201 240)  (201 240)  LC_0 Logic Functioning bit
 (41 0)  (203 240)  (203 240)  LC_0 Logic Functioning bit
 (42 0)  (204 240)  (204 240)  LC_0 Logic Functioning bit
 (44 0)  (206 240)  (206 240)  LC_0 Logic Functioning bit
 (53 0)  (215 240)  (215 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (18 1)  (180 241)  (180 241)  routing T_3_15.sp4_r_v_b_34 <X> T_3_15.lc_trk_g0_1
 (21 1)  (183 241)  (183 241)  routing T_3_15.sp4_v_b_11 <X> T_3_15.lc_trk_g0_3
 (32 1)  (194 241)  (194 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (195 241)  (195 241)  routing T_3_15.lc_trk_g2_6 <X> T_3_15.input_2_0
 (35 1)  (197 241)  (197 241)  routing T_3_15.lc_trk_g2_6 <X> T_3_15.input_2_0
 (36 1)  (198 241)  (198 241)  LC_0 Logic Functioning bit
 (39 1)  (201 241)  (201 241)  LC_0 Logic Functioning bit
 (41 1)  (203 241)  (203 241)  LC_0 Logic Functioning bit
 (42 1)  (204 241)  (204 241)  LC_0 Logic Functioning bit
 (49 1)  (211 241)  (211 241)  Carry_In_Mux bit 

 (3 2)  (165 242)  (165 242)  routing T_3_15.sp12_h_r_0 <X> T_3_15.sp12_h_l_23
 (16 2)  (178 242)  (178 242)  routing T_3_15.sp4_v_b_5 <X> T_3_15.lc_trk_g0_5
 (17 2)  (179 242)  (179 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (180 242)  (180 242)  routing T_3_15.sp4_v_b_5 <X> T_3_15.lc_trk_g0_5
 (27 2)  (189 242)  (189 242)  routing T_3_15.lc_trk_g1_7 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 242)  (191 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 242)  (192 242)  routing T_3_15.lc_trk_g1_7 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 242)  (194 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (197 242)  (197 242)  routing T_3_15.lc_trk_g1_6 <X> T_3_15.input_2_1
 (36 2)  (198 242)  (198 242)  LC_1 Logic Functioning bit
 (39 2)  (201 242)  (201 242)  LC_1 Logic Functioning bit
 (41 2)  (203 242)  (203 242)  LC_1 Logic Functioning bit
 (42 2)  (204 242)  (204 242)  LC_1 Logic Functioning bit
 (44 2)  (206 242)  (206 242)  LC_1 Logic Functioning bit
 (3 3)  (165 243)  (165 243)  routing T_3_15.sp12_h_r_0 <X> T_3_15.sp12_h_l_23
 (11 3)  (173 243)  (173 243)  routing T_3_15.sp4_h_r_2 <X> T_3_15.sp4_h_l_39
 (30 3)  (192 243)  (192 243)  routing T_3_15.lc_trk_g1_7 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 243)  (194 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (196 243)  (196 243)  routing T_3_15.lc_trk_g1_6 <X> T_3_15.input_2_1
 (35 3)  (197 243)  (197 243)  routing T_3_15.lc_trk_g1_6 <X> T_3_15.input_2_1
 (36 3)  (198 243)  (198 243)  LC_1 Logic Functioning bit
 (39 3)  (201 243)  (201 243)  LC_1 Logic Functioning bit
 (41 3)  (203 243)  (203 243)  LC_1 Logic Functioning bit
 (42 3)  (204 243)  (204 243)  LC_1 Logic Functioning bit
 (8 4)  (170 244)  (170 244)  routing T_3_15.sp4_v_b_4 <X> T_3_15.sp4_h_r_4
 (9 4)  (171 244)  (171 244)  routing T_3_15.sp4_v_b_4 <X> T_3_15.sp4_h_r_4
 (14 4)  (176 244)  (176 244)  routing T_3_15.sp4_h_r_8 <X> T_3_15.lc_trk_g1_0
 (17 4)  (179 244)  (179 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (190 244)  (190 244)  routing T_3_15.lc_trk_g2_3 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 244)  (191 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 244)  (194 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 244)  (198 244)  LC_2 Logic Functioning bit
 (39 4)  (201 244)  (201 244)  LC_2 Logic Functioning bit
 (41 4)  (203 244)  (203 244)  LC_2 Logic Functioning bit
 (42 4)  (204 244)  (204 244)  LC_2 Logic Functioning bit
 (44 4)  (206 244)  (206 244)  LC_2 Logic Functioning bit
 (53 4)  (215 244)  (215 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (177 245)  (177 245)  routing T_3_15.sp4_h_r_8 <X> T_3_15.lc_trk_g1_0
 (16 5)  (178 245)  (178 245)  routing T_3_15.sp4_h_r_8 <X> T_3_15.lc_trk_g1_0
 (17 5)  (179 245)  (179 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (30 5)  (192 245)  (192 245)  routing T_3_15.lc_trk_g2_3 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 245)  (194 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (196 245)  (196 245)  routing T_3_15.lc_trk_g1_1 <X> T_3_15.input_2_2
 (36 5)  (198 245)  (198 245)  LC_2 Logic Functioning bit
 (39 5)  (201 245)  (201 245)  LC_2 Logic Functioning bit
 (41 5)  (203 245)  (203 245)  LC_2 Logic Functioning bit
 (42 5)  (204 245)  (204 245)  LC_2 Logic Functioning bit
 (21 6)  (183 246)  (183 246)  routing T_3_15.sp4_v_b_7 <X> T_3_15.lc_trk_g1_7
 (22 6)  (184 246)  (184 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (185 246)  (185 246)  routing T_3_15.sp4_v_b_7 <X> T_3_15.lc_trk_g1_7
 (25 6)  (187 246)  (187 246)  routing T_3_15.sp4_h_r_14 <X> T_3_15.lc_trk_g1_6
 (27 6)  (189 246)  (189 246)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (190 246)  (190 246)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 246)  (191 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (194 246)  (194 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 246)  (198 246)  LC_3 Logic Functioning bit
 (39 6)  (201 246)  (201 246)  LC_3 Logic Functioning bit
 (41 6)  (203 246)  (203 246)  LC_3 Logic Functioning bit
 (42 6)  (204 246)  (204 246)  LC_3 Logic Functioning bit
 (44 6)  (206 246)  (206 246)  LC_3 Logic Functioning bit
 (46 6)  (208 246)  (208 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (184 247)  (184 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (185 247)  (185 247)  routing T_3_15.sp4_h_r_14 <X> T_3_15.lc_trk_g1_6
 (24 7)  (186 247)  (186 247)  routing T_3_15.sp4_h_r_14 <X> T_3_15.lc_trk_g1_6
 (32 7)  (194 247)  (194 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 247)  (197 247)  routing T_3_15.lc_trk_g0_3 <X> T_3_15.input_2_3
 (36 7)  (198 247)  (198 247)  LC_3 Logic Functioning bit
 (39 7)  (201 247)  (201 247)  LC_3 Logic Functioning bit
 (41 7)  (203 247)  (203 247)  LC_3 Logic Functioning bit
 (42 7)  (204 247)  (204 247)  LC_3 Logic Functioning bit
 (5 8)  (167 248)  (167 248)  routing T_3_15.sp4_v_b_6 <X> T_3_15.sp4_h_r_6
 (11 8)  (173 248)  (173 248)  routing T_3_15.sp4_h_l_39 <X> T_3_15.sp4_v_b_8
 (13 8)  (175 248)  (175 248)  routing T_3_15.sp4_h_l_39 <X> T_3_15.sp4_v_b_8
 (22 8)  (184 248)  (184 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (185 248)  (185 248)  routing T_3_15.sp12_v_b_11 <X> T_3_15.lc_trk_g2_3
 (25 8)  (187 248)  (187 248)  routing T_3_15.sp4_h_r_34 <X> T_3_15.lc_trk_g2_2
 (27 8)  (189 248)  (189 248)  routing T_3_15.lc_trk_g1_0 <X> T_3_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 248)  (191 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 248)  (194 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (198 248)  (198 248)  LC_4 Logic Functioning bit
 (39 8)  (201 248)  (201 248)  LC_4 Logic Functioning bit
 (41 8)  (203 248)  (203 248)  LC_4 Logic Functioning bit
 (42 8)  (204 248)  (204 248)  LC_4 Logic Functioning bit
 (44 8)  (206 248)  (206 248)  LC_4 Logic Functioning bit
 (51 8)  (213 248)  (213 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (168 249)  (168 249)  routing T_3_15.sp4_v_b_6 <X> T_3_15.sp4_h_r_6
 (12 9)  (174 249)  (174 249)  routing T_3_15.sp4_h_l_39 <X> T_3_15.sp4_v_b_8
 (22 9)  (184 249)  (184 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (185 249)  (185 249)  routing T_3_15.sp4_h_r_34 <X> T_3_15.lc_trk_g2_2
 (24 9)  (186 249)  (186 249)  routing T_3_15.sp4_h_r_34 <X> T_3_15.lc_trk_g2_2
 (32 9)  (194 249)  (194 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (195 249)  (195 249)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.input_2_4
 (34 9)  (196 249)  (196 249)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.input_2_4
 (35 9)  (197 249)  (197 249)  routing T_3_15.lc_trk_g3_3 <X> T_3_15.input_2_4
 (36 9)  (198 249)  (198 249)  LC_4 Logic Functioning bit
 (39 9)  (201 249)  (201 249)  LC_4 Logic Functioning bit
 (41 9)  (203 249)  (203 249)  LC_4 Logic Functioning bit
 (42 9)  (204 249)  (204 249)  LC_4 Logic Functioning bit
 (52 9)  (214 249)  (214 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (19 10)  (181 250)  (181 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (187 250)  (187 250)  routing T_3_15.sp4_h_r_46 <X> T_3_15.lc_trk_g2_6
 (28 10)  (190 250)  (190 250)  routing T_3_15.lc_trk_g2_2 <X> T_3_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 250)  (191 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 250)  (194 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (198 250)  (198 250)  LC_5 Logic Functioning bit
 (39 10)  (201 250)  (201 250)  LC_5 Logic Functioning bit
 (41 10)  (203 250)  (203 250)  LC_5 Logic Functioning bit
 (42 10)  (204 250)  (204 250)  LC_5 Logic Functioning bit
 (44 10)  (206 250)  (206 250)  LC_5 Logic Functioning bit
 (14 11)  (176 251)  (176 251)  routing T_3_15.sp4_h_l_17 <X> T_3_15.lc_trk_g2_4
 (15 11)  (177 251)  (177 251)  routing T_3_15.sp4_h_l_17 <X> T_3_15.lc_trk_g2_4
 (16 11)  (178 251)  (178 251)  routing T_3_15.sp4_h_l_17 <X> T_3_15.lc_trk_g2_4
 (17 11)  (179 251)  (179 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (184 251)  (184 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (185 251)  (185 251)  routing T_3_15.sp4_h_r_46 <X> T_3_15.lc_trk_g2_6
 (24 11)  (186 251)  (186 251)  routing T_3_15.sp4_h_r_46 <X> T_3_15.lc_trk_g2_6
 (25 11)  (187 251)  (187 251)  routing T_3_15.sp4_h_r_46 <X> T_3_15.lc_trk_g2_6
 (30 11)  (192 251)  (192 251)  routing T_3_15.lc_trk_g2_2 <X> T_3_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 251)  (194 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (195 251)  (195 251)  routing T_3_15.lc_trk_g3_0 <X> T_3_15.input_2_5
 (34 11)  (196 251)  (196 251)  routing T_3_15.lc_trk_g3_0 <X> T_3_15.input_2_5
 (36 11)  (198 251)  (198 251)  LC_5 Logic Functioning bit
 (39 11)  (201 251)  (201 251)  LC_5 Logic Functioning bit
 (41 11)  (203 251)  (203 251)  LC_5 Logic Functioning bit
 (42 11)  (204 251)  (204 251)  LC_5 Logic Functioning bit
 (52 11)  (214 251)  (214 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (166 252)  (166 252)  routing T_3_15.sp4_v_t_36 <X> T_3_15.sp4_v_b_9
 (6 12)  (168 252)  (168 252)  routing T_3_15.sp4_v_t_36 <X> T_3_15.sp4_v_b_9
 (7 12)  (169 252)  (169 252)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (176 252)  (176 252)  routing T_3_15.sp4_h_r_40 <X> T_3_15.lc_trk_g3_0
 (16 12)  (178 252)  (178 252)  routing T_3_15.sp12_v_t_14 <X> T_3_15.lc_trk_g3_1
 (17 12)  (179 252)  (179 252)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (183 252)  (183 252)  routing T_3_15.sp4_h_r_35 <X> T_3_15.lc_trk_g3_3
 (22 12)  (184 252)  (184 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (185 252)  (185 252)  routing T_3_15.sp4_h_r_35 <X> T_3_15.lc_trk_g3_3
 (24 12)  (186 252)  (186 252)  routing T_3_15.sp4_h_r_35 <X> T_3_15.lc_trk_g3_3
 (29 12)  (191 252)  (191 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 252)  (194 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (198 252)  (198 252)  LC_6 Logic Functioning bit
 (37 12)  (199 252)  (199 252)  LC_6 Logic Functioning bit
 (38 12)  (200 252)  (200 252)  LC_6 Logic Functioning bit
 (39 12)  (201 252)  (201 252)  LC_6 Logic Functioning bit
 (44 12)  (206 252)  (206 252)  LC_6 Logic Functioning bit
 (51 12)  (213 252)  (213 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (173 253)  (173 253)  routing T_3_15.sp4_h_l_46 <X> T_3_15.sp4_h_r_11
 (14 13)  (176 253)  (176 253)  routing T_3_15.sp4_h_r_40 <X> T_3_15.lc_trk_g3_0
 (15 13)  (177 253)  (177 253)  routing T_3_15.sp4_h_r_40 <X> T_3_15.lc_trk_g3_0
 (16 13)  (178 253)  (178 253)  routing T_3_15.sp4_h_r_40 <X> T_3_15.lc_trk_g3_0
 (17 13)  (179 253)  (179 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (180 253)  (180 253)  routing T_3_15.sp12_v_t_14 <X> T_3_15.lc_trk_g3_1
 (19 13)  (181 253)  (181 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (40 13)  (202 253)  (202 253)  LC_6 Logic Functioning bit
 (41 13)  (203 253)  (203 253)  LC_6 Logic Functioning bit
 (42 13)  (204 253)  (204 253)  LC_6 Logic Functioning bit
 (43 13)  (205 253)  (205 253)  LC_6 Logic Functioning bit
 (52 13)  (214 253)  (214 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (3 14)  (165 254)  (165 254)  routing T_3_15.sp12_h_r_1 <X> T_3_15.sp12_v_t_22
 (7 14)  (169 254)  (169 254)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (173 254)  (173 254)  routing T_3_15.sp4_v_b_3 <X> T_3_15.sp4_v_t_46
 (13 14)  (175 254)  (175 254)  routing T_3_15.sp4_v_b_3 <X> T_3_15.sp4_v_t_46
 (28 14)  (190 254)  (190 254)  routing T_3_15.lc_trk_g2_4 <X> T_3_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 254)  (191 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 254)  (192 254)  routing T_3_15.lc_trk_g2_4 <X> T_3_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (194 254)  (194 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (198 254)  (198 254)  LC_7 Logic Functioning bit
 (37 14)  (199 254)  (199 254)  LC_7 Logic Functioning bit
 (38 14)  (200 254)  (200 254)  LC_7 Logic Functioning bit
 (39 14)  (201 254)  (201 254)  LC_7 Logic Functioning bit
 (44 14)  (206 254)  (206 254)  LC_7 Logic Functioning bit
 (51 14)  (213 254)  (213 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (165 255)  (165 255)  routing T_3_15.sp12_h_r_1 <X> T_3_15.sp12_v_t_22
 (7 15)  (169 255)  (169 255)  Column buffer control bit: LH_colbuf_cntl_6

 (40 15)  (202 255)  (202 255)  LC_7 Logic Functioning bit
 (41 15)  (203 255)  (203 255)  LC_7 Logic Functioning bit
 (42 15)  (204 255)  (204 255)  LC_7 Logic Functioning bit
 (43 15)  (205 255)  (205 255)  LC_7 Logic Functioning bit
 (52 15)  (214 255)  (214 255)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_4_15

 (27 0)  (243 240)  (243 240)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 240)  (244 240)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 240)  (245 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 240)  (246 240)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (35 0)  (251 240)  (251 240)  routing T_4_15.lc_trk_g1_5 <X> T_4_15.input_2_0
 (44 0)  (260 240)  (260 240)  LC_0 Logic Functioning bit
 (4 1)  (220 241)  (220 241)  routing T_4_15.sp4_v_t_42 <X> T_4_15.sp4_h_r_0
 (30 1)  (246 241)  (246 241)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (248 241)  (248 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (250 241)  (250 241)  routing T_4_15.lc_trk_g1_5 <X> T_4_15.input_2_0
 (0 2)  (216 242)  (216 242)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (1 2)  (217 242)  (217 242)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (2 2)  (218 242)  (218 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (244 242)  (244 242)  routing T_4_15.lc_trk_g2_0 <X> T_4_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 242)  (245 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 242)  (248 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 242)  (252 242)  LC_1 Logic Functioning bit
 (39 2)  (255 242)  (255 242)  LC_1 Logic Functioning bit
 (41 2)  (257 242)  (257 242)  LC_1 Logic Functioning bit
 (42 2)  (258 242)  (258 242)  LC_1 Logic Functioning bit
 (44 2)  (260 242)  (260 242)  LC_1 Logic Functioning bit
 (45 2)  (261 242)  (261 242)  LC_1 Logic Functioning bit
 (0 3)  (216 243)  (216 243)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (32 3)  (248 243)  (248 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (249 243)  (249 243)  routing T_4_15.lc_trk_g2_1 <X> T_4_15.input_2_1
 (36 3)  (252 243)  (252 243)  LC_1 Logic Functioning bit
 (39 3)  (255 243)  (255 243)  LC_1 Logic Functioning bit
 (41 3)  (257 243)  (257 243)  LC_1 Logic Functioning bit
 (42 3)  (258 243)  (258 243)  LC_1 Logic Functioning bit
 (46 3)  (262 243)  (262 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (264 243)  (264 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (216 244)  (216 244)  routing T_4_15.glb_netwk_5 <X> T_4_15.wire_logic_cluster/lc_7/cen
 (1 4)  (217 244)  (217 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (28 4)  (244 244)  (244 244)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 244)  (245 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 244)  (248 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 244)  (252 244)  LC_2 Logic Functioning bit
 (39 4)  (255 244)  (255 244)  LC_2 Logic Functioning bit
 (41 4)  (257 244)  (257 244)  LC_2 Logic Functioning bit
 (42 4)  (258 244)  (258 244)  LC_2 Logic Functioning bit
 (44 4)  (260 244)  (260 244)  LC_2 Logic Functioning bit
 (45 4)  (261 244)  (261 244)  LC_2 Logic Functioning bit
 (9 5)  (225 245)  (225 245)  routing T_4_15.sp4_v_t_41 <X> T_4_15.sp4_v_b_4
 (30 5)  (246 245)  (246 245)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (248 245)  (248 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (249 245)  (249 245)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.input_2_2
 (34 5)  (250 245)  (250 245)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.input_2_2
 (36 5)  (252 245)  (252 245)  LC_2 Logic Functioning bit
 (39 5)  (255 245)  (255 245)  LC_2 Logic Functioning bit
 (41 5)  (257 245)  (257 245)  LC_2 Logic Functioning bit
 (42 5)  (258 245)  (258 245)  LC_2 Logic Functioning bit
 (46 5)  (262 245)  (262 245)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (264 245)  (264 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (221 246)  (221 246)  routing T_4_15.sp4_v_t_38 <X> T_4_15.sp4_h_l_38
 (17 6)  (233 246)  (233 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (241 246)  (241 246)  routing T_4_15.sp4_h_l_11 <X> T_4_15.lc_trk_g1_6
 (28 6)  (244 246)  (244 246)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 246)  (245 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 246)  (246 246)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 246)  (248 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 246)  (252 246)  LC_3 Logic Functioning bit
 (39 6)  (255 246)  (255 246)  LC_3 Logic Functioning bit
 (41 6)  (257 246)  (257 246)  LC_3 Logic Functioning bit
 (42 6)  (258 246)  (258 246)  LC_3 Logic Functioning bit
 (44 6)  (260 246)  (260 246)  LC_3 Logic Functioning bit
 (45 6)  (261 246)  (261 246)  LC_3 Logic Functioning bit
 (6 7)  (222 247)  (222 247)  routing T_4_15.sp4_v_t_38 <X> T_4_15.sp4_h_l_38
 (18 7)  (234 247)  (234 247)  routing T_4_15.sp4_r_v_b_29 <X> T_4_15.lc_trk_g1_5
 (22 7)  (238 247)  (238 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (239 247)  (239 247)  routing T_4_15.sp4_h_l_11 <X> T_4_15.lc_trk_g1_6
 (24 7)  (240 247)  (240 247)  routing T_4_15.sp4_h_l_11 <X> T_4_15.lc_trk_g1_6
 (25 7)  (241 247)  (241 247)  routing T_4_15.sp4_h_l_11 <X> T_4_15.lc_trk_g1_6
 (30 7)  (246 247)  (246 247)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (248 247)  (248 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (249 247)  (249 247)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.input_2_3
 (34 7)  (250 247)  (250 247)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.input_2_3
 (35 7)  (251 247)  (251 247)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.input_2_3
 (36 7)  (252 247)  (252 247)  LC_3 Logic Functioning bit
 (39 7)  (255 247)  (255 247)  LC_3 Logic Functioning bit
 (41 7)  (257 247)  (257 247)  LC_3 Logic Functioning bit
 (42 7)  (258 247)  (258 247)  LC_3 Logic Functioning bit
 (46 7)  (262 247)  (262 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (264 247)  (264 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (10 8)  (226 248)  (226 248)  routing T_4_15.sp4_v_t_39 <X> T_4_15.sp4_h_r_7
 (14 8)  (230 248)  (230 248)  routing T_4_15.bnl_op_0 <X> T_4_15.lc_trk_g2_0
 (16 8)  (232 248)  (232 248)  routing T_4_15.sp4_v_b_33 <X> T_4_15.lc_trk_g2_1
 (17 8)  (233 248)  (233 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (234 248)  (234 248)  routing T_4_15.sp4_v_b_33 <X> T_4_15.lc_trk_g2_1
 (21 8)  (237 248)  (237 248)  routing T_4_15.sp4_v_t_22 <X> T_4_15.lc_trk_g2_3
 (22 8)  (238 248)  (238 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (239 248)  (239 248)  routing T_4_15.sp4_v_t_22 <X> T_4_15.lc_trk_g2_3
 (25 8)  (241 248)  (241 248)  routing T_4_15.sp4_h_r_42 <X> T_4_15.lc_trk_g2_2
 (28 8)  (244 248)  (244 248)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 248)  (245 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 248)  (246 248)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 248)  (248 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 248)  (252 248)  LC_4 Logic Functioning bit
 (39 8)  (255 248)  (255 248)  LC_4 Logic Functioning bit
 (41 8)  (257 248)  (257 248)  LC_4 Logic Functioning bit
 (42 8)  (258 248)  (258 248)  LC_4 Logic Functioning bit
 (44 8)  (260 248)  (260 248)  LC_4 Logic Functioning bit
 (45 8)  (261 248)  (261 248)  LC_4 Logic Functioning bit
 (47 8)  (263 248)  (263 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (267 248)  (267 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (230 249)  (230 249)  routing T_4_15.bnl_op_0 <X> T_4_15.lc_trk_g2_0
 (17 9)  (233 249)  (233 249)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (234 249)  (234 249)  routing T_4_15.sp4_v_b_33 <X> T_4_15.lc_trk_g2_1
 (21 9)  (237 249)  (237 249)  routing T_4_15.sp4_v_t_22 <X> T_4_15.lc_trk_g2_3
 (22 9)  (238 249)  (238 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (239 249)  (239 249)  routing T_4_15.sp4_h_r_42 <X> T_4_15.lc_trk_g2_2
 (24 9)  (240 249)  (240 249)  routing T_4_15.sp4_h_r_42 <X> T_4_15.lc_trk_g2_2
 (25 9)  (241 249)  (241 249)  routing T_4_15.sp4_h_r_42 <X> T_4_15.lc_trk_g2_2
 (30 9)  (246 249)  (246 249)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (248 249)  (248 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (249 249)  (249 249)  routing T_4_15.lc_trk_g3_3 <X> T_4_15.input_2_4
 (34 9)  (250 249)  (250 249)  routing T_4_15.lc_trk_g3_3 <X> T_4_15.input_2_4
 (35 9)  (251 249)  (251 249)  routing T_4_15.lc_trk_g3_3 <X> T_4_15.input_2_4
 (36 9)  (252 249)  (252 249)  LC_4 Logic Functioning bit
 (39 9)  (255 249)  (255 249)  LC_4 Logic Functioning bit
 (41 9)  (257 249)  (257 249)  LC_4 Logic Functioning bit
 (42 9)  (258 249)  (258 249)  LC_4 Logic Functioning bit
 (11 10)  (227 250)  (227 250)  routing T_4_15.sp4_v_b_0 <X> T_4_15.sp4_v_t_45
 (13 10)  (229 250)  (229 250)  routing T_4_15.sp4_v_b_0 <X> T_4_15.sp4_v_t_45
 (14 10)  (230 250)  (230 250)  routing T_4_15.sp4_h_r_44 <X> T_4_15.lc_trk_g2_4
 (21 10)  (237 250)  (237 250)  routing T_4_15.sp4_h_r_39 <X> T_4_15.lc_trk_g2_7
 (22 10)  (238 250)  (238 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (239 250)  (239 250)  routing T_4_15.sp4_h_r_39 <X> T_4_15.lc_trk_g2_7
 (24 10)  (240 250)  (240 250)  routing T_4_15.sp4_h_r_39 <X> T_4_15.lc_trk_g2_7
 (25 10)  (241 250)  (241 250)  routing T_4_15.sp4_h_r_38 <X> T_4_15.lc_trk_g2_6
 (28 10)  (244 250)  (244 250)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 250)  (245 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 250)  (248 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (252 250)  (252 250)  LC_5 Logic Functioning bit
 (39 10)  (255 250)  (255 250)  LC_5 Logic Functioning bit
 (41 10)  (257 250)  (257 250)  LC_5 Logic Functioning bit
 (42 10)  (258 250)  (258 250)  LC_5 Logic Functioning bit
 (44 10)  (260 250)  (260 250)  LC_5 Logic Functioning bit
 (45 10)  (261 250)  (261 250)  LC_5 Logic Functioning bit
 (46 10)  (262 250)  (262 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (230 251)  (230 251)  routing T_4_15.sp4_h_r_44 <X> T_4_15.lc_trk_g2_4
 (15 11)  (231 251)  (231 251)  routing T_4_15.sp4_h_r_44 <X> T_4_15.lc_trk_g2_4
 (16 11)  (232 251)  (232 251)  routing T_4_15.sp4_h_r_44 <X> T_4_15.lc_trk_g2_4
 (17 11)  (233 251)  (233 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (238 251)  (238 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (239 251)  (239 251)  routing T_4_15.sp4_h_r_38 <X> T_4_15.lc_trk_g2_6
 (24 11)  (240 251)  (240 251)  routing T_4_15.sp4_h_r_38 <X> T_4_15.lc_trk_g2_6
 (30 11)  (246 251)  (246 251)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (248 251)  (248 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (249 251)  (249 251)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.input_2_5
 (34 11)  (250 251)  (250 251)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.input_2_5
 (36 11)  (252 251)  (252 251)  LC_5 Logic Functioning bit
 (39 11)  (255 251)  (255 251)  LC_5 Logic Functioning bit
 (41 11)  (257 251)  (257 251)  LC_5 Logic Functioning bit
 (42 11)  (258 251)  (258 251)  LC_5 Logic Functioning bit
 (46 11)  (262 251)  (262 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (269 251)  (269 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (221 252)  (221 252)  routing T_4_15.sp4_v_t_44 <X> T_4_15.sp4_h_r_9
 (7 12)  (223 252)  (223 252)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (230 252)  (230 252)  routing T_4_15.sp4_h_r_40 <X> T_4_15.lc_trk_g3_0
 (17 12)  (233 252)  (233 252)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (234 252)  (234 252)  routing T_4_15.bnl_op_1 <X> T_4_15.lc_trk_g3_1
 (21 12)  (237 252)  (237 252)  routing T_4_15.bnl_op_3 <X> T_4_15.lc_trk_g3_3
 (22 12)  (238 252)  (238 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (241 252)  (241 252)  routing T_4_15.bnl_op_2 <X> T_4_15.lc_trk_g3_2
 (27 12)  (243 252)  (243 252)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 252)  (244 252)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 252)  (245 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 252)  (246 252)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 252)  (248 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (251 252)  (251 252)  routing T_4_15.lc_trk_g2_4 <X> T_4_15.input_2_6
 (36 12)  (252 252)  (252 252)  LC_6 Logic Functioning bit
 (39 12)  (255 252)  (255 252)  LC_6 Logic Functioning bit
 (41 12)  (257 252)  (257 252)  LC_6 Logic Functioning bit
 (42 12)  (258 252)  (258 252)  LC_6 Logic Functioning bit
 (44 12)  (260 252)  (260 252)  LC_6 Logic Functioning bit
 (45 12)  (261 252)  (261 252)  LC_6 Logic Functioning bit
 (47 12)  (263 252)  (263 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (230 253)  (230 253)  routing T_4_15.sp4_h_r_40 <X> T_4_15.lc_trk_g3_0
 (15 13)  (231 253)  (231 253)  routing T_4_15.sp4_h_r_40 <X> T_4_15.lc_trk_g3_0
 (16 13)  (232 253)  (232 253)  routing T_4_15.sp4_h_r_40 <X> T_4_15.lc_trk_g3_0
 (17 13)  (233 253)  (233 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (234 253)  (234 253)  routing T_4_15.bnl_op_1 <X> T_4_15.lc_trk_g3_1
 (21 13)  (237 253)  (237 253)  routing T_4_15.bnl_op_3 <X> T_4_15.lc_trk_g3_3
 (22 13)  (238 253)  (238 253)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (241 253)  (241 253)  routing T_4_15.bnl_op_2 <X> T_4_15.lc_trk_g3_2
 (32 13)  (248 253)  (248 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (249 253)  (249 253)  routing T_4_15.lc_trk_g2_4 <X> T_4_15.input_2_6
 (36 13)  (252 253)  (252 253)  LC_6 Logic Functioning bit
 (39 13)  (255 253)  (255 253)  LC_6 Logic Functioning bit
 (41 13)  (257 253)  (257 253)  LC_6 Logic Functioning bit
 (42 13)  (258 253)  (258 253)  LC_6 Logic Functioning bit
 (0 14)  (216 254)  (216 254)  routing T_4_15.glb_netwk_6 <X> T_4_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 254)  (217 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (223 254)  (223 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (230 254)  (230 254)  routing T_4_15.sp4_h_r_36 <X> T_4_15.lc_trk_g3_4
 (15 14)  (231 254)  (231 254)  routing T_4_15.sp4_h_l_16 <X> T_4_15.lc_trk_g3_5
 (16 14)  (232 254)  (232 254)  routing T_4_15.sp4_h_l_16 <X> T_4_15.lc_trk_g3_5
 (17 14)  (233 254)  (233 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (243 254)  (243 254)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 254)  (244 254)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 254)  (245 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 254)  (246 254)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 254)  (248 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (251 254)  (251 254)  routing T_4_15.lc_trk_g1_6 <X> T_4_15.input_2_7
 (36 14)  (252 254)  (252 254)  LC_7 Logic Functioning bit
 (39 14)  (255 254)  (255 254)  LC_7 Logic Functioning bit
 (41 14)  (257 254)  (257 254)  LC_7 Logic Functioning bit
 (42 14)  (258 254)  (258 254)  LC_7 Logic Functioning bit
 (44 14)  (260 254)  (260 254)  LC_7 Logic Functioning bit
 (45 14)  (261 254)  (261 254)  LC_7 Logic Functioning bit
 (51 14)  (267 254)  (267 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (216 255)  (216 255)  routing T_4_15.glb_netwk_6 <X> T_4_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (223 255)  (223 255)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (231 255)  (231 255)  routing T_4_15.sp4_h_r_36 <X> T_4_15.lc_trk_g3_4
 (16 15)  (232 255)  (232 255)  routing T_4_15.sp4_h_r_36 <X> T_4_15.lc_trk_g3_4
 (17 15)  (233 255)  (233 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (234 255)  (234 255)  routing T_4_15.sp4_h_l_16 <X> T_4_15.lc_trk_g3_5
 (22 15)  (238 255)  (238 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (241 255)  (241 255)  routing T_4_15.sp4_r_v_b_46 <X> T_4_15.lc_trk_g3_6
 (32 15)  (248 255)  (248 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (250 255)  (250 255)  routing T_4_15.lc_trk_g1_6 <X> T_4_15.input_2_7
 (35 15)  (251 255)  (251 255)  routing T_4_15.lc_trk_g1_6 <X> T_4_15.input_2_7
 (36 15)  (252 255)  (252 255)  LC_7 Logic Functioning bit
 (39 15)  (255 255)  (255 255)  LC_7 Logic Functioning bit
 (41 15)  (257 255)  (257 255)  LC_7 Logic Functioning bit
 (42 15)  (258 255)  (258 255)  LC_7 Logic Functioning bit
 (48 15)  (264 255)  (264 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_15

 (14 0)  (284 240)  (284 240)  routing T_5_15.sp4_h_r_8 <X> T_5_15.lc_trk_g0_0
 (17 0)  (287 240)  (287 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (292 240)  (292 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (294 240)  (294 240)  routing T_5_15.bot_op_3 <X> T_5_15.lc_trk_g0_3
 (29 0)  (299 240)  (299 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 240)  (302 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (306 240)  (306 240)  LC_0 Logic Functioning bit
 (37 0)  (307 240)  (307 240)  LC_0 Logic Functioning bit
 (38 0)  (308 240)  (308 240)  LC_0 Logic Functioning bit
 (45 0)  (315 240)  (315 240)  LC_0 Logic Functioning bit
 (15 1)  (285 241)  (285 241)  routing T_5_15.sp4_h_r_8 <X> T_5_15.lc_trk_g0_0
 (16 1)  (286 241)  (286 241)  routing T_5_15.sp4_h_r_8 <X> T_5_15.lc_trk_g0_0
 (17 1)  (287 241)  (287 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (288 241)  (288 241)  routing T_5_15.sp4_r_v_b_34 <X> T_5_15.lc_trk_g0_1
 (22 1)  (292 241)  (292 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (295 241)  (295 241)  routing T_5_15.sp4_r_v_b_33 <X> T_5_15.lc_trk_g0_2
 (27 1)  (297 241)  (297 241)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 241)  (298 241)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 241)  (299 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (301 241)  (301 241)  routing T_5_15.lc_trk_g0_3 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 241)  (302 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (303 241)  (303 241)  routing T_5_15.lc_trk_g3_3 <X> T_5_15.input_2_0
 (34 1)  (304 241)  (304 241)  routing T_5_15.lc_trk_g3_3 <X> T_5_15.input_2_0
 (35 1)  (305 241)  (305 241)  routing T_5_15.lc_trk_g3_3 <X> T_5_15.input_2_0
 (36 1)  (306 241)  (306 241)  LC_0 Logic Functioning bit
 (38 1)  (308 241)  (308 241)  LC_0 Logic Functioning bit
 (47 1)  (317 241)  (317 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (270 242)  (270 242)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (1 2)  (271 242)  (271 242)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (2 2)  (272 242)  (272 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (285 242)  (285 242)  routing T_5_15.bot_op_5 <X> T_5_15.lc_trk_g0_5
 (17 2)  (287 242)  (287 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (292 242)  (292 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (294 242)  (294 242)  routing T_5_15.bot_op_7 <X> T_5_15.lc_trk_g0_7
 (29 2)  (299 242)  (299 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 242)  (300 242)  routing T_5_15.lc_trk_g0_4 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (301 242)  (301 242)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 242)  (302 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 242)  (303 242)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (305 242)  (305 242)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.input_2_1
 (40 2)  (310 242)  (310 242)  LC_1 Logic Functioning bit
 (0 3)  (270 243)  (270 243)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (15 3)  (285 243)  (285 243)  routing T_5_15.bot_op_4 <X> T_5_15.lc_trk_g0_4
 (17 3)  (287 243)  (287 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (292 243)  (292 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (294 243)  (294 243)  routing T_5_15.bot_op_6 <X> T_5_15.lc_trk_g0_6
 (26 3)  (296 243)  (296 243)  routing T_5_15.lc_trk_g1_2 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 243)  (297 243)  routing T_5_15.lc_trk_g1_2 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 243)  (299 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (302 243)  (302 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (303 243)  (303 243)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.input_2_1
 (34 3)  (304 243)  (304 243)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.input_2_1
 (1 4)  (271 244)  (271 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (292 244)  (292 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (299 244)  (299 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 244)  (300 244)  routing T_5_15.lc_trk_g0_5 <X> T_5_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (302 244)  (302 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 244)  (303 244)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (307 244)  (307 244)  LC_2 Logic Functioning bit
 (50 4)  (320 244)  (320 244)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (270 245)  (270 245)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_7/cen
 (1 5)  (271 245)  (271 245)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_7/cen
 (22 5)  (292 245)  (292 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (294 245)  (294 245)  routing T_5_15.bot_op_2 <X> T_5_15.lc_trk_g1_2
 (27 5)  (297 245)  (297 245)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 245)  (298 245)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 245)  (299 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (26 6)  (296 246)  (296 246)  routing T_5_15.lc_trk_g0_7 <X> T_5_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (299 246)  (299 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (301 246)  (301 246)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 246)  (302 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (52 6)  (322 246)  (322 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (296 247)  (296 247)  routing T_5_15.lc_trk_g0_7 <X> T_5_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 247)  (299 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (301 247)  (301 247)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (302 247)  (302 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (303 247)  (303 247)  routing T_5_15.lc_trk_g2_3 <X> T_5_15.input_2_3
 (35 7)  (305 247)  (305 247)  routing T_5_15.lc_trk_g2_3 <X> T_5_15.input_2_3
 (41 7)  (311 247)  (311 247)  LC_3 Logic Functioning bit
 (17 8)  (287 248)  (287 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (292 248)  (292 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (293 248)  (293 248)  routing T_5_15.sp4_h_r_27 <X> T_5_15.lc_trk_g2_3
 (24 8)  (294 248)  (294 248)  routing T_5_15.sp4_h_r_27 <X> T_5_15.lc_trk_g2_3
 (27 8)  (297 248)  (297 248)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 248)  (298 248)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 248)  (299 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 248)  (300 248)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 248)  (302 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 248)  (303 248)  routing T_5_15.lc_trk_g3_2 <X> T_5_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 248)  (304 248)  routing T_5_15.lc_trk_g3_2 <X> T_5_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 248)  (306 248)  LC_4 Logic Functioning bit
 (50 8)  (320 248)  (320 248)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (276 249)  (276 249)  routing T_5_15.sp4_h_l_43 <X> T_5_15.sp4_h_r_6
 (21 9)  (291 249)  (291 249)  routing T_5_15.sp4_h_r_27 <X> T_5_15.lc_trk_g2_3
 (22 9)  (292 249)  (292 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (295 249)  (295 249)  routing T_5_15.sp4_r_v_b_34 <X> T_5_15.lc_trk_g2_2
 (26 9)  (296 249)  (296 249)  routing T_5_15.lc_trk_g0_2 <X> T_5_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 249)  (299 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 249)  (300 249)  routing T_5_15.lc_trk_g3_6 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (301 249)  (301 249)  routing T_5_15.lc_trk_g3_2 <X> T_5_15.wire_logic_cluster/lc_4/in_3
 (28 10)  (298 250)  (298 250)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 250)  (299 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (301 250)  (301 250)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 250)  (302 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 250)  (303 250)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 250)  (306 250)  LC_5 Logic Functioning bit
 (37 10)  (307 250)  (307 250)  LC_5 Logic Functioning bit
 (38 10)  (308 250)  (308 250)  LC_5 Logic Functioning bit
 (39 10)  (309 250)  (309 250)  LC_5 Logic Functioning bit
 (41 10)  (311 250)  (311 250)  LC_5 Logic Functioning bit
 (42 10)  (312 250)  (312 250)  LC_5 Logic Functioning bit
 (43 10)  (313 250)  (313 250)  LC_5 Logic Functioning bit
 (46 10)  (316 250)  (316 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (320 250)  (320 250)  Cascade bit: LH_LC05_inmux02_5

 (7 11)  (277 251)  (277 251)  Column buffer control bit: LH_colbuf_cntl_2

 (16 11)  (286 251)  (286 251)  routing T_5_15.sp12_v_b_12 <X> T_5_15.lc_trk_g2_4
 (17 11)  (287 251)  (287 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (292 251)  (292 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (295 251)  (295 251)  routing T_5_15.sp4_r_v_b_38 <X> T_5_15.lc_trk_g2_6
 (28 11)  (298 251)  (298 251)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 251)  (299 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 251)  (300 251)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (301 251)  (301 251)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (306 251)  (306 251)  LC_5 Logic Functioning bit
 (37 11)  (307 251)  (307 251)  LC_5 Logic Functioning bit
 (38 11)  (308 251)  (308 251)  LC_5 Logic Functioning bit
 (39 11)  (309 251)  (309 251)  LC_5 Logic Functioning bit
 (42 11)  (312 251)  (312 251)  LC_5 Logic Functioning bit
 (43 11)  (313 251)  (313 251)  LC_5 Logic Functioning bit
 (53 11)  (323 251)  (323 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (7 12)  (277 252)  (277 252)  Column buffer control bit: LH_colbuf_cntl_5

 (15 12)  (285 252)  (285 252)  routing T_5_15.sp4_v_t_28 <X> T_5_15.lc_trk_g3_1
 (16 12)  (286 252)  (286 252)  routing T_5_15.sp4_v_t_28 <X> T_5_15.lc_trk_g3_1
 (17 12)  (287 252)  (287 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (291 252)  (291 252)  routing T_5_15.wire_logic_cluster/lc_3/out <X> T_5_15.lc_trk_g3_3
 (22 12)  (292 252)  (292 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (295 252)  (295 252)  routing T_5_15.wire_logic_cluster/lc_2/out <X> T_5_15.lc_trk_g3_2
 (32 12)  (302 252)  (302 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 252)  (303 252)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 252)  (306 252)  LC_6 Logic Functioning bit
 (37 12)  (307 252)  (307 252)  LC_6 Logic Functioning bit
 (38 12)  (308 252)  (308 252)  LC_6 Logic Functioning bit
 (39 12)  (309 252)  (309 252)  LC_6 Logic Functioning bit
 (42 12)  (312 252)  (312 252)  LC_6 Logic Functioning bit
 (43 12)  (313 252)  (313 252)  LC_6 Logic Functioning bit
 (50 12)  (320 252)  (320 252)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (292 253)  (292 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (306 253)  (306 253)  LC_6 Logic Functioning bit
 (37 13)  (307 253)  (307 253)  LC_6 Logic Functioning bit
 (38 13)  (308 253)  (308 253)  LC_6 Logic Functioning bit
 (39 13)  (309 253)  (309 253)  LC_6 Logic Functioning bit
 (42 13)  (312 253)  (312 253)  LC_6 Logic Functioning bit
 (43 13)  (313 253)  (313 253)  LC_6 Logic Functioning bit
 (47 13)  (317 253)  (317 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (323 253)  (323 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (270 254)  (270 254)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 254)  (271 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (7 14)  (277 254)  (277 254)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (278 254)  (278 254)  routing T_5_15.sp4_h_r_2 <X> T_5_15.sp4_h_l_47
 (10 14)  (280 254)  (280 254)  routing T_5_15.sp4_h_r_2 <X> T_5_15.sp4_h_l_47
 (17 14)  (287 254)  (287 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (288 254)  (288 254)  routing T_5_15.wire_logic_cluster/lc_5/out <X> T_5_15.lc_trk_g3_5
 (0 15)  (270 255)  (270 255)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (271 255)  (271 255)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (277 255)  (277 255)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (284 255)  (284 255)  routing T_5_15.sp4_h_l_17 <X> T_5_15.lc_trk_g3_4
 (15 15)  (285 255)  (285 255)  routing T_5_15.sp4_h_l_17 <X> T_5_15.lc_trk_g3_4
 (16 15)  (286 255)  (286 255)  routing T_5_15.sp4_h_l_17 <X> T_5_15.lc_trk_g3_4
 (17 15)  (287 255)  (287 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (292 255)  (292 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (293 255)  (293 255)  routing T_5_15.sp4_h_r_30 <X> T_5_15.lc_trk_g3_6
 (24 15)  (294 255)  (294 255)  routing T_5_15.sp4_h_r_30 <X> T_5_15.lc_trk_g3_6
 (25 15)  (295 255)  (295 255)  routing T_5_15.sp4_h_r_30 <X> T_5_15.lc_trk_g3_6


RAM_Tile_6_15

 (4 4)  (328 244)  (328 244)  routing T_6_15.sp4_h_l_44 <X> T_6_15.sp4_v_b_3
 (6 4)  (330 244)  (330 244)  routing T_6_15.sp4_h_l_44 <X> T_6_15.sp4_v_b_3
 (11 4)  (335 244)  (335 244)  routing T_6_15.sp4_h_l_46 <X> T_6_15.sp4_v_b_5
 (13 4)  (337 244)  (337 244)  routing T_6_15.sp4_h_l_46 <X> T_6_15.sp4_v_b_5
 (5 5)  (329 245)  (329 245)  routing T_6_15.sp4_h_l_44 <X> T_6_15.sp4_v_b_3
 (12 5)  (336 245)  (336 245)  routing T_6_15.sp4_h_l_46 <X> T_6_15.sp4_v_b_5
 (5 12)  (329 252)  (329 252)  routing T_6_15.sp4_v_b_9 <X> T_6_15.sp4_h_r_9
 (8 12)  (332 252)  (332 252)  routing T_6_15.sp4_h_l_39 <X> T_6_15.sp4_h_r_10
 (10 12)  (334 252)  (334 252)  routing T_6_15.sp4_h_l_39 <X> T_6_15.sp4_h_r_10
 (6 13)  (330 253)  (330 253)  routing T_6_15.sp4_v_b_9 <X> T_6_15.sp4_h_r_9


LogicTile_7_15

 (22 0)  (388 240)  (388 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (389 240)  (389 240)  routing T_7_15.sp12_h_r_11 <X> T_7_15.lc_trk_g0_3
 (27 0)  (393 240)  (393 240)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 240)  (395 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (397 240)  (397 240)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 240)  (398 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (400 240)  (400 240)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 240)  (401 240)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.input_2_0
 (40 0)  (406 240)  (406 240)  LC_0 Logic Functioning bit
 (14 1)  (380 241)  (380 241)  routing T_7_15.top_op_0 <X> T_7_15.lc_trk_g0_0
 (15 1)  (381 241)  (381 241)  routing T_7_15.top_op_0 <X> T_7_15.lc_trk_g0_0
 (17 1)  (383 241)  (383 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 1)  (395 241)  (395 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 241)  (396 241)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 241)  (397 241)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 241)  (398 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (47 1)  (413 241)  (413 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (366 242)  (366 242)  routing T_7_15.glb_netwk_7 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (1 2)  (367 242)  (367 242)  routing T_7_15.glb_netwk_7 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (368 242)  (368 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 242)  (380 242)  routing T_7_15.wire_logic_cluster/lc_4/out <X> T_7_15.lc_trk_g0_4
 (0 3)  (366 243)  (366 243)  routing T_7_15.glb_netwk_7 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (17 3)  (383 243)  (383 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (366 244)  (366 244)  routing T_7_15.glb_netwk_5 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (1 4)  (367 244)  (367 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (15 5)  (381 245)  (381 245)  routing T_7_15.sp4_v_t_5 <X> T_7_15.lc_trk_g1_0
 (16 5)  (382 245)  (382 245)  routing T_7_15.sp4_v_t_5 <X> T_7_15.lc_trk_g1_0
 (17 5)  (383 245)  (383 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (388 245)  (388 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (390 245)  (390 245)  routing T_7_15.top_op_2 <X> T_7_15.lc_trk_g1_2
 (25 5)  (391 245)  (391 245)  routing T_7_15.top_op_2 <X> T_7_15.lc_trk_g1_2
 (2 6)  (368 246)  (368 246)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 6)  (371 246)  (371 246)  routing T_7_15.sp4_v_t_38 <X> T_7_15.sp4_h_l_38
 (6 7)  (372 247)  (372 247)  routing T_7_15.sp4_v_t_38 <X> T_7_15.sp4_h_l_38
 (22 7)  (388 247)  (388 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (390 247)  (390 247)  routing T_7_15.top_op_6 <X> T_7_15.lc_trk_g1_6
 (25 7)  (391 247)  (391 247)  routing T_7_15.top_op_6 <X> T_7_15.lc_trk_g1_6
 (15 8)  (381 248)  (381 248)  routing T_7_15.sp4_v_t_28 <X> T_7_15.lc_trk_g2_1
 (16 8)  (382 248)  (382 248)  routing T_7_15.sp4_v_t_28 <X> T_7_15.lc_trk_g2_1
 (17 8)  (383 248)  (383 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (32 8)  (398 248)  (398 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 248)  (399 248)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 248)  (400 248)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 248)  (402 248)  LC_4 Logic Functioning bit
 (37 8)  (403 248)  (403 248)  LC_4 Logic Functioning bit
 (38 8)  (404 248)  (404 248)  LC_4 Logic Functioning bit
 (39 8)  (405 248)  (405 248)  LC_4 Logic Functioning bit
 (45 8)  (411 248)  (411 248)  LC_4 Logic Functioning bit
 (31 9)  (397 249)  (397 249)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 249)  (402 249)  LC_4 Logic Functioning bit
 (37 9)  (403 249)  (403 249)  LC_4 Logic Functioning bit
 (38 9)  (404 249)  (404 249)  LC_4 Logic Functioning bit
 (39 9)  (405 249)  (405 249)  LC_4 Logic Functioning bit
 (21 10)  (387 250)  (387 250)  routing T_7_15.sp4_h_l_34 <X> T_7_15.lc_trk_g2_7
 (22 10)  (388 250)  (388 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (389 250)  (389 250)  routing T_7_15.sp4_h_l_34 <X> T_7_15.lc_trk_g2_7
 (24 10)  (390 250)  (390 250)  routing T_7_15.sp4_h_l_34 <X> T_7_15.lc_trk_g2_7
 (26 10)  (392 250)  (392 250)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (393 250)  (393 250)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (394 250)  (394 250)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 250)  (395 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (398 250)  (398 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 250)  (399 250)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (400 250)  (400 250)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (406 250)  (406 250)  LC_5 Logic Functioning bit
 (21 11)  (387 251)  (387 251)  routing T_7_15.sp4_h_l_34 <X> T_7_15.lc_trk_g2_7
 (26 11)  (392 251)  (392 251)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (394 251)  (394 251)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 251)  (395 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (396 251)  (396 251)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (398 251)  (398 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (401 251)  (401 251)  routing T_7_15.lc_trk_g0_3 <X> T_7_15.input_2_5
 (7 12)  (373 252)  (373 252)  Column buffer control bit: LH_colbuf_cntl_5

 (15 12)  (381 252)  (381 252)  routing T_7_15.sp4_h_r_41 <X> T_7_15.lc_trk_g3_1
 (16 12)  (382 252)  (382 252)  routing T_7_15.sp4_h_r_41 <X> T_7_15.lc_trk_g3_1
 (17 12)  (383 252)  (383 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (384 252)  (384 252)  routing T_7_15.sp4_h_r_41 <X> T_7_15.lc_trk_g3_1
 (21 12)  (387 252)  (387 252)  routing T_7_15.sp4_h_r_43 <X> T_7_15.lc_trk_g3_3
 (22 12)  (388 252)  (388 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (389 252)  (389 252)  routing T_7_15.sp4_h_r_43 <X> T_7_15.lc_trk_g3_3
 (24 12)  (390 252)  (390 252)  routing T_7_15.sp4_h_r_43 <X> T_7_15.lc_trk_g3_3
 (25 12)  (391 252)  (391 252)  routing T_7_15.sp4_h_r_42 <X> T_7_15.lc_trk_g3_2
 (26 12)  (392 252)  (392 252)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (394 252)  (394 252)  routing T_7_15.lc_trk_g2_1 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 252)  (395 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (398 252)  (398 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (400 252)  (400 252)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (47 12)  (413 252)  (413 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (416 252)  (416 252)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (384 253)  (384 253)  routing T_7_15.sp4_h_r_41 <X> T_7_15.lc_trk_g3_1
 (21 13)  (387 253)  (387 253)  routing T_7_15.sp4_h_r_43 <X> T_7_15.lc_trk_g3_3
 (22 13)  (388 253)  (388 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (389 253)  (389 253)  routing T_7_15.sp4_h_r_42 <X> T_7_15.lc_trk_g3_2
 (24 13)  (390 253)  (390 253)  routing T_7_15.sp4_h_r_42 <X> T_7_15.lc_trk_g3_2
 (25 13)  (391 253)  (391 253)  routing T_7_15.sp4_h_r_42 <X> T_7_15.lc_trk_g3_2
 (27 13)  (393 253)  (393 253)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 253)  (394 253)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 253)  (395 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (43 13)  (409 253)  (409 253)  LC_6 Logic Functioning bit
 (0 14)  (366 254)  (366 254)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 254)  (367 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (373 254)  (373 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (381 254)  (381 254)  routing T_7_15.sp4_h_l_24 <X> T_7_15.lc_trk_g3_5
 (16 14)  (382 254)  (382 254)  routing T_7_15.sp4_h_l_24 <X> T_7_15.lc_trk_g3_5
 (17 14)  (383 254)  (383 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (384 254)  (384 254)  routing T_7_15.sp4_h_l_24 <X> T_7_15.lc_trk_g3_5
 (0 15)  (366 255)  (366 255)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (373 255)  (373 255)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_8_15

 (17 2)  (437 242)  (437 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (438 242)  (438 242)  routing T_8_15.bnr_op_5 <X> T_8_15.lc_trk_g0_5
 (28 2)  (448 242)  (448 242)  routing T_8_15.lc_trk_g2_0 <X> T_8_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 242)  (449 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 242)  (451 242)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 242)  (452 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (454 242)  (454 242)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 242)  (456 242)  LC_1 Logic Functioning bit
 (38 2)  (458 242)  (458 242)  LC_1 Logic Functioning bit
 (40 2)  (460 242)  (460 242)  LC_1 Logic Functioning bit
 (41 2)  (461 242)  (461 242)  LC_1 Logic Functioning bit
 (42 2)  (462 242)  (462 242)  LC_1 Logic Functioning bit
 (43 2)  (463 242)  (463 242)  LC_1 Logic Functioning bit
 (18 3)  (438 243)  (438 243)  routing T_8_15.bnr_op_5 <X> T_8_15.lc_trk_g0_5
 (22 3)  (442 243)  (442 243)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (36 3)  (456 243)  (456 243)  LC_1 Logic Functioning bit
 (38 3)  (458 243)  (458 243)  LC_1 Logic Functioning bit
 (40 3)  (460 243)  (460 243)  LC_1 Logic Functioning bit
 (41 3)  (461 243)  (461 243)  LC_1 Logic Functioning bit
 (42 3)  (462 243)  (462 243)  LC_1 Logic Functioning bit
 (43 3)  (463 243)  (463 243)  LC_1 Logic Functioning bit
 (2 4)  (422 244)  (422 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 4)  (425 244)  (425 244)  routing T_8_15.sp4_v_t_38 <X> T_8_15.sp4_h_r_3
 (11 5)  (431 245)  (431 245)  routing T_8_15.sp4_h_l_44 <X> T_8_15.sp4_h_r_5
 (13 5)  (433 245)  (433 245)  routing T_8_15.sp4_h_l_44 <X> T_8_15.sp4_h_r_5
 (15 6)  (435 246)  (435 246)  routing T_8_15.bot_op_5 <X> T_8_15.lc_trk_g1_5
 (17 6)  (437 246)  (437 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (14 8)  (434 248)  (434 248)  routing T_8_15.rgt_op_0 <X> T_8_15.lc_trk_g2_0
 (21 8)  (441 248)  (441 248)  routing T_8_15.sp4_v_t_22 <X> T_8_15.lc_trk_g2_3
 (22 8)  (442 248)  (442 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (443 248)  (443 248)  routing T_8_15.sp4_v_t_22 <X> T_8_15.lc_trk_g2_3
 (4 9)  (424 249)  (424 249)  routing T_8_15.sp4_h_l_47 <X> T_8_15.sp4_h_r_6
 (6 9)  (426 249)  (426 249)  routing T_8_15.sp4_h_l_47 <X> T_8_15.sp4_h_r_6
 (15 9)  (435 249)  (435 249)  routing T_8_15.rgt_op_0 <X> T_8_15.lc_trk_g2_0
 (17 9)  (437 249)  (437 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (441 249)  (441 249)  routing T_8_15.sp4_v_t_22 <X> T_8_15.lc_trk_g2_3
 (22 9)  (442 249)  (442 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (0 10)  (420 250)  (420 250)  routing T_8_15.glb_netwk_6 <X> T_8_15.glb2local_2
 (1 10)  (421 250)  (421 250)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (13 10)  (433 250)  (433 250)  routing T_8_15.sp4_h_r_8 <X> T_8_15.sp4_v_t_45
 (15 10)  (435 250)  (435 250)  routing T_8_15.rgt_op_5 <X> T_8_15.lc_trk_g2_5
 (17 10)  (437 250)  (437 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (438 250)  (438 250)  routing T_8_15.rgt_op_5 <X> T_8_15.lc_trk_g2_5
 (26 10)  (446 250)  (446 250)  routing T_8_15.lc_trk_g0_5 <X> T_8_15.wire_logic_cluster/lc_5/in_0
 (32 10)  (452 250)  (452 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 250)  (453 250)  routing T_8_15.lc_trk_g2_2 <X> T_8_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (460 250)  (460 250)  LC_5 Logic Functioning bit
 (42 10)  (462 250)  (462 250)  LC_5 Logic Functioning bit
 (1 11)  (421 251)  (421 251)  routing T_8_15.glb_netwk_6 <X> T_8_15.glb2local_2
 (12 11)  (432 251)  (432 251)  routing T_8_15.sp4_h_r_8 <X> T_8_15.sp4_v_t_45
 (29 11)  (449 251)  (449 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (451 251)  (451 251)  routing T_8_15.lc_trk_g2_2 <X> T_8_15.wire_logic_cluster/lc_5/in_3
 (41 11)  (461 251)  (461 251)  LC_5 Logic Functioning bit
 (43 11)  (463 251)  (463 251)  LC_5 Logic Functioning bit
 (8 12)  (428 252)  (428 252)  routing T_8_15.sp4_h_l_39 <X> T_8_15.sp4_h_r_10
 (10 12)  (430 252)  (430 252)  routing T_8_15.sp4_h_l_39 <X> T_8_15.sp4_h_r_10
 (7 14)  (427 254)  (427 254)  Column buffer control bit: LH_colbuf_cntl_7

 (26 14)  (446 254)  (446 254)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 254)  (447 254)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 254)  (449 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 254)  (450 254)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (451 254)  (451 254)  routing T_8_15.lc_trk_g0_6 <X> T_8_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 254)  (452 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (456 254)  (456 254)  LC_7 Logic Functioning bit
 (37 14)  (457 254)  (457 254)  LC_7 Logic Functioning bit
 (38 14)  (458 254)  (458 254)  LC_7 Logic Functioning bit
 (39 14)  (459 254)  (459 254)  LC_7 Logic Functioning bit
 (3 15)  (423 255)  (423 255)  routing T_8_15.sp12_h_l_22 <X> T_8_15.sp12_v_t_22
 (7 15)  (427 255)  (427 255)  Column buffer control bit: LH_colbuf_cntl_6

 (28 15)  (448 255)  (448 255)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 255)  (449 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (451 255)  (451 255)  routing T_8_15.lc_trk_g0_6 <X> T_8_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 255)  (452 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (453 255)  (453 255)  routing T_8_15.lc_trk_g2_3 <X> T_8_15.input_2_7
 (35 15)  (455 255)  (455 255)  routing T_8_15.lc_trk_g2_3 <X> T_8_15.input_2_7
 (36 15)  (456 255)  (456 255)  LC_7 Logic Functioning bit
 (37 15)  (457 255)  (457 255)  LC_7 Logic Functioning bit
 (38 15)  (458 255)  (458 255)  LC_7 Logic Functioning bit
 (39 15)  (459 255)  (459 255)  LC_7 Logic Functioning bit
 (43 15)  (463 255)  (463 255)  LC_7 Logic Functioning bit
 (46 15)  (466 255)  (466 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_9_15

 (14 0)  (488 240)  (488 240)  routing T_9_15.sp4_h_r_8 <X> T_9_15.lc_trk_g0_0
 (17 0)  (491 240)  (491 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (492 240)  (492 240)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g0_1
 (21 0)  (495 240)  (495 240)  routing T_9_15.sp4_v_b_11 <X> T_9_15.lc_trk_g0_3
 (22 0)  (496 240)  (496 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (497 240)  (497 240)  routing T_9_15.sp4_v_b_11 <X> T_9_15.lc_trk_g0_3
 (27 0)  (501 240)  (501 240)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 240)  (503 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 240)  (506 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (510 240)  (510 240)  LC_0 Logic Functioning bit
 (38 0)  (512 240)  (512 240)  LC_0 Logic Functioning bit
 (41 0)  (515 240)  (515 240)  LC_0 Logic Functioning bit
 (43 0)  (517 240)  (517 240)  LC_0 Logic Functioning bit
 (45 0)  (519 240)  (519 240)  LC_0 Logic Functioning bit
 (15 1)  (489 241)  (489 241)  routing T_9_15.sp4_h_r_8 <X> T_9_15.lc_trk_g0_0
 (16 1)  (490 241)  (490 241)  routing T_9_15.sp4_h_r_8 <X> T_9_15.lc_trk_g0_0
 (17 1)  (491 241)  (491 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (495 241)  (495 241)  routing T_9_15.sp4_v_b_11 <X> T_9_15.lc_trk_g0_3
 (26 1)  (500 241)  (500 241)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (501 241)  (501 241)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (502 241)  (502 241)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 241)  (503 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (505 241)  (505 241)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (510 241)  (510 241)  LC_0 Logic Functioning bit
 (37 1)  (511 241)  (511 241)  LC_0 Logic Functioning bit
 (38 1)  (512 241)  (512 241)  LC_0 Logic Functioning bit
 (39 1)  (513 241)  (513 241)  LC_0 Logic Functioning bit
 (40 1)  (514 241)  (514 241)  LC_0 Logic Functioning bit
 (42 1)  (516 241)  (516 241)  LC_0 Logic Functioning bit
 (0 2)  (474 242)  (474 242)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (1 2)  (475 242)  (475 242)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (476 242)  (476 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (501 242)  (501 242)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 242)  (503 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (504 242)  (504 242)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (505 242)  (505 242)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 242)  (506 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 242)  (507 242)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (508 242)  (508 242)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (510 242)  (510 242)  LC_1 Logic Functioning bit
 (38 2)  (512 242)  (512 242)  LC_1 Logic Functioning bit
 (43 2)  (517 242)  (517 242)  LC_1 Logic Functioning bit
 (45 2)  (519 242)  (519 242)  LC_1 Logic Functioning bit
 (48 2)  (522 242)  (522 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (474 243)  (474 243)  routing T_9_15.glb_netwk_7 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (11 3)  (485 243)  (485 243)  routing T_9_15.sp4_h_r_6 <X> T_9_15.sp4_h_l_39
 (13 3)  (487 243)  (487 243)  routing T_9_15.sp4_h_r_6 <X> T_9_15.sp4_h_l_39
 (26 3)  (500 243)  (500 243)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 243)  (503 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (505 243)  (505 243)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (506 243)  (506 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (510 243)  (510 243)  LC_1 Logic Functioning bit
 (37 3)  (511 243)  (511 243)  LC_1 Logic Functioning bit
 (38 3)  (512 243)  (512 243)  LC_1 Logic Functioning bit
 (42 3)  (516 243)  (516 243)  LC_1 Logic Functioning bit
 (9 4)  (483 244)  (483 244)  routing T_9_15.sp4_v_t_41 <X> T_9_15.sp4_h_r_4
 (14 4)  (488 244)  (488 244)  routing T_9_15.wire_logic_cluster/lc_0/out <X> T_9_15.lc_trk_g1_0
 (21 4)  (495 244)  (495 244)  routing T_9_15.wire_logic_cluster/lc_3/out <X> T_9_15.lc_trk_g1_3
 (22 4)  (496 244)  (496 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (491 245)  (491 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (16 6)  (490 246)  (490 246)  routing T_9_15.sp4_v_b_13 <X> T_9_15.lc_trk_g1_5
 (17 6)  (491 246)  (491 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (492 246)  (492 246)  routing T_9_15.sp4_v_b_13 <X> T_9_15.lc_trk_g1_5
 (26 6)  (500 246)  (500 246)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (503 246)  (503 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 246)  (506 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (508 246)  (508 246)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 246)  (510 246)  LC_3 Logic Functioning bit
 (37 6)  (511 246)  (511 246)  LC_3 Logic Functioning bit
 (38 6)  (512 246)  (512 246)  LC_3 Logic Functioning bit
 (39 6)  (513 246)  (513 246)  LC_3 Logic Functioning bit
 (42 6)  (516 246)  (516 246)  LC_3 Logic Functioning bit
 (43 6)  (517 246)  (517 246)  LC_3 Logic Functioning bit
 (45 6)  (519 246)  (519 246)  LC_3 Logic Functioning bit
 (14 7)  (488 247)  (488 247)  routing T_9_15.sp4_h_r_4 <X> T_9_15.lc_trk_g1_4
 (15 7)  (489 247)  (489 247)  routing T_9_15.sp4_h_r_4 <X> T_9_15.lc_trk_g1_4
 (16 7)  (490 247)  (490 247)  routing T_9_15.sp4_h_r_4 <X> T_9_15.lc_trk_g1_4
 (17 7)  (491 247)  (491 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (492 247)  (492 247)  routing T_9_15.sp4_v_b_13 <X> T_9_15.lc_trk_g1_5
 (27 7)  (501 247)  (501 247)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 247)  (503 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (505 247)  (505 247)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (506 247)  (506 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (507 247)  (507 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.input_2_3
 (34 7)  (508 247)  (508 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.input_2_3
 (35 7)  (509 247)  (509 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.input_2_3
 (38 7)  (512 247)  (512 247)  LC_3 Logic Functioning bit
 (39 7)  (513 247)  (513 247)  LC_3 Logic Functioning bit
 (53 7)  (527 247)  (527 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (13 9)  (487 249)  (487 249)  routing T_9_15.sp4_v_t_38 <X> T_9_15.sp4_h_r_8
 (22 9)  (496 249)  (496 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (497 249)  (497 249)  routing T_9_15.sp12_v_b_18 <X> T_9_15.lc_trk_g2_2
 (25 9)  (499 249)  (499 249)  routing T_9_15.sp12_v_b_18 <X> T_9_15.lc_trk_g2_2
 (2 10)  (476 250)  (476 250)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (17 10)  (491 250)  (491 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (492 250)  (492 250)  routing T_9_15.wire_logic_cluster/lc_5/out <X> T_9_15.lc_trk_g2_5
 (28 10)  (502 250)  (502 250)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 250)  (503 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (505 250)  (505 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 250)  (506 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (507 250)  (507 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (508 250)  (508 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (509 250)  (509 250)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.input_2_5
 (36 10)  (510 250)  (510 250)  LC_5 Logic Functioning bit
 (38 10)  (512 250)  (512 250)  LC_5 Logic Functioning bit
 (43 10)  (517 250)  (517 250)  LC_5 Logic Functioning bit
 (45 10)  (519 250)  (519 250)  LC_5 Logic Functioning bit
 (5 11)  (479 251)  (479 251)  routing T_9_15.sp4_h_l_43 <X> T_9_15.sp4_v_t_43
 (8 11)  (482 251)  (482 251)  routing T_9_15.sp4_h_r_1 <X> T_9_15.sp4_v_t_42
 (9 11)  (483 251)  (483 251)  routing T_9_15.sp4_h_r_1 <X> T_9_15.sp4_v_t_42
 (10 11)  (484 251)  (484 251)  routing T_9_15.sp4_h_r_1 <X> T_9_15.sp4_v_t_42
 (26 11)  (500 251)  (500 251)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 251)  (503 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 251)  (504 251)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (506 251)  (506 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (507 251)  (507 251)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.input_2_5
 (36 11)  (510 251)  (510 251)  LC_5 Logic Functioning bit
 (37 11)  (511 251)  (511 251)  LC_5 Logic Functioning bit
 (38 11)  (512 251)  (512 251)  LC_5 Logic Functioning bit
 (42 11)  (516 251)  (516 251)  LC_5 Logic Functioning bit
 (8 12)  (482 252)  (482 252)  routing T_9_15.sp4_v_b_4 <X> T_9_15.sp4_h_r_10
 (9 12)  (483 252)  (483 252)  routing T_9_15.sp4_v_b_4 <X> T_9_15.sp4_h_r_10
 (10 12)  (484 252)  (484 252)  routing T_9_15.sp4_v_b_4 <X> T_9_15.sp4_h_r_10
 (21 12)  (495 252)  (495 252)  routing T_9_15.rgt_op_3 <X> T_9_15.lc_trk_g3_3
 (22 12)  (496 252)  (496 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (498 252)  (498 252)  routing T_9_15.rgt_op_3 <X> T_9_15.lc_trk_g3_3
 (25 12)  (499 252)  (499 252)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g3_2
 (3 13)  (477 253)  (477 253)  routing T_9_15.sp12_h_l_22 <X> T_9_15.sp12_h_r_1
 (22 13)  (496 253)  (496 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (497 253)  (497 253)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g3_2
 (25 13)  (499 253)  (499 253)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g3_2
 (0 14)  (474 254)  (474 254)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 254)  (475 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (481 254)  (481 254)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (485 254)  (485 254)  routing T_9_15.sp4_h_l_43 <X> T_9_15.sp4_v_t_46
 (17 14)  (491 254)  (491 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (492 254)  (492 254)  routing T_9_15.bnl_op_5 <X> T_9_15.lc_trk_g3_5
 (21 14)  (495 254)  (495 254)  routing T_9_15.bnl_op_7 <X> T_9_15.lc_trk_g3_7
 (22 14)  (496 254)  (496 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (0 15)  (474 255)  (474 255)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (481 255)  (481 255)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (482 255)  (482 255)  routing T_9_15.sp4_h_r_10 <X> T_9_15.sp4_v_t_47
 (9 15)  (483 255)  (483 255)  routing T_9_15.sp4_h_r_10 <X> T_9_15.sp4_v_t_47
 (18 15)  (492 255)  (492 255)  routing T_9_15.bnl_op_5 <X> T_9_15.lc_trk_g3_5
 (21 15)  (495 255)  (495 255)  routing T_9_15.bnl_op_7 <X> T_9_15.lc_trk_g3_7


LogicTile_10_15

 (5 0)  (533 240)  (533 240)  routing T_10_15.sp4_h_l_44 <X> T_10_15.sp4_h_r_0
 (10 0)  (538 240)  (538 240)  routing T_10_15.sp4_v_t_45 <X> T_10_15.sp4_h_r_1
 (4 1)  (532 241)  (532 241)  routing T_10_15.sp4_h_l_44 <X> T_10_15.sp4_h_r_0
 (4 2)  (532 242)  (532 242)  routing T_10_15.sp4_v_b_4 <X> T_10_15.sp4_v_t_37
 (6 2)  (534 242)  (534 242)  routing T_10_15.sp4_v_b_4 <X> T_10_15.sp4_v_t_37
 (4 6)  (532 246)  (532 246)  routing T_10_15.sp4_v_b_3 <X> T_10_15.sp4_v_t_38
 (15 6)  (543 246)  (543 246)  routing T_10_15.lft_op_5 <X> T_10_15.lc_trk_g1_5
 (17 6)  (545 246)  (545 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (546 246)  (546 246)  routing T_10_15.lft_op_5 <X> T_10_15.lc_trk_g1_5
 (27 6)  (555 246)  (555 246)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 246)  (557 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 246)  (558 246)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 246)  (560 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 246)  (561 246)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (564 246)  (564 246)  LC_3 Logic Functioning bit
 (38 6)  (566 246)  (566 246)  LC_3 Logic Functioning bit
 (52 6)  (580 246)  (580 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (559 247)  (559 247)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (564 247)  (564 247)  LC_3 Logic Functioning bit
 (38 7)  (566 247)  (566 247)  LC_3 Logic Functioning bit
 (8 8)  (536 248)  (536 248)  routing T_10_15.sp4_v_b_1 <X> T_10_15.sp4_h_r_7
 (9 8)  (537 248)  (537 248)  routing T_10_15.sp4_v_b_1 <X> T_10_15.sp4_h_r_7
 (10 8)  (538 248)  (538 248)  routing T_10_15.sp4_v_b_1 <X> T_10_15.sp4_h_r_7
 (22 9)  (550 249)  (550 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (551 249)  (551 249)  routing T_10_15.sp4_v_b_42 <X> T_10_15.lc_trk_g2_2
 (24 9)  (552 249)  (552 249)  routing T_10_15.sp4_v_b_42 <X> T_10_15.lc_trk_g2_2
 (5 11)  (533 251)  (533 251)  routing T_10_15.sp4_h_l_43 <X> T_10_15.sp4_v_t_43
 (3 12)  (531 252)  (531 252)  routing T_10_15.sp12_v_b_1 <X> T_10_15.sp12_h_r_1
 (3 13)  (531 253)  (531 253)  routing T_10_15.sp12_v_b_1 <X> T_10_15.sp12_h_r_1
 (19 13)  (547 253)  (547 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (7 14)  (535 254)  (535 254)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (535 255)  (535 255)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (536 255)  (536 255)  routing T_10_15.sp4_h_l_47 <X> T_10_15.sp4_v_t_47


LogicTile_11_15

 (8 0)  (590 240)  (590 240)  routing T_11_15.sp4_v_b_7 <X> T_11_15.sp4_h_r_1
 (9 0)  (591 240)  (591 240)  routing T_11_15.sp4_v_b_7 <X> T_11_15.sp4_h_r_1
 (10 0)  (592 240)  (592 240)  routing T_11_15.sp4_v_b_7 <X> T_11_15.sp4_h_r_1
 (17 0)  (599 240)  (599 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (604 240)  (604 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (605 240)  (605 240)  routing T_11_15.sp12_h_l_16 <X> T_11_15.lc_trk_g0_3
 (5 1)  (587 241)  (587 241)  routing T_11_15.sp4_h_r_0 <X> T_11_15.sp4_v_b_0
 (8 1)  (590 241)  (590 241)  routing T_11_15.sp4_h_l_42 <X> T_11_15.sp4_v_b_1
 (9 1)  (591 241)  (591 241)  routing T_11_15.sp4_h_l_42 <X> T_11_15.sp4_v_b_1
 (10 1)  (592 241)  (592 241)  routing T_11_15.sp4_h_l_42 <X> T_11_15.sp4_v_b_1
 (21 1)  (603 241)  (603 241)  routing T_11_15.sp12_h_l_16 <X> T_11_15.lc_trk_g0_3
 (6 2)  (588 242)  (588 242)  routing T_11_15.sp4_h_l_42 <X> T_11_15.sp4_v_t_37
 (29 4)  (611 244)  (611 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (613 244)  (613 244)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (614 244)  (614 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (615 244)  (615 244)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (28 5)  (610 245)  (610 245)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 245)  (611 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (612 245)  (612 245)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (613 245)  (613 245)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (622 245)  (622 245)  LC_2 Logic Functioning bit
 (42 5)  (624 245)  (624 245)  LC_2 Logic Functioning bit
 (15 6)  (597 246)  (597 246)  routing T_11_15.sp4_h_r_13 <X> T_11_15.lc_trk_g1_5
 (16 6)  (598 246)  (598 246)  routing T_11_15.sp4_h_r_13 <X> T_11_15.lc_trk_g1_5
 (17 6)  (599 246)  (599 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (600 246)  (600 246)  routing T_11_15.sp4_h_r_13 <X> T_11_15.lc_trk_g1_5
 (26 6)  (608 246)  (608 246)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (610 246)  (610 246)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 246)  (611 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (612 246)  (612 246)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (614 246)  (614 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (615 246)  (615 246)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (618 246)  (618 246)  LC_3 Logic Functioning bit
 (50 6)  (632 246)  (632 246)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (587 247)  (587 247)  routing T_11_15.sp4_h_l_38 <X> T_11_15.sp4_v_t_38
 (16 7)  (598 247)  (598 247)  routing T_11_15.sp12_h_r_12 <X> T_11_15.lc_trk_g1_4
 (17 7)  (599 247)  (599 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (28 7)  (610 247)  (610 247)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (611 247)  (611 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (612 247)  (612 247)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (613 247)  (613 247)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (14 8)  (596 248)  (596 248)  routing T_11_15.sp4_h_r_40 <X> T_11_15.lc_trk_g2_0
 (15 8)  (597 248)  (597 248)  routing T_11_15.sp4_v_t_28 <X> T_11_15.lc_trk_g2_1
 (16 8)  (598 248)  (598 248)  routing T_11_15.sp4_v_t_28 <X> T_11_15.lc_trk_g2_1
 (17 8)  (599 248)  (599 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (608 248)  (608 248)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (609 248)  (609 248)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 248)  (611 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (612 248)  (612 248)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (613 248)  (613 248)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (614 248)  (614 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (615 248)  (615 248)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (616 248)  (616 248)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (618 248)  (618 248)  LC_4 Logic Functioning bit
 (37 8)  (619 248)  (619 248)  LC_4 Logic Functioning bit
 (38 8)  (620 248)  (620 248)  LC_4 Logic Functioning bit
 (50 8)  (632 248)  (632 248)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (594 249)  (594 249)  routing T_11_15.sp4_h_r_8 <X> T_11_15.sp4_v_b_8
 (14 9)  (596 249)  (596 249)  routing T_11_15.sp4_h_r_40 <X> T_11_15.lc_trk_g2_0
 (15 9)  (597 249)  (597 249)  routing T_11_15.sp4_h_r_40 <X> T_11_15.lc_trk_g2_0
 (16 9)  (598 249)  (598 249)  routing T_11_15.sp4_h_r_40 <X> T_11_15.lc_trk_g2_0
 (17 9)  (599 249)  (599 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (604 249)  (604 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (606 249)  (606 249)  routing T_11_15.tnl_op_2 <X> T_11_15.lc_trk_g2_2
 (25 9)  (607 249)  (607 249)  routing T_11_15.tnl_op_2 <X> T_11_15.lc_trk_g2_2
 (28 9)  (610 249)  (610 249)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 249)  (611 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (613 249)  (613 249)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (618 249)  (618 249)  LC_4 Logic Functioning bit
 (37 9)  (619 249)  (619 249)  LC_4 Logic Functioning bit
 (4 10)  (586 250)  (586 250)  routing T_11_15.sp4_h_r_6 <X> T_11_15.sp4_v_t_43
 (15 10)  (597 250)  (597 250)  routing T_11_15.tnl_op_5 <X> T_11_15.lc_trk_g2_5
 (17 10)  (599 250)  (599 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (603 250)  (603 250)  routing T_11_15.sp4_h_l_34 <X> T_11_15.lc_trk_g2_7
 (22 10)  (604 250)  (604 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (605 250)  (605 250)  routing T_11_15.sp4_h_l_34 <X> T_11_15.lc_trk_g2_7
 (24 10)  (606 250)  (606 250)  routing T_11_15.sp4_h_l_34 <X> T_11_15.lc_trk_g2_7
 (27 10)  (609 250)  (609 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 250)  (611 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 250)  (612 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (613 250)  (613 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (614 250)  (614 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (615 250)  (615 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (616 250)  (616 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (618 250)  (618 250)  LC_5 Logic Functioning bit
 (37 10)  (619 250)  (619 250)  LC_5 Logic Functioning bit
 (38 10)  (620 250)  (620 250)  LC_5 Logic Functioning bit
 (39 10)  (621 250)  (621 250)  LC_5 Logic Functioning bit
 (41 10)  (623 250)  (623 250)  LC_5 Logic Functioning bit
 (42 10)  (624 250)  (624 250)  LC_5 Logic Functioning bit
 (43 10)  (625 250)  (625 250)  LC_5 Logic Functioning bit
 (50 10)  (632 250)  (632 250)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (635 250)  (635 250)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (5 11)  (587 251)  (587 251)  routing T_11_15.sp4_h_r_6 <X> T_11_15.sp4_v_t_43
 (14 11)  (596 251)  (596 251)  routing T_11_15.tnl_op_4 <X> T_11_15.lc_trk_g2_4
 (15 11)  (597 251)  (597 251)  routing T_11_15.tnl_op_4 <X> T_11_15.lc_trk_g2_4
 (17 11)  (599 251)  (599 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (600 251)  (600 251)  routing T_11_15.tnl_op_5 <X> T_11_15.lc_trk_g2_5
 (21 11)  (603 251)  (603 251)  routing T_11_15.sp4_h_l_34 <X> T_11_15.lc_trk_g2_7
 (22 11)  (604 251)  (604 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (605 251)  (605 251)  routing T_11_15.sp4_v_b_46 <X> T_11_15.lc_trk_g2_6
 (24 11)  (606 251)  (606 251)  routing T_11_15.sp4_v_b_46 <X> T_11_15.lc_trk_g2_6
 (28 11)  (610 251)  (610 251)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (611 251)  (611 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (613 251)  (613 251)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (618 251)  (618 251)  LC_5 Logic Functioning bit
 (37 11)  (619 251)  (619 251)  LC_5 Logic Functioning bit
 (38 11)  (620 251)  (620 251)  LC_5 Logic Functioning bit
 (39 11)  (621 251)  (621 251)  LC_5 Logic Functioning bit
 (42 11)  (624 251)  (624 251)  LC_5 Logic Functioning bit
 (43 11)  (625 251)  (625 251)  LC_5 Logic Functioning bit
 (26 12)  (608 252)  (608 252)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (611 252)  (611 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (613 252)  (613 252)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (614 252)  (614 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 252)  (615 252)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (616 252)  (616 252)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (41 12)  (623 252)  (623 252)  LC_6 Logic Functioning bit
 (43 12)  (625 252)  (625 252)  LC_6 Logic Functioning bit
 (3 13)  (585 253)  (585 253)  routing T_11_15.sp12_h_l_22 <X> T_11_15.sp12_h_r_1
 (27 13)  (609 253)  (609 253)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (610 253)  (610 253)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (611 253)  (611 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (48 13)  (630 253)  (630 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (7 14)  (589 254)  (589 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (597 254)  (597 254)  routing T_11_15.sp12_v_t_2 <X> T_11_15.lc_trk_g3_5
 (17 14)  (599 254)  (599 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (600 254)  (600 254)  routing T_11_15.sp12_v_t_2 <X> T_11_15.lc_trk_g3_5
 (21 14)  (603 254)  (603 254)  routing T_11_15.sp12_v_b_7 <X> T_11_15.lc_trk_g3_7
 (22 14)  (604 254)  (604 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (606 254)  (606 254)  routing T_11_15.sp12_v_b_7 <X> T_11_15.lc_trk_g3_7
 (25 14)  (607 254)  (607 254)  routing T_11_15.sp4_h_r_38 <X> T_11_15.lc_trk_g3_6
 (7 15)  (589 255)  (589 255)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (596 255)  (596 255)  routing T_11_15.sp4_r_v_b_44 <X> T_11_15.lc_trk_g3_4
 (17 15)  (599 255)  (599 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (600 255)  (600 255)  routing T_11_15.sp12_v_t_2 <X> T_11_15.lc_trk_g3_5
 (21 15)  (603 255)  (603 255)  routing T_11_15.sp12_v_b_7 <X> T_11_15.lc_trk_g3_7
 (22 15)  (604 255)  (604 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (605 255)  (605 255)  routing T_11_15.sp4_h_r_38 <X> T_11_15.lc_trk_g3_6
 (24 15)  (606 255)  (606 255)  routing T_11_15.sp4_h_r_38 <X> T_11_15.lc_trk_g3_6


LogicTile_12_15

 (9 0)  (645 240)  (645 240)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_h_r_1
 (10 0)  (646 240)  (646 240)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_h_r_1
 (15 0)  (651 240)  (651 240)  routing T_12_15.sp4_h_r_1 <X> T_12_15.lc_trk_g0_1
 (16 0)  (652 240)  (652 240)  routing T_12_15.sp4_h_r_1 <X> T_12_15.lc_trk_g0_1
 (17 0)  (653 240)  (653 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (657 240)  (657 240)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g0_3
 (22 0)  (658 240)  (658 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (661 240)  (661 240)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (29 0)  (665 240)  (665 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (668 240)  (668 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (669 240)  (669 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (670 240)  (670 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (42 0)  (678 240)  (678 240)  LC_0 Logic Functioning bit
 (43 0)  (679 240)  (679 240)  LC_0 Logic Functioning bit
 (45 0)  (681 240)  (681 240)  LC_0 Logic Functioning bit
 (48 0)  (684 240)  (684 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (13 1)  (649 241)  (649 241)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_h_r_2
 (14 1)  (650 241)  (650 241)  routing T_12_15.sp12_h_r_16 <X> T_12_15.lc_trk_g0_0
 (16 1)  (652 241)  (652 241)  routing T_12_15.sp12_h_r_16 <X> T_12_15.lc_trk_g0_0
 (17 1)  (653 241)  (653 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (654 241)  (654 241)  routing T_12_15.sp4_h_r_1 <X> T_12_15.lc_trk_g0_1
 (22 1)  (658 241)  (658 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (659 241)  (659 241)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (24 1)  (660 241)  (660 241)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (25 1)  (661 241)  (661 241)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (27 1)  (663 241)  (663 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (664 241)  (664 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (665 241)  (665 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (668 241)  (668 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (669 241)  (669 241)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.input_2_0
 (36 1)  (672 241)  (672 241)  LC_0 Logic Functioning bit
 (38 1)  (674 241)  (674 241)  LC_0 Logic Functioning bit
 (42 1)  (678 241)  (678 241)  LC_0 Logic Functioning bit
 (43 1)  (679 241)  (679 241)  LC_0 Logic Functioning bit
 (0 2)  (636 242)  (636 242)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (637 242)  (637 242)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (638 242)  (638 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (652 242)  (652 242)  routing T_12_15.sp4_v_b_13 <X> T_12_15.lc_trk_g0_5
 (17 2)  (653 242)  (653 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (654 242)  (654 242)  routing T_12_15.sp4_v_b_13 <X> T_12_15.lc_trk_g0_5
 (27 2)  (663 242)  (663 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (664 242)  (664 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 242)  (665 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (668 242)  (668 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (671 242)  (671 242)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.input_2_1
 (37 2)  (673 242)  (673 242)  LC_1 Logic Functioning bit
 (39 2)  (675 242)  (675 242)  LC_1 Logic Functioning bit
 (45 2)  (681 242)  (681 242)  LC_1 Logic Functioning bit
 (46 2)  (682 242)  (682 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (684 242)  (684 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (636 243)  (636 243)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (15 3)  (651 243)  (651 243)  routing T_12_15.sp4_v_t_9 <X> T_12_15.lc_trk_g0_4
 (16 3)  (652 243)  (652 243)  routing T_12_15.sp4_v_t_9 <X> T_12_15.lc_trk_g0_4
 (17 3)  (653 243)  (653 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (654 243)  (654 243)  routing T_12_15.sp4_v_b_13 <X> T_12_15.lc_trk_g0_5
 (27 3)  (663 243)  (663 243)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (664 243)  (664 243)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 243)  (665 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (667 243)  (667 243)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (668 243)  (668 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (672 243)  (672 243)  LC_1 Logic Functioning bit
 (37 3)  (673 243)  (673 243)  LC_1 Logic Functioning bit
 (38 3)  (674 243)  (674 243)  LC_1 Logic Functioning bit
 (42 3)  (678 243)  (678 243)  LC_1 Logic Functioning bit
 (4 4)  (640 244)  (640 244)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_v_b_3
 (27 4)  (663 244)  (663 244)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 244)  (665 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (666 244)  (666 244)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (668 244)  (668 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 244)  (669 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (670 244)  (670 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (42 4)  (678 244)  (678 244)  LC_2 Logic Functioning bit
 (43 4)  (679 244)  (679 244)  LC_2 Logic Functioning bit
 (45 4)  (681 244)  (681 244)  LC_2 Logic Functioning bit
 (48 4)  (684 244)  (684 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (3 5)  (639 245)  (639 245)  routing T_12_15.sp12_h_l_23 <X> T_12_15.sp12_h_r_0
 (5 5)  (641 245)  (641 245)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_v_b_3
 (27 5)  (663 245)  (663 245)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (664 245)  (664 245)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 245)  (665 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (668 245)  (668 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (669 245)  (669 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.input_2_2
 (35 5)  (671 245)  (671 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.input_2_2
 (36 5)  (672 245)  (672 245)  LC_2 Logic Functioning bit
 (38 5)  (674 245)  (674 245)  LC_2 Logic Functioning bit
 (42 5)  (678 245)  (678 245)  LC_2 Logic Functioning bit
 (43 5)  (679 245)  (679 245)  LC_2 Logic Functioning bit
 (52 5)  (688 245)  (688 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (650 246)  (650 246)  routing T_12_15.sp4_v_t_1 <X> T_12_15.lc_trk_g1_4
 (15 6)  (651 246)  (651 246)  routing T_12_15.lft_op_5 <X> T_12_15.lc_trk_g1_5
 (17 6)  (653 246)  (653 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (654 246)  (654 246)  routing T_12_15.lft_op_5 <X> T_12_15.lc_trk_g1_5
 (25 6)  (661 246)  (661 246)  routing T_12_15.sp4_h_r_14 <X> T_12_15.lc_trk_g1_6
 (29 6)  (665 246)  (665 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (668 246)  (668 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (669 246)  (669 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (670 246)  (670 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (673 246)  (673 246)  LC_3 Logic Functioning bit
 (41 6)  (677 246)  (677 246)  LC_3 Logic Functioning bit
 (42 6)  (678 246)  (678 246)  LC_3 Logic Functioning bit
 (43 6)  (679 246)  (679 246)  LC_3 Logic Functioning bit
 (45 6)  (681 246)  (681 246)  LC_3 Logic Functioning bit
 (48 6)  (684 246)  (684 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (689 246)  (689 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (641 247)  (641 247)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_v_t_38
 (14 7)  (650 247)  (650 247)  routing T_12_15.sp4_v_t_1 <X> T_12_15.lc_trk_g1_4
 (16 7)  (652 247)  (652 247)  routing T_12_15.sp4_v_t_1 <X> T_12_15.lc_trk_g1_4
 (17 7)  (653 247)  (653 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (658 247)  (658 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (659 247)  (659 247)  routing T_12_15.sp4_h_r_14 <X> T_12_15.lc_trk_g1_6
 (24 7)  (660 247)  (660 247)  routing T_12_15.sp4_h_r_14 <X> T_12_15.lc_trk_g1_6
 (27 7)  (663 247)  (663 247)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (664 247)  (664 247)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 247)  (665 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (668 247)  (668 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (671 247)  (671 247)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.input_2_3
 (36 7)  (672 247)  (672 247)  LC_3 Logic Functioning bit
 (43 7)  (679 247)  (679 247)  LC_3 Logic Functioning bit
 (14 8)  (650 248)  (650 248)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g2_0
 (25 8)  (661 248)  (661 248)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g2_2
 (17 9)  (653 249)  (653 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (658 249)  (658 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 10)  (653 250)  (653 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (654 250)  (654 250)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g2_5
 (27 10)  (663 250)  (663 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (664 250)  (664 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 250)  (665 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (666 250)  (666 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (667 250)  (667 250)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (668 250)  (668 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (669 250)  (669 250)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (671 250)  (671 250)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.input_2_5
 (36 10)  (672 250)  (672 250)  LC_5 Logic Functioning bit
 (37 10)  (673 250)  (673 250)  LC_5 Logic Functioning bit
 (38 10)  (674 250)  (674 250)  LC_5 Logic Functioning bit
 (41 10)  (677 250)  (677 250)  LC_5 Logic Functioning bit
 (42 10)  (678 250)  (678 250)  LC_5 Logic Functioning bit
 (43 10)  (679 250)  (679 250)  LC_5 Logic Functioning bit
 (45 10)  (681 250)  (681 250)  LC_5 Logic Functioning bit
 (5 11)  (641 251)  (641 251)  routing T_12_15.sp4_h_l_43 <X> T_12_15.sp4_v_t_43
 (17 11)  (653 251)  (653 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (663 251)  (663 251)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (664 251)  (664 251)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (665 251)  (665 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (668 251)  (668 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (669 251)  (669 251)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.input_2_5
 (36 11)  (672 251)  (672 251)  LC_5 Logic Functioning bit
 (37 11)  (673 251)  (673 251)  LC_5 Logic Functioning bit
 (39 11)  (675 251)  (675 251)  LC_5 Logic Functioning bit
 (43 11)  (679 251)  (679 251)  LC_5 Logic Functioning bit
 (48 11)  (684 251)  (684 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (688 251)  (688 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (11 12)  (647 252)  (647 252)  routing T_12_15.sp4_h_l_40 <X> T_12_15.sp4_v_b_11
 (12 12)  (648 252)  (648 252)  routing T_12_15.sp4_v_t_46 <X> T_12_15.sp4_h_r_11
 (13 12)  (649 252)  (649 252)  routing T_12_15.sp4_h_l_40 <X> T_12_15.sp4_v_b_11
 (15 12)  (651 252)  (651 252)  routing T_12_15.tnl_op_1 <X> T_12_15.lc_trk_g3_1
 (17 12)  (653 252)  (653 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (12 13)  (648 253)  (648 253)  routing T_12_15.sp4_h_l_40 <X> T_12_15.sp4_v_b_11
 (14 13)  (650 253)  (650 253)  routing T_12_15.sp4_h_r_24 <X> T_12_15.lc_trk_g3_0
 (15 13)  (651 253)  (651 253)  routing T_12_15.sp4_h_r_24 <X> T_12_15.lc_trk_g3_0
 (16 13)  (652 253)  (652 253)  routing T_12_15.sp4_h_r_24 <X> T_12_15.lc_trk_g3_0
 (17 13)  (653 253)  (653 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (654 253)  (654 253)  routing T_12_15.tnl_op_1 <X> T_12_15.lc_trk_g3_1
 (1 14)  (637 254)  (637 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (7 14)  (643 254)  (643 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (651 254)  (651 254)  routing T_12_15.tnl_op_5 <X> T_12_15.lc_trk_g3_5
 (17 14)  (653 254)  (653 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (663 254)  (663 254)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (664 254)  (664 254)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 254)  (665 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (666 254)  (666 254)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (667 254)  (667 254)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (668 254)  (668 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (671 254)  (671 254)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.input_2_7
 (36 14)  (672 254)  (672 254)  LC_7 Logic Functioning bit
 (37 14)  (673 254)  (673 254)  LC_7 Logic Functioning bit
 (38 14)  (674 254)  (674 254)  LC_7 Logic Functioning bit
 (41 14)  (677 254)  (677 254)  LC_7 Logic Functioning bit
 (42 14)  (678 254)  (678 254)  LC_7 Logic Functioning bit
 (43 14)  (679 254)  (679 254)  LC_7 Logic Functioning bit
 (45 14)  (681 254)  (681 254)  LC_7 Logic Functioning bit
 (52 14)  (688 254)  (688 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (636 255)  (636 255)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (637 255)  (637 255)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (643 255)  (643 255)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (654 255)  (654 255)  routing T_12_15.tnl_op_5 <X> T_12_15.lc_trk_g3_5
 (27 15)  (663 255)  (663 255)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (664 255)  (664 255)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (665 255)  (665 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (668 255)  (668 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (670 255)  (670 255)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.input_2_7
 (35 15)  (671 255)  (671 255)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.input_2_7
 (36 15)  (672 255)  (672 255)  LC_7 Logic Functioning bit
 (37 15)  (673 255)  (673 255)  LC_7 Logic Functioning bit
 (39 15)  (675 255)  (675 255)  LC_7 Logic Functioning bit
 (43 15)  (679 255)  (679 255)  LC_7 Logic Functioning bit
 (46 15)  (682 255)  (682 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_15

 (9 0)  (703 240)  (703 240)  routing T_13_15.sp4_h_l_47 <X> T_13_15.sp4_h_r_1
 (10 0)  (704 240)  (704 240)  routing T_13_15.sp4_h_l_47 <X> T_13_15.sp4_h_r_1
 (15 0)  (709 240)  (709 240)  routing T_13_15.sp4_v_b_17 <X> T_13_15.lc_trk_g0_1
 (16 0)  (710 240)  (710 240)  routing T_13_15.sp4_v_b_17 <X> T_13_15.lc_trk_g0_1
 (17 0)  (711 240)  (711 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (715 240)  (715 240)  routing T_13_15.sp4_v_b_3 <X> T_13_15.lc_trk_g0_3
 (22 0)  (716 240)  (716 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (717 240)  (717 240)  routing T_13_15.sp4_v_b_3 <X> T_13_15.lc_trk_g0_3
 (26 0)  (720 240)  (720 240)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (723 240)  (723 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (725 240)  (725 240)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 240)  (726 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (730 240)  (730 240)  LC_0 Logic Functioning bit
 (37 0)  (731 240)  (731 240)  LC_0 Logic Functioning bit
 (38 0)  (732 240)  (732 240)  LC_0 Logic Functioning bit
 (39 0)  (733 240)  (733 240)  LC_0 Logic Functioning bit
 (40 0)  (734 240)  (734 240)  LC_0 Logic Functioning bit
 (42 0)  (736 240)  (736 240)  LC_0 Logic Functioning bit
 (29 1)  (723 241)  (723 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (730 241)  (730 241)  LC_0 Logic Functioning bit
 (37 1)  (731 241)  (731 241)  LC_0 Logic Functioning bit
 (38 1)  (732 241)  (732 241)  LC_0 Logic Functioning bit
 (39 1)  (733 241)  (733 241)  LC_0 Logic Functioning bit
 (47 1)  (741 241)  (741 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (694 242)  (694 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (695 242)  (695 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (696 242)  (696 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (708 242)  (708 242)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g0_4
 (17 2)  (711 242)  (711 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (25 2)  (719 242)  (719 242)  routing T_13_15.sp12_h_l_5 <X> T_13_15.lc_trk_g0_6
 (28 2)  (722 242)  (722 242)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 242)  (723 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (725 242)  (725 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 242)  (726 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 242)  (727 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (728 242)  (728 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (0 3)  (694 243)  (694 243)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (17 3)  (711 243)  (711 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (716 243)  (716 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (718 243)  (718 243)  routing T_13_15.sp12_h_l_5 <X> T_13_15.lc_trk_g0_6
 (25 3)  (719 243)  (719 243)  routing T_13_15.sp12_h_l_5 <X> T_13_15.lc_trk_g0_6
 (26 3)  (720 243)  (720 243)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 243)  (723 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (724 243)  (724 243)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (41 3)  (735 243)  (735 243)  LC_1 Logic Functioning bit
 (43 3)  (737 243)  (737 243)  LC_1 Logic Functioning bit
 (51 3)  (745 243)  (745 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (10 4)  (704 244)  (704 244)  routing T_13_15.sp4_v_t_46 <X> T_13_15.sp4_h_r_4
 (25 4)  (719 244)  (719 244)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (27 4)  (721 244)  (721 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (722 244)  (722 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 244)  (723 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (726 244)  (726 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (728 244)  (728 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 244)  (730 244)  LC_2 Logic Functioning bit
 (38 4)  (732 244)  (732 244)  LC_2 Logic Functioning bit
 (22 5)  (716 245)  (716 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (717 245)  (717 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (24 5)  (718 245)  (718 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (25 5)  (719 245)  (719 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (27 5)  (721 245)  (721 245)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 245)  (722 245)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 245)  (723 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 245)  (724 245)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (725 245)  (725 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (730 245)  (730 245)  LC_2 Logic Functioning bit
 (37 5)  (731 245)  (731 245)  LC_2 Logic Functioning bit
 (38 5)  (732 245)  (732 245)  LC_2 Logic Functioning bit
 (39 5)  (733 245)  (733 245)  LC_2 Logic Functioning bit
 (40 5)  (734 245)  (734 245)  LC_2 Logic Functioning bit
 (42 5)  (736 245)  (736 245)  LC_2 Logic Functioning bit
 (21 6)  (715 246)  (715 246)  routing T_13_15.sp4_h_l_2 <X> T_13_15.lc_trk_g1_7
 (22 6)  (716 246)  (716 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (717 246)  (717 246)  routing T_13_15.sp4_h_l_2 <X> T_13_15.lc_trk_g1_7
 (24 6)  (718 246)  (718 246)  routing T_13_15.sp4_h_l_2 <X> T_13_15.lc_trk_g1_7
 (25 6)  (719 246)  (719 246)  routing T_13_15.sp4_h_l_11 <X> T_13_15.lc_trk_g1_6
 (26 6)  (720 246)  (720 246)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (721 246)  (721 246)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 246)  (723 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 246)  (724 246)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (725 246)  (725 246)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 246)  (726 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (731 246)  (731 246)  LC_3 Logic Functioning bit
 (39 6)  (733 246)  (733 246)  LC_3 Logic Functioning bit
 (40 6)  (734 246)  (734 246)  LC_3 Logic Functioning bit
 (42 6)  (736 246)  (736 246)  LC_3 Logic Functioning bit
 (22 7)  (716 247)  (716 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (717 247)  (717 247)  routing T_13_15.sp4_h_l_11 <X> T_13_15.lc_trk_g1_6
 (24 7)  (718 247)  (718 247)  routing T_13_15.sp4_h_l_11 <X> T_13_15.lc_trk_g1_6
 (25 7)  (719 247)  (719 247)  routing T_13_15.sp4_h_l_11 <X> T_13_15.lc_trk_g1_6
 (27 7)  (721 247)  (721 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (722 247)  (722 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 247)  (723 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 247)  (724 247)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (725 247)  (725 247)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (726 247)  (726 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (727 247)  (727 247)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.input_2_3
 (38 7)  (732 247)  (732 247)  LC_3 Logic Functioning bit
 (41 7)  (735 247)  (735 247)  LC_3 Logic Functioning bit
 (43 7)  (737 247)  (737 247)  LC_3 Logic Functioning bit
 (0 8)  (694 248)  (694 248)  routing T_13_15.glb_netwk_6 <X> T_13_15.glb2local_1
 (1 8)  (695 248)  (695 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (4 8)  (698 248)  (698 248)  routing T_13_15.sp4_v_t_43 <X> T_13_15.sp4_v_b_6
 (15 8)  (709 248)  (709 248)  routing T_13_15.sp4_h_r_25 <X> T_13_15.lc_trk_g2_1
 (16 8)  (710 248)  (710 248)  routing T_13_15.sp4_h_r_25 <X> T_13_15.lc_trk_g2_1
 (17 8)  (711 248)  (711 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (719 248)  (719 248)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g2_2
 (26 8)  (720 248)  (720 248)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (722 248)  (722 248)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 248)  (723 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 248)  (724 248)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (726 248)  (726 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 248)  (727 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (728 248)  (728 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (734 248)  (734 248)  LC_4 Logic Functioning bit
 (41 8)  (735 248)  (735 248)  LC_4 Logic Functioning bit
 (45 8)  (739 248)  (739 248)  LC_4 Logic Functioning bit
 (46 8)  (740 248)  (740 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (744 248)  (744 248)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (695 249)  (695 249)  routing T_13_15.glb_netwk_6 <X> T_13_15.glb2local_1
 (13 9)  (707 249)  (707 249)  routing T_13_15.sp4_v_t_38 <X> T_13_15.sp4_h_r_8
 (18 9)  (712 249)  (712 249)  routing T_13_15.sp4_h_r_25 <X> T_13_15.lc_trk_g2_1
 (22 9)  (716 249)  (716 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (717 249)  (717 249)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g2_2
 (24 9)  (718 249)  (718 249)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g2_2
 (25 9)  (719 249)  (719 249)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g2_2
 (26 9)  (720 249)  (720 249)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 249)  (723 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (724 249)  (724 249)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (40 9)  (734 249)  (734 249)  LC_4 Logic Functioning bit
 (48 9)  (742 249)  (742 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (745 249)  (745 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (697 250)  (697 250)  routing T_13_15.sp12_v_t_22 <X> T_13_15.sp12_h_l_22
 (14 10)  (708 250)  (708 250)  routing T_13_15.sp4_h_r_36 <X> T_13_15.lc_trk_g2_4
 (21 10)  (715 250)  (715 250)  routing T_13_15.sp4_v_t_26 <X> T_13_15.lc_trk_g2_7
 (22 10)  (716 250)  (716 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (717 250)  (717 250)  routing T_13_15.sp4_v_t_26 <X> T_13_15.lc_trk_g2_7
 (26 10)  (720 250)  (720 250)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (722 250)  (722 250)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 250)  (723 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (725 250)  (725 250)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 250)  (726 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 250)  (727 250)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (4 11)  (698 251)  (698 251)  routing T_13_15.sp4_v_b_1 <X> T_13_15.sp4_h_l_43
 (8 11)  (702 251)  (702 251)  routing T_13_15.sp4_h_r_1 <X> T_13_15.sp4_v_t_42
 (9 11)  (703 251)  (703 251)  routing T_13_15.sp4_h_r_1 <X> T_13_15.sp4_v_t_42
 (10 11)  (704 251)  (704 251)  routing T_13_15.sp4_h_r_1 <X> T_13_15.sp4_v_t_42
 (15 11)  (709 251)  (709 251)  routing T_13_15.sp4_h_r_36 <X> T_13_15.lc_trk_g2_4
 (16 11)  (710 251)  (710 251)  routing T_13_15.sp4_h_r_36 <X> T_13_15.lc_trk_g2_4
 (17 11)  (711 251)  (711 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (715 251)  (715 251)  routing T_13_15.sp4_v_t_26 <X> T_13_15.lc_trk_g2_7
 (26 11)  (720 251)  (720 251)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (721 251)  (721 251)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 251)  (723 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 251)  (724 251)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (41 11)  (735 251)  (735 251)  LC_5 Logic Functioning bit
 (43 11)  (737 251)  (737 251)  LC_5 Logic Functioning bit
 (5 12)  (699 252)  (699 252)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_h_r_9
 (17 12)  (711 252)  (711 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (32 12)  (726 252)  (726 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 252)  (727 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 252)  (728 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 252)  (730 252)  LC_6 Logic Functioning bit
 (37 12)  (731 252)  (731 252)  LC_6 Logic Functioning bit
 (38 12)  (732 252)  (732 252)  LC_6 Logic Functioning bit
 (39 12)  (733 252)  (733 252)  LC_6 Logic Functioning bit
 (42 12)  (736 252)  (736 252)  LC_6 Logic Functioning bit
 (43 12)  (737 252)  (737 252)  LC_6 Logic Functioning bit
 (47 12)  (741 252)  (741 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (742 252)  (742 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (744 252)  (744 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (708 253)  (708 253)  routing T_13_15.sp4_r_v_b_40 <X> T_13_15.lc_trk_g3_0
 (17 13)  (711 253)  (711 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (716 253)  (716 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (717 253)  (717 253)  routing T_13_15.sp12_v_t_9 <X> T_13_15.lc_trk_g3_2
 (36 13)  (730 253)  (730 253)  LC_6 Logic Functioning bit
 (37 13)  (731 253)  (731 253)  LC_6 Logic Functioning bit
 (38 13)  (732 253)  (732 253)  LC_6 Logic Functioning bit
 (39 13)  (733 253)  (733 253)  LC_6 Logic Functioning bit
 (42 13)  (736 253)  (736 253)  LC_6 Logic Functioning bit
 (43 13)  (737 253)  (737 253)  LC_6 Logic Functioning bit
 (7 14)  (701 254)  (701 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (708 254)  (708 254)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g3_4
 (16 14)  (710 254)  (710 254)  routing T_13_15.sp12_v_t_10 <X> T_13_15.lc_trk_g3_5
 (17 14)  (711 254)  (711 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (720 254)  (720 254)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (35 14)  (729 254)  (729 254)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_7
 (36 14)  (730 254)  (730 254)  LC_7 Logic Functioning bit
 (37 14)  (731 254)  (731 254)  LC_7 Logic Functioning bit
 (38 14)  (732 254)  (732 254)  LC_7 Logic Functioning bit
 (41 14)  (735 254)  (735 254)  LC_7 Logic Functioning bit
 (42 14)  (736 254)  (736 254)  LC_7 Logic Functioning bit
 (43 14)  (737 254)  (737 254)  LC_7 Logic Functioning bit
 (46 14)  (740 254)  (740 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (7 15)  (701 255)  (701 255)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (711 255)  (711 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (723 255)  (723 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (726 255)  (726 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (728 255)  (728 255)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_7
 (35 15)  (729 255)  (729 255)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_7
 (36 15)  (730 255)  (730 255)  LC_7 Logic Functioning bit
 (37 15)  (731 255)  (731 255)  LC_7 Logic Functioning bit
 (39 15)  (733 255)  (733 255)  LC_7 Logic Functioning bit
 (40 15)  (734 255)  (734 255)  LC_7 Logic Functioning bit
 (42 15)  (736 255)  (736 255)  LC_7 Logic Functioning bit
 (43 15)  (737 255)  (737 255)  LC_7 Logic Functioning bit
 (48 15)  (742 255)  (742 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_15

 (27 0)  (775 240)  (775 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 240)  (777 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 240)  (778 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (780 240)  (780 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (784 240)  (784 240)  LC_0 Logic Functioning bit
 (37 0)  (785 240)  (785 240)  LC_0 Logic Functioning bit
 (38 0)  (786 240)  (786 240)  LC_0 Logic Functioning bit
 (39 0)  (787 240)  (787 240)  LC_0 Logic Functioning bit
 (44 0)  (792 240)  (792 240)  LC_0 Logic Functioning bit
 (22 1)  (770 241)  (770 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (771 241)  (771 241)  routing T_14_15.sp4_v_b_18 <X> T_14_15.lc_trk_g0_2
 (24 1)  (772 241)  (772 241)  routing T_14_15.sp4_v_b_18 <X> T_14_15.lc_trk_g0_2
 (36 1)  (784 241)  (784 241)  LC_0 Logic Functioning bit
 (37 1)  (785 241)  (785 241)  LC_0 Logic Functioning bit
 (38 1)  (786 241)  (786 241)  LC_0 Logic Functioning bit
 (39 1)  (787 241)  (787 241)  LC_0 Logic Functioning bit
 (49 1)  (797 241)  (797 241)  Carry_In_Mux bit 

 (51 1)  (799 241)  (799 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (748 242)  (748 242)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (749 242)  (749 242)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (750 242)  (750 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (763 242)  (763 242)  routing T_14_15.sp4_v_b_21 <X> T_14_15.lc_trk_g0_5
 (16 2)  (764 242)  (764 242)  routing T_14_15.sp4_v_b_21 <X> T_14_15.lc_trk_g0_5
 (17 2)  (765 242)  (765 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (775 242)  (775 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 242)  (777 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 242)  (778 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 242)  (780 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (784 242)  (784 242)  LC_1 Logic Functioning bit
 (37 2)  (785 242)  (785 242)  LC_1 Logic Functioning bit
 (38 2)  (786 242)  (786 242)  LC_1 Logic Functioning bit
 (39 2)  (787 242)  (787 242)  LC_1 Logic Functioning bit
 (44 2)  (792 242)  (792 242)  LC_1 Logic Functioning bit
 (46 2)  (794 242)  (794 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (748 243)  (748 243)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (36 3)  (784 243)  (784 243)  LC_1 Logic Functioning bit
 (37 3)  (785 243)  (785 243)  LC_1 Logic Functioning bit
 (38 3)  (786 243)  (786 243)  LC_1 Logic Functioning bit
 (39 3)  (787 243)  (787 243)  LC_1 Logic Functioning bit
 (1 4)  (749 244)  (749 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (763 244)  (763 244)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g1_1
 (17 4)  (765 244)  (765 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (775 244)  (775 244)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 244)  (777 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (780 244)  (780 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (784 244)  (784 244)  LC_2 Logic Functioning bit
 (37 4)  (785 244)  (785 244)  LC_2 Logic Functioning bit
 (38 4)  (786 244)  (786 244)  LC_2 Logic Functioning bit
 (39 4)  (787 244)  (787 244)  LC_2 Logic Functioning bit
 (44 4)  (792 244)  (792 244)  LC_2 Logic Functioning bit
 (1 5)  (749 245)  (749 245)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (8 5)  (756 245)  (756 245)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_v_b_4
 (9 5)  (757 245)  (757 245)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_v_b_4
 (10 5)  (758 245)  (758 245)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_v_b_4
 (14 5)  (762 245)  (762 245)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g1_0
 (15 5)  (763 245)  (763 245)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (765 245)  (765 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (766 245)  (766 245)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g1_1
 (36 5)  (784 245)  (784 245)  LC_2 Logic Functioning bit
 (37 5)  (785 245)  (785 245)  LC_2 Logic Functioning bit
 (38 5)  (786 245)  (786 245)  LC_2 Logic Functioning bit
 (39 5)  (787 245)  (787 245)  LC_2 Logic Functioning bit
 (15 6)  (763 246)  (763 246)  routing T_14_15.top_op_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (765 246)  (765 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (769 246)  (769 246)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g1_7
 (22 6)  (770 246)  (770 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (775 246)  (775 246)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 246)  (777 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 246)  (780 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (784 246)  (784 246)  LC_3 Logic Functioning bit
 (37 6)  (785 246)  (785 246)  LC_3 Logic Functioning bit
 (38 6)  (786 246)  (786 246)  LC_3 Logic Functioning bit
 (39 6)  (787 246)  (787 246)  LC_3 Logic Functioning bit
 (44 6)  (792 246)  (792 246)  LC_3 Logic Functioning bit
 (51 6)  (799 246)  (799 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (762 247)  (762 247)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g1_4
 (15 7)  (763 247)  (763 247)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (765 247)  (765 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (766 247)  (766 247)  routing T_14_15.top_op_5 <X> T_14_15.lc_trk_g1_5
 (36 7)  (784 247)  (784 247)  LC_3 Logic Functioning bit
 (37 7)  (785 247)  (785 247)  LC_3 Logic Functioning bit
 (38 7)  (786 247)  (786 247)  LC_3 Logic Functioning bit
 (39 7)  (787 247)  (787 247)  LC_3 Logic Functioning bit
 (14 8)  (762 248)  (762 248)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (29 8)  (777 248)  (777 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 248)  (778 248)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (780 248)  (780 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (784 248)  (784 248)  LC_4 Logic Functioning bit
 (37 8)  (785 248)  (785 248)  LC_4 Logic Functioning bit
 (38 8)  (786 248)  (786 248)  LC_4 Logic Functioning bit
 (39 8)  (787 248)  (787 248)  LC_4 Logic Functioning bit
 (44 8)  (792 248)  (792 248)  LC_4 Logic Functioning bit
 (14 9)  (762 249)  (762 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (15 9)  (763 249)  (763 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (16 9)  (764 249)  (764 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (17 9)  (765 249)  (765 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (36 9)  (784 249)  (784 249)  LC_4 Logic Functioning bit
 (37 9)  (785 249)  (785 249)  LC_4 Logic Functioning bit
 (38 9)  (786 249)  (786 249)  LC_4 Logic Functioning bit
 (39 9)  (787 249)  (787 249)  LC_4 Logic Functioning bit
 (48 9)  (796 249)  (796 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (765 250)  (765 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (28 10)  (776 250)  (776 250)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 250)  (777 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (780 250)  (780 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (783 250)  (783 250)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.input_2_5
 (36 10)  (784 250)  (784 250)  LC_5 Logic Functioning bit
 (37 10)  (785 250)  (785 250)  LC_5 Logic Functioning bit
 (38 10)  (786 250)  (786 250)  LC_5 Logic Functioning bit
 (39 10)  (787 250)  (787 250)  LC_5 Logic Functioning bit
 (44 10)  (792 250)  (792 250)  LC_5 Logic Functioning bit
 (32 11)  (780 251)  (780 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (781 251)  (781 251)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.input_2_5
 (36 11)  (784 251)  (784 251)  LC_5 Logic Functioning bit
 (37 11)  (785 251)  (785 251)  LC_5 Logic Functioning bit
 (38 11)  (786 251)  (786 251)  LC_5 Logic Functioning bit
 (39 11)  (787 251)  (787 251)  LC_5 Logic Functioning bit
 (51 11)  (799 251)  (799 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (751 252)  (751 252)  routing T_14_15.sp12_v_t_22 <X> T_14_15.sp12_h_r_1
 (5 12)  (753 252)  (753 252)  routing T_14_15.sp4_v_b_3 <X> T_14_15.sp4_h_r_9
 (14 12)  (762 252)  (762 252)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (22 12)  (770 252)  (770 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (772 252)  (772 252)  routing T_14_15.tnl_op_3 <X> T_14_15.lc_trk_g3_3
 (32 12)  (780 252)  (780 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (784 252)  (784 252)  LC_6 Logic Functioning bit
 (37 12)  (785 252)  (785 252)  LC_6 Logic Functioning bit
 (38 12)  (786 252)  (786 252)  LC_6 Logic Functioning bit
 (39 12)  (787 252)  (787 252)  LC_6 Logic Functioning bit
 (45 12)  (793 252)  (793 252)  LC_6 Logic Functioning bit
 (51 12)  (799 252)  (799 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (752 253)  (752 253)  routing T_14_15.sp4_v_b_3 <X> T_14_15.sp4_h_r_9
 (6 13)  (754 253)  (754 253)  routing T_14_15.sp4_v_b_3 <X> T_14_15.sp4_h_r_9
 (14 13)  (762 253)  (762 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (15 13)  (763 253)  (763 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (16 13)  (764 253)  (764 253)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g3_0
 (17 13)  (765 253)  (765 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (769 253)  (769 253)  routing T_14_15.tnl_op_3 <X> T_14_15.lc_trk_g3_3
 (36 13)  (784 253)  (784 253)  LC_6 Logic Functioning bit
 (37 13)  (785 253)  (785 253)  LC_6 Logic Functioning bit
 (38 13)  (786 253)  (786 253)  LC_6 Logic Functioning bit
 (39 13)  (787 253)  (787 253)  LC_6 Logic Functioning bit
 (0 14)  (748 254)  (748 254)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 254)  (749 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (755 254)  (755 254)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (756 254)  (756 254)  routing T_14_15.sp4_h_r_10 <X> T_14_15.sp4_h_l_47
 (27 14)  (775 254)  (775 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 254)  (777 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (778 254)  (778 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (780 254)  (780 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 254)  (781 254)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (782 254)  (782 254)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (40 14)  (788 254)  (788 254)  LC_7 Logic Functioning bit
 (41 14)  (789 254)  (789 254)  LC_7 Logic Functioning bit
 (42 14)  (790 254)  (790 254)  LC_7 Logic Functioning bit
 (43 14)  (791 254)  (791 254)  LC_7 Logic Functioning bit
 (48 14)  (796 254)  (796 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (748 255)  (748 255)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (755 255)  (755 255)  Column buffer control bit: LH_colbuf_cntl_6

 (27 15)  (775 255)  (775 255)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (776 255)  (776 255)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 255)  (777 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (778 255)  (778 255)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (779 255)  (779 255)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (40 15)  (788 255)  (788 255)  LC_7 Logic Functioning bit
 (41 15)  (789 255)  (789 255)  LC_7 Logic Functioning bit
 (42 15)  (790 255)  (790 255)  LC_7 Logic Functioning bit
 (43 15)  (791 255)  (791 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (5 0)  (807 240)  (807 240)  routing T_15_15.sp4_v_b_0 <X> T_15_15.sp4_h_r_0
 (14 0)  (816 240)  (816 240)  routing T_15_15.sp4_h_r_8 <X> T_15_15.lc_trk_g0_0
 (21 0)  (823 240)  (823 240)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g0_3
 (22 0)  (824 240)  (824 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (827 240)  (827 240)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g0_2
 (27 0)  (829 240)  (829 240)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (830 240)  (830 240)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 240)  (831 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (834 240)  (834 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (836 240)  (836 240)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (837 240)  (837 240)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.input_2_0
 (36 0)  (838 240)  (838 240)  LC_0 Logic Functioning bit
 (38 0)  (840 240)  (840 240)  LC_0 Logic Functioning bit
 (40 0)  (842 240)  (842 240)  LC_0 Logic Functioning bit
 (41 0)  (843 240)  (843 240)  LC_0 Logic Functioning bit
 (43 0)  (845 240)  (845 240)  LC_0 Logic Functioning bit
 (6 1)  (808 241)  (808 241)  routing T_15_15.sp4_v_b_0 <X> T_15_15.sp4_h_r_0
 (10 1)  (812 241)  (812 241)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_b_1
 (15 1)  (817 241)  (817 241)  routing T_15_15.sp4_h_r_8 <X> T_15_15.lc_trk_g0_0
 (16 1)  (818 241)  (818 241)  routing T_15_15.sp4_h_r_8 <X> T_15_15.lc_trk_g0_0
 (17 1)  (819 241)  (819 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (824 241)  (824 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (828 241)  (828 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (829 241)  (829 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 241)  (830 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 241)  (831 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 241)  (832 241)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (833 241)  (833 241)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (834 241)  (834 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (835 241)  (835 241)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.input_2_0
 (34 1)  (836 241)  (836 241)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.input_2_0
 (38 1)  (840 241)  (840 241)  LC_0 Logic Functioning bit
 (40 1)  (842 241)  (842 241)  LC_0 Logic Functioning bit
 (41 1)  (843 241)  (843 241)  LC_0 Logic Functioning bit
 (42 1)  (844 241)  (844 241)  LC_0 Logic Functioning bit
 (0 2)  (802 242)  (802 242)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (803 242)  (803 242)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (804 242)  (804 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (806 242)  (806 242)  routing T_15_15.sp4_v_b_0 <X> T_15_15.sp4_v_t_37
 (11 2)  (813 242)  (813 242)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_t_39
 (13 2)  (815 242)  (815 242)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_t_39
 (16 2)  (818 242)  (818 242)  routing T_15_15.sp4_v_b_5 <X> T_15_15.lc_trk_g0_5
 (17 2)  (819 242)  (819 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (820 242)  (820 242)  routing T_15_15.sp4_v_b_5 <X> T_15_15.lc_trk_g0_5
 (21 2)  (823 242)  (823 242)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g0_7
 (22 2)  (824 242)  (824 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (825 242)  (825 242)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g0_7
 (24 2)  (826 242)  (826 242)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g0_7
 (31 2)  (833 242)  (833 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 242)  (834 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 242)  (835 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 242)  (838 242)  LC_1 Logic Functioning bit
 (37 2)  (839 242)  (839 242)  LC_1 Logic Functioning bit
 (48 2)  (850 242)  (850 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (852 242)  (852 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (802 243)  (802 243)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (12 3)  (814 243)  (814 243)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_t_39
 (21 3)  (823 243)  (823 243)  routing T_15_15.sp4_h_l_10 <X> T_15_15.lc_trk_g0_7
 (28 3)  (830 243)  (830 243)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 243)  (831 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (833 243)  (833 243)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (838 243)  (838 243)  LC_1 Logic Functioning bit
 (37 3)  (839 243)  (839 243)  LC_1 Logic Functioning bit
 (0 4)  (802 244)  (802 244)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (1 4)  (803 244)  (803 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (807 244)  (807 244)  routing T_15_15.sp4_v_t_38 <X> T_15_15.sp4_h_r_3
 (21 4)  (823 244)  (823 244)  routing T_15_15.sp4_v_b_11 <X> T_15_15.lc_trk_g1_3
 (22 4)  (824 244)  (824 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (825 244)  (825 244)  routing T_15_15.sp4_v_b_11 <X> T_15_15.lc_trk_g1_3
 (26 4)  (828 244)  (828 244)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (831 244)  (831 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (834 244)  (834 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 244)  (835 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 244)  (836 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 244)  (838 244)  LC_2 Logic Functioning bit
 (37 4)  (839 244)  (839 244)  LC_2 Logic Functioning bit
 (38 4)  (840 244)  (840 244)  LC_2 Logic Functioning bit
 (39 4)  (841 244)  (841 244)  LC_2 Logic Functioning bit
 (41 4)  (843 244)  (843 244)  LC_2 Logic Functioning bit
 (43 4)  (845 244)  (845 244)  LC_2 Logic Functioning bit
 (1 5)  (803 245)  (803 245)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (21 5)  (823 245)  (823 245)  routing T_15_15.sp4_v_b_11 <X> T_15_15.lc_trk_g1_3
 (22 5)  (824 245)  (824 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (825 245)  (825 245)  routing T_15_15.sp4_v_b_18 <X> T_15_15.lc_trk_g1_2
 (24 5)  (826 245)  (826 245)  routing T_15_15.sp4_v_b_18 <X> T_15_15.lc_trk_g1_2
 (26 5)  (828 245)  (828 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (829 245)  (829 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (830 245)  (830 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 245)  (831 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (832 245)  (832 245)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (833 245)  (833 245)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 245)  (838 245)  LC_2 Logic Functioning bit
 (38 5)  (840 245)  (840 245)  LC_2 Logic Functioning bit
 (17 6)  (819 246)  (819 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (828 246)  (828 246)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (830 246)  (830 246)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 246)  (831 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (834 246)  (834 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 246)  (835 246)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (836 246)  (836 246)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (838 246)  (838 246)  LC_3 Logic Functioning bit
 (38 6)  (840 246)  (840 246)  LC_3 Logic Functioning bit
 (13 7)  (815 247)  (815 247)  routing T_15_15.sp4_v_b_0 <X> T_15_15.sp4_h_l_40
 (18 7)  (820 247)  (820 247)  routing T_15_15.sp4_r_v_b_29 <X> T_15_15.lc_trk_g1_5
 (29 7)  (831 247)  (831 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (833 247)  (833 247)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (838 247)  (838 247)  LC_3 Logic Functioning bit
 (37 7)  (839 247)  (839 247)  LC_3 Logic Functioning bit
 (38 7)  (840 247)  (840 247)  LC_3 Logic Functioning bit
 (39 7)  (841 247)  (841 247)  LC_3 Logic Functioning bit
 (40 7)  (842 247)  (842 247)  LC_3 Logic Functioning bit
 (42 7)  (844 247)  (844 247)  LC_3 Logic Functioning bit
 (4 8)  (806 248)  (806 248)  routing T_15_15.sp4_v_t_43 <X> T_15_15.sp4_v_b_6
 (5 8)  (807 248)  (807 248)  routing T_15_15.sp4_h_l_38 <X> T_15_15.sp4_h_r_6
 (14 8)  (816 248)  (816 248)  routing T_15_15.sp4_h_l_21 <X> T_15_15.lc_trk_g2_0
 (16 8)  (818 248)  (818 248)  routing T_15_15.sp4_v_b_33 <X> T_15_15.lc_trk_g2_1
 (17 8)  (819 248)  (819 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (820 248)  (820 248)  routing T_15_15.sp4_v_b_33 <X> T_15_15.lc_trk_g2_1
 (22 8)  (824 248)  (824 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (825 248)  (825 248)  routing T_15_15.sp12_v_b_11 <X> T_15_15.lc_trk_g2_3
 (25 8)  (827 248)  (827 248)  routing T_15_15.sp4_h_r_34 <X> T_15_15.lc_trk_g2_2
 (29 8)  (831 248)  (831 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 248)  (832 248)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (833 248)  (833 248)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 248)  (834 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 248)  (835 248)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 248)  (836 248)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 248)  (838 248)  LC_4 Logic Functioning bit
 (37 8)  (839 248)  (839 248)  LC_4 Logic Functioning bit
 (43 8)  (845 248)  (845 248)  LC_4 Logic Functioning bit
 (4 9)  (806 249)  (806 249)  routing T_15_15.sp4_h_l_38 <X> T_15_15.sp4_h_r_6
 (8 9)  (810 249)  (810 249)  routing T_15_15.sp4_h_l_42 <X> T_15_15.sp4_v_b_7
 (9 9)  (811 249)  (811 249)  routing T_15_15.sp4_h_l_42 <X> T_15_15.sp4_v_b_7
 (12 9)  (814 249)  (814 249)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_b_8
 (15 9)  (817 249)  (817 249)  routing T_15_15.sp4_h_l_21 <X> T_15_15.lc_trk_g2_0
 (16 9)  (818 249)  (818 249)  routing T_15_15.sp4_h_l_21 <X> T_15_15.lc_trk_g2_0
 (17 9)  (819 249)  (819 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (820 249)  (820 249)  routing T_15_15.sp4_v_b_33 <X> T_15_15.lc_trk_g2_1
 (22 9)  (824 249)  (824 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (825 249)  (825 249)  routing T_15_15.sp4_h_r_34 <X> T_15_15.lc_trk_g2_2
 (24 9)  (826 249)  (826 249)  routing T_15_15.sp4_h_r_34 <X> T_15_15.lc_trk_g2_2
 (27 9)  (829 249)  (829 249)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (830 249)  (830 249)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 249)  (831 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (832 249)  (832 249)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (833 249)  (833 249)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (834 249)  (834 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (836 249)  (836 249)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.input_2_4
 (35 9)  (837 249)  (837 249)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.input_2_4
 (37 9)  (839 249)  (839 249)  LC_4 Logic Functioning bit
 (25 10)  (827 250)  (827 250)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g2_6
 (32 10)  (834 250)  (834 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (838 250)  (838 250)  LC_5 Logic Functioning bit
 (37 10)  (839 250)  (839 250)  LC_5 Logic Functioning bit
 (38 10)  (840 250)  (840 250)  LC_5 Logic Functioning bit
 (42 10)  (844 250)  (844 250)  LC_5 Logic Functioning bit
 (45 10)  (847 250)  (847 250)  LC_5 Logic Functioning bit
 (50 10)  (852 250)  (852 250)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (853 250)  (853 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (824 251)  (824 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (828 251)  (828 251)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (830 251)  (830 251)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 251)  (831 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 251)  (833 251)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (838 251)  (838 251)  LC_5 Logic Functioning bit
 (37 11)  (839 251)  (839 251)  LC_5 Logic Functioning bit
 (39 11)  (841 251)  (841 251)  LC_5 Logic Functioning bit
 (43 11)  (845 251)  (845 251)  LC_5 Logic Functioning bit
 (8 12)  (810 252)  (810 252)  routing T_15_15.sp4_v_b_4 <X> T_15_15.sp4_h_r_10
 (9 12)  (811 252)  (811 252)  routing T_15_15.sp4_v_b_4 <X> T_15_15.sp4_h_r_10
 (10 12)  (812 252)  (812 252)  routing T_15_15.sp4_v_b_4 <X> T_15_15.sp4_h_r_10
 (15 12)  (817 252)  (817 252)  routing T_15_15.sp12_v_b_1 <X> T_15_15.lc_trk_g3_1
 (17 12)  (819 252)  (819 252)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (820 252)  (820 252)  routing T_15_15.sp12_v_b_1 <X> T_15_15.lc_trk_g3_1
 (22 12)  (824 252)  (824 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (825 252)  (825 252)  routing T_15_15.sp4_v_t_30 <X> T_15_15.lc_trk_g3_3
 (24 12)  (826 252)  (826 252)  routing T_15_15.sp4_v_t_30 <X> T_15_15.lc_trk_g3_3
 (29 12)  (831 252)  (831 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 252)  (832 252)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (833 252)  (833 252)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 252)  (834 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 252)  (835 252)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (836 252)  (836 252)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 252)  (838 252)  LC_6 Logic Functioning bit
 (38 12)  (840 252)  (840 252)  LC_6 Logic Functioning bit
 (40 12)  (842 252)  (842 252)  LC_6 Logic Functioning bit
 (41 12)  (843 252)  (843 252)  LC_6 Logic Functioning bit
 (43 12)  (845 252)  (845 252)  LC_6 Logic Functioning bit
 (18 13)  (820 253)  (820 253)  routing T_15_15.sp12_v_b_1 <X> T_15_15.lc_trk_g3_1
 (22 13)  (824 253)  (824 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (825 253)  (825 253)  routing T_15_15.sp4_h_l_15 <X> T_15_15.lc_trk_g3_2
 (24 13)  (826 253)  (826 253)  routing T_15_15.sp4_h_l_15 <X> T_15_15.lc_trk_g3_2
 (25 13)  (827 253)  (827 253)  routing T_15_15.sp4_h_l_15 <X> T_15_15.lc_trk_g3_2
 (27 13)  (829 253)  (829 253)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 253)  (830 253)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 253)  (831 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (834 253)  (834 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (39 13)  (841 253)  (841 253)  LC_6 Logic Functioning bit
 (40 13)  (842 253)  (842 253)  LC_6 Logic Functioning bit
 (41 13)  (843 253)  (843 253)  LC_6 Logic Functioning bit
 (43 13)  (845 253)  (845 253)  LC_6 Logic Functioning bit
 (0 14)  (802 254)  (802 254)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 254)  (803 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (809 254)  (809 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (817 254)  (817 254)  routing T_15_15.sp4_h_l_16 <X> T_15_15.lc_trk_g3_5
 (16 14)  (818 254)  (818 254)  routing T_15_15.sp4_h_l_16 <X> T_15_15.lc_trk_g3_5
 (17 14)  (819 254)  (819 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (823 254)  (823 254)  routing T_15_15.sp4_v_t_18 <X> T_15_15.lc_trk_g3_7
 (22 14)  (824 254)  (824 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (825 254)  (825 254)  routing T_15_15.sp4_v_t_18 <X> T_15_15.lc_trk_g3_7
 (26 14)  (828 254)  (828 254)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (829 254)  (829 254)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 254)  (831 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (833 254)  (833 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 254)  (834 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 254)  (836 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (838 254)  (838 254)  LC_7 Logic Functioning bit
 (37 14)  (839 254)  (839 254)  LC_7 Logic Functioning bit
 (38 14)  (840 254)  (840 254)  LC_7 Logic Functioning bit
 (39 14)  (841 254)  (841 254)  LC_7 Logic Functioning bit
 (40 14)  (842 254)  (842 254)  LC_7 Logic Functioning bit
 (41 14)  (843 254)  (843 254)  LC_7 Logic Functioning bit
 (42 14)  (844 254)  (844 254)  LC_7 Logic Functioning bit
 (43 14)  (845 254)  (845 254)  LC_7 Logic Functioning bit
 (0 15)  (802 255)  (802 255)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (809 255)  (809 255)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (817 255)  (817 255)  routing T_15_15.tnr_op_4 <X> T_15_15.lc_trk_g3_4
 (17 15)  (819 255)  (819 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (820 255)  (820 255)  routing T_15_15.sp4_h_l_16 <X> T_15_15.lc_trk_g3_5
 (22 15)  (824 255)  (824 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (827 255)  (827 255)  routing T_15_15.sp4_r_v_b_46 <X> T_15_15.lc_trk_g3_6
 (26 15)  (828 255)  (828 255)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 255)  (831 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (832 255)  (832 255)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (838 255)  (838 255)  LC_7 Logic Functioning bit
 (37 15)  (839 255)  (839 255)  LC_7 Logic Functioning bit
 (38 15)  (840 255)  (840 255)  LC_7 Logic Functioning bit
 (39 15)  (841 255)  (841 255)  LC_7 Logic Functioning bit
 (40 15)  (842 255)  (842 255)  LC_7 Logic Functioning bit
 (42 15)  (844 255)  (844 255)  LC_7 Logic Functioning bit
 (46 15)  (848 255)  (848 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_15

 (14 0)  (870 240)  (870 240)  routing T_16_15.sp4_h_l_5 <X> T_16_15.lc_trk_g0_0
 (17 0)  (873 240)  (873 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (874 240)  (874 240)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g0_1
 (22 0)  (878 240)  (878 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (880 240)  (880 240)  routing T_16_15.bot_op_3 <X> T_16_15.lc_trk_g0_3
 (27 0)  (883 240)  (883 240)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 240)  (885 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (888 240)  (888 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (896 240)  (896 240)  LC_0 Logic Functioning bit
 (42 0)  (898 240)  (898 240)  LC_0 Logic Functioning bit
 (14 1)  (870 241)  (870 241)  routing T_16_15.sp4_h_l_5 <X> T_16_15.lc_trk_g0_0
 (15 1)  (871 241)  (871 241)  routing T_16_15.sp4_h_l_5 <X> T_16_15.lc_trk_g0_0
 (16 1)  (872 241)  (872 241)  routing T_16_15.sp4_h_l_5 <X> T_16_15.lc_trk_g0_0
 (17 1)  (873 241)  (873 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (31 1)  (887 241)  (887 241)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (40 1)  (896 241)  (896 241)  LC_0 Logic Functioning bit
 (42 1)  (898 241)  (898 241)  LC_0 Logic Functioning bit
 (52 1)  (908 241)  (908 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (856 242)  (856 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (857 242)  (857 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (858 242)  (858 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (870 242)  (870 242)  routing T_16_15.wire_logic_cluster/lc_4/out <X> T_16_15.lc_trk_g0_4
 (16 2)  (872 242)  (872 242)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g0_5
 (17 2)  (873 242)  (873 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (874 242)  (874 242)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g0_5
 (21 2)  (877 242)  (877 242)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g0_7
 (22 2)  (878 242)  (878 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (882 242)  (882 242)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (885 242)  (885 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (887 242)  (887 242)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 242)  (888 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (890 242)  (890 242)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (41 2)  (897 242)  (897 242)  LC_1 Logic Functioning bit
 (42 2)  (898 242)  (898 242)  LC_1 Logic Functioning bit
 (43 2)  (899 242)  (899 242)  LC_1 Logic Functioning bit
 (45 2)  (901 242)  (901 242)  LC_1 Logic Functioning bit
 (48 2)  (904 242)  (904 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (856 243)  (856 243)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (17 3)  (873 243)  (873 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (874 243)  (874 243)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g0_5
 (22 3)  (878 243)  (878 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (880 243)  (880 243)  routing T_16_15.bot_op_6 <X> T_16_15.lc_trk_g0_6
 (27 3)  (883 243)  (883 243)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (884 243)  (884 243)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 243)  (885 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (888 243)  (888 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (43 3)  (899 243)  (899 243)  LC_1 Logic Functioning bit
 (47 3)  (903 243)  (903 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (26 4)  (882 244)  (882 244)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (884 244)  (884 244)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 244)  (885 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 244)  (886 244)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (887 244)  (887 244)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 244)  (888 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 244)  (889 244)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (891 244)  (891 244)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.input_2_2
 (39 4)  (895 244)  (895 244)  LC_2 Logic Functioning bit
 (40 4)  (896 244)  (896 244)  LC_2 Logic Functioning bit
 (42 4)  (898 244)  (898 244)  LC_2 Logic Functioning bit
 (15 5)  (871 245)  (871 245)  routing T_16_15.bot_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (873 245)  (873 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (28 5)  (884 245)  (884 245)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 245)  (885 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (887 245)  (887 245)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (888 245)  (888 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (889 245)  (889 245)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.input_2_2
 (34 5)  (890 245)  (890 245)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.input_2_2
 (38 5)  (894 245)  (894 245)  LC_2 Logic Functioning bit
 (39 5)  (895 245)  (895 245)  LC_2 Logic Functioning bit
 (40 5)  (896 245)  (896 245)  LC_2 Logic Functioning bit
 (41 5)  (897 245)  (897 245)  LC_2 Logic Functioning bit
 (42 5)  (898 245)  (898 245)  LC_2 Logic Functioning bit
 (43 5)  (899 245)  (899 245)  LC_2 Logic Functioning bit
 (3 6)  (859 246)  (859 246)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_v_t_23
 (16 6)  (872 246)  (872 246)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g1_5
 (17 6)  (873 246)  (873 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (874 246)  (874 246)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g1_5
 (26 6)  (882 246)  (882 246)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (884 246)  (884 246)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 246)  (885 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 246)  (886 246)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (888 246)  (888 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 246)  (889 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (890 246)  (890 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 246)  (892 246)  LC_3 Logic Functioning bit
 (38 6)  (894 246)  (894 246)  LC_3 Logic Functioning bit
 (39 6)  (895 246)  (895 246)  LC_3 Logic Functioning bit
 (40 6)  (896 246)  (896 246)  LC_3 Logic Functioning bit
 (41 6)  (897 246)  (897 246)  LC_3 Logic Functioning bit
 (43 6)  (899 246)  (899 246)  LC_3 Logic Functioning bit
 (48 6)  (904 246)  (904 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (906 246)  (906 246)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (870 247)  (870 247)  routing T_16_15.top_op_4 <X> T_16_15.lc_trk_g1_4
 (15 7)  (871 247)  (871 247)  routing T_16_15.top_op_4 <X> T_16_15.lc_trk_g1_4
 (17 7)  (873 247)  (873 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (874 247)  (874 247)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g1_5
 (27 7)  (883 247)  (883 247)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 247)  (885 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 247)  (886 247)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (887 247)  (887 247)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (892 247)  (892 247)  LC_3 Logic Functioning bit
 (37 7)  (893 247)  (893 247)  LC_3 Logic Functioning bit
 (38 7)  (894 247)  (894 247)  LC_3 Logic Functioning bit
 (39 7)  (895 247)  (895 247)  LC_3 Logic Functioning bit
 (40 7)  (896 247)  (896 247)  LC_3 Logic Functioning bit
 (41 7)  (897 247)  (897 247)  LC_3 Logic Functioning bit
 (42 7)  (898 247)  (898 247)  LC_3 Logic Functioning bit
 (43 7)  (899 247)  (899 247)  LC_3 Logic Functioning bit
 (11 8)  (867 248)  (867 248)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_v_b_8
 (14 8)  (870 248)  (870 248)  routing T_16_15.sp4_v_t_21 <X> T_16_15.lc_trk_g2_0
 (26 8)  (882 248)  (882 248)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (885 248)  (885 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 248)  (886 248)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (887 248)  (887 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 248)  (888 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 248)  (889 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (890 248)  (890 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (893 248)  (893 248)  LC_4 Logic Functioning bit
 (45 8)  (901 248)  (901 248)  LC_4 Logic Functioning bit
 (14 9)  (870 249)  (870 249)  routing T_16_15.sp4_v_t_21 <X> T_16_15.lc_trk_g2_0
 (16 9)  (872 249)  (872 249)  routing T_16_15.sp4_v_t_21 <X> T_16_15.lc_trk_g2_0
 (17 9)  (873 249)  (873 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (29 9)  (885 249)  (885 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (888 249)  (888 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (893 249)  (893 249)  LC_4 Logic Functioning bit
 (40 9)  (896 249)  (896 249)  LC_4 Logic Functioning bit
 (42 9)  (898 249)  (898 249)  LC_4 Logic Functioning bit
 (8 10)  (864 250)  (864 250)  routing T_16_15.sp4_v_t_36 <X> T_16_15.sp4_h_l_42
 (9 10)  (865 250)  (865 250)  routing T_16_15.sp4_v_t_36 <X> T_16_15.sp4_h_l_42
 (10 10)  (866 250)  (866 250)  routing T_16_15.sp4_v_t_36 <X> T_16_15.sp4_h_l_42
 (14 10)  (870 250)  (870 250)  routing T_16_15.bnl_op_4 <X> T_16_15.lc_trk_g2_4
 (15 10)  (871 250)  (871 250)  routing T_16_15.tnr_op_5 <X> T_16_15.lc_trk_g2_5
 (17 10)  (873 250)  (873 250)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (878 250)  (878 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (880 250)  (880 250)  routing T_16_15.tnr_op_7 <X> T_16_15.lc_trk_g2_7
 (25 10)  (881 250)  (881 250)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g2_6
 (38 10)  (894 250)  (894 250)  LC_5 Logic Functioning bit
 (41 10)  (897 250)  (897 250)  LC_5 Logic Functioning bit
 (7 11)  (863 251)  (863 251)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (870 251)  (870 251)  routing T_16_15.bnl_op_4 <X> T_16_15.lc_trk_g2_4
 (17 11)  (873 251)  (873 251)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (878 251)  (878 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (883 251)  (883 251)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 251)  (885 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (888 251)  (888 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (891 251)  (891 251)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.input_2_5
 (39 11)  (895 251)  (895 251)  LC_5 Logic Functioning bit
 (40 11)  (896 251)  (896 251)  LC_5 Logic Functioning bit
 (21 12)  (877 252)  (877 252)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (22 12)  (878 252)  (878 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (880 252)  (880 252)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (29 12)  (885 252)  (885 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (886 252)  (886 252)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (887 252)  (887 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 252)  (888 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 252)  (889 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (890 252)  (890 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (892 252)  (892 252)  LC_6 Logic Functioning bit
 (50 12)  (906 252)  (906 252)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (877 253)  (877 253)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (28 13)  (884 253)  (884 253)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 253)  (885 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (886 253)  (886 253)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (7 14)  (863 254)  (863 254)  Column buffer control bit: LH_colbuf_cntl_7

 (17 14)  (873 254)  (873 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (874 254)  (874 254)  routing T_16_15.bnl_op_5 <X> T_16_15.lc_trk_g3_5
 (29 14)  (885 254)  (885 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 254)  (886 254)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (887 254)  (887 254)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 254)  (888 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (896 254)  (896 254)  LC_7 Logic Functioning bit
 (42 14)  (898 254)  (898 254)  LC_7 Logic Functioning bit
 (48 14)  (904 254)  (904 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (7 15)  (863 255)  (863 255)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (871 255)  (871 255)  routing T_16_15.tnr_op_4 <X> T_16_15.lc_trk_g3_4
 (17 15)  (873 255)  (873 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (874 255)  (874 255)  routing T_16_15.bnl_op_5 <X> T_16_15.lc_trk_g3_5
 (31 15)  (887 255)  (887 255)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (40 15)  (896 255)  (896 255)  LC_7 Logic Functioning bit
 (42 15)  (898 255)  (898 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (11 0)  (921 240)  (921 240)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_v_b_2
 (13 0)  (923 240)  (923 240)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_v_b_2
 (16 0)  (926 240)  (926 240)  routing T_17_15.sp4_v_b_9 <X> T_17_15.lc_trk_g0_1
 (17 0)  (927 240)  (927 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (928 240)  (928 240)  routing T_17_15.sp4_v_b_9 <X> T_17_15.lc_trk_g0_1
 (21 0)  (931 240)  (931 240)  routing T_17_15.sp4_v_b_11 <X> T_17_15.lc_trk_g0_3
 (22 0)  (932 240)  (932 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (933 240)  (933 240)  routing T_17_15.sp4_v_b_11 <X> T_17_15.lc_trk_g0_3
 (27 0)  (937 240)  (937 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 240)  (938 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 240)  (939 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (941 240)  (941 240)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 240)  (942 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (945 240)  (945 240)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.input_2_0
 (12 1)  (922 241)  (922 241)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_v_b_2
 (18 1)  (928 241)  (928 241)  routing T_17_15.sp4_v_b_9 <X> T_17_15.lc_trk_g0_1
 (21 1)  (931 241)  (931 241)  routing T_17_15.sp4_v_b_11 <X> T_17_15.lc_trk_g0_3
 (26 1)  (936 241)  (936 241)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (937 241)  (937 241)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (938 241)  (938 241)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 241)  (939 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (941 241)  (941 241)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (942 241)  (942 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (946 241)  (946 241)  LC_0 Logic Functioning bit
 (47 1)  (957 241)  (957 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (958 241)  (958 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (961 241)  (961 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (910 242)  (910 242)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (911 242)  (911 242)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (912 242)  (912 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (916 242)  (916 242)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_v_t_37
 (12 2)  (922 242)  (922 242)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_h_l_39
 (17 2)  (927 242)  (927 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (931 242)  (931 242)  routing T_17_15.lft_op_7 <X> T_17_15.lc_trk_g0_7
 (22 2)  (932 242)  (932 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (934 242)  (934 242)  routing T_17_15.lft_op_7 <X> T_17_15.lc_trk_g0_7
 (27 2)  (937 242)  (937 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (938 242)  (938 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 242)  (939 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (940 242)  (940 242)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (941 242)  (941 242)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (942 242)  (942 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (944 242)  (944 242)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (946 242)  (946 242)  LC_1 Logic Functioning bit
 (38 2)  (948 242)  (948 242)  LC_1 Logic Functioning bit
 (40 2)  (950 242)  (950 242)  LC_1 Logic Functioning bit
 (41 2)  (951 242)  (951 242)  LC_1 Logic Functioning bit
 (43 2)  (953 242)  (953 242)  LC_1 Logic Functioning bit
 (50 2)  (960 242)  (960 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (910 243)  (910 243)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (11 3)  (921 243)  (921 243)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_h_l_39
 (13 3)  (923 243)  (923 243)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_h_l_39
 (14 3)  (924 243)  (924 243)  routing T_17_15.top_op_4 <X> T_17_15.lc_trk_g0_4
 (15 3)  (925 243)  (925 243)  routing T_17_15.top_op_4 <X> T_17_15.lc_trk_g0_4
 (17 3)  (927 243)  (927 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (936 243)  (936 243)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 243)  (939 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 243)  (940 243)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (38 3)  (948 243)  (948 243)  LC_1 Logic Functioning bit
 (40 3)  (950 243)  (950 243)  LC_1 Logic Functioning bit
 (41 3)  (951 243)  (951 243)  LC_1 Logic Functioning bit
 (42 3)  (952 243)  (952 243)  LC_1 Logic Functioning bit
 (14 4)  (924 244)  (924 244)  routing T_17_15.wire_logic_cluster/lc_0/out <X> T_17_15.lc_trk_g1_0
 (21 4)  (931 244)  (931 244)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g1_3
 (22 4)  (932 244)  (932 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (936 244)  (936 244)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (939 244)  (939 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (941 244)  (941 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 244)  (942 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 244)  (943 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (948 244)  (948 244)  LC_2 Logic Functioning bit
 (39 4)  (949 244)  (949 244)  LC_2 Logic Functioning bit
 (42 4)  (952 244)  (952 244)  LC_2 Logic Functioning bit
 (43 4)  (953 244)  (953 244)  LC_2 Logic Functioning bit
 (50 4)  (960 244)  (960 244)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (963 244)  (963 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (927 245)  (927 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (936 245)  (936 245)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (937 245)  (937 245)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 245)  (939 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 245)  (941 245)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (947 245)  (947 245)  LC_2 Logic Functioning bit
 (38 5)  (948 245)  (948 245)  LC_2 Logic Functioning bit
 (39 5)  (949 245)  (949 245)  LC_2 Logic Functioning bit
 (43 5)  (953 245)  (953 245)  LC_2 Logic Functioning bit
 (4 6)  (914 246)  (914 246)  routing T_17_15.sp4_v_b_7 <X> T_17_15.sp4_v_t_38
 (6 6)  (916 246)  (916 246)  routing T_17_15.sp4_v_b_7 <X> T_17_15.sp4_v_t_38
 (12 6)  (922 246)  (922 246)  routing T_17_15.sp4_v_t_46 <X> T_17_15.sp4_h_l_40
 (15 6)  (925 246)  (925 246)  routing T_17_15.top_op_5 <X> T_17_15.lc_trk_g1_5
 (17 6)  (927 246)  (927 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (932 246)  (932 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (934 246)  (934 246)  routing T_17_15.top_op_7 <X> T_17_15.lc_trk_g1_7
 (26 6)  (936 246)  (936 246)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (938 246)  (938 246)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 246)  (939 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 246)  (942 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (944 246)  (944 246)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (945 246)  (945 246)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.input_2_3
 (39 6)  (949 246)  (949 246)  LC_3 Logic Functioning bit
 (41 6)  (951 246)  (951 246)  LC_3 Logic Functioning bit
 (45 6)  (955 246)  (955 246)  LC_3 Logic Functioning bit
 (48 6)  (958 246)  (958 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (11 7)  (921 247)  (921 247)  routing T_17_15.sp4_v_t_46 <X> T_17_15.sp4_h_l_40
 (13 7)  (923 247)  (923 247)  routing T_17_15.sp4_v_t_46 <X> T_17_15.sp4_h_l_40
 (14 7)  (924 247)  (924 247)  routing T_17_15.top_op_4 <X> T_17_15.lc_trk_g1_4
 (15 7)  (925 247)  (925 247)  routing T_17_15.top_op_4 <X> T_17_15.lc_trk_g1_4
 (17 7)  (927 247)  (927 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (928 247)  (928 247)  routing T_17_15.top_op_5 <X> T_17_15.lc_trk_g1_5
 (21 7)  (931 247)  (931 247)  routing T_17_15.top_op_7 <X> T_17_15.lc_trk_g1_7
 (27 7)  (937 247)  (937 247)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 247)  (939 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (941 247)  (941 247)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (942 247)  (942 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (948 247)  (948 247)  LC_3 Logic Functioning bit
 (39 7)  (949 247)  (949 247)  LC_3 Logic Functioning bit
 (0 8)  (910 248)  (910 248)  routing T_17_15.glb_netwk_6 <X> T_17_15.glb2local_1
 (1 8)  (911 248)  (911 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (14 8)  (924 248)  (924 248)  routing T_17_15.sp4_v_b_24 <X> T_17_15.lc_trk_g2_0
 (22 8)  (932 248)  (932 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (933 248)  (933 248)  routing T_17_15.sp12_v_b_11 <X> T_17_15.lc_trk_g2_3
 (25 8)  (935 248)  (935 248)  routing T_17_15.sp4_h_r_34 <X> T_17_15.lc_trk_g2_2
 (1 9)  (911 249)  (911 249)  routing T_17_15.glb_netwk_6 <X> T_17_15.glb2local_1
 (3 9)  (913 249)  (913 249)  routing T_17_15.sp12_h_l_22 <X> T_17_15.sp12_v_b_1
 (16 9)  (926 249)  (926 249)  routing T_17_15.sp4_v_b_24 <X> T_17_15.lc_trk_g2_0
 (17 9)  (927 249)  (927 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (932 249)  (932 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (933 249)  (933 249)  routing T_17_15.sp4_h_r_34 <X> T_17_15.lc_trk_g2_2
 (24 9)  (934 249)  (934 249)  routing T_17_15.sp4_h_r_34 <X> T_17_15.lc_trk_g2_2
 (14 10)  (924 250)  (924 250)  routing T_17_15.sp4_v_t_17 <X> T_17_15.lc_trk_g2_4
 (21 10)  (931 250)  (931 250)  routing T_17_15.sp4_v_t_26 <X> T_17_15.lc_trk_g2_7
 (22 10)  (932 250)  (932 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (933 250)  (933 250)  routing T_17_15.sp4_v_t_26 <X> T_17_15.lc_trk_g2_7
 (25 10)  (935 250)  (935 250)  routing T_17_15.sp4_v_b_30 <X> T_17_15.lc_trk_g2_6
 (26 10)  (936 250)  (936 250)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (938 250)  (938 250)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 250)  (939 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (941 250)  (941 250)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 250)  (942 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 250)  (943 250)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (944 250)  (944 250)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (945 250)  (945 250)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.input_2_5
 (36 10)  (946 250)  (946 250)  LC_5 Logic Functioning bit
 (37 10)  (947 250)  (947 250)  LC_5 Logic Functioning bit
 (39 10)  (949 250)  (949 250)  LC_5 Logic Functioning bit
 (42 10)  (952 250)  (952 250)  LC_5 Logic Functioning bit
 (43 10)  (953 250)  (953 250)  LC_5 Logic Functioning bit
 (45 10)  (955 250)  (955 250)  LC_5 Logic Functioning bit
 (52 10)  (962 250)  (962 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (918 251)  (918 251)  routing T_17_15.sp4_h_r_7 <X> T_17_15.sp4_v_t_42
 (9 11)  (919 251)  (919 251)  routing T_17_15.sp4_h_r_7 <X> T_17_15.sp4_v_t_42
 (16 11)  (926 251)  (926 251)  routing T_17_15.sp4_v_t_17 <X> T_17_15.lc_trk_g2_4
 (17 11)  (927 251)  (927 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (931 251)  (931 251)  routing T_17_15.sp4_v_t_26 <X> T_17_15.lc_trk_g2_7
 (22 11)  (932 251)  (932 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (933 251)  (933 251)  routing T_17_15.sp4_v_b_30 <X> T_17_15.lc_trk_g2_6
 (27 11)  (937 251)  (937 251)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 251)  (939 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (940 251)  (940 251)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (942 251)  (942 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (946 251)  (946 251)  LC_5 Logic Functioning bit
 (37 11)  (947 251)  (947 251)  LC_5 Logic Functioning bit
 (38 11)  (948 251)  (948 251)  LC_5 Logic Functioning bit
 (40 11)  (950 251)  (950 251)  LC_5 Logic Functioning bit
 (42 11)  (952 251)  (952 251)  LC_5 Logic Functioning bit
 (43 11)  (953 251)  (953 251)  LC_5 Logic Functioning bit
 (14 12)  (924 252)  (924 252)  routing T_17_15.bnl_op_0 <X> T_17_15.lc_trk_g3_0
 (21 12)  (931 252)  (931 252)  routing T_17_15.bnl_op_3 <X> T_17_15.lc_trk_g3_3
 (22 12)  (932 252)  (932 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (936 252)  (936 252)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (937 252)  (937 252)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (938 252)  (938 252)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 252)  (939 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 252)  (940 252)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (942 252)  (942 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (944 252)  (944 252)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (945 252)  (945 252)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.input_2_6
 (36 12)  (946 252)  (946 252)  LC_6 Logic Functioning bit
 (38 12)  (948 252)  (948 252)  LC_6 Logic Functioning bit
 (40 12)  (950 252)  (950 252)  LC_6 Logic Functioning bit
 (41 12)  (951 252)  (951 252)  LC_6 Logic Functioning bit
 (43 12)  (953 252)  (953 252)  LC_6 Logic Functioning bit
 (6 13)  (916 253)  (916 253)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_h_r_9
 (8 13)  (918 253)  (918 253)  routing T_17_15.sp4_h_l_41 <X> T_17_15.sp4_v_b_10
 (9 13)  (919 253)  (919 253)  routing T_17_15.sp4_h_l_41 <X> T_17_15.sp4_v_b_10
 (10 13)  (920 253)  (920 253)  routing T_17_15.sp4_h_l_41 <X> T_17_15.sp4_v_b_10
 (14 13)  (924 253)  (924 253)  routing T_17_15.bnl_op_0 <X> T_17_15.lc_trk_g3_0
 (17 13)  (927 253)  (927 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (931 253)  (931 253)  routing T_17_15.bnl_op_3 <X> T_17_15.lc_trk_g3_3
 (26 13)  (936 253)  (936 253)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (938 253)  (938 253)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 253)  (939 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (942 253)  (942 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (944 253)  (944 253)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.input_2_6
 (39 13)  (949 253)  (949 253)  LC_6 Logic Functioning bit
 (40 13)  (950 253)  (950 253)  LC_6 Logic Functioning bit
 (41 13)  (951 253)  (951 253)  LC_6 Logic Functioning bit
 (43 13)  (953 253)  (953 253)  LC_6 Logic Functioning bit
 (7 14)  (917 254)  (917 254)  Column buffer control bit: LH_colbuf_cntl_7

 (10 14)  (920 254)  (920 254)  routing T_17_15.sp4_v_b_5 <X> T_17_15.sp4_h_l_47
 (14 14)  (924 254)  (924 254)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (17 14)  (927 254)  (927 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (928 254)  (928 254)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g3_5
 (22 14)  (932 254)  (932 254)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (934 254)  (934 254)  routing T_17_15.tnr_op_7 <X> T_17_15.lc_trk_g3_7
 (28 14)  (938 254)  (938 254)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 254)  (939 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 254)  (940 254)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (941 254)  (941 254)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (942 254)  (942 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (944 254)  (944 254)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (946 254)  (946 254)  LC_7 Logic Functioning bit
 (42 14)  (952 254)  (952 254)  LC_7 Logic Functioning bit
 (43 14)  (953 254)  (953 254)  LC_7 Logic Functioning bit
 (50 14)  (960 254)  (960 254)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (917 255)  (917 255)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (924 255)  (924 255)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (16 15)  (926 255)  (926 255)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (17 15)  (927 255)  (927 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (936 255)  (936 255)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (938 255)  (938 255)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 255)  (939 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (941 255)  (941 255)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (946 255)  (946 255)  LC_7 Logic Functioning bit
 (42 15)  (952 255)  (952 255)  LC_7 Logic Functioning bit
 (43 15)  (953 255)  (953 255)  LC_7 Logic Functioning bit
 (46 15)  (956 255)  (956 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_15

 (5 0)  (969 240)  (969 240)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_h_r_0
 (16 0)  (980 240)  (980 240)  routing T_18_15.sp12_h_r_9 <X> T_18_15.lc_trk_g0_1
 (17 0)  (981 240)  (981 240)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (25 0)  (989 240)  (989 240)  routing T_18_15.wire_logic_cluster/lc_2/out <X> T_18_15.lc_trk_g0_2
 (26 0)  (990 240)  (990 240)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (991 240)  (991 240)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (992 240)  (992 240)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 240)  (993 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 240)  (994 240)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (996 240)  (996 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (998 240)  (998 240)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (999 240)  (999 240)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_0
 (37 0)  (1001 240)  (1001 240)  LC_0 Logic Functioning bit
 (39 0)  (1003 240)  (1003 240)  LC_0 Logic Functioning bit
 (40 0)  (1004 240)  (1004 240)  LC_0 Logic Functioning bit
 (41 0)  (1005 240)  (1005 240)  LC_0 Logic Functioning bit
 (42 0)  (1006 240)  (1006 240)  LC_0 Logic Functioning bit
 (4 1)  (968 241)  (968 241)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_h_r_0
 (14 1)  (978 241)  (978 241)  routing T_18_15.sp4_h_r_0 <X> T_18_15.lc_trk_g0_0
 (15 1)  (979 241)  (979 241)  routing T_18_15.sp4_h_r_0 <X> T_18_15.lc_trk_g0_0
 (16 1)  (980 241)  (980 241)  routing T_18_15.sp4_h_r_0 <X> T_18_15.lc_trk_g0_0
 (17 1)  (981 241)  (981 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (986 241)  (986 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (990 241)  (990 241)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (991 241)  (991 241)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 241)  (993 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (996 241)  (996 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (998 241)  (998 241)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_0
 (38 1)  (1002 241)  (1002 241)  LC_0 Logic Functioning bit
 (40 1)  (1004 241)  (1004 241)  LC_0 Logic Functioning bit
 (41 1)  (1005 241)  (1005 241)  LC_0 Logic Functioning bit
 (42 1)  (1006 241)  (1006 241)  LC_0 Logic Functioning bit
 (0 2)  (964 242)  (964 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (965 242)  (965 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (966 242)  (966 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (970 242)  (970 242)  routing T_18_15.sp4_v_b_9 <X> T_18_15.sp4_v_t_37
 (17 2)  (981 242)  (981 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (982 242)  (982 242)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g0_5
 (26 2)  (990 242)  (990 242)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (32 2)  (996 242)  (996 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (1002 242)  (1002 242)  LC_1 Logic Functioning bit
 (39 2)  (1003 242)  (1003 242)  LC_1 Logic Functioning bit
 (40 2)  (1004 242)  (1004 242)  LC_1 Logic Functioning bit
 (41 2)  (1005 242)  (1005 242)  LC_1 Logic Functioning bit
 (42 2)  (1006 242)  (1006 242)  LC_1 Logic Functioning bit
 (43 2)  (1007 242)  (1007 242)  LC_1 Logic Functioning bit
 (48 2)  (1012 242)  (1012 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (1014 242)  (1014 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (964 243)  (964 243)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (5 3)  (969 243)  (969 243)  routing T_18_15.sp4_v_b_9 <X> T_18_15.sp4_v_t_37
 (9 3)  (973 243)  (973 243)  routing T_18_15.sp4_v_b_1 <X> T_18_15.sp4_v_t_36
 (28 3)  (992 243)  (992 243)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 243)  (993 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (995 243)  (995 243)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (38 3)  (1002 243)  (1002 243)  LC_1 Logic Functioning bit
 (39 3)  (1003 243)  (1003 243)  LC_1 Logic Functioning bit
 (40 3)  (1004 243)  (1004 243)  LC_1 Logic Functioning bit
 (41 3)  (1005 243)  (1005 243)  LC_1 Logic Functioning bit
 (42 3)  (1006 243)  (1006 243)  LC_1 Logic Functioning bit
 (43 3)  (1007 243)  (1007 243)  LC_1 Logic Functioning bit
 (11 4)  (975 244)  (975 244)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_v_b_5
 (14 4)  (978 244)  (978 244)  routing T_18_15.lft_op_0 <X> T_18_15.lc_trk_g1_0
 (22 4)  (986 244)  (986 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (987 244)  (987 244)  routing T_18_15.sp4_v_b_19 <X> T_18_15.lc_trk_g1_3
 (24 4)  (988 244)  (988 244)  routing T_18_15.sp4_v_b_19 <X> T_18_15.lc_trk_g1_3
 (26 4)  (990 244)  (990 244)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (993 244)  (993 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (994 244)  (994 244)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (995 244)  (995 244)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (996 244)  (996 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 244)  (997 244)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (999 244)  (999 244)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.input_2_2
 (37 4)  (1001 244)  (1001 244)  LC_2 Logic Functioning bit
 (39 4)  (1003 244)  (1003 244)  LC_2 Logic Functioning bit
 (40 4)  (1004 244)  (1004 244)  LC_2 Logic Functioning bit
 (41 4)  (1005 244)  (1005 244)  LC_2 Logic Functioning bit
 (42 4)  (1006 244)  (1006 244)  LC_2 Logic Functioning bit
 (12 5)  (976 245)  (976 245)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_v_b_5
 (15 5)  (979 245)  (979 245)  routing T_18_15.lft_op_0 <X> T_18_15.lc_trk_g1_0
 (17 5)  (981 245)  (981 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (986 245)  (986 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (987 245)  (987 245)  routing T_18_15.sp4_v_b_18 <X> T_18_15.lc_trk_g1_2
 (24 5)  (988 245)  (988 245)  routing T_18_15.sp4_v_b_18 <X> T_18_15.lc_trk_g1_2
 (26 5)  (990 245)  (990 245)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (992 245)  (992 245)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 245)  (993 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (995 245)  (995 245)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (996 245)  (996 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (997 245)  (997 245)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.input_2_2
 (34 5)  (998 245)  (998 245)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.input_2_2
 (38 5)  (1002 245)  (1002 245)  LC_2 Logic Functioning bit
 (40 5)  (1004 245)  (1004 245)  LC_2 Logic Functioning bit
 (41 5)  (1005 245)  (1005 245)  LC_2 Logic Functioning bit
 (42 5)  (1006 245)  (1006 245)  LC_2 Logic Functioning bit
 (14 6)  (978 246)  (978 246)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g1_4
 (16 6)  (980 246)  (980 246)  routing T_18_15.sp4_v_b_13 <X> T_18_15.lc_trk_g1_5
 (17 6)  (981 246)  (981 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (982 246)  (982 246)  routing T_18_15.sp4_v_b_13 <X> T_18_15.lc_trk_g1_5
 (21 6)  (985 246)  (985 246)  routing T_18_15.wire_logic_cluster/lc_7/out <X> T_18_15.lc_trk_g1_7
 (22 6)  (986 246)  (986 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (991 246)  (991 246)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 246)  (993 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (994 246)  (994 246)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (995 246)  (995 246)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (996 246)  (996 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 246)  (997 246)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 246)  (1000 246)  LC_3 Logic Functioning bit
 (38 6)  (1002 246)  (1002 246)  LC_3 Logic Functioning bit
 (9 7)  (973 247)  (973 247)  routing T_18_15.sp4_v_b_8 <X> T_18_15.sp4_v_t_41
 (10 7)  (974 247)  (974 247)  routing T_18_15.sp4_v_b_8 <X> T_18_15.sp4_v_t_41
 (14 7)  (978 247)  (978 247)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g1_4
 (15 7)  (979 247)  (979 247)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g1_4
 (16 7)  (980 247)  (980 247)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g1_4
 (17 7)  (981 247)  (981 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (982 247)  (982 247)  routing T_18_15.sp4_v_b_13 <X> T_18_15.lc_trk_g1_5
 (26 7)  (990 247)  (990 247)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (991 247)  (991 247)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (992 247)  (992 247)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 247)  (993 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (994 247)  (994 247)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (995 247)  (995 247)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1000 247)  (1000 247)  LC_3 Logic Functioning bit
 (37 7)  (1001 247)  (1001 247)  LC_3 Logic Functioning bit
 (38 7)  (1002 247)  (1002 247)  LC_3 Logic Functioning bit
 (39 7)  (1003 247)  (1003 247)  LC_3 Logic Functioning bit
 (41 7)  (1005 247)  (1005 247)  LC_3 Logic Functioning bit
 (43 7)  (1007 247)  (1007 247)  LC_3 Logic Functioning bit
 (6 8)  (970 248)  (970 248)  routing T_18_15.sp4_v_t_38 <X> T_18_15.sp4_v_b_6
 (21 8)  (985 248)  (985 248)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g2_3
 (22 8)  (986 248)  (986 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (987 248)  (987 248)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g2_3
 (24 8)  (988 248)  (988 248)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g2_3
 (31 8)  (995 248)  (995 248)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (996 248)  (996 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 248)  (1000 248)  LC_4 Logic Functioning bit
 (37 8)  (1001 248)  (1001 248)  LC_4 Logic Functioning bit
 (39 8)  (1003 248)  (1003 248)  LC_4 Logic Functioning bit
 (43 8)  (1007 248)  (1007 248)  LC_4 Logic Functioning bit
 (50 8)  (1014 248)  (1014 248)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (969 249)  (969 249)  routing T_18_15.sp4_v_t_38 <X> T_18_15.sp4_v_b_6
 (21 9)  (985 249)  (985 249)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g2_3
 (26 9)  (990 249)  (990 249)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (991 249)  (991 249)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 249)  (993 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1000 249)  (1000 249)  LC_4 Logic Functioning bit
 (37 9)  (1001 249)  (1001 249)  LC_4 Logic Functioning bit
 (38 9)  (1002 249)  (1002 249)  LC_4 Logic Functioning bit
 (42 9)  (1006 249)  (1006 249)  LC_4 Logic Functioning bit
 (6 10)  (970 250)  (970 250)  routing T_18_15.sp4_v_b_3 <X> T_18_15.sp4_v_t_43
 (11 10)  (975 250)  (975 250)  routing T_18_15.sp4_h_l_38 <X> T_18_15.sp4_v_t_45
 (16 10)  (980 250)  (980 250)  routing T_18_15.sp4_v_b_37 <X> T_18_15.lc_trk_g2_5
 (17 10)  (981 250)  (981 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (982 250)  (982 250)  routing T_18_15.sp4_v_b_37 <X> T_18_15.lc_trk_g2_5
 (22 10)  (986 250)  (986 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (988 250)  (988 250)  routing T_18_15.tnl_op_7 <X> T_18_15.lc_trk_g2_7
 (25 10)  (989 250)  (989 250)  routing T_18_15.wire_logic_cluster/lc_6/out <X> T_18_15.lc_trk_g2_6
 (26 10)  (990 250)  (990 250)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (993 250)  (993 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (995 250)  (995 250)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 250)  (996 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 250)  (997 250)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (998 250)  (998 250)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (1001 250)  (1001 250)  LC_5 Logic Functioning bit
 (38 10)  (1002 250)  (1002 250)  LC_5 Logic Functioning bit
 (41 10)  (1005 250)  (1005 250)  LC_5 Logic Functioning bit
 (43 10)  (1007 250)  (1007 250)  LC_5 Logic Functioning bit
 (45 10)  (1009 250)  (1009 250)  LC_5 Logic Functioning bit
 (5 11)  (969 251)  (969 251)  routing T_18_15.sp4_v_b_3 <X> T_18_15.sp4_v_t_43
 (9 11)  (973 251)  (973 251)  routing T_18_15.sp4_v_b_7 <X> T_18_15.sp4_v_t_42
 (18 11)  (982 251)  (982 251)  routing T_18_15.sp4_v_b_37 <X> T_18_15.lc_trk_g2_5
 (21 11)  (985 251)  (985 251)  routing T_18_15.tnl_op_7 <X> T_18_15.lc_trk_g2_7
 (22 11)  (986 251)  (986 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (993 251)  (993 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (995 251)  (995 251)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (996 251)  (996 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (1001 251)  (1001 251)  LC_5 Logic Functioning bit
 (38 11)  (1002 251)  (1002 251)  LC_5 Logic Functioning bit
 (40 11)  (1004 251)  (1004 251)  LC_5 Logic Functioning bit
 (42 11)  (1006 251)  (1006 251)  LC_5 Logic Functioning bit
 (25 12)  (989 252)  (989 252)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g3_2
 (26 12)  (990 252)  (990 252)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (991 252)  (991 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (992 252)  (992 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 252)  (993 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 252)  (994 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (995 252)  (995 252)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (996 252)  (996 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (998 252)  (998 252)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (999 252)  (999 252)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_6
 (37 12)  (1001 252)  (1001 252)  LC_6 Logic Functioning bit
 (38 12)  (1002 252)  (1002 252)  LC_6 Logic Functioning bit
 (41 12)  (1005 252)  (1005 252)  LC_6 Logic Functioning bit
 (43 12)  (1007 252)  (1007 252)  LC_6 Logic Functioning bit
 (45 12)  (1009 252)  (1009 252)  LC_6 Logic Functioning bit
 (7 13)  (971 253)  (971 253)  Column buffer control bit: LH_colbuf_cntl_4

 (8 13)  (972 253)  (972 253)  routing T_18_15.sp4_h_l_47 <X> T_18_15.sp4_v_b_10
 (9 13)  (973 253)  (973 253)  routing T_18_15.sp4_h_l_47 <X> T_18_15.sp4_v_b_10
 (22 13)  (986 253)  (986 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (987 253)  (987 253)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g3_2
 (25 13)  (989 253)  (989 253)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g3_2
 (26 13)  (990 253)  (990 253)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (992 253)  (992 253)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 253)  (993 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (994 253)  (994 253)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (996 253)  (996 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (997 253)  (997 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_6
 (34 13)  (998 253)  (998 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_6
 (35 13)  (999 253)  (999 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_6
 (37 13)  (1001 253)  (1001 253)  LC_6 Logic Functioning bit
 (39 13)  (1003 253)  (1003 253)  LC_6 Logic Functioning bit
 (40 13)  (1004 253)  (1004 253)  LC_6 Logic Functioning bit
 (43 13)  (1007 253)  (1007 253)  LC_6 Logic Functioning bit
 (0 14)  (964 254)  (964 254)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 254)  (965 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (971 254)  (971 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (978 254)  (978 254)  routing T_18_15.sp4_v_t_17 <X> T_18_15.lc_trk_g3_4
 (15 14)  (979 254)  (979 254)  routing T_18_15.tnl_op_5 <X> T_18_15.lc_trk_g3_5
 (17 14)  (981 254)  (981 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (985 254)  (985 254)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7
 (22 14)  (986 254)  (986 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (988 254)  (988 254)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7
 (25 14)  (989 254)  (989 254)  routing T_18_15.sp4_h_r_38 <X> T_18_15.lc_trk_g3_6
 (27 14)  (991 254)  (991 254)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 254)  (993 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 254)  (994 254)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (995 254)  (995 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (996 254)  (996 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 254)  (997 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (998 254)  (998 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (1001 254)  (1001 254)  LC_7 Logic Functioning bit
 (38 14)  (1002 254)  (1002 254)  LC_7 Logic Functioning bit
 (41 14)  (1005 254)  (1005 254)  LC_7 Logic Functioning bit
 (43 14)  (1007 254)  (1007 254)  LC_7 Logic Functioning bit
 (45 14)  (1009 254)  (1009 254)  LC_7 Logic Functioning bit
 (0 15)  (964 255)  (964 255)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (7 15)  (971 255)  (971 255)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (980 255)  (980 255)  routing T_18_15.sp4_v_t_17 <X> T_18_15.lc_trk_g3_4
 (17 15)  (981 255)  (981 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (982 255)  (982 255)  routing T_18_15.tnl_op_5 <X> T_18_15.lc_trk_g3_5
 (21 15)  (985 255)  (985 255)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g3_7
 (22 15)  (986 255)  (986 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (987 255)  (987 255)  routing T_18_15.sp4_h_r_38 <X> T_18_15.lc_trk_g3_6
 (24 15)  (988 255)  (988 255)  routing T_18_15.sp4_h_r_38 <X> T_18_15.lc_trk_g3_6
 (26 15)  (990 255)  (990 255)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (991 255)  (991 255)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 255)  (993 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (994 255)  (994 255)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (995 255)  (995 255)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (996 255)  (996 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (997 255)  (997 255)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.input_2_7
 (35 15)  (999 255)  (999 255)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.input_2_7
 (36 15)  (1000 255)  (1000 255)  LC_7 Logic Functioning bit
 (39 15)  (1003 255)  (1003 255)  LC_7 Logic Functioning bit
 (41 15)  (1005 255)  (1005 255)  LC_7 Logic Functioning bit
 (43 15)  (1007 255)  (1007 255)  LC_7 Logic Functioning bit


RAM_Tile_19_15

 (5 3)  (1023 243)  (1023 243)  routing T_19_15.sp4_h_l_37 <X> T_19_15.sp4_v_t_37
 (12 6)  (1030 246)  (1030 246)  routing T_19_15.sp4_v_b_5 <X> T_19_15.sp4_h_l_40


LogicTile_20_15

 (22 0)  (1082 240)  (1082 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1083 240)  (1083 240)  routing T_20_15.sp12_h_l_16 <X> T_20_15.lc_trk_g0_3
 (14 1)  (1074 241)  (1074 241)  routing T_20_15.sp12_h_r_16 <X> T_20_15.lc_trk_g0_0
 (16 1)  (1076 241)  (1076 241)  routing T_20_15.sp12_h_r_16 <X> T_20_15.lc_trk_g0_0
 (17 1)  (1077 241)  (1077 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (1081 241)  (1081 241)  routing T_20_15.sp12_h_l_16 <X> T_20_15.lc_trk_g0_3
 (0 2)  (1060 242)  (1060 242)  routing T_20_15.glb_netwk_7 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1061 242)  (1061 242)  routing T_20_15.glb_netwk_7 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1062 242)  (1062 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1060 243)  (1060 243)  routing T_20_15.glb_netwk_7 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (22 3)  (1082 243)  (1082 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1083 243)  (1083 243)  routing T_20_15.sp12_h_l_21 <X> T_20_15.lc_trk_g0_6
 (25 3)  (1085 243)  (1085 243)  routing T_20_15.sp12_h_l_21 <X> T_20_15.lc_trk_g0_6
 (22 4)  (1082 244)  (1082 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1083 244)  (1083 244)  routing T_20_15.sp12_h_l_16 <X> T_20_15.lc_trk_g1_3
 (21 5)  (1081 245)  (1081 245)  routing T_20_15.sp12_h_l_16 <X> T_20_15.lc_trk_g1_3
 (22 5)  (1082 245)  (1082 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1083 245)  (1083 245)  routing T_20_15.sp12_h_l_17 <X> T_20_15.lc_trk_g1_2
 (25 5)  (1085 245)  (1085 245)  routing T_20_15.sp12_h_l_17 <X> T_20_15.lc_trk_g1_2
 (21 6)  (1081 246)  (1081 246)  routing T_20_15.wire_logic_cluster/lc_7/out <X> T_20_15.lc_trk_g1_7
 (22 6)  (1082 246)  (1082 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 10)  (1077 250)  (1077 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1078 250)  (1078 250)  routing T_20_15.wire_logic_cluster/lc_5/out <X> T_20_15.lc_trk_g2_5
 (26 10)  (1086 250)  (1086 250)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (1089 250)  (1089 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1092 250)  (1092 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1094 250)  (1094 250)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1096 250)  (1096 250)  LC_5 Logic Functioning bit
 (38 10)  (1098 250)  (1098 250)  LC_5 Logic Functioning bit
 (41 10)  (1101 250)  (1101 250)  LC_5 Logic Functioning bit
 (43 10)  (1103 250)  (1103 250)  LC_5 Logic Functioning bit
 (45 10)  (1105 250)  (1105 250)  LC_5 Logic Functioning bit
 (7 11)  (1067 251)  (1067 251)  Column buffer control bit: LH_colbuf_cntl_2

 (28 11)  (1088 251)  (1088 251)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1089 251)  (1089 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1091 251)  (1091 251)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1096 251)  (1096 251)  LC_5 Logic Functioning bit
 (38 11)  (1098 251)  (1098 251)  LC_5 Logic Functioning bit
 (40 11)  (1100 251)  (1100 251)  LC_5 Logic Functioning bit
 (42 11)  (1102 251)  (1102 251)  LC_5 Logic Functioning bit
 (47 11)  (1107 251)  (1107 251)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (27 12)  (1087 252)  (1087 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1088 252)  (1088 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1089 252)  (1089 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1090 252)  (1090 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1092 252)  (1092 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1094 252)  (1094 252)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1096 252)  (1096 252)  LC_6 Logic Functioning bit
 (38 12)  (1098 252)  (1098 252)  LC_6 Logic Functioning bit
 (45 12)  (1105 252)  (1105 252)  LC_6 Logic Functioning bit
 (46 12)  (1106 252)  (1106 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (48 12)  (1108 252)  (1108 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (1086 253)  (1086 253)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1087 253)  (1087 253)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1089 253)  (1089 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1090 253)  (1090 253)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (1091 253)  (1091 253)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1096 253)  (1096 253)  LC_6 Logic Functioning bit
 (37 13)  (1097 253)  (1097 253)  LC_6 Logic Functioning bit
 (38 13)  (1098 253)  (1098 253)  LC_6 Logic Functioning bit
 (39 13)  (1099 253)  (1099 253)  LC_6 Logic Functioning bit
 (41 13)  (1101 253)  (1101 253)  LC_6 Logic Functioning bit
 (43 13)  (1103 253)  (1103 253)  LC_6 Logic Functioning bit
 (1 14)  (1061 254)  (1061 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (7 14)  (1067 254)  (1067 254)  Column buffer control bit: LH_colbuf_cntl_7

 (25 14)  (1085 254)  (1085 254)  routing T_20_15.wire_logic_cluster/lc_6/out <X> T_20_15.lc_trk_g3_6
 (27 14)  (1087 254)  (1087 254)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1089 254)  (1089 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1090 254)  (1090 254)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1091 254)  (1091 254)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1092 254)  (1092 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1096 254)  (1096 254)  LC_7 Logic Functioning bit
 (38 14)  (1098 254)  (1098 254)  LC_7 Logic Functioning bit
 (45 14)  (1105 254)  (1105 254)  LC_7 Logic Functioning bit
 (52 14)  (1112 254)  (1112 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1060 255)  (1060 255)  routing T_20_15.glb_netwk_2 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (1082 255)  (1082 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1086 255)  (1086 255)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1089 255)  (1089 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1090 255)  (1090 255)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1091 255)  (1091 255)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1096 255)  (1096 255)  LC_7 Logic Functioning bit
 (37 15)  (1097 255)  (1097 255)  LC_7 Logic Functioning bit
 (38 15)  (1098 255)  (1098 255)  LC_7 Logic Functioning bit
 (39 15)  (1099 255)  (1099 255)  LC_7 Logic Functioning bit
 (41 15)  (1101 255)  (1101 255)  LC_7 Logic Functioning bit
 (43 15)  (1103 255)  (1103 255)  LC_7 Logic Functioning bit


LogicTile_21_15

 (7 14)  (1121 254)  (1121 254)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1121 255)  (1121 255)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_15

 (6 14)  (1174 254)  (1174 254)  routing T_22_15.sp4_h_l_41 <X> T_22_15.sp4_v_t_44


LogicTile_23_15



LogicTile_24_15



DSP_Tile_25_15



IpCon_Tile_0_14

 (13 0)  (13 224)  (13 224)  routing T_0_14.sp4_v_t_39 <X> T_0_14.sp4_v_b_2
 (36 0)  (36 224)  (36 224)  LC_0 Logic Functioning bit
 (37 0)  (37 224)  (37 224)  LC_0 Logic Functioning bit
 (42 0)  (42 224)  (42 224)  LC_0 Logic Functioning bit
 (43 0)  (43 224)  (43 224)  LC_0 Logic Functioning bit
 (50 0)  (50 224)  (50 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 225)  (36 225)  LC_0 Logic Functioning bit
 (37 1)  (37 225)  (37 225)  LC_0 Logic Functioning bit
 (42 1)  (42 225)  (42 225)  LC_0 Logic Functioning bit
 (43 1)  (43 225)  (43 225)  LC_0 Logic Functioning bit
 (36 2)  (36 226)  (36 226)  LC_1 Logic Functioning bit
 (37 2)  (37 226)  (37 226)  LC_1 Logic Functioning bit
 (42 2)  (42 226)  (42 226)  LC_1 Logic Functioning bit
 (43 2)  (43 226)  (43 226)  LC_1 Logic Functioning bit
 (50 2)  (50 226)  (50 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 227)  (36 227)  LC_1 Logic Functioning bit
 (37 3)  (37 227)  (37 227)  LC_1 Logic Functioning bit
 (42 3)  (42 227)  (42 227)  LC_1 Logic Functioning bit
 (43 3)  (43 227)  (43 227)  LC_1 Logic Functioning bit
 (36 4)  (36 228)  (36 228)  LC_2 Logic Functioning bit
 (37 4)  (37 228)  (37 228)  LC_2 Logic Functioning bit
 (42 4)  (42 228)  (42 228)  LC_2 Logic Functioning bit
 (43 4)  (43 228)  (43 228)  LC_2 Logic Functioning bit
 (50 4)  (50 228)  (50 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 229)  (36 229)  LC_2 Logic Functioning bit
 (37 5)  (37 229)  (37 229)  LC_2 Logic Functioning bit
 (42 5)  (42 229)  (42 229)  LC_2 Logic Functioning bit
 (43 5)  (43 229)  (43 229)  LC_2 Logic Functioning bit
 (36 6)  (36 230)  (36 230)  LC_3 Logic Functioning bit
 (37 6)  (37 230)  (37 230)  LC_3 Logic Functioning bit
 (42 6)  (42 230)  (42 230)  LC_3 Logic Functioning bit
 (43 6)  (43 230)  (43 230)  LC_3 Logic Functioning bit
 (50 6)  (50 230)  (50 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 231)  (36 231)  LC_3 Logic Functioning bit
 (37 7)  (37 231)  (37 231)  LC_3 Logic Functioning bit
 (42 7)  (42 231)  (42 231)  LC_3 Logic Functioning bit
 (43 7)  (43 231)  (43 231)  LC_3 Logic Functioning bit
 (36 8)  (36 232)  (36 232)  LC_4 Logic Functioning bit
 (37 8)  (37 232)  (37 232)  LC_4 Logic Functioning bit
 (42 8)  (42 232)  (42 232)  LC_4 Logic Functioning bit
 (43 8)  (43 232)  (43 232)  LC_4 Logic Functioning bit
 (50 8)  (50 232)  (50 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 233)  (36 233)  LC_4 Logic Functioning bit
 (37 9)  (37 233)  (37 233)  LC_4 Logic Functioning bit
 (42 9)  (42 233)  (42 233)  LC_4 Logic Functioning bit
 (43 9)  (43 233)  (43 233)  LC_4 Logic Functioning bit
 (36 10)  (36 234)  (36 234)  LC_5 Logic Functioning bit
 (37 10)  (37 234)  (37 234)  LC_5 Logic Functioning bit
 (42 10)  (42 234)  (42 234)  LC_5 Logic Functioning bit
 (43 10)  (43 234)  (43 234)  LC_5 Logic Functioning bit
 (50 10)  (50 234)  (50 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 235)  (36 235)  LC_5 Logic Functioning bit
 (37 11)  (37 235)  (37 235)  LC_5 Logic Functioning bit
 (42 11)  (42 235)  (42 235)  LC_5 Logic Functioning bit
 (43 11)  (43 235)  (43 235)  LC_5 Logic Functioning bit
 (36 12)  (36 236)  (36 236)  LC_6 Logic Functioning bit
 (37 12)  (37 236)  (37 236)  LC_6 Logic Functioning bit
 (42 12)  (42 236)  (42 236)  LC_6 Logic Functioning bit
 (43 12)  (43 236)  (43 236)  LC_6 Logic Functioning bit
 (50 12)  (50 236)  (50 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (12 13)  (12 237)  (12 237)  routing T_0_14.sp4_h_r_11 <X> T_0_14.sp4_v_b_11
 (36 13)  (36 237)  (36 237)  LC_6 Logic Functioning bit
 (37 13)  (37 237)  (37 237)  LC_6 Logic Functioning bit
 (42 13)  (42 237)  (42 237)  LC_6 Logic Functioning bit
 (43 13)  (43 237)  (43 237)  LC_6 Logic Functioning bit
 (36 14)  (36 238)  (36 238)  LC_7 Logic Functioning bit
 (37 14)  (37 238)  (37 238)  LC_7 Logic Functioning bit
 (42 14)  (42 238)  (42 238)  LC_7 Logic Functioning bit
 (43 14)  (43 238)  (43 238)  LC_7 Logic Functioning bit
 (50 14)  (50 238)  (50 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 239)  (36 239)  LC_7 Logic Functioning bit
 (37 15)  (37 239)  (37 239)  LC_7 Logic Functioning bit
 (42 15)  (42 239)  (42 239)  LC_7 Logic Functioning bit
 (43 15)  (43 239)  (43 239)  LC_7 Logic Functioning bit


LogicTile_1_14

 (5 0)  (59 224)  (59 224)  routing T_1_14.sp4_v_b_6 <X> T_1_14.sp4_h_r_0
 (4 1)  (58 225)  (58 225)  routing T_1_14.sp4_v_b_6 <X> T_1_14.sp4_h_r_0
 (6 1)  (60 225)  (60 225)  routing T_1_14.sp4_v_b_6 <X> T_1_14.sp4_h_r_0
 (27 2)  (81 226)  (81 226)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (82 226)  (82 226)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 226)  (83 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 226)  (84 226)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 226)  (86 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 226)  (87 226)  routing T_1_14.lc_trk_g2_0 <X> T_1_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 226)  (90 226)  LC_1 Logic Functioning bit
 (37 2)  (91 226)  (91 226)  LC_1 Logic Functioning bit
 (38 2)  (92 226)  (92 226)  LC_1 Logic Functioning bit
 (39 2)  (93 226)  (93 226)  LC_1 Logic Functioning bit
 (27 3)  (81 227)  (81 227)  routing T_1_14.lc_trk_g3_0 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (82 227)  (82 227)  routing T_1_14.lc_trk_g3_0 <X> T_1_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 227)  (83 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (84 227)  (84 227)  routing T_1_14.lc_trk_g3_7 <X> T_1_14.wire_logic_cluster/lc_1/in_1
 (37 3)  (91 227)  (91 227)  LC_1 Logic Functioning bit
 (39 3)  (93 227)  (93 227)  LC_1 Logic Functioning bit
 (40 3)  (94 227)  (94 227)  LC_1 Logic Functioning bit
 (42 3)  (96 227)  (96 227)  LC_1 Logic Functioning bit
 (22 5)  (76 229)  (76 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (78 229)  (78 229)  routing T_1_14.bot_op_2 <X> T_1_14.lc_trk_g1_2
 (3 6)  (57 230)  (57 230)  routing T_1_14.sp12_v_b_0 <X> T_1_14.sp12_v_t_23
 (14 8)  (68 232)  (68 232)  routing T_1_14.sp12_v_b_0 <X> T_1_14.lc_trk_g2_0
 (16 8)  (70 232)  (70 232)  routing T_1_14.sp4_v_b_33 <X> T_1_14.lc_trk_g2_1
 (17 8)  (71 232)  (71 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (72 232)  (72 232)  routing T_1_14.sp4_v_b_33 <X> T_1_14.lc_trk_g2_1
 (25 8)  (79 232)  (79 232)  routing T_1_14.sp12_v_t_1 <X> T_1_14.lc_trk_g2_2
 (14 9)  (68 233)  (68 233)  routing T_1_14.sp12_v_b_0 <X> T_1_14.lc_trk_g2_0
 (15 9)  (69 233)  (69 233)  routing T_1_14.sp12_v_b_0 <X> T_1_14.lc_trk_g2_0
 (17 9)  (71 233)  (71 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (72 233)  (72 233)  routing T_1_14.sp4_v_b_33 <X> T_1_14.lc_trk_g2_1
 (19 9)  (73 233)  (73 233)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (76 233)  (76 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (78 233)  (78 233)  routing T_1_14.sp12_v_t_1 <X> T_1_14.lc_trk_g2_2
 (25 9)  (79 233)  (79 233)  routing T_1_14.sp12_v_t_1 <X> T_1_14.lc_trk_g2_2
 (7 10)  (61 234)  (61 234)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (61 235)  (61 235)  Column buffer control bit: LH_colbuf_cntl_2

 (2 12)  (56 236)  (56 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (7 12)  (61 236)  (61 236)  Column buffer control bit: LH_colbuf_cntl_5

 (27 12)  (81 236)  (81 236)  routing T_1_14.lc_trk_g1_2 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 236)  (83 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 236)  (86 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 236)  (87 236)  routing T_1_14.lc_trk_g2_1 <X> T_1_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 236)  (90 236)  LC_6 Logic Functioning bit
 (37 12)  (91 236)  (91 236)  LC_6 Logic Functioning bit
 (38 12)  (92 236)  (92 236)  LC_6 Logic Functioning bit
 (39 12)  (93 236)  (93 236)  LC_6 Logic Functioning bit
 (51 12)  (105 236)  (105 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (68 237)  (68 237)  routing T_1_14.sp12_v_b_16 <X> T_1_14.lc_trk_g3_0
 (16 13)  (70 237)  (70 237)  routing T_1_14.sp12_v_b_16 <X> T_1_14.lc_trk_g3_0
 (17 13)  (71 237)  (71 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (80 237)  (80 237)  routing T_1_14.lc_trk_g2_2 <X> T_1_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (82 237)  (82 237)  routing T_1_14.lc_trk_g2_2 <X> T_1_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 237)  (83 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (84 237)  (84 237)  routing T_1_14.lc_trk_g1_2 <X> T_1_14.wire_logic_cluster/lc_6/in_1
 (37 13)  (91 237)  (91 237)  LC_6 Logic Functioning bit
 (39 13)  (93 237)  (93 237)  LC_6 Logic Functioning bit
 (40 13)  (94 237)  (94 237)  LC_6 Logic Functioning bit
 (42 13)  (96 237)  (96 237)  LC_6 Logic Functioning bit
 (7 14)  (61 238)  (61 238)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (75 238)  (75 238)  routing T_1_14.sp4_v_t_26 <X> T_1_14.lc_trk_g3_7
 (22 14)  (76 238)  (76 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (77 238)  (77 238)  routing T_1_14.sp4_v_t_26 <X> T_1_14.lc_trk_g3_7
 (7 15)  (61 239)  (61 239)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (75 239)  (75 239)  routing T_1_14.sp4_v_t_26 <X> T_1_14.lc_trk_g3_7


LogicTile_2_14

 (17 0)  (125 224)  (125 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (126 224)  (126 224)  routing T_2_14.wire_logic_cluster/lc_1/out <X> T_2_14.lc_trk_g0_1
 (26 0)  (134 224)  (134 224)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (137 224)  (137 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 224)  (140 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 224)  (141 224)  routing T_2_14.lc_trk_g3_2 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 224)  (142 224)  routing T_2_14.lc_trk_g3_2 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 224)  (143 224)  routing T_2_14.lc_trk_g0_4 <X> T_2_14.input_2_0
 (38 0)  (146 224)  (146 224)  LC_0 Logic Functioning bit
 (46 0)  (154 224)  (154 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (134 225)  (134 225)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 225)  (137 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 225)  (139 225)  routing T_2_14.lc_trk_g3_2 <X> T_2_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 225)  (140 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (108 226)  (108 226)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (1 2)  (109 226)  (109 226)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (2 2)  (110 226)  (110 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (116 226)  (116 226)  routing T_2_14.sp4_h_r_5 <X> T_2_14.sp4_h_l_36
 (10 2)  (118 226)  (118 226)  routing T_2_14.sp4_h_r_5 <X> T_2_14.sp4_h_l_36
 (11 2)  (119 226)  (119 226)  routing T_2_14.sp4_v_b_11 <X> T_2_14.sp4_v_t_39
 (14 2)  (122 226)  (122 226)  routing T_2_14.wire_logic_cluster/lc_4/out <X> T_2_14.lc_trk_g0_4
 (21 2)  (129 226)  (129 226)  routing T_2_14.sp4_h_l_10 <X> T_2_14.lc_trk_g0_7
 (22 2)  (130 226)  (130 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (131 226)  (131 226)  routing T_2_14.sp4_h_l_10 <X> T_2_14.lc_trk_g0_7
 (24 2)  (132 226)  (132 226)  routing T_2_14.sp4_h_l_10 <X> T_2_14.lc_trk_g0_7
 (25 2)  (133 226)  (133 226)  routing T_2_14.sp4_h_l_11 <X> T_2_14.lc_trk_g0_6
 (32 2)  (140 226)  (140 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 226)  (141 226)  routing T_2_14.lc_trk_g2_0 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 226)  (144 226)  LC_1 Logic Functioning bit
 (37 2)  (145 226)  (145 226)  LC_1 Logic Functioning bit
 (38 2)  (146 226)  (146 226)  LC_1 Logic Functioning bit
 (39 2)  (147 226)  (147 226)  LC_1 Logic Functioning bit
 (45 2)  (153 226)  (153 226)  LC_1 Logic Functioning bit
 (0 3)  (108 227)  (108 227)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (8 3)  (116 227)  (116 227)  routing T_2_14.sp4_h_l_36 <X> T_2_14.sp4_v_t_36
 (12 3)  (120 227)  (120 227)  routing T_2_14.sp4_v_b_11 <X> T_2_14.sp4_v_t_39
 (17 3)  (125 227)  (125 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (129 227)  (129 227)  routing T_2_14.sp4_h_l_10 <X> T_2_14.lc_trk_g0_7
 (22 3)  (130 227)  (130 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (131 227)  (131 227)  routing T_2_14.sp4_h_l_11 <X> T_2_14.lc_trk_g0_6
 (24 3)  (132 227)  (132 227)  routing T_2_14.sp4_h_l_11 <X> T_2_14.lc_trk_g0_6
 (25 3)  (133 227)  (133 227)  routing T_2_14.sp4_h_l_11 <X> T_2_14.lc_trk_g0_6
 (36 3)  (144 227)  (144 227)  LC_1 Logic Functioning bit
 (37 3)  (145 227)  (145 227)  LC_1 Logic Functioning bit
 (38 3)  (146 227)  (146 227)  LC_1 Logic Functioning bit
 (39 3)  (147 227)  (147 227)  LC_1 Logic Functioning bit
 (52 3)  (160 227)  (160 227)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (108 228)  (108 228)  routing T_2_14.glb_netwk_5 <X> T_2_14.wire_logic_cluster/lc_7/cen
 (1 4)  (109 228)  (109 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (129 228)  (129 228)  routing T_2_14.sp4_h_r_19 <X> T_2_14.lc_trk_g1_3
 (22 4)  (130 228)  (130 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (131 228)  (131 228)  routing T_2_14.sp4_h_r_19 <X> T_2_14.lc_trk_g1_3
 (24 4)  (132 228)  (132 228)  routing T_2_14.sp4_h_r_19 <X> T_2_14.lc_trk_g1_3
 (32 4)  (140 228)  (140 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 228)  (141 228)  routing T_2_14.lc_trk_g2_1 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 228)  (144 228)  LC_2 Logic Functioning bit
 (37 4)  (145 228)  (145 228)  LC_2 Logic Functioning bit
 (38 4)  (146 228)  (146 228)  LC_2 Logic Functioning bit
 (39 4)  (147 228)  (147 228)  LC_2 Logic Functioning bit
 (45 4)  (153 228)  (153 228)  LC_2 Logic Functioning bit
 (21 5)  (129 229)  (129 229)  routing T_2_14.sp4_h_r_19 <X> T_2_14.lc_trk_g1_3
 (36 5)  (144 229)  (144 229)  LC_2 Logic Functioning bit
 (37 5)  (145 229)  (145 229)  LC_2 Logic Functioning bit
 (38 5)  (146 229)  (146 229)  LC_2 Logic Functioning bit
 (39 5)  (147 229)  (147 229)  LC_2 Logic Functioning bit
 (52 5)  (160 229)  (160 229)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (112 230)  (112 230)  routing T_2_14.sp4_h_r_9 <X> T_2_14.sp4_v_t_38
 (6 6)  (114 230)  (114 230)  routing T_2_14.sp4_h_r_9 <X> T_2_14.sp4_v_t_38
 (11 6)  (119 230)  (119 230)  routing T_2_14.sp4_h_r_11 <X> T_2_14.sp4_v_t_40
 (13 6)  (121 230)  (121 230)  routing T_2_14.sp4_h_r_11 <X> T_2_14.sp4_v_t_40
 (31 6)  (139 230)  (139 230)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 230)  (140 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 230)  (141 230)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (142 230)  (142 230)  routing T_2_14.lc_trk_g3_5 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 230)  (144 230)  LC_3 Logic Functioning bit
 (37 6)  (145 230)  (145 230)  LC_3 Logic Functioning bit
 (38 6)  (146 230)  (146 230)  LC_3 Logic Functioning bit
 (39 6)  (147 230)  (147 230)  LC_3 Logic Functioning bit
 (45 6)  (153 230)  (153 230)  LC_3 Logic Functioning bit
 (46 6)  (154 230)  (154 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (155 230)  (155 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (113 231)  (113 231)  routing T_2_14.sp4_h_r_9 <X> T_2_14.sp4_v_t_38
 (12 7)  (120 231)  (120 231)  routing T_2_14.sp4_h_r_11 <X> T_2_14.sp4_v_t_40
 (36 7)  (144 231)  (144 231)  LC_3 Logic Functioning bit
 (37 7)  (145 231)  (145 231)  LC_3 Logic Functioning bit
 (38 7)  (146 231)  (146 231)  LC_3 Logic Functioning bit
 (39 7)  (147 231)  (147 231)  LC_3 Logic Functioning bit
 (12 8)  (120 232)  (120 232)  routing T_2_14.sp4_v_t_45 <X> T_2_14.sp4_h_r_8
 (15 8)  (123 232)  (123 232)  routing T_2_14.tnr_op_1 <X> T_2_14.lc_trk_g2_1
 (17 8)  (125 232)  (125 232)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (134 232)  (134 232)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (36 8)  (144 232)  (144 232)  LC_4 Logic Functioning bit
 (38 8)  (146 232)  (146 232)  LC_4 Logic Functioning bit
 (41 8)  (149 232)  (149 232)  LC_4 Logic Functioning bit
 (43 8)  (151 232)  (151 232)  LC_4 Logic Functioning bit
 (45 8)  (153 232)  (153 232)  LC_4 Logic Functioning bit
 (47 8)  (155 232)  (155 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (159 232)  (159 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (123 233)  (123 233)  routing T_2_14.tnr_op_0 <X> T_2_14.lc_trk_g2_0
 (17 9)  (125 233)  (125 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (134 233)  (134 233)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 233)  (135 233)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 233)  (136 233)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 233)  (137 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (145 233)  (145 233)  LC_4 Logic Functioning bit
 (39 9)  (147 233)  (147 233)  LC_4 Logic Functioning bit
 (40 9)  (148 233)  (148 233)  LC_4 Logic Functioning bit
 (42 9)  (150 233)  (150 233)  LC_4 Logic Functioning bit
 (7 10)  (115 234)  (115 234)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (134 234)  (134 234)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (135 234)  (135 234)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 234)  (137 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (139 234)  (139 234)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 234)  (140 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 234)  (141 234)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 234)  (142 234)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 234)  (144 234)  LC_5 Logic Functioning bit
 (37 10)  (145 234)  (145 234)  LC_5 Logic Functioning bit
 (38 10)  (146 234)  (146 234)  LC_5 Logic Functioning bit
 (39 10)  (147 234)  (147 234)  LC_5 Logic Functioning bit
 (51 10)  (159 234)  (159 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (7 11)  (115 235)  (115 235)  Column buffer control bit: LH_colbuf_cntl_2

 (8 11)  (116 235)  (116 235)  routing T_2_14.sp4_h_r_1 <X> T_2_14.sp4_v_t_42
 (9 11)  (117 235)  (117 235)  routing T_2_14.sp4_h_r_1 <X> T_2_14.sp4_v_t_42
 (10 11)  (118 235)  (118 235)  routing T_2_14.sp4_h_r_1 <X> T_2_14.sp4_v_t_42
 (26 11)  (134 235)  (134 235)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 235)  (137 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 235)  (138 235)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (139 235)  (139 235)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_5/in_3
 (40 11)  (148 235)  (148 235)  LC_5 Logic Functioning bit
 (41 11)  (149 235)  (149 235)  LC_5 Logic Functioning bit
 (42 11)  (150 235)  (150 235)  LC_5 Logic Functioning bit
 (43 11)  (151 235)  (151 235)  LC_5 Logic Functioning bit
 (7 12)  (115 236)  (115 236)  Column buffer control bit: LH_colbuf_cntl_5

 (25 12)  (133 236)  (133 236)  routing T_2_14.wire_logic_cluster/lc_2/out <X> T_2_14.lc_trk_g3_2
 (26 12)  (134 236)  (134 236)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (31 12)  (139 236)  (139 236)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 236)  (140 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (144 236)  (144 236)  LC_6 Logic Functioning bit
 (39 12)  (147 236)  (147 236)  LC_6 Logic Functioning bit
 (41 12)  (149 236)  (149 236)  LC_6 Logic Functioning bit
 (42 12)  (150 236)  (150 236)  LC_6 Logic Functioning bit
 (22 13)  (130 237)  (130 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (134 237)  (134 237)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 237)  (135 237)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 237)  (136 237)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 237)  (137 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (139 237)  (139 237)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (140 237)  (140 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (142 237)  (142 237)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.input_2_6
 (35 13)  (143 237)  (143 237)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.input_2_6
 (37 13)  (145 237)  (145 237)  LC_6 Logic Functioning bit
 (38 13)  (146 237)  (146 237)  LC_6 Logic Functioning bit
 (40 13)  (148 237)  (148 237)  LC_6 Logic Functioning bit
 (43 13)  (151 237)  (151 237)  LC_6 Logic Functioning bit
 (46 13)  (154 237)  (154 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (108 238)  (108 238)  routing T_2_14.glb_netwk_6 <X> T_2_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 238)  (109 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (115 238)  (115 238)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (123 238)  (123 238)  routing T_2_14.tnr_op_5 <X> T_2_14.lc_trk_g3_5
 (17 14)  (125 238)  (125 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (129 238)  (129 238)  routing T_2_14.sp4_h_r_39 <X> T_2_14.lc_trk_g3_7
 (22 14)  (130 238)  (130 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (131 238)  (131 238)  routing T_2_14.sp4_h_r_39 <X> T_2_14.lc_trk_g3_7
 (24 14)  (132 238)  (132 238)  routing T_2_14.sp4_h_r_39 <X> T_2_14.lc_trk_g3_7
 (26 14)  (134 238)  (134 238)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (135 238)  (135 238)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 238)  (137 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (139 238)  (139 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 238)  (140 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 238)  (141 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 238)  (142 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 238)  (144 238)  LC_7 Logic Functioning bit
 (38 14)  (146 238)  (146 238)  LC_7 Logic Functioning bit
 (41 14)  (149 238)  (149 238)  LC_7 Logic Functioning bit
 (43 14)  (151 238)  (151 238)  LC_7 Logic Functioning bit
 (46 14)  (154 238)  (154 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (159 238)  (159 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (108 239)  (108 239)  routing T_2_14.glb_netwk_6 <X> T_2_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (115 239)  (115 239)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (134 239)  (134 239)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 239)  (137 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 239)  (138 239)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (139 239)  (139 239)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (144 239)  (144 239)  LC_7 Logic Functioning bit
 (37 15)  (145 239)  (145 239)  LC_7 Logic Functioning bit
 (38 15)  (146 239)  (146 239)  LC_7 Logic Functioning bit
 (39 15)  (147 239)  (147 239)  LC_7 Logic Functioning bit


LogicTile_3_14

 (14 0)  (176 224)  (176 224)  routing T_3_14.sp4_v_b_8 <X> T_3_14.lc_trk_g0_0
 (16 0)  (178 224)  (178 224)  routing T_3_14.sp4_v_b_1 <X> T_3_14.lc_trk_g0_1
 (17 0)  (179 224)  (179 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (180 224)  (180 224)  routing T_3_14.sp4_v_b_1 <X> T_3_14.lc_trk_g0_1
 (25 0)  (187 224)  (187 224)  routing T_3_14.sp4_v_b_2 <X> T_3_14.lc_trk_g0_2
 (27 0)  (189 224)  (189 224)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 224)  (190 224)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 224)  (191 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 224)  (192 224)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (35 0)  (197 224)  (197 224)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.input_2_0
 (37 0)  (199 224)  (199 224)  LC_0 Logic Functioning bit
 (38 0)  (200 224)  (200 224)  LC_0 Logic Functioning bit
 (41 0)  (203 224)  (203 224)  LC_0 Logic Functioning bit
 (42 0)  (204 224)  (204 224)  LC_0 Logic Functioning bit
 (44 0)  (206 224)  (206 224)  LC_0 Logic Functioning bit
 (46 0)  (208 224)  (208 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (176 225)  (176 225)  routing T_3_14.sp4_v_b_8 <X> T_3_14.lc_trk_g0_0
 (16 1)  (178 225)  (178 225)  routing T_3_14.sp4_v_b_8 <X> T_3_14.lc_trk_g0_0
 (17 1)  (179 225)  (179 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (184 225)  (184 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (185 225)  (185 225)  routing T_3_14.sp4_v_b_2 <X> T_3_14.lc_trk_g0_2
 (30 1)  (192 225)  (192 225)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 225)  (194 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (195 225)  (195 225)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.input_2_0
 (35 1)  (197 225)  (197 225)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.input_2_0
 (37 1)  (199 225)  (199 225)  LC_0 Logic Functioning bit
 (38 1)  (200 225)  (200 225)  LC_0 Logic Functioning bit
 (41 1)  (203 225)  (203 225)  LC_0 Logic Functioning bit
 (42 1)  (204 225)  (204 225)  LC_0 Logic Functioning bit
 (3 2)  (165 226)  (165 226)  routing T_3_14.sp12_v_t_23 <X> T_3_14.sp12_h_l_23
 (12 2)  (174 226)  (174 226)  routing T_3_14.sp4_v_t_39 <X> T_3_14.sp4_h_l_39
 (21 2)  (183 226)  (183 226)  routing T_3_14.sp4_v_b_7 <X> T_3_14.lc_trk_g0_7
 (22 2)  (184 226)  (184 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (185 226)  (185 226)  routing T_3_14.sp4_v_b_7 <X> T_3_14.lc_trk_g0_7
 (28 2)  (190 226)  (190 226)  routing T_3_14.lc_trk_g2_2 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 226)  (191 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 226)  (194 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (197 226)  (197 226)  routing T_3_14.lc_trk_g0_7 <X> T_3_14.input_2_1
 (36 2)  (198 226)  (198 226)  LC_1 Logic Functioning bit
 (39 2)  (201 226)  (201 226)  LC_1 Logic Functioning bit
 (41 2)  (203 226)  (203 226)  LC_1 Logic Functioning bit
 (42 2)  (204 226)  (204 226)  LC_1 Logic Functioning bit
 (44 2)  (206 226)  (206 226)  LC_1 Logic Functioning bit
 (46 2)  (208 226)  (208 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (11 3)  (173 227)  (173 227)  routing T_3_14.sp4_v_t_39 <X> T_3_14.sp4_h_l_39
 (30 3)  (192 227)  (192 227)  routing T_3_14.lc_trk_g2_2 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 227)  (194 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (197 227)  (197 227)  routing T_3_14.lc_trk_g0_7 <X> T_3_14.input_2_1
 (36 3)  (198 227)  (198 227)  LC_1 Logic Functioning bit
 (39 3)  (201 227)  (201 227)  LC_1 Logic Functioning bit
 (41 3)  (203 227)  (203 227)  LC_1 Logic Functioning bit
 (42 3)  (204 227)  (204 227)  LC_1 Logic Functioning bit
 (8 4)  (170 228)  (170 228)  routing T_3_14.sp4_v_b_4 <X> T_3_14.sp4_h_r_4
 (9 4)  (171 228)  (171 228)  routing T_3_14.sp4_v_b_4 <X> T_3_14.sp4_h_r_4
 (17 4)  (179 228)  (179 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (190 228)  (190 228)  routing T_3_14.lc_trk_g2_3 <X> T_3_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 228)  (191 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 228)  (194 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (198 228)  (198 228)  LC_2 Logic Functioning bit
 (39 4)  (201 228)  (201 228)  LC_2 Logic Functioning bit
 (41 4)  (203 228)  (203 228)  LC_2 Logic Functioning bit
 (42 4)  (204 228)  (204 228)  LC_2 Logic Functioning bit
 (44 4)  (206 228)  (206 228)  LC_2 Logic Functioning bit
 (46 4)  (208 228)  (208 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (184 229)  (184 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (30 5)  (192 229)  (192 229)  routing T_3_14.lc_trk_g2_3 <X> T_3_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (194 229)  (194 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (198 229)  (198 229)  LC_2 Logic Functioning bit
 (39 5)  (201 229)  (201 229)  LC_2 Logic Functioning bit
 (41 5)  (203 229)  (203 229)  LC_2 Logic Functioning bit
 (42 5)  (204 229)  (204 229)  LC_2 Logic Functioning bit
 (14 6)  (176 230)  (176 230)  routing T_3_14.sp4_v_t_1 <X> T_3_14.lc_trk_g1_4
 (22 6)  (184 230)  (184 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (185 230)  (185 230)  routing T_3_14.sp4_h_r_7 <X> T_3_14.lc_trk_g1_7
 (24 6)  (186 230)  (186 230)  routing T_3_14.sp4_h_r_7 <X> T_3_14.lc_trk_g1_7
 (28 6)  (190 230)  (190 230)  routing T_3_14.lc_trk_g2_4 <X> T_3_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 230)  (191 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 230)  (192 230)  routing T_3_14.lc_trk_g2_4 <X> T_3_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 230)  (194 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (198 230)  (198 230)  LC_3 Logic Functioning bit
 (39 6)  (201 230)  (201 230)  LC_3 Logic Functioning bit
 (41 6)  (203 230)  (203 230)  LC_3 Logic Functioning bit
 (42 6)  (204 230)  (204 230)  LC_3 Logic Functioning bit
 (44 6)  (206 230)  (206 230)  LC_3 Logic Functioning bit
 (46 6)  (208 230)  (208 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (176 231)  (176 231)  routing T_3_14.sp4_v_t_1 <X> T_3_14.lc_trk_g1_4
 (16 7)  (178 231)  (178 231)  routing T_3_14.sp4_v_t_1 <X> T_3_14.lc_trk_g1_4
 (17 7)  (179 231)  (179 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (183 231)  (183 231)  routing T_3_14.sp4_h_r_7 <X> T_3_14.lc_trk_g1_7
 (32 7)  (194 231)  (194 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (196 231)  (196 231)  routing T_3_14.lc_trk_g1_2 <X> T_3_14.input_2_3
 (35 7)  (197 231)  (197 231)  routing T_3_14.lc_trk_g1_2 <X> T_3_14.input_2_3
 (36 7)  (198 231)  (198 231)  LC_3 Logic Functioning bit
 (39 7)  (201 231)  (201 231)  LC_3 Logic Functioning bit
 (41 7)  (203 231)  (203 231)  LC_3 Logic Functioning bit
 (42 7)  (204 231)  (204 231)  LC_3 Logic Functioning bit
 (9 8)  (171 232)  (171 232)  routing T_3_14.sp4_v_t_42 <X> T_3_14.sp4_h_r_7
 (21 8)  (183 232)  (183 232)  routing T_3_14.rgt_op_3 <X> T_3_14.lc_trk_g2_3
 (22 8)  (184 232)  (184 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (186 232)  (186 232)  routing T_3_14.rgt_op_3 <X> T_3_14.lc_trk_g2_3
 (25 8)  (187 232)  (187 232)  routing T_3_14.rgt_op_2 <X> T_3_14.lc_trk_g2_2
 (28 8)  (190 232)  (190 232)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 232)  (191 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 232)  (192 232)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 232)  (194 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (198 232)  (198 232)  LC_4 Logic Functioning bit
 (39 8)  (201 232)  (201 232)  LC_4 Logic Functioning bit
 (41 8)  (203 232)  (203 232)  LC_4 Logic Functioning bit
 (42 8)  (204 232)  (204 232)  LC_4 Logic Functioning bit
 (44 8)  (206 232)  (206 232)  LC_4 Logic Functioning bit
 (14 9)  (176 233)  (176 233)  routing T_3_14.sp4_h_r_24 <X> T_3_14.lc_trk_g2_0
 (15 9)  (177 233)  (177 233)  routing T_3_14.sp4_h_r_24 <X> T_3_14.lc_trk_g2_0
 (16 9)  (178 233)  (178 233)  routing T_3_14.sp4_h_r_24 <X> T_3_14.lc_trk_g2_0
 (17 9)  (179 233)  (179 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (184 233)  (184 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (186 233)  (186 233)  routing T_3_14.rgt_op_2 <X> T_3_14.lc_trk_g2_2
 (30 9)  (192 233)  (192 233)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (194 233)  (194 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (195 233)  (195 233)  routing T_3_14.lc_trk_g2_0 <X> T_3_14.input_2_4
 (36 9)  (198 233)  (198 233)  LC_4 Logic Functioning bit
 (39 9)  (201 233)  (201 233)  LC_4 Logic Functioning bit
 (41 9)  (203 233)  (203 233)  LC_4 Logic Functioning bit
 (42 9)  (204 233)  (204 233)  LC_4 Logic Functioning bit
 (4 10)  (166 234)  (166 234)  routing T_3_14.sp4_h_r_6 <X> T_3_14.sp4_v_t_43
 (14 10)  (176 234)  (176 234)  routing T_3_14.rgt_op_4 <X> T_3_14.lc_trk_g2_4
 (19 10)  (181 234)  (181 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (183 234)  (183 234)  routing T_3_14.rgt_op_7 <X> T_3_14.lc_trk_g2_7
 (22 10)  (184 234)  (184 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (186 234)  (186 234)  routing T_3_14.rgt_op_7 <X> T_3_14.lc_trk_g2_7
 (25 10)  (187 234)  (187 234)  routing T_3_14.bnl_op_6 <X> T_3_14.lc_trk_g2_6
 (27 10)  (189 234)  (189 234)  routing T_3_14.lc_trk_g1_1 <X> T_3_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 234)  (191 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (194 234)  (194 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (198 234)  (198 234)  LC_5 Logic Functioning bit
 (39 10)  (201 234)  (201 234)  LC_5 Logic Functioning bit
 (41 10)  (203 234)  (203 234)  LC_5 Logic Functioning bit
 (42 10)  (204 234)  (204 234)  LC_5 Logic Functioning bit
 (44 10)  (206 234)  (206 234)  LC_5 Logic Functioning bit
 (5 11)  (167 235)  (167 235)  routing T_3_14.sp4_h_r_6 <X> T_3_14.sp4_v_t_43
 (15 11)  (177 235)  (177 235)  routing T_3_14.rgt_op_4 <X> T_3_14.lc_trk_g2_4
 (17 11)  (179 235)  (179 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (184 235)  (184 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (187 235)  (187 235)  routing T_3_14.bnl_op_6 <X> T_3_14.lc_trk_g2_6
 (32 11)  (194 235)  (194 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (195 235)  (195 235)  routing T_3_14.lc_trk_g3_0 <X> T_3_14.input_2_5
 (34 11)  (196 235)  (196 235)  routing T_3_14.lc_trk_g3_0 <X> T_3_14.input_2_5
 (36 11)  (198 235)  (198 235)  LC_5 Logic Functioning bit
 (39 11)  (201 235)  (201 235)  LC_5 Logic Functioning bit
 (41 11)  (203 235)  (203 235)  LC_5 Logic Functioning bit
 (42 11)  (204 235)  (204 235)  LC_5 Logic Functioning bit
 (5 12)  (167 236)  (167 236)  routing T_3_14.sp4_v_t_44 <X> T_3_14.sp4_h_r_9
 (7 12)  (169 236)  (169 236)  Column buffer control bit: LH_colbuf_cntl_5

 (10 12)  (172 236)  (172 236)  routing T_3_14.sp4_v_t_40 <X> T_3_14.sp4_h_r_10
 (12 12)  (174 236)  (174 236)  routing T_3_14.sp4_v_t_46 <X> T_3_14.sp4_h_r_11
 (14 12)  (176 236)  (176 236)  routing T_3_14.rgt_op_0 <X> T_3_14.lc_trk_g3_0
 (27 12)  (189 236)  (189 236)  routing T_3_14.lc_trk_g1_4 <X> T_3_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 236)  (191 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 236)  (192 236)  routing T_3_14.lc_trk_g1_4 <X> T_3_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 236)  (194 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (198 236)  (198 236)  LC_6 Logic Functioning bit
 (39 12)  (201 236)  (201 236)  LC_6 Logic Functioning bit
 (41 12)  (203 236)  (203 236)  LC_6 Logic Functioning bit
 (42 12)  (204 236)  (204 236)  LC_6 Logic Functioning bit
 (44 12)  (206 236)  (206 236)  LC_6 Logic Functioning bit
 (15 13)  (177 237)  (177 237)  routing T_3_14.rgt_op_0 <X> T_3_14.lc_trk_g3_0
 (17 13)  (179 237)  (179 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (32 13)  (194 237)  (194 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (197 237)  (197 237)  routing T_3_14.lc_trk_g0_2 <X> T_3_14.input_2_6
 (36 13)  (198 237)  (198 237)  LC_6 Logic Functioning bit
 (39 13)  (201 237)  (201 237)  LC_6 Logic Functioning bit
 (41 13)  (203 237)  (203 237)  LC_6 Logic Functioning bit
 (42 13)  (204 237)  (204 237)  LC_6 Logic Functioning bit
 (46 13)  (208 237)  (208 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (7 14)  (169 238)  (169 238)  Column buffer control bit: LH_colbuf_cntl_7

 (25 14)  (187 238)  (187 238)  routing T_3_14.rgt_op_6 <X> T_3_14.lc_trk_g3_6
 (27 14)  (189 238)  (189 238)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 238)  (191 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 238)  (192 238)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (194 238)  (194 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (198 238)  (198 238)  LC_7 Logic Functioning bit
 (39 14)  (201 238)  (201 238)  LC_7 Logic Functioning bit
 (41 14)  (203 238)  (203 238)  LC_7 Logic Functioning bit
 (42 14)  (204 238)  (204 238)  LC_7 Logic Functioning bit
 (44 14)  (206 238)  (206 238)  LC_7 Logic Functioning bit
 (7 15)  (169 239)  (169 239)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (171 239)  (171 239)  routing T_3_14.sp4_v_b_10 <X> T_3_14.sp4_v_t_47
 (22 15)  (184 239)  (184 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (186 239)  (186 239)  routing T_3_14.rgt_op_6 <X> T_3_14.lc_trk_g3_6
 (30 15)  (192 239)  (192 239)  routing T_3_14.lc_trk_g1_7 <X> T_3_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (194 239)  (194 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (198 239)  (198 239)  LC_7 Logic Functioning bit
 (39 15)  (201 239)  (201 239)  LC_7 Logic Functioning bit
 (41 15)  (203 239)  (203 239)  LC_7 Logic Functioning bit
 (42 15)  (204 239)  (204 239)  LC_7 Logic Functioning bit
 (51 15)  (213 239)  (213 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_14

 (25 0)  (241 224)  (241 224)  routing T_4_14.sp4_v_b_10 <X> T_4_14.lc_trk_g0_2
 (26 0)  (242 224)  (242 224)  routing T_4_14.lc_trk_g2_4 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (243 224)  (243 224)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 224)  (244 224)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 224)  (245 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 224)  (248 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 224)  (249 224)  routing T_4_14.lc_trk_g2_1 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (41 0)  (257 224)  (257 224)  LC_0 Logic Functioning bit
 (45 0)  (261 224)  (261 224)  LC_0 Logic Functioning bit
 (22 1)  (238 225)  (238 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (239 225)  (239 225)  routing T_4_14.sp4_v_b_10 <X> T_4_14.lc_trk_g0_2
 (25 1)  (241 225)  (241 225)  routing T_4_14.sp4_v_b_10 <X> T_4_14.lc_trk_g0_2
 (28 1)  (244 225)  (244 225)  routing T_4_14.lc_trk_g2_4 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 225)  (245 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (248 225)  (248 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (249 225)  (249 225)  routing T_4_14.lc_trk_g2_0 <X> T_4_14.input_2_0
 (40 1)  (256 225)  (256 225)  LC_0 Logic Functioning bit
 (42 1)  (258 225)  (258 225)  LC_0 Logic Functioning bit
 (0 2)  (216 226)  (216 226)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (1 2)  (217 226)  (217 226)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (2 2)  (218 226)  (218 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (222 226)  (222 226)  routing T_4_14.sp4_v_b_9 <X> T_4_14.sp4_v_t_37
 (13 2)  (229 226)  (229 226)  routing T_4_14.sp4_h_r_2 <X> T_4_14.sp4_v_t_39
 (17 2)  (233 226)  (233 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (234 226)  (234 226)  routing T_4_14.wire_logic_cluster/lc_5/out <X> T_4_14.lc_trk_g0_5
 (28 2)  (244 226)  (244 226)  routing T_4_14.lc_trk_g2_6 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 226)  (245 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 226)  (246 226)  routing T_4_14.lc_trk_g2_6 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 226)  (248 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 226)  (249 226)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 226)  (250 226)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (251 226)  (251 226)  routing T_4_14.lc_trk_g1_4 <X> T_4_14.input_2_1
 (38 2)  (254 226)  (254 226)  LC_1 Logic Functioning bit
 (39 2)  (255 226)  (255 226)  LC_1 Logic Functioning bit
 (40 2)  (256 226)  (256 226)  LC_1 Logic Functioning bit
 (0 3)  (216 227)  (216 227)  routing T_4_14.glb_netwk_7 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (5 3)  (221 227)  (221 227)  routing T_4_14.sp4_v_b_9 <X> T_4_14.sp4_v_t_37
 (12 3)  (228 227)  (228 227)  routing T_4_14.sp4_h_r_2 <X> T_4_14.sp4_v_t_39
 (26 3)  (242 227)  (242 227)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 227)  (244 227)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 227)  (245 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 227)  (246 227)  routing T_4_14.lc_trk_g2_6 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 227)  (247 227)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 227)  (248 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (250 227)  (250 227)  routing T_4_14.lc_trk_g1_4 <X> T_4_14.input_2_1
 (38 3)  (254 227)  (254 227)  LC_1 Logic Functioning bit
 (41 3)  (257 227)  (257 227)  LC_1 Logic Functioning bit
 (46 3)  (262 227)  (262 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (264 227)  (264 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (216 228)  (216 228)  routing T_4_14.lc_trk_g2_2 <X> T_4_14.wire_logic_cluster/lc_7/cen
 (1 4)  (217 228)  (217 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (229 228)  (229 228)  routing T_4_14.sp4_v_t_40 <X> T_4_14.sp4_v_b_5
 (15 4)  (231 228)  (231 228)  routing T_4_14.sp4_h_r_9 <X> T_4_14.lc_trk_g1_1
 (16 4)  (232 228)  (232 228)  routing T_4_14.sp4_h_r_9 <X> T_4_14.lc_trk_g1_1
 (17 4)  (233 228)  (233 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (234 228)  (234 228)  routing T_4_14.sp4_h_r_9 <X> T_4_14.lc_trk_g1_1
 (25 4)  (241 228)  (241 228)  routing T_4_14.sp4_v_b_10 <X> T_4_14.lc_trk_g1_2
 (29 4)  (245 228)  (245 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 228)  (246 228)  routing T_4_14.lc_trk_g0_5 <X> T_4_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 228)  (247 228)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 228)  (248 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 228)  (249 228)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 228)  (250 228)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (39 4)  (255 228)  (255 228)  LC_2 Logic Functioning bit
 (45 4)  (261 228)  (261 228)  LC_2 Logic Functioning bit
 (50 4)  (266 228)  (266 228)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (217 229)  (217 229)  routing T_4_14.lc_trk_g2_2 <X> T_4_14.wire_logic_cluster/lc_7/cen
 (22 5)  (238 229)  (238 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (239 229)  (239 229)  routing T_4_14.sp4_v_b_10 <X> T_4_14.lc_trk_g1_2
 (25 5)  (241 229)  (241 229)  routing T_4_14.sp4_v_b_10 <X> T_4_14.lc_trk_g1_2
 (39 5)  (255 229)  (255 229)  LC_2 Logic Functioning bit
 (4 6)  (220 230)  (220 230)  routing T_4_14.sp4_v_b_7 <X> T_4_14.sp4_v_t_38
 (6 6)  (222 230)  (222 230)  routing T_4_14.sp4_v_b_7 <X> T_4_14.sp4_v_t_38
 (14 6)  (230 230)  (230 230)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g1_4
 (21 6)  (237 230)  (237 230)  routing T_4_14.sp4_h_l_2 <X> T_4_14.lc_trk_g1_7
 (22 6)  (238 230)  (238 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (239 230)  (239 230)  routing T_4_14.sp4_h_l_2 <X> T_4_14.lc_trk_g1_7
 (24 6)  (240 230)  (240 230)  routing T_4_14.sp4_h_l_2 <X> T_4_14.lc_trk_g1_7
 (31 6)  (247 230)  (247 230)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 230)  (248 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (250 230)  (250 230)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (251 230)  (251 230)  routing T_4_14.lc_trk_g0_5 <X> T_4_14.input_2_3
 (39 6)  (255 230)  (255 230)  LC_3 Logic Functioning bit
 (45 6)  (261 230)  (261 230)  LC_3 Logic Functioning bit
 (8 7)  (224 231)  (224 231)  routing T_4_14.sp4_h_r_10 <X> T_4_14.sp4_v_t_41
 (9 7)  (225 231)  (225 231)  routing T_4_14.sp4_h_r_10 <X> T_4_14.sp4_v_t_41
 (10 7)  (226 231)  (226 231)  routing T_4_14.sp4_h_r_10 <X> T_4_14.sp4_v_t_41
 (14 7)  (230 231)  (230 231)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g1_4
 (15 7)  (231 231)  (231 231)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g1_4
 (17 7)  (233 231)  (233 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (28 7)  (244 231)  (244 231)  routing T_4_14.lc_trk_g2_1 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 231)  (245 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 231)  (247 231)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (248 231)  (248 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (254 231)  (254 231)  LC_3 Logic Functioning bit
 (14 8)  (230 232)  (230 232)  routing T_4_14.bnl_op_0 <X> T_4_14.lc_trk_g2_0
 (17 8)  (233 232)  (233 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (234 232)  (234 232)  routing T_4_14.wire_logic_cluster/lc_1/out <X> T_4_14.lc_trk_g2_1
 (22 8)  (238 232)  (238 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (240 232)  (240 232)  routing T_4_14.tnr_op_3 <X> T_4_14.lc_trk_g2_3
 (28 8)  (244 232)  (244 232)  routing T_4_14.lc_trk_g2_1 <X> T_4_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 232)  (245 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (247 232)  (247 232)  routing T_4_14.lc_trk_g0_5 <X> T_4_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 232)  (248 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (45 8)  (261 232)  (261 232)  LC_4 Logic Functioning bit
 (14 9)  (230 233)  (230 233)  routing T_4_14.bnl_op_0 <X> T_4_14.lc_trk_g2_0
 (17 9)  (233 233)  (233 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (238 233)  (238 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (239 233)  (239 233)  routing T_4_14.sp4_h_l_15 <X> T_4_14.lc_trk_g2_2
 (24 9)  (240 233)  (240 233)  routing T_4_14.sp4_h_l_15 <X> T_4_14.lc_trk_g2_2
 (25 9)  (241 233)  (241 233)  routing T_4_14.sp4_h_l_15 <X> T_4_14.lc_trk_g2_2
 (27 9)  (243 233)  (243 233)  routing T_4_14.lc_trk_g1_1 <X> T_4_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 233)  (245 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (40 9)  (256 233)  (256 233)  LC_4 Logic Functioning bit
 (42 9)  (258 233)  (258 233)  LC_4 Logic Functioning bit
 (14 10)  (230 234)  (230 234)  routing T_4_14.bnl_op_4 <X> T_4_14.lc_trk_g2_4
 (17 10)  (233 234)  (233 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (241 234)  (241 234)  routing T_4_14.sp4_h_r_46 <X> T_4_14.lc_trk_g2_6
 (28 10)  (244 234)  (244 234)  routing T_4_14.lc_trk_g2_0 <X> T_4_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 234)  (245 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 234)  (247 234)  routing T_4_14.lc_trk_g2_4 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 234)  (248 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 234)  (249 234)  routing T_4_14.lc_trk_g2_4 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 234)  (252 234)  LC_5 Logic Functioning bit
 (43 10)  (259 234)  (259 234)  LC_5 Logic Functioning bit
 (5 11)  (221 235)  (221 235)  routing T_4_14.sp4_h_l_43 <X> T_4_14.sp4_v_t_43
 (8 11)  (224 235)  (224 235)  routing T_4_14.sp4_h_r_1 <X> T_4_14.sp4_v_t_42
 (9 11)  (225 235)  (225 235)  routing T_4_14.sp4_h_r_1 <X> T_4_14.sp4_v_t_42
 (10 11)  (226 235)  (226 235)  routing T_4_14.sp4_h_r_1 <X> T_4_14.sp4_v_t_42
 (14 11)  (230 235)  (230 235)  routing T_4_14.bnl_op_4 <X> T_4_14.lc_trk_g2_4
 (17 11)  (233 235)  (233 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (234 235)  (234 235)  routing T_4_14.sp4_r_v_b_37 <X> T_4_14.lc_trk_g2_5
 (22 11)  (238 235)  (238 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (239 235)  (239 235)  routing T_4_14.sp4_h_r_46 <X> T_4_14.lc_trk_g2_6
 (24 11)  (240 235)  (240 235)  routing T_4_14.sp4_h_r_46 <X> T_4_14.lc_trk_g2_6
 (25 11)  (241 235)  (241 235)  routing T_4_14.sp4_h_r_46 <X> T_4_14.lc_trk_g2_6
 (26 11)  (242 235)  (242 235)  routing T_4_14.lc_trk_g1_2 <X> T_4_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (243 235)  (243 235)  routing T_4_14.lc_trk_g1_2 <X> T_4_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 235)  (245 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (248 235)  (248 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (249 235)  (249 235)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.input_2_5
 (34 11)  (250 235)  (250 235)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.input_2_5
 (36 11)  (252 235)  (252 235)  LC_5 Logic Functioning bit
 (7 12)  (223 236)  (223 236)  Column buffer control bit: LH_colbuf_cntl_5

 (12 12)  (228 236)  (228 236)  routing T_4_14.sp4_v_t_46 <X> T_4_14.sp4_h_r_11
 (14 12)  (230 236)  (230 236)  routing T_4_14.sp4_h_r_40 <X> T_4_14.lc_trk_g3_0
 (21 12)  (237 236)  (237 236)  routing T_4_14.rgt_op_3 <X> T_4_14.lc_trk_g3_3
 (22 12)  (238 236)  (238 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (240 236)  (240 236)  routing T_4_14.rgt_op_3 <X> T_4_14.lc_trk_g3_3
 (28 12)  (244 236)  (244 236)  routing T_4_14.lc_trk_g2_1 <X> T_4_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 236)  (245 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (247 236)  (247 236)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 236)  (248 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 236)  (249 236)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (39 12)  (255 236)  (255 236)  LC_6 Logic Functioning bit
 (45 12)  (261 236)  (261 236)  LC_6 Logic Functioning bit
 (46 12)  (262 236)  (262 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (266 236)  (266 236)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (230 237)  (230 237)  routing T_4_14.sp4_h_r_40 <X> T_4_14.lc_trk_g3_0
 (15 13)  (231 237)  (231 237)  routing T_4_14.sp4_h_r_40 <X> T_4_14.lc_trk_g3_0
 (16 13)  (232 237)  (232 237)  routing T_4_14.sp4_h_r_40 <X> T_4_14.lc_trk_g3_0
 (17 13)  (233 237)  (233 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (39 13)  (255 237)  (255 237)  LC_6 Logic Functioning bit
 (0 14)  (216 238)  (216 238)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 238)  (217 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (220 238)  (220 238)  routing T_4_14.sp4_v_b_9 <X> T_4_14.sp4_v_t_44
 (7 14)  (223 238)  (223 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (230 238)  (230 238)  routing T_4_14.rgt_op_4 <X> T_4_14.lc_trk_g3_4
 (15 14)  (231 238)  (231 238)  routing T_4_14.tnr_op_5 <X> T_4_14.lc_trk_g3_5
 (17 14)  (233 238)  (233 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (242 238)  (242 238)  routing T_4_14.lc_trk_g0_5 <X> T_4_14.wire_logic_cluster/lc_7/in_0
 (32 14)  (248 238)  (248 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (252 238)  (252 238)  LC_7 Logic Functioning bit
 (37 14)  (253 238)  (253 238)  LC_7 Logic Functioning bit
 (38 14)  (254 238)  (254 238)  LC_7 Logic Functioning bit
 (39 14)  (255 238)  (255 238)  LC_7 Logic Functioning bit
 (41 14)  (257 238)  (257 238)  LC_7 Logic Functioning bit
 (42 14)  (258 238)  (258 238)  LC_7 Logic Functioning bit
 (43 14)  (259 238)  (259 238)  LC_7 Logic Functioning bit
 (45 14)  (261 238)  (261 238)  LC_7 Logic Functioning bit
 (0 15)  (216 239)  (216 239)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (217 239)  (217 239)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (223 239)  (223 239)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (231 239)  (231 239)  routing T_4_14.rgt_op_4 <X> T_4_14.lc_trk_g3_4
 (17 15)  (233 239)  (233 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (29 15)  (245 239)  (245 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (247 239)  (247 239)  routing T_4_14.lc_trk_g0_2 <X> T_4_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (248 239)  (248 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (249 239)  (249 239)  routing T_4_14.lc_trk_g2_1 <X> T_4_14.input_2_7
 (36 15)  (252 239)  (252 239)  LC_7 Logic Functioning bit
 (37 15)  (253 239)  (253 239)  LC_7 Logic Functioning bit
 (38 15)  (254 239)  (254 239)  LC_7 Logic Functioning bit
 (39 15)  (255 239)  (255 239)  LC_7 Logic Functioning bit
 (40 15)  (256 239)  (256 239)  LC_7 Logic Functioning bit
 (42 15)  (258 239)  (258 239)  LC_7 Logic Functioning bit
 (43 15)  (259 239)  (259 239)  LC_7 Logic Functioning bit


LogicTile_5_14

 (31 0)  (301 224)  (301 224)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 224)  (302 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 224)  (303 224)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 224)  (306 224)  LC_0 Logic Functioning bit
 (37 0)  (307 224)  (307 224)  LC_0 Logic Functioning bit
 (38 0)  (308 224)  (308 224)  LC_0 Logic Functioning bit
 (39 0)  (309 224)  (309 224)  LC_0 Logic Functioning bit
 (45 0)  (315 224)  (315 224)  LC_0 Logic Functioning bit
 (36 1)  (306 225)  (306 225)  LC_0 Logic Functioning bit
 (37 1)  (307 225)  (307 225)  LC_0 Logic Functioning bit
 (38 1)  (308 225)  (308 225)  LC_0 Logic Functioning bit
 (39 1)  (309 225)  (309 225)  LC_0 Logic Functioning bit
 (51 1)  (321 225)  (321 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (270 226)  (270 226)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (1 2)  (271 226)  (271 226)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (2 2)  (272 226)  (272 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 227)  (270 227)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (8 3)  (278 227)  (278 227)  routing T_5_14.sp4_h_l_36 <X> T_5_14.sp4_v_t_36
 (0 4)  (270 228)  (270 228)  routing T_5_14.glb_netwk_5 <X> T_5_14.wire_logic_cluster/lc_7/cen
 (1 4)  (271 228)  (271 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (31 4)  (301 228)  (301 228)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 228)  (302 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 228)  (303 228)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 228)  (304 228)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 228)  (306 228)  LC_2 Logic Functioning bit
 (37 4)  (307 228)  (307 228)  LC_2 Logic Functioning bit
 (38 4)  (308 228)  (308 228)  LC_2 Logic Functioning bit
 (39 4)  (309 228)  (309 228)  LC_2 Logic Functioning bit
 (45 4)  (315 228)  (315 228)  LC_2 Logic Functioning bit
 (46 4)  (316 228)  (316 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (301 229)  (301 229)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 229)  (306 229)  LC_2 Logic Functioning bit
 (37 5)  (307 229)  (307 229)  LC_2 Logic Functioning bit
 (38 5)  (308 229)  (308 229)  LC_2 Logic Functioning bit
 (39 5)  (309 229)  (309 229)  LC_2 Logic Functioning bit
 (32 6)  (302 230)  (302 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 230)  (303 230)  routing T_5_14.lc_trk_g2_2 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 230)  (306 230)  LC_3 Logic Functioning bit
 (37 6)  (307 230)  (307 230)  LC_3 Logic Functioning bit
 (38 6)  (308 230)  (308 230)  LC_3 Logic Functioning bit
 (39 6)  (309 230)  (309 230)  LC_3 Logic Functioning bit
 (45 6)  (315 230)  (315 230)  LC_3 Logic Functioning bit
 (10 7)  (280 231)  (280 231)  routing T_5_14.sp4_h_l_46 <X> T_5_14.sp4_v_t_41
 (31 7)  (301 231)  (301 231)  routing T_5_14.lc_trk_g2_2 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 231)  (306 231)  LC_3 Logic Functioning bit
 (37 7)  (307 231)  (307 231)  LC_3 Logic Functioning bit
 (38 7)  (308 231)  (308 231)  LC_3 Logic Functioning bit
 (39 7)  (309 231)  (309 231)  LC_3 Logic Functioning bit
 (51 7)  (321 231)  (321 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (275 232)  (275 232)  routing T_5_14.sp4_v_b_6 <X> T_5_14.sp4_h_r_6
 (12 8)  (282 232)  (282 232)  routing T_5_14.sp4_v_b_8 <X> T_5_14.sp4_h_r_8
 (15 8)  (285 232)  (285 232)  routing T_5_14.sp4_h_r_33 <X> T_5_14.lc_trk_g2_1
 (16 8)  (286 232)  (286 232)  routing T_5_14.sp4_h_r_33 <X> T_5_14.lc_trk_g2_1
 (17 8)  (287 232)  (287 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (288 232)  (288 232)  routing T_5_14.sp4_h_r_33 <X> T_5_14.lc_trk_g2_1
 (25 8)  (295 232)  (295 232)  routing T_5_14.sp4_h_r_34 <X> T_5_14.lc_trk_g2_2
 (32 8)  (302 232)  (302 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 232)  (303 232)  routing T_5_14.lc_trk_g3_2 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 232)  (304 232)  routing T_5_14.lc_trk_g3_2 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 232)  (306 232)  LC_4 Logic Functioning bit
 (37 8)  (307 232)  (307 232)  LC_4 Logic Functioning bit
 (38 8)  (308 232)  (308 232)  LC_4 Logic Functioning bit
 (39 8)  (309 232)  (309 232)  LC_4 Logic Functioning bit
 (45 8)  (315 232)  (315 232)  LC_4 Logic Functioning bit
 (6 9)  (276 233)  (276 233)  routing T_5_14.sp4_v_b_6 <X> T_5_14.sp4_h_r_6
 (11 9)  (281 233)  (281 233)  routing T_5_14.sp4_v_b_8 <X> T_5_14.sp4_h_r_8
 (22 9)  (292 233)  (292 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (293 233)  (293 233)  routing T_5_14.sp4_h_r_34 <X> T_5_14.lc_trk_g2_2
 (24 9)  (294 233)  (294 233)  routing T_5_14.sp4_h_r_34 <X> T_5_14.lc_trk_g2_2
 (31 9)  (301 233)  (301 233)  routing T_5_14.lc_trk_g3_2 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (306 233)  (306 233)  LC_4 Logic Functioning bit
 (37 9)  (307 233)  (307 233)  LC_4 Logic Functioning bit
 (38 9)  (308 233)  (308 233)  LC_4 Logic Functioning bit
 (39 9)  (309 233)  (309 233)  LC_4 Logic Functioning bit
 (5 10)  (275 234)  (275 234)  routing T_5_14.sp4_v_t_37 <X> T_5_14.sp4_h_l_43
 (14 10)  (284 234)  (284 234)  routing T_5_14.sp4_h_r_44 <X> T_5_14.lc_trk_g2_4
 (15 10)  (285 234)  (285 234)  routing T_5_14.sp4_v_t_32 <X> T_5_14.lc_trk_g2_5
 (16 10)  (286 234)  (286 234)  routing T_5_14.sp4_v_t_32 <X> T_5_14.lc_trk_g2_5
 (17 10)  (287 234)  (287 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (31 10)  (301 234)  (301 234)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 234)  (302 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 234)  (303 234)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 234)  (306 234)  LC_5 Logic Functioning bit
 (37 10)  (307 234)  (307 234)  LC_5 Logic Functioning bit
 (38 10)  (308 234)  (308 234)  LC_5 Logic Functioning bit
 (39 10)  (309 234)  (309 234)  LC_5 Logic Functioning bit
 (45 10)  (315 234)  (315 234)  LC_5 Logic Functioning bit
 (46 10)  (316 234)  (316 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (274 235)  (274 235)  routing T_5_14.sp4_v_t_37 <X> T_5_14.sp4_h_l_43
 (6 11)  (276 235)  (276 235)  routing T_5_14.sp4_v_t_37 <X> T_5_14.sp4_h_l_43
 (14 11)  (284 235)  (284 235)  routing T_5_14.sp4_h_r_44 <X> T_5_14.lc_trk_g2_4
 (15 11)  (285 235)  (285 235)  routing T_5_14.sp4_h_r_44 <X> T_5_14.lc_trk_g2_4
 (16 11)  (286 235)  (286 235)  routing T_5_14.sp4_h_r_44 <X> T_5_14.lc_trk_g2_4
 (17 11)  (287 235)  (287 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (36 11)  (306 235)  (306 235)  LC_5 Logic Functioning bit
 (37 11)  (307 235)  (307 235)  LC_5 Logic Functioning bit
 (38 11)  (308 235)  (308 235)  LC_5 Logic Functioning bit
 (39 11)  (309 235)  (309 235)  LC_5 Logic Functioning bit
 (3 12)  (273 236)  (273 236)  routing T_5_14.sp12_v_t_22 <X> T_5_14.sp12_h_r_1
 (7 12)  (277 236)  (277 236)  Column buffer control bit: LH_colbuf_cntl_5

 (21 12)  (291 236)  (291 236)  routing T_5_14.sp4_h_r_35 <X> T_5_14.lc_trk_g3_3
 (22 12)  (292 236)  (292 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (293 236)  (293 236)  routing T_5_14.sp4_h_r_35 <X> T_5_14.lc_trk_g3_3
 (24 12)  (294 236)  (294 236)  routing T_5_14.sp4_h_r_35 <X> T_5_14.lc_trk_g3_3
 (25 12)  (295 236)  (295 236)  routing T_5_14.sp4_h_r_42 <X> T_5_14.lc_trk_g3_2
 (32 12)  (302 236)  (302 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 236)  (303 236)  routing T_5_14.lc_trk_g2_1 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 236)  (306 236)  LC_6 Logic Functioning bit
 (37 12)  (307 236)  (307 236)  LC_6 Logic Functioning bit
 (38 12)  (308 236)  (308 236)  LC_6 Logic Functioning bit
 (39 12)  (309 236)  (309 236)  LC_6 Logic Functioning bit
 (45 12)  (315 236)  (315 236)  LC_6 Logic Functioning bit
 (13 13)  (283 237)  (283 237)  routing T_5_14.sp4_v_t_43 <X> T_5_14.sp4_h_r_11
 (22 13)  (292 237)  (292 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (293 237)  (293 237)  routing T_5_14.sp4_h_r_42 <X> T_5_14.lc_trk_g3_2
 (24 13)  (294 237)  (294 237)  routing T_5_14.sp4_h_r_42 <X> T_5_14.lc_trk_g3_2
 (25 13)  (295 237)  (295 237)  routing T_5_14.sp4_h_r_42 <X> T_5_14.lc_trk_g3_2
 (36 13)  (306 237)  (306 237)  LC_6 Logic Functioning bit
 (37 13)  (307 237)  (307 237)  LC_6 Logic Functioning bit
 (38 13)  (308 237)  (308 237)  LC_6 Logic Functioning bit
 (39 13)  (309 237)  (309 237)  LC_6 Logic Functioning bit
 (0 14)  (270 238)  (270 238)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 238)  (271 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (277 238)  (277 238)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (278 238)  (278 238)  routing T_5_14.sp4_v_t_47 <X> T_5_14.sp4_h_l_47
 (9 14)  (279 238)  (279 238)  routing T_5_14.sp4_v_t_47 <X> T_5_14.sp4_h_l_47
 (25 14)  (295 238)  (295 238)  routing T_5_14.sp4_h_r_46 <X> T_5_14.lc_trk_g3_6
 (32 14)  (302 238)  (302 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 238)  (303 238)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (304 238)  (304 238)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 238)  (306 238)  LC_7 Logic Functioning bit
 (37 14)  (307 238)  (307 238)  LC_7 Logic Functioning bit
 (38 14)  (308 238)  (308 238)  LC_7 Logic Functioning bit
 (39 14)  (309 238)  (309 238)  LC_7 Logic Functioning bit
 (45 14)  (315 238)  (315 238)  LC_7 Logic Functioning bit
 (0 15)  (270 239)  (270 239)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (277 239)  (277 239)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (292 239)  (292 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (293 239)  (293 239)  routing T_5_14.sp4_h_r_46 <X> T_5_14.lc_trk_g3_6
 (24 15)  (294 239)  (294 239)  routing T_5_14.sp4_h_r_46 <X> T_5_14.lc_trk_g3_6
 (25 15)  (295 239)  (295 239)  routing T_5_14.sp4_h_r_46 <X> T_5_14.lc_trk_g3_6
 (31 15)  (301 239)  (301 239)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (306 239)  (306 239)  LC_7 Logic Functioning bit
 (37 15)  (307 239)  (307 239)  LC_7 Logic Functioning bit
 (38 15)  (308 239)  (308 239)  LC_7 Logic Functioning bit
 (39 15)  (309 239)  (309 239)  LC_7 Logic Functioning bit


RAM_Tile_6_14

 (11 0)  (335 224)  (335 224)  routing T_6_14.sp4_h_l_45 <X> T_6_14.sp4_v_b_2
 (13 0)  (337 224)  (337 224)  routing T_6_14.sp4_h_l_45 <X> T_6_14.sp4_v_b_2
 (12 1)  (336 225)  (336 225)  routing T_6_14.sp4_h_l_45 <X> T_6_14.sp4_v_b_2
 (12 2)  (336 226)  (336 226)  routing T_6_14.sp4_v_t_45 <X> T_6_14.sp4_h_l_39
 (11 3)  (335 227)  (335 227)  routing T_6_14.sp4_v_t_45 <X> T_6_14.sp4_h_l_39
 (13 3)  (337 227)  (337 227)  routing T_6_14.sp4_v_t_45 <X> T_6_14.sp4_h_l_39
 (4 6)  (328 230)  (328 230)  routing T_6_14.sp4_v_b_7 <X> T_6_14.sp4_v_t_38
 (6 6)  (330 230)  (330 230)  routing T_6_14.sp4_v_b_7 <X> T_6_14.sp4_v_t_38
 (8 7)  (332 231)  (332 231)  routing T_6_14.sp4_h_l_41 <X> T_6_14.sp4_v_t_41
 (5 8)  (329 232)  (329 232)  routing T_6_14.sp4_v_t_43 <X> T_6_14.sp4_h_r_6
 (8 12)  (332 236)  (332 236)  routing T_6_14.sp4_h_l_39 <X> T_6_14.sp4_h_r_10
 (10 12)  (334 236)  (334 236)  routing T_6_14.sp4_h_l_39 <X> T_6_14.sp4_h_r_10
 (11 14)  (335 238)  (335 238)  routing T_6_14.sp4_v_b_8 <X> T_6_14.sp4_v_t_46
 (12 15)  (336 239)  (336 239)  routing T_6_14.sp4_v_b_8 <X> T_6_14.sp4_v_t_46


LogicTile_7_14

 (4 0)  (370 224)  (370 224)  routing T_7_14.sp4_v_t_41 <X> T_7_14.sp4_v_b_0
 (6 0)  (372 224)  (372 224)  routing T_7_14.sp4_v_t_41 <X> T_7_14.sp4_v_b_0
 (22 1)  (388 225)  (388 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (389 225)  (389 225)  routing T_7_14.sp4_v_b_18 <X> T_7_14.lc_trk_g0_2
 (24 1)  (390 225)  (390 225)  routing T_7_14.sp4_v_b_18 <X> T_7_14.lc_trk_g0_2
 (0 2)  (366 226)  (366 226)  routing T_7_14.glb_netwk_7 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (1 2)  (367 226)  (367 226)  routing T_7_14.glb_netwk_7 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (368 226)  (368 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (387 226)  (387 226)  routing T_7_14.sp4_v_b_7 <X> T_7_14.lc_trk_g0_7
 (22 2)  (388 226)  (388 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (389 226)  (389 226)  routing T_7_14.sp4_v_b_7 <X> T_7_14.lc_trk_g0_7
 (0 3)  (366 227)  (366 227)  routing T_7_14.glb_netwk_7 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (21 4)  (387 228)  (387 228)  routing T_7_14.wire_logic_cluster/lc_3/out <X> T_7_14.lc_trk_g1_3
 (22 4)  (388 228)  (388 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (393 228)  (393 228)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (394 228)  (394 228)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 228)  (395 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 228)  (396 228)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (397 228)  (397 228)  routing T_7_14.lc_trk_g0_7 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 228)  (398 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (402 228)  (402 228)  LC_2 Logic Functioning bit
 (38 4)  (404 228)  (404 228)  LC_2 Logic Functioning bit
 (30 5)  (396 229)  (396 229)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (397 229)  (397 229)  routing T_7_14.lc_trk_g0_7 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 229)  (402 229)  LC_2 Logic Functioning bit
 (38 5)  (404 229)  (404 229)  LC_2 Logic Functioning bit
 (47 5)  (413 229)  (413 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (417 229)  (417 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (27 6)  (393 230)  (393 230)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 230)  (395 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 230)  (398 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (402 230)  (402 230)  LC_3 Logic Functioning bit
 (37 6)  (403 230)  (403 230)  LC_3 Logic Functioning bit
 (38 6)  (404 230)  (404 230)  LC_3 Logic Functioning bit
 (42 6)  (408 230)  (408 230)  LC_3 Logic Functioning bit
 (43 6)  (409 230)  (409 230)  LC_3 Logic Functioning bit
 (45 6)  (411 230)  (411 230)  LC_3 Logic Functioning bit
 (50 6)  (416 230)  (416 230)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (374 231)  (374 231)  routing T_7_14.sp4_h_l_41 <X> T_7_14.sp4_v_t_41
 (30 7)  (396 231)  (396 231)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (397 231)  (397 231)  routing T_7_14.lc_trk_g0_2 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (402 231)  (402 231)  LC_3 Logic Functioning bit
 (37 7)  (403 231)  (403 231)  LC_3 Logic Functioning bit
 (38 7)  (404 231)  (404 231)  LC_3 Logic Functioning bit
 (42 7)  (408 231)  (408 231)  LC_3 Logic Functioning bit
 (43 7)  (409 231)  (409 231)  LC_3 Logic Functioning bit
 (5 8)  (371 232)  (371 232)  routing T_7_14.sp4_v_b_0 <X> T_7_14.sp4_h_r_6
 (4 9)  (370 233)  (370 233)  routing T_7_14.sp4_v_b_0 <X> T_7_14.sp4_h_r_6
 (6 9)  (372 233)  (372 233)  routing T_7_14.sp4_v_b_0 <X> T_7_14.sp4_h_r_6
 (4 11)  (370 235)  (370 235)  routing T_7_14.sp4_v_b_1 <X> T_7_14.sp4_h_l_43
 (3 13)  (369 237)  (369 237)  routing T_7_14.sp12_h_l_22 <X> T_7_14.sp12_h_r_1
 (0 14)  (366 238)  (366 238)  routing T_7_14.glb_netwk_6 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 238)  (367 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (370 238)  (370 238)  routing T_7_14.sp4_h_r_9 <X> T_7_14.sp4_v_t_44
 (7 14)  (373 238)  (373 238)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (377 238)  (377 238)  routing T_7_14.sp4_h_r_5 <X> T_7_14.sp4_v_t_46
 (13 14)  (379 238)  (379 238)  routing T_7_14.sp4_h_r_5 <X> T_7_14.sp4_v_t_46
 (0 15)  (366 239)  (366 239)  routing T_7_14.glb_netwk_6 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (5 15)  (371 239)  (371 239)  routing T_7_14.sp4_h_r_9 <X> T_7_14.sp4_v_t_44
 (7 15)  (373 239)  (373 239)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (378 239)  (378 239)  routing T_7_14.sp4_h_r_5 <X> T_7_14.sp4_v_t_46
 (22 15)  (388 239)  (388 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (389 239)  (389 239)  routing T_7_14.sp4_h_r_30 <X> T_7_14.lc_trk_g3_6
 (24 15)  (390 239)  (390 239)  routing T_7_14.sp4_h_r_30 <X> T_7_14.lc_trk_g3_6
 (25 15)  (391 239)  (391 239)  routing T_7_14.sp4_h_r_30 <X> T_7_14.lc_trk_g3_6


LogicTile_8_14

 (12 0)  (432 224)  (432 224)  routing T_8_14.sp4_h_l_46 <X> T_8_14.sp4_h_r_2
 (15 0)  (435 224)  (435 224)  routing T_8_14.top_op_1 <X> T_8_14.lc_trk_g0_1
 (17 0)  (437 224)  (437 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (446 224)  (446 224)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (449 224)  (449 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 224)  (452 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 224)  (453 224)  routing T_8_14.lc_trk_g2_1 <X> T_8_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (455 224)  (455 224)  routing T_8_14.lc_trk_g0_6 <X> T_8_14.input_2_0
 (36 0)  (456 224)  (456 224)  LC_0 Logic Functioning bit
 (37 0)  (457 224)  (457 224)  LC_0 Logic Functioning bit
 (42 0)  (462 224)  (462 224)  LC_0 Logic Functioning bit
 (43 0)  (463 224)  (463 224)  LC_0 Logic Functioning bit
 (46 0)  (466 224)  (466 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (473 224)  (473 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (13 1)  (433 225)  (433 225)  routing T_8_14.sp4_h_l_46 <X> T_8_14.sp4_h_r_2
 (14 1)  (434 225)  (434 225)  routing T_8_14.sp4_r_v_b_35 <X> T_8_14.lc_trk_g0_0
 (17 1)  (437 225)  (437 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (438 225)  (438 225)  routing T_8_14.top_op_1 <X> T_8_14.lc_trk_g0_1
 (22 1)  (442 225)  (442 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (445 225)  (445 225)  routing T_8_14.sp4_r_v_b_33 <X> T_8_14.lc_trk_g0_2
 (27 1)  (447 225)  (447 225)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (448 225)  (448 225)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 225)  (449 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (452 225)  (452 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (455 225)  (455 225)  routing T_8_14.lc_trk_g0_6 <X> T_8_14.input_2_0
 (36 1)  (456 225)  (456 225)  LC_0 Logic Functioning bit
 (37 1)  (457 225)  (457 225)  LC_0 Logic Functioning bit
 (40 1)  (460 225)  (460 225)  LC_0 Logic Functioning bit
 (42 1)  (462 225)  (462 225)  LC_0 Logic Functioning bit
 (43 1)  (463 225)  (463 225)  LC_0 Logic Functioning bit
 (0 2)  (420 226)  (420 226)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (1 2)  (421 226)  (421 226)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (2 2)  (422 226)  (422 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (431 226)  (431 226)  routing T_8_14.sp4_v_b_6 <X> T_8_14.sp4_v_t_39
 (13 2)  (433 226)  (433 226)  routing T_8_14.sp4_v_b_6 <X> T_8_14.sp4_v_t_39
 (14 2)  (434 226)  (434 226)  routing T_8_14.sp4_v_t_1 <X> T_8_14.lc_trk_g0_4
 (22 2)  (442 226)  (442 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (420 227)  (420 227)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (14 3)  (434 227)  (434 227)  routing T_8_14.sp4_v_t_1 <X> T_8_14.lc_trk_g0_4
 (16 3)  (436 227)  (436 227)  routing T_8_14.sp4_v_t_1 <X> T_8_14.lc_trk_g0_4
 (17 3)  (437 227)  (437 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (441 227)  (441 227)  routing T_8_14.sp4_r_v_b_31 <X> T_8_14.lc_trk_g0_7
 (22 3)  (442 227)  (442 227)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 4)  (446 228)  (446 228)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (449 228)  (449 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 228)  (452 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 228)  (453 228)  routing T_8_14.lc_trk_g2_1 <X> T_8_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (455 228)  (455 228)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.input_2_2
 (42 4)  (462 228)  (462 228)  LC_2 Logic Functioning bit
 (46 4)  (466 228)  (466 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (447 229)  (447 229)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 229)  (448 229)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 229)  (449 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (452 229)  (452 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (453 229)  (453 229)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.input_2_2
 (4 6)  (424 230)  (424 230)  routing T_8_14.sp4_v_b_3 <X> T_8_14.sp4_v_t_38
 (14 8)  (434 232)  (434 232)  routing T_8_14.sp4_h_l_21 <X> T_8_14.lc_trk_g2_0
 (15 8)  (435 232)  (435 232)  routing T_8_14.rgt_op_1 <X> T_8_14.lc_trk_g2_1
 (17 8)  (437 232)  (437 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (438 232)  (438 232)  routing T_8_14.rgt_op_1 <X> T_8_14.lc_trk_g2_1
 (22 8)  (442 232)  (442 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (443 232)  (443 232)  routing T_8_14.sp4_h_r_27 <X> T_8_14.lc_trk_g2_3
 (24 8)  (444 232)  (444 232)  routing T_8_14.sp4_h_r_27 <X> T_8_14.lc_trk_g2_3
 (15 9)  (435 233)  (435 233)  routing T_8_14.sp4_h_l_21 <X> T_8_14.lc_trk_g2_0
 (16 9)  (436 233)  (436 233)  routing T_8_14.sp4_h_l_21 <X> T_8_14.lc_trk_g2_0
 (17 9)  (437 233)  (437 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (441 233)  (441 233)  routing T_8_14.sp4_h_r_27 <X> T_8_14.lc_trk_g2_3
 (0 10)  (420 234)  (420 234)  routing T_8_14.glb_netwk_6 <X> T_8_14.glb2local_2
 (1 10)  (421 234)  (421 234)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (13 10)  (433 234)  (433 234)  routing T_8_14.sp4_v_b_8 <X> T_8_14.sp4_v_t_45
 (14 10)  (434 234)  (434 234)  routing T_8_14.rgt_op_4 <X> T_8_14.lc_trk_g2_4
 (17 10)  (437 234)  (437 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (438 234)  (438 234)  routing T_8_14.wire_logic_cluster/lc_5/out <X> T_8_14.lc_trk_g2_5
 (29 10)  (449 234)  (449 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (451 234)  (451 234)  routing T_8_14.lc_trk_g0_4 <X> T_8_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 234)  (452 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (456 234)  (456 234)  LC_5 Logic Functioning bit
 (38 10)  (458 234)  (458 234)  LC_5 Logic Functioning bit
 (45 10)  (465 234)  (465 234)  LC_5 Logic Functioning bit
 (46 10)  (466 234)  (466 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (1 11)  (421 235)  (421 235)  routing T_8_14.glb_netwk_6 <X> T_8_14.glb2local_2
 (15 11)  (435 235)  (435 235)  routing T_8_14.rgt_op_4 <X> T_8_14.lc_trk_g2_4
 (17 11)  (437 235)  (437 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (456 235)  (456 235)  LC_5 Logic Functioning bit
 (38 11)  (458 235)  (458 235)  LC_5 Logic Functioning bit
 (52 11)  (472 235)  (472 235)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (28 12)  (448 236)  (448 236)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 236)  (449 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 236)  (450 236)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 236)  (452 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 236)  (453 236)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 236)  (456 236)  LC_6 Logic Functioning bit
 (38 12)  (458 236)  (458 236)  LC_6 Logic Functioning bit
 (31 13)  (451 237)  (451 237)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (456 237)  (456 237)  LC_6 Logic Functioning bit
 (38 13)  (458 237)  (458 237)  LC_6 Logic Functioning bit
 (0 14)  (420 238)  (420 238)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 238)  (421 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (427 238)  (427 238)  Column buffer control bit: LH_colbuf_cntl_7

 (10 14)  (430 238)  (430 238)  routing T_8_14.sp4_v_b_5 <X> T_8_14.sp4_h_l_47
 (15 14)  (435 238)  (435 238)  routing T_8_14.rgt_op_5 <X> T_8_14.lc_trk_g3_5
 (17 14)  (437 238)  (437 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (438 238)  (438 238)  routing T_8_14.rgt_op_5 <X> T_8_14.lc_trk_g3_5
 (26 14)  (446 238)  (446 238)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (449 238)  (449 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 238)  (452 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 238)  (453 238)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 238)  (456 238)  LC_7 Logic Functioning bit
 (50 14)  (470 238)  (470 238)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (420 239)  (420 239)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (427 239)  (427 239)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (446 239)  (446 239)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 239)  (449 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 239)  (450 239)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.wire_logic_cluster/lc_7/in_1


LogicTile_9_14

 (26 0)  (500 224)  (500 224)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 224)  (501 224)  routing T_9_14.lc_trk_g1_0 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 224)  (503 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (505 224)  (505 224)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 224)  (506 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (510 224)  (510 224)  LC_0 Logic Functioning bit
 (37 0)  (511 224)  (511 224)  LC_0 Logic Functioning bit
 (38 0)  (512 224)  (512 224)  LC_0 Logic Functioning bit
 (39 0)  (513 224)  (513 224)  LC_0 Logic Functioning bit
 (41 0)  (515 224)  (515 224)  LC_0 Logic Functioning bit
 (53 0)  (527 224)  (527 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (501 225)  (501 225)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 225)  (503 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (506 225)  (506 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (507 225)  (507 225)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.input_2_0
 (34 1)  (508 225)  (508 225)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.input_2_0
 (36 1)  (510 225)  (510 225)  LC_0 Logic Functioning bit
 (37 1)  (511 225)  (511 225)  LC_0 Logic Functioning bit
 (38 1)  (512 225)  (512 225)  LC_0 Logic Functioning bit
 (39 1)  (513 225)  (513 225)  LC_0 Logic Functioning bit
 (51 1)  (525 225)  (525 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (474 226)  (474 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (1 2)  (475 226)  (475 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (476 226)  (476 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (491 226)  (491 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (501 226)  (501 226)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 226)  (502 226)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 226)  (503 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (505 226)  (505 226)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 226)  (506 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (509 226)  (509 226)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_1
 (36 2)  (510 226)  (510 226)  LC_1 Logic Functioning bit
 (38 2)  (512 226)  (512 226)  LC_1 Logic Functioning bit
 (43 2)  (517 226)  (517 226)  LC_1 Logic Functioning bit
 (45 2)  (519 226)  (519 226)  LC_1 Logic Functioning bit
 (0 3)  (474 227)  (474 227)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (22 3)  (496 227)  (496 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (497 227)  (497 227)  routing T_9_14.sp4_v_b_22 <X> T_9_14.lc_trk_g0_6
 (24 3)  (498 227)  (498 227)  routing T_9_14.sp4_v_b_22 <X> T_9_14.lc_trk_g0_6
 (27 3)  (501 227)  (501 227)  routing T_9_14.lc_trk_g1_0 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 227)  (503 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (505 227)  (505 227)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (506 227)  (506 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (507 227)  (507 227)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_1
 (35 3)  (509 227)  (509 227)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_1
 (36 3)  (510 227)  (510 227)  LC_1 Logic Functioning bit
 (37 3)  (511 227)  (511 227)  LC_1 Logic Functioning bit
 (38 3)  (512 227)  (512 227)  LC_1 Logic Functioning bit
 (42 3)  (516 227)  (516 227)  LC_1 Logic Functioning bit
 (14 5)  (488 229)  (488 229)  routing T_9_14.top_op_0 <X> T_9_14.lc_trk_g1_0
 (15 5)  (489 229)  (489 229)  routing T_9_14.top_op_0 <X> T_9_14.lc_trk_g1_0
 (17 5)  (491 229)  (491 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (496 229)  (496 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (497 229)  (497 229)  routing T_9_14.sp4_v_b_18 <X> T_9_14.lc_trk_g1_2
 (24 5)  (498 229)  (498 229)  routing T_9_14.sp4_v_b_18 <X> T_9_14.lc_trk_g1_2
 (15 6)  (489 230)  (489 230)  routing T_9_14.lft_op_5 <X> T_9_14.lc_trk_g1_5
 (17 6)  (491 230)  (491 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (492 230)  (492 230)  routing T_9_14.lft_op_5 <X> T_9_14.lc_trk_g1_5
 (21 6)  (495 230)  (495 230)  routing T_9_14.lft_op_7 <X> T_9_14.lc_trk_g1_7
 (22 6)  (496 230)  (496 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (498 230)  (498 230)  routing T_9_14.lft_op_7 <X> T_9_14.lc_trk_g1_7
 (27 6)  (501 230)  (501 230)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (502 230)  (502 230)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 230)  (503 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (505 230)  (505 230)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 230)  (506 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (508 230)  (508 230)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 230)  (510 230)  LC_3 Logic Functioning bit
 (38 6)  (512 230)  (512 230)  LC_3 Logic Functioning bit
 (36 7)  (510 231)  (510 231)  LC_3 Logic Functioning bit
 (38 7)  (512 231)  (512 231)  LC_3 Logic Functioning bit
 (51 7)  (525 231)  (525 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (0 8)  (474 232)  (474 232)  routing T_9_14.glb_netwk_6 <X> T_9_14.glb2local_1
 (1 8)  (475 232)  (475 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (8 8)  (482 232)  (482 232)  routing T_9_14.sp4_h_l_46 <X> T_9_14.sp4_h_r_7
 (10 8)  (484 232)  (484 232)  routing T_9_14.sp4_h_l_46 <X> T_9_14.sp4_h_r_7
 (12 8)  (486 232)  (486 232)  routing T_9_14.sp4_v_b_2 <X> T_9_14.sp4_h_r_8
 (25 8)  (499 232)  (499 232)  routing T_9_14.bnl_op_2 <X> T_9_14.lc_trk_g2_2
 (26 8)  (500 232)  (500 232)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (505 232)  (505 232)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 232)  (506 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 232)  (507 232)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (508 232)  (508 232)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (510 232)  (510 232)  LC_4 Logic Functioning bit
 (37 8)  (511 232)  (511 232)  LC_4 Logic Functioning bit
 (38 8)  (512 232)  (512 232)  LC_4 Logic Functioning bit
 (42 8)  (516 232)  (516 232)  LC_4 Logic Functioning bit
 (43 8)  (517 232)  (517 232)  LC_4 Logic Functioning bit
 (45 8)  (519 232)  (519 232)  LC_4 Logic Functioning bit
 (50 8)  (524 232)  (524 232)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (475 233)  (475 233)  routing T_9_14.glb_netwk_6 <X> T_9_14.glb2local_1
 (11 9)  (485 233)  (485 233)  routing T_9_14.sp4_v_b_2 <X> T_9_14.sp4_h_r_8
 (13 9)  (487 233)  (487 233)  routing T_9_14.sp4_v_b_2 <X> T_9_14.sp4_h_r_8
 (22 9)  (496 233)  (496 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (499 233)  (499 233)  routing T_9_14.bnl_op_2 <X> T_9_14.lc_trk_g2_2
 (26 9)  (500 233)  (500 233)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 233)  (503 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (510 233)  (510 233)  LC_4 Logic Functioning bit
 (37 9)  (511 233)  (511 233)  LC_4 Logic Functioning bit
 (39 9)  (513 233)  (513 233)  LC_4 Logic Functioning bit
 (42 9)  (516 233)  (516 233)  LC_4 Logic Functioning bit
 (43 9)  (517 233)  (517 233)  LC_4 Logic Functioning bit
 (15 10)  (489 234)  (489 234)  routing T_9_14.tnl_op_5 <X> T_9_14.lc_trk_g2_5
 (17 10)  (491 234)  (491 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (495 234)  (495 234)  routing T_9_14.sp4_h_r_39 <X> T_9_14.lc_trk_g2_7
 (22 10)  (496 234)  (496 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (497 234)  (497 234)  routing T_9_14.sp4_h_r_39 <X> T_9_14.lc_trk_g2_7
 (24 10)  (498 234)  (498 234)  routing T_9_14.sp4_h_r_39 <X> T_9_14.lc_trk_g2_7
 (27 10)  (501 234)  (501 234)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 234)  (503 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 234)  (504 234)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (505 234)  (505 234)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 234)  (506 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (509 234)  (509 234)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.input_2_5
 (36 10)  (510 234)  (510 234)  LC_5 Logic Functioning bit
 (38 10)  (512 234)  (512 234)  LC_5 Logic Functioning bit
 (43 10)  (517 234)  (517 234)  LC_5 Logic Functioning bit
 (45 10)  (519 234)  (519 234)  LC_5 Logic Functioning bit
 (46 10)  (520 234)  (520 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (492 235)  (492 235)  routing T_9_14.tnl_op_5 <X> T_9_14.lc_trk_g2_5
 (26 11)  (500 235)  (500 235)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (501 235)  (501 235)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 235)  (502 235)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 235)  (503 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (505 235)  (505 235)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (506 235)  (506 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (507 235)  (507 235)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.input_2_5
 (34 11)  (508 235)  (508 235)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.input_2_5
 (36 11)  (510 235)  (510 235)  LC_5 Logic Functioning bit
 (37 11)  (511 235)  (511 235)  LC_5 Logic Functioning bit
 (39 11)  (513 235)  (513 235)  LC_5 Logic Functioning bit
 (43 11)  (517 235)  (517 235)  LC_5 Logic Functioning bit
 (12 12)  (486 236)  (486 236)  routing T_9_14.sp4_h_l_45 <X> T_9_14.sp4_h_r_11
 (17 12)  (491 236)  (491 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 236)  (492 236)  routing T_9_14.wire_logic_cluster/lc_1/out <X> T_9_14.lc_trk_g3_1
 (13 13)  (487 237)  (487 237)  routing T_9_14.sp4_h_l_45 <X> T_9_14.sp4_h_r_11
 (22 13)  (496 237)  (496 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (497 237)  (497 237)  routing T_9_14.sp4_h_l_15 <X> T_9_14.lc_trk_g3_2
 (24 13)  (498 237)  (498 237)  routing T_9_14.sp4_h_l_15 <X> T_9_14.lc_trk_g3_2
 (25 13)  (499 237)  (499 237)  routing T_9_14.sp4_h_l_15 <X> T_9_14.lc_trk_g3_2
 (0 14)  (474 238)  (474 238)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 238)  (475 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (480 238)  (480 238)  routing T_9_14.sp4_v_b_6 <X> T_9_14.sp4_v_t_44
 (7 14)  (481 238)  (481 238)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (485 238)  (485 238)  routing T_9_14.sp4_v_b_8 <X> T_9_14.sp4_v_t_46
 (14 14)  (488 238)  (488 238)  routing T_9_14.wire_logic_cluster/lc_4/out <X> T_9_14.lc_trk_g3_4
 (28 14)  (502 238)  (502 238)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 238)  (503 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (505 238)  (505 238)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 238)  (506 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (508 238)  (508 238)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (509 238)  (509 238)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.input_2_7
 (36 14)  (510 238)  (510 238)  LC_7 Logic Functioning bit
 (38 14)  (512 238)  (512 238)  LC_7 Logic Functioning bit
 (0 15)  (474 239)  (474 239)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (5 15)  (479 239)  (479 239)  routing T_9_14.sp4_v_b_6 <X> T_9_14.sp4_v_t_44
 (7 15)  (481 239)  (481 239)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (486 239)  (486 239)  routing T_9_14.sp4_v_b_8 <X> T_9_14.sp4_v_t_46
 (17 15)  (491 239)  (491 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (500 239)  (500 239)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (501 239)  (501 239)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 239)  (503 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 239)  (504 239)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (505 239)  (505 239)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (506 239)  (506 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (507 239)  (507 239)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.input_2_7
 (36 15)  (510 239)  (510 239)  LC_7 Logic Functioning bit
 (37 15)  (511 239)  (511 239)  LC_7 Logic Functioning bit
 (38 15)  (512 239)  (512 239)  LC_7 Logic Functioning bit


LogicTile_10_14

 (14 0)  (542 224)  (542 224)  routing T_10_14.sp4_h_l_5 <X> T_10_14.lc_trk_g0_0
 (27 0)  (555 224)  (555 224)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 224)  (557 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 224)  (558 224)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (559 224)  (559 224)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 224)  (560 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (564 224)  (564 224)  LC_0 Logic Functioning bit
 (37 0)  (565 224)  (565 224)  LC_0 Logic Functioning bit
 (38 0)  (566 224)  (566 224)  LC_0 Logic Functioning bit
 (41 0)  (569 224)  (569 224)  LC_0 Logic Functioning bit
 (42 0)  (570 224)  (570 224)  LC_0 Logic Functioning bit
 (43 0)  (571 224)  (571 224)  LC_0 Logic Functioning bit
 (45 0)  (573 224)  (573 224)  LC_0 Logic Functioning bit
 (46 0)  (574 224)  (574 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (542 225)  (542 225)  routing T_10_14.sp4_h_l_5 <X> T_10_14.lc_trk_g0_0
 (15 1)  (543 225)  (543 225)  routing T_10_14.sp4_h_l_5 <X> T_10_14.lc_trk_g0_0
 (16 1)  (544 225)  (544 225)  routing T_10_14.sp4_h_l_5 <X> T_10_14.lc_trk_g0_0
 (17 1)  (545 225)  (545 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (550 225)  (550 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (554 225)  (554 225)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (556 225)  (556 225)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 225)  (557 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 225)  (558 225)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (559 225)  (559 225)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (560 225)  (560 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (564 225)  (564 225)  LC_0 Logic Functioning bit
 (37 1)  (565 225)  (565 225)  LC_0 Logic Functioning bit
 (38 1)  (566 225)  (566 225)  LC_0 Logic Functioning bit
 (42 1)  (570 225)  (570 225)  LC_0 Logic Functioning bit
 (0 2)  (528 226)  (528 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (529 226)  (529 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (530 226)  (530 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (542 226)  (542 226)  routing T_10_14.sp4_h_l_9 <X> T_10_14.lc_trk_g0_4
 (22 2)  (550 226)  (550 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (528 227)  (528 227)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (14 3)  (542 227)  (542 227)  routing T_10_14.sp4_h_l_9 <X> T_10_14.lc_trk_g0_4
 (15 3)  (543 227)  (543 227)  routing T_10_14.sp4_h_l_9 <X> T_10_14.lc_trk_g0_4
 (16 3)  (544 227)  (544 227)  routing T_10_14.sp4_h_l_9 <X> T_10_14.lc_trk_g0_4
 (17 3)  (545 227)  (545 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (549 227)  (549 227)  routing T_10_14.sp4_r_v_b_31 <X> T_10_14.lc_trk_g0_7
 (27 4)  (555 228)  (555 228)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 228)  (556 228)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 228)  (557 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (559 228)  (559 228)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 228)  (560 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (562 228)  (562 228)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (563 228)  (563 228)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.input_2_2
 (36 4)  (564 228)  (564 228)  LC_2 Logic Functioning bit
 (38 4)  (566 228)  (566 228)  LC_2 Logic Functioning bit
 (42 4)  (570 228)  (570 228)  LC_2 Logic Functioning bit
 (43 4)  (571 228)  (571 228)  LC_2 Logic Functioning bit
 (45 4)  (573 228)  (573 228)  LC_2 Logic Functioning bit
 (46 4)  (574 228)  (574 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (554 229)  (554 229)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 229)  (556 229)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 229)  (557 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 229)  (558 229)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (559 229)  (559 229)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (560 229)  (560 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (564 229)  (564 229)  LC_2 Logic Functioning bit
 (37 5)  (565 229)  (565 229)  LC_2 Logic Functioning bit
 (38 5)  (566 229)  (566 229)  LC_2 Logic Functioning bit
 (39 5)  (567 229)  (567 229)  LC_2 Logic Functioning bit
 (42 5)  (570 229)  (570 229)  LC_2 Logic Functioning bit
 (43 5)  (571 229)  (571 229)  LC_2 Logic Functioning bit
 (25 6)  (553 230)  (553 230)  routing T_10_14.sp4_h_l_11 <X> T_10_14.lc_trk_g1_6
 (4 7)  (532 231)  (532 231)  routing T_10_14.sp4_v_b_10 <X> T_10_14.sp4_h_l_38
 (22 7)  (550 231)  (550 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (551 231)  (551 231)  routing T_10_14.sp4_h_l_11 <X> T_10_14.lc_trk_g1_6
 (24 7)  (552 231)  (552 231)  routing T_10_14.sp4_h_l_11 <X> T_10_14.lc_trk_g1_6
 (25 7)  (553 231)  (553 231)  routing T_10_14.sp4_h_l_11 <X> T_10_14.lc_trk_g1_6
 (10 8)  (538 232)  (538 232)  routing T_10_14.sp4_v_t_39 <X> T_10_14.sp4_h_r_7
 (4 9)  (532 233)  (532 233)  routing T_10_14.sp4_h_l_47 <X> T_10_14.sp4_h_r_6
 (6 9)  (534 233)  (534 233)  routing T_10_14.sp4_h_l_47 <X> T_10_14.sp4_h_r_6
 (22 9)  (550 233)  (550 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (553 233)  (553 233)  routing T_10_14.sp4_r_v_b_34 <X> T_10_14.lc_trk_g2_2
 (12 10)  (540 234)  (540 234)  routing T_10_14.sp4_v_b_8 <X> T_10_14.sp4_h_l_45
 (17 10)  (545 234)  (545 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (546 234)  (546 234)  routing T_10_14.wire_logic_cluster/lc_5/out <X> T_10_14.lc_trk_g2_5
 (26 10)  (554 234)  (554 234)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (556 234)  (556 234)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 234)  (557 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (560 234)  (560 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (563 234)  (563 234)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.input_2_5
 (36 10)  (564 234)  (564 234)  LC_5 Logic Functioning bit
 (37 10)  (565 234)  (565 234)  LC_5 Logic Functioning bit
 (38 10)  (566 234)  (566 234)  LC_5 Logic Functioning bit
 (41 10)  (569 234)  (569 234)  LC_5 Logic Functioning bit
 (42 10)  (570 234)  (570 234)  LC_5 Logic Functioning bit
 (43 10)  (571 234)  (571 234)  LC_5 Logic Functioning bit
 (45 10)  (573 234)  (573 234)  LC_5 Logic Functioning bit
 (51 10)  (579 234)  (579 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (10 11)  (538 235)  (538 235)  routing T_10_14.sp4_h_l_39 <X> T_10_14.sp4_v_t_42
 (26 11)  (554 235)  (554 235)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (555 235)  (555 235)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 235)  (557 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (558 235)  (558 235)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (559 235)  (559 235)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (560 235)  (560 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (561 235)  (561 235)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.input_2_5
 (36 11)  (564 235)  (564 235)  LC_5 Logic Functioning bit
 (37 11)  (565 235)  (565 235)  LC_5 Logic Functioning bit
 (39 11)  (567 235)  (567 235)  LC_5 Logic Functioning bit
 (43 11)  (571 235)  (571 235)  LC_5 Logic Functioning bit
 (5 12)  (533 236)  (533 236)  routing T_10_14.sp4_h_l_43 <X> T_10_14.sp4_h_r_9
 (4 13)  (532 237)  (532 237)  routing T_10_14.sp4_h_l_43 <X> T_10_14.sp4_h_r_9
 (22 13)  (550 237)  (550 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (551 237)  (551 237)  routing T_10_14.sp4_h_l_15 <X> T_10_14.lc_trk_g3_2
 (24 13)  (552 237)  (552 237)  routing T_10_14.sp4_h_l_15 <X> T_10_14.lc_trk_g3_2
 (25 13)  (553 237)  (553 237)  routing T_10_14.sp4_h_l_15 <X> T_10_14.lc_trk_g3_2
 (0 14)  (528 238)  (528 238)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 238)  (529 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (7 14)  (535 238)  (535 238)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (543 238)  (543 238)  routing T_10_14.tnr_op_5 <X> T_10_14.lc_trk_g3_5
 (17 14)  (545 238)  (545 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (0 15)  (528 239)  (528 239)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (529 239)  (529 239)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r


LogicTile_11_14

 (0 2)  (582 226)  (582 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (583 226)  (583 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (584 226)  (584 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (596 226)  (596 226)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g0_4
 (0 3)  (582 227)  (582 227)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (14 3)  (596 227)  (596 227)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g0_4
 (16 3)  (598 227)  (598 227)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g0_4
 (17 3)  (599 227)  (599 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (0 4)  (582 228)  (582 228)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 4)  (583 228)  (583 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (608 228)  (608 228)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (610 228)  (610 228)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 228)  (611 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (613 228)  (613 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (614 228)  (614 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (615 228)  (615 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (616 228)  (616 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (618 228)  (618 228)  LC_2 Logic Functioning bit
 (37 4)  (619 228)  (619 228)  LC_2 Logic Functioning bit
 (38 4)  (620 228)  (620 228)  LC_2 Logic Functioning bit
 (39 4)  (621 228)  (621 228)  LC_2 Logic Functioning bit
 (40 4)  (622 228)  (622 228)  LC_2 Logic Functioning bit
 (42 4)  (624 228)  (624 228)  LC_2 Logic Functioning bit
 (45 4)  (627 228)  (627 228)  LC_2 Logic Functioning bit
 (1 5)  (583 229)  (583 229)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (26 5)  (608 229)  (608 229)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (610 229)  (610 229)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 229)  (611 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (613 229)  (613 229)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (618 229)  (618 229)  LC_2 Logic Functioning bit
 (37 5)  (619 229)  (619 229)  LC_2 Logic Functioning bit
 (38 5)  (620 229)  (620 229)  LC_2 Logic Functioning bit
 (39 5)  (621 229)  (621 229)  LC_2 Logic Functioning bit
 (51 5)  (633 229)  (633 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (597 230)  (597 230)  routing T_11_14.top_op_5 <X> T_11_14.lc_trk_g1_5
 (17 6)  (599 230)  (599 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (608 230)  (608 230)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (610 230)  (610 230)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 230)  (611 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (612 230)  (612 230)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (613 230)  (613 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (614 230)  (614 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (615 230)  (615 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (618 230)  (618 230)  LC_3 Logic Functioning bit
 (43 6)  (625 230)  (625 230)  LC_3 Logic Functioning bit
 (45 6)  (627 230)  (627 230)  LC_3 Logic Functioning bit
 (18 7)  (600 231)  (600 231)  routing T_11_14.top_op_5 <X> T_11_14.lc_trk_g1_5
 (26 7)  (608 231)  (608 231)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (609 231)  (609 231)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (610 231)  (610 231)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (611 231)  (611 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (613 231)  (613 231)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (614 231)  (614 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (615 231)  (615 231)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.input_2_3
 (36 7)  (618 231)  (618 231)  LC_3 Logic Functioning bit
 (38 7)  (620 231)  (620 231)  LC_3 Logic Functioning bit
 (43 7)  (625 231)  (625 231)  LC_3 Logic Functioning bit
 (51 7)  (633 231)  (633 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (593 232)  (593 232)  routing T_11_14.sp4_h_r_3 <X> T_11_14.sp4_v_b_8
 (16 8)  (598 232)  (598 232)  routing T_11_14.sp12_v_t_6 <X> T_11_14.lc_trk_g2_1
 (17 8)  (599 232)  (599 232)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (604 232)  (604 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (603 233)  (603 233)  routing T_11_14.sp4_r_v_b_35 <X> T_11_14.lc_trk_g2_3
 (22 9)  (604 233)  (604 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (605 233)  (605 233)  routing T_11_14.sp4_h_l_15 <X> T_11_14.lc_trk_g2_2
 (24 9)  (606 233)  (606 233)  routing T_11_14.sp4_h_l_15 <X> T_11_14.lc_trk_g2_2
 (25 9)  (607 233)  (607 233)  routing T_11_14.sp4_h_l_15 <X> T_11_14.lc_trk_g2_2
 (4 10)  (586 234)  (586 234)  routing T_11_14.sp4_v_b_6 <X> T_11_14.sp4_v_t_43
 (14 10)  (596 234)  (596 234)  routing T_11_14.sp4_v_t_17 <X> T_11_14.lc_trk_g2_4
 (31 10)  (613 234)  (613 234)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (614 234)  (614 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (39 10)  (621 234)  (621 234)  LC_5 Logic Functioning bit
 (45 10)  (627 234)  (627 234)  LC_5 Logic Functioning bit
 (51 10)  (633 234)  (633 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (16 11)  (598 235)  (598 235)  routing T_11_14.sp4_v_t_17 <X> T_11_14.lc_trk_g2_4
 (17 11)  (599 235)  (599 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (604 235)  (604 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (608 235)  (608 235)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (610 235)  (610 235)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (611 235)  (611 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (614 235)  (614 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (615 235)  (615 235)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_5
 (34 11)  (616 235)  (616 235)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_5
 (38 11)  (620 235)  (620 235)  LC_5 Logic Functioning bit
 (52 11)  (634 235)  (634 235)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (26 12)  (608 236)  (608 236)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (610 236)  (610 236)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 236)  (611 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (614 236)  (614 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 236)  (615 236)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (616 236)  (616 236)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (617 236)  (617 236)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_6
 (36 12)  (618 236)  (618 236)  LC_6 Logic Functioning bit
 (37 12)  (619 236)  (619 236)  LC_6 Logic Functioning bit
 (38 12)  (620 236)  (620 236)  LC_6 Logic Functioning bit
 (41 12)  (623 236)  (623 236)  LC_6 Logic Functioning bit
 (42 12)  (624 236)  (624 236)  LC_6 Logic Functioning bit
 (43 12)  (625 236)  (625 236)  LC_6 Logic Functioning bit
 (45 12)  (627 236)  (627 236)  LC_6 Logic Functioning bit
 (46 12)  (628 236)  (628 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (597 237)  (597 237)  routing T_11_14.sp4_v_t_29 <X> T_11_14.lc_trk_g3_0
 (16 13)  (598 237)  (598 237)  routing T_11_14.sp4_v_t_29 <X> T_11_14.lc_trk_g3_0
 (17 13)  (599 237)  (599 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (29 13)  (611 237)  (611 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (612 237)  (612 237)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (614 237)  (614 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (615 237)  (615 237)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_6
 (34 13)  (616 237)  (616 237)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_6
 (35 13)  (617 237)  (617 237)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_6
 (36 13)  (618 237)  (618 237)  LC_6 Logic Functioning bit
 (37 13)  (619 237)  (619 237)  LC_6 Logic Functioning bit
 (38 13)  (620 237)  (620 237)  LC_6 Logic Functioning bit
 (39 13)  (621 237)  (621 237)  LC_6 Logic Functioning bit
 (41 13)  (623 237)  (623 237)  LC_6 Logic Functioning bit
 (42 13)  (624 237)  (624 237)  LC_6 Logic Functioning bit
 (43 13)  (625 237)  (625 237)  LC_6 Logic Functioning bit
 (46 13)  (628 237)  (628 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (583 238)  (583 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (7 14)  (589 238)  (589 238)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (593 238)  (593 238)  routing T_11_14.sp4_h_l_43 <X> T_11_14.sp4_v_t_46
 (22 14)  (604 238)  (604 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (605 238)  (605 238)  routing T_11_14.sp4_h_r_31 <X> T_11_14.lc_trk_g3_7
 (24 14)  (606 238)  (606 238)  routing T_11_14.sp4_h_r_31 <X> T_11_14.lc_trk_g3_7
 (0 15)  (582 239)  (582 239)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (583 239)  (583 239)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (589 239)  (589 239)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (603 239)  (603 239)  routing T_11_14.sp4_h_r_31 <X> T_11_14.lc_trk_g3_7
 (22 15)  (604 239)  (604 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_12_14

 (8 0)  (644 224)  (644 224)  routing T_12_14.sp4_v_b_1 <X> T_12_14.sp4_h_r_1
 (9 0)  (645 224)  (645 224)  routing T_12_14.sp4_v_b_1 <X> T_12_14.sp4_h_r_1
 (9 4)  (645 228)  (645 228)  routing T_12_14.sp4_v_t_41 <X> T_12_14.sp4_h_r_4
 (15 4)  (651 228)  (651 228)  routing T_12_14.sp4_h_r_9 <X> T_12_14.lc_trk_g1_1
 (16 4)  (652 228)  (652 228)  routing T_12_14.sp4_h_r_9 <X> T_12_14.lc_trk_g1_1
 (17 4)  (653 228)  (653 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (654 228)  (654 228)  routing T_12_14.sp4_h_r_9 <X> T_12_14.lc_trk_g1_1
 (8 5)  (644 229)  (644 229)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_v_b_4
 (10 5)  (646 229)  (646 229)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_v_b_4
 (25 8)  (661 232)  (661 232)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g2_2
 (27 8)  (663 232)  (663 232)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (664 232)  (664 232)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 232)  (665 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 232)  (666 232)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (667 232)  (667 232)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 232)  (668 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (669 232)  (669 232)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (672 232)  (672 232)  LC_4 Logic Functioning bit
 (37 8)  (673 232)  (673 232)  LC_4 Logic Functioning bit
 (38 8)  (674 232)  (674 232)  LC_4 Logic Functioning bit
 (39 8)  (675 232)  (675 232)  LC_4 Logic Functioning bit
 (41 8)  (677 232)  (677 232)  LC_4 Logic Functioning bit
 (43 8)  (679 232)  (679 232)  LC_4 Logic Functioning bit
 (22 9)  (658 233)  (658 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (659 233)  (659 233)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g2_2
 (25 9)  (661 233)  (661 233)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g2_2
 (30 9)  (666 233)  (666 233)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (672 233)  (672 233)  LC_4 Logic Functioning bit
 (37 9)  (673 233)  (673 233)  LC_4 Logic Functioning bit
 (38 9)  (674 233)  (674 233)  LC_4 Logic Functioning bit
 (39 9)  (675 233)  (675 233)  LC_4 Logic Functioning bit
 (41 9)  (677 233)  (677 233)  LC_4 Logic Functioning bit
 (43 9)  (679 233)  (679 233)  LC_4 Logic Functioning bit
 (52 9)  (688 233)  (688 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (11 10)  (647 234)  (647 234)  routing T_12_14.sp4_v_b_0 <X> T_12_14.sp4_v_t_45
 (13 10)  (649 234)  (649 234)  routing T_12_14.sp4_v_b_0 <X> T_12_14.sp4_v_t_45
 (15 10)  (651 234)  (651 234)  routing T_12_14.tnl_op_5 <X> T_12_14.lc_trk_g2_5
 (17 10)  (653 234)  (653 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (658 234)  (658 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (659 234)  (659 234)  routing T_12_14.sp4_v_b_47 <X> T_12_14.lc_trk_g2_7
 (24 10)  (660 234)  (660 234)  routing T_12_14.sp4_v_b_47 <X> T_12_14.lc_trk_g2_7
 (28 10)  (664 234)  (664 234)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 234)  (665 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (668 234)  (668 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (670 234)  (670 234)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (672 234)  (672 234)  LC_5 Logic Functioning bit
 (37 10)  (673 234)  (673 234)  LC_5 Logic Functioning bit
 (38 10)  (674 234)  (674 234)  LC_5 Logic Functioning bit
 (39 10)  (675 234)  (675 234)  LC_5 Logic Functioning bit
 (41 10)  (677 234)  (677 234)  LC_5 Logic Functioning bit
 (43 10)  (679 234)  (679 234)  LC_5 Logic Functioning bit
 (47 10)  (683 234)  (683 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (654 235)  (654 235)  routing T_12_14.tnl_op_5 <X> T_12_14.lc_trk_g2_5
 (26 11)  (662 235)  (662 235)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (663 235)  (663 235)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (664 235)  (664 235)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (665 235)  (665 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (666 235)  (666 235)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (672 235)  (672 235)  LC_5 Logic Functioning bit
 (38 11)  (674 235)  (674 235)  LC_5 Logic Functioning bit
 (4 12)  (640 236)  (640 236)  routing T_12_14.sp4_v_t_44 <X> T_12_14.sp4_v_b_9
 (12 12)  (648 236)  (648 236)  routing T_12_14.sp4_v_b_5 <X> T_12_14.sp4_h_r_11
 (15 12)  (651 236)  (651 236)  routing T_12_14.sp4_v_t_28 <X> T_12_14.lc_trk_g3_1
 (16 12)  (652 236)  (652 236)  routing T_12_14.sp4_v_t_28 <X> T_12_14.lc_trk_g3_1
 (17 12)  (653 236)  (653 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (11 13)  (647 237)  (647 237)  routing T_12_14.sp4_v_b_5 <X> T_12_14.sp4_h_r_11
 (13 13)  (649 237)  (649 237)  routing T_12_14.sp4_v_b_5 <X> T_12_14.sp4_h_r_11
 (22 13)  (658 237)  (658 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (661 237)  (661 237)  routing T_12_14.sp4_r_v_b_42 <X> T_12_14.lc_trk_g3_2
 (3 14)  (639 238)  (639 238)  routing T_12_14.sp12_v_b_1 <X> T_12_14.sp12_v_t_22
 (7 14)  (643 238)  (643 238)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (651 238)  (651 238)  routing T_12_14.sp4_v_t_32 <X> T_12_14.lc_trk_g3_5
 (16 14)  (652 238)  (652 238)  routing T_12_14.sp4_v_t_32 <X> T_12_14.lc_trk_g3_5
 (17 14)  (653 238)  (653 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (661 238)  (661 238)  routing T_12_14.sp4_h_r_46 <X> T_12_14.lc_trk_g3_6
 (26 14)  (662 238)  (662 238)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (663 238)  (663 238)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (664 238)  (664 238)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 238)  (665 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (667 238)  (667 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (668 238)  (668 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (669 238)  (669 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (670 238)  (670 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (7 15)  (643 239)  (643 239)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (658 239)  (658 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (659 239)  (659 239)  routing T_12_14.sp4_h_r_46 <X> T_12_14.lc_trk_g3_6
 (24 15)  (660 239)  (660 239)  routing T_12_14.sp4_h_r_46 <X> T_12_14.lc_trk_g3_6
 (25 15)  (661 239)  (661 239)  routing T_12_14.sp4_h_r_46 <X> T_12_14.lc_trk_g3_6
 (26 15)  (662 239)  (662 239)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (664 239)  (664 239)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (665 239)  (665 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (41 15)  (677 239)  (677 239)  LC_7 Logic Functioning bit
 (43 15)  (679 239)  (679 239)  LC_7 Logic Functioning bit
 (46 15)  (682 239)  (682 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_14

 (5 0)  (699 224)  (699 224)  routing T_13_14.sp4_v_b_6 <X> T_13_14.sp4_h_r_0
 (6 0)  (700 224)  (700 224)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_v_b_0
 (16 0)  (710 224)  (710 224)  routing T_13_14.sp12_h_l_14 <X> T_13_14.lc_trk_g0_1
 (17 0)  (711 224)  (711 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (22 0)  (716 224)  (716 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (718 224)  (718 224)  routing T_13_14.bot_op_3 <X> T_13_14.lc_trk_g0_3
 (28 0)  (722 224)  (722 224)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 224)  (723 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (725 224)  (725 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 224)  (726 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 224)  (727 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (728 224)  (728 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 224)  (730 224)  LC_0 Logic Functioning bit
 (38 0)  (732 224)  (732 224)  LC_0 Logic Functioning bit
 (4 1)  (698 225)  (698 225)  routing T_13_14.sp4_v_b_6 <X> T_13_14.sp4_h_r_0
 (5 1)  (699 225)  (699 225)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_v_b_0
 (6 1)  (700 225)  (700 225)  routing T_13_14.sp4_v_b_6 <X> T_13_14.sp4_h_r_0
 (18 1)  (712 225)  (712 225)  routing T_13_14.sp12_h_l_14 <X> T_13_14.lc_trk_g0_1
 (22 1)  (716 225)  (716 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (718 225)  (718 225)  routing T_13_14.top_op_2 <X> T_13_14.lc_trk_g0_2
 (25 1)  (719 225)  (719 225)  routing T_13_14.top_op_2 <X> T_13_14.lc_trk_g0_2
 (27 1)  (721 225)  (721 225)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 225)  (722 225)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 225)  (723 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (730 225)  (730 225)  LC_0 Logic Functioning bit
 (37 1)  (731 225)  (731 225)  LC_0 Logic Functioning bit
 (38 1)  (732 225)  (732 225)  LC_0 Logic Functioning bit
 (39 1)  (733 225)  (733 225)  LC_0 Logic Functioning bit
 (41 1)  (735 225)  (735 225)  LC_0 Logic Functioning bit
 (43 1)  (737 225)  (737 225)  LC_0 Logic Functioning bit
 (0 2)  (694 226)  (694 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (695 226)  (695 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (696 226)  (696 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (710 226)  (710 226)  routing T_13_14.sp12_h_r_13 <X> T_13_14.lc_trk_g0_5
 (17 2)  (711 226)  (711 226)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (715 226)  (715 226)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g0_7
 (22 2)  (716 226)  (716 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (717 226)  (717 226)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g0_7
 (24 2)  (718 226)  (718 226)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g0_7
 (31 2)  (725 226)  (725 226)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 226)  (726 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 226)  (727 226)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (728 226)  (728 226)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 226)  (730 226)  LC_1 Logic Functioning bit
 (40 2)  (734 226)  (734 226)  LC_1 Logic Functioning bit
 (42 2)  (736 226)  (736 226)  LC_1 Logic Functioning bit
 (43 2)  (737 226)  (737 226)  LC_1 Logic Functioning bit
 (50 2)  (744 226)  (744 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (694 227)  (694 227)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (13 3)  (707 227)  (707 227)  routing T_13_14.sp4_v_b_9 <X> T_13_14.sp4_h_l_39
 (22 3)  (716 227)  (716 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (719 227)  (719 227)  routing T_13_14.sp4_r_v_b_30 <X> T_13_14.lc_trk_g0_6
 (26 3)  (720 227)  (720 227)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (722 227)  (722 227)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 227)  (723 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (725 227)  (725 227)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (731 227)  (731 227)  LC_1 Logic Functioning bit
 (41 3)  (735 227)  (735 227)  LC_1 Logic Functioning bit
 (42 3)  (736 227)  (736 227)  LC_1 Logic Functioning bit
 (43 3)  (737 227)  (737 227)  LC_1 Logic Functioning bit
 (53 3)  (747 227)  (747 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (694 228)  (694 228)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 4)  (695 228)  (695 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (698 228)  (698 228)  routing T_13_14.sp4_h_l_44 <X> T_13_14.sp4_v_b_3
 (6 4)  (700 228)  (700 228)  routing T_13_14.sp4_h_l_44 <X> T_13_14.sp4_v_b_3
 (12 4)  (706 228)  (706 228)  routing T_13_14.sp4_v_b_11 <X> T_13_14.sp4_h_r_5
 (13 4)  (707 228)  (707 228)  routing T_13_14.sp4_h_l_40 <X> T_13_14.sp4_v_b_5
 (14 4)  (708 228)  (708 228)  routing T_13_14.sp4_v_b_8 <X> T_13_14.lc_trk_g1_0
 (25 4)  (719 228)  (719 228)  routing T_13_14.sp4_h_l_7 <X> T_13_14.lc_trk_g1_2
 (26 4)  (720 228)  (720 228)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (723 228)  (723 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 228)  (724 228)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (725 228)  (725 228)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (726 228)  (726 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (728 228)  (728 228)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 228)  (730 228)  LC_2 Logic Functioning bit
 (37 4)  (731 228)  (731 228)  LC_2 Logic Functioning bit
 (38 4)  (732 228)  (732 228)  LC_2 Logic Functioning bit
 (39 4)  (733 228)  (733 228)  LC_2 Logic Functioning bit
 (41 4)  (735 228)  (735 228)  LC_2 Logic Functioning bit
 (43 4)  (737 228)  (737 228)  LC_2 Logic Functioning bit
 (0 5)  (694 229)  (694 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 5)  (695 229)  (695 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (5 5)  (699 229)  (699 229)  routing T_13_14.sp4_h_l_44 <X> T_13_14.sp4_v_b_3
 (11 5)  (705 229)  (705 229)  routing T_13_14.sp4_v_b_11 <X> T_13_14.sp4_h_r_5
 (12 5)  (706 229)  (706 229)  routing T_13_14.sp4_h_l_40 <X> T_13_14.sp4_v_b_5
 (13 5)  (707 229)  (707 229)  routing T_13_14.sp4_v_b_11 <X> T_13_14.sp4_h_r_5
 (14 5)  (708 229)  (708 229)  routing T_13_14.sp4_v_b_8 <X> T_13_14.lc_trk_g1_0
 (16 5)  (710 229)  (710 229)  routing T_13_14.sp4_v_b_8 <X> T_13_14.lc_trk_g1_0
 (17 5)  (711 229)  (711 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (716 229)  (716 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (717 229)  (717 229)  routing T_13_14.sp4_h_l_7 <X> T_13_14.lc_trk_g1_2
 (24 5)  (718 229)  (718 229)  routing T_13_14.sp4_h_l_7 <X> T_13_14.lc_trk_g1_2
 (25 5)  (719 229)  (719 229)  routing T_13_14.sp4_h_l_7 <X> T_13_14.lc_trk_g1_2
 (27 5)  (721 229)  (721 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 229)  (722 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 229)  (723 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 229)  (724 229)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (725 229)  (725 229)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (730 229)  (730 229)  LC_2 Logic Functioning bit
 (38 5)  (732 229)  (732 229)  LC_2 Logic Functioning bit
 (22 6)  (716 230)  (716 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (717 230)  (717 230)  routing T_13_14.sp12_h_r_23 <X> T_13_14.lc_trk_g1_7
 (25 6)  (719 230)  (719 230)  routing T_13_14.sp4_v_b_6 <X> T_13_14.lc_trk_g1_6
 (29 6)  (723 230)  (723 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 230)  (724 230)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (725 230)  (725 230)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 230)  (726 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 230)  (727 230)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 230)  (730 230)  LC_3 Logic Functioning bit
 (37 6)  (731 230)  (731 230)  LC_3 Logic Functioning bit
 (39 6)  (733 230)  (733 230)  LC_3 Logic Functioning bit
 (43 6)  (737 230)  (737 230)  LC_3 Logic Functioning bit
 (50 6)  (744 230)  (744 230)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (715 231)  (715 231)  routing T_13_14.sp12_h_r_23 <X> T_13_14.lc_trk_g1_7
 (22 7)  (716 231)  (716 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (717 231)  (717 231)  routing T_13_14.sp4_v_b_6 <X> T_13_14.lc_trk_g1_6
 (30 7)  (724 231)  (724 231)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (725 231)  (725 231)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (730 231)  (730 231)  LC_3 Logic Functioning bit
 (37 7)  (731 231)  (731 231)  LC_3 Logic Functioning bit
 (39 7)  (733 231)  (733 231)  LC_3 Logic Functioning bit
 (43 7)  (737 231)  (737 231)  LC_3 Logic Functioning bit
 (51 7)  (745 231)  (745 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (711 232)  (711 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (716 232)  (716 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (717 232)  (717 232)  routing T_13_14.sp12_v_b_19 <X> T_13_14.lc_trk_g2_3
 (26 8)  (720 232)  (720 232)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (721 232)  (721 232)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 232)  (723 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (726 232)  (726 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (730 232)  (730 232)  LC_4 Logic Functioning bit
 (37 8)  (731 232)  (731 232)  LC_4 Logic Functioning bit
 (38 8)  (732 232)  (732 232)  LC_4 Logic Functioning bit
 (39 8)  (733 232)  (733 232)  LC_4 Logic Functioning bit
 (41 8)  (735 232)  (735 232)  LC_4 Logic Functioning bit
 (43 8)  (737 232)  (737 232)  LC_4 Logic Functioning bit
 (51 8)  (745 232)  (745 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (705 233)  (705 233)  routing T_13_14.sp4_h_l_45 <X> T_13_14.sp4_h_r_8
 (21 9)  (715 233)  (715 233)  routing T_13_14.sp12_v_b_19 <X> T_13_14.lc_trk_g2_3
 (27 9)  (721 233)  (721 233)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (722 233)  (722 233)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 233)  (723 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (725 233)  (725 233)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (730 233)  (730 233)  LC_4 Logic Functioning bit
 (38 9)  (732 233)  (732 233)  LC_4 Logic Functioning bit
 (14 10)  (708 234)  (708 234)  routing T_13_14.sp4_h_r_44 <X> T_13_14.lc_trk_g2_4
 (25 10)  (719 234)  (719 234)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g2_6
 (14 11)  (708 235)  (708 235)  routing T_13_14.sp4_h_r_44 <X> T_13_14.lc_trk_g2_4
 (15 11)  (709 235)  (709 235)  routing T_13_14.sp4_h_r_44 <X> T_13_14.lc_trk_g2_4
 (16 11)  (710 235)  (710 235)  routing T_13_14.sp4_h_r_44 <X> T_13_14.lc_trk_g2_4
 (17 11)  (711 235)  (711 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (716 235)  (716 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (717 235)  (717 235)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g2_6
 (24 11)  (718 235)  (718 235)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g2_6
 (25 11)  (719 235)  (719 235)  routing T_13_14.sp4_h_r_46 <X> T_13_14.lc_trk_g2_6
 (17 12)  (711 236)  (711 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (715 236)  (715 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (22 12)  (716 236)  (716 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (717 236)  (717 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (24 12)  (718 236)  (718 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (26 12)  (720 236)  (720 236)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (723 236)  (723 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (725 236)  (725 236)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 236)  (726 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (730 236)  (730 236)  LC_6 Logic Functioning bit
 (37 12)  (731 236)  (731 236)  LC_6 Logic Functioning bit
 (38 12)  (732 236)  (732 236)  LC_6 Logic Functioning bit
 (39 12)  (733 236)  (733 236)  LC_6 Logic Functioning bit
 (40 12)  (734 236)  (734 236)  LC_6 Logic Functioning bit
 (42 12)  (736 236)  (736 236)  LC_6 Logic Functioning bit
 (45 12)  (739 236)  (739 236)  LC_6 Logic Functioning bit
 (8 13)  (702 237)  (702 237)  routing T_13_14.sp4_h_l_41 <X> T_13_14.sp4_v_b_10
 (9 13)  (703 237)  (703 237)  routing T_13_14.sp4_h_l_41 <X> T_13_14.sp4_v_b_10
 (10 13)  (704 237)  (704 237)  routing T_13_14.sp4_h_l_41 <X> T_13_14.sp4_v_b_10
 (21 13)  (715 237)  (715 237)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (26 13)  (720 237)  (720 237)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (721 237)  (721 237)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 237)  (723 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (730 237)  (730 237)  LC_6 Logic Functioning bit
 (37 13)  (731 237)  (731 237)  LC_6 Logic Functioning bit
 (38 13)  (732 237)  (732 237)  LC_6 Logic Functioning bit
 (39 13)  (733 237)  (733 237)  LC_6 Logic Functioning bit
 (48 13)  (742 237)  (742 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (694 238)  (694 238)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 238)  (695 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (701 238)  (701 238)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (710 238)  (710 238)  routing T_13_14.sp12_v_t_10 <X> T_13_14.lc_trk_g3_5
 (17 14)  (711 238)  (711 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (715 238)  (715 238)  routing T_13_14.sp4_v_t_26 <X> T_13_14.lc_trk_g3_7
 (22 14)  (716 238)  (716 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (717 238)  (717 238)  routing T_13_14.sp4_v_t_26 <X> T_13_14.lc_trk_g3_7
 (29 14)  (723 238)  (723 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (725 238)  (725 238)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 238)  (726 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (730 238)  (730 238)  LC_7 Logic Functioning bit
 (38 14)  (732 238)  (732 238)  LC_7 Logic Functioning bit
 (41 14)  (735 238)  (735 238)  LC_7 Logic Functioning bit
 (43 14)  (737 238)  (737 238)  LC_7 Logic Functioning bit
 (1 15)  (695 239)  (695 239)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (701 239)  (701 239)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (710 239)  (710 239)  routing T_13_14.sp12_v_b_12 <X> T_13_14.lc_trk_g3_4
 (17 15)  (711 239)  (711 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (715 239)  (715 239)  routing T_13_14.sp4_v_t_26 <X> T_13_14.lc_trk_g3_7
 (26 15)  (720 239)  (720 239)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (721 239)  (721 239)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 239)  (723 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 239)  (724 239)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (725 239)  (725 239)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (730 239)  (730 239)  LC_7 Logic Functioning bit
 (38 15)  (732 239)  (732 239)  LC_7 Logic Functioning bit
 (40 15)  (734 239)  (734 239)  LC_7 Logic Functioning bit
 (42 15)  (736 239)  (736 239)  LC_7 Logic Functioning bit
 (51 15)  (745 239)  (745 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_14

 (28 0)  (776 224)  (776 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 224)  (777 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 224)  (778 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (44 0)  (792 224)  (792 224)  LC_0 Logic Functioning bit
 (30 1)  (778 225)  (778 225)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (50 1)  (798 225)  (798 225)  Carry_In_Mux bit 

 (6 2)  (754 226)  (754 226)  routing T_14_14.sp4_h_l_42 <X> T_14_14.sp4_v_t_37
 (27 2)  (775 226)  (775 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (776 226)  (776 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 226)  (777 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (780 226)  (780 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (783 226)  (783 226)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.input_2_1
 (36 2)  (784 226)  (784 226)  LC_1 Logic Functioning bit
 (37 2)  (785 226)  (785 226)  LC_1 Logic Functioning bit
 (38 2)  (786 226)  (786 226)  LC_1 Logic Functioning bit
 (39 2)  (787 226)  (787 226)  LC_1 Logic Functioning bit
 (44 2)  (792 226)  (792 226)  LC_1 Logic Functioning bit
 (14 3)  (762 227)  (762 227)  routing T_14_14.sp4_r_v_b_28 <X> T_14_14.lc_trk_g0_4
 (17 3)  (765 227)  (765 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (32 3)  (780 227)  (780 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (782 227)  (782 227)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.input_2_1
 (36 3)  (784 227)  (784 227)  LC_1 Logic Functioning bit
 (37 3)  (785 227)  (785 227)  LC_1 Logic Functioning bit
 (38 3)  (786 227)  (786 227)  LC_1 Logic Functioning bit
 (39 3)  (787 227)  (787 227)  LC_1 Logic Functioning bit
 (9 4)  (757 228)  (757 228)  routing T_14_14.sp4_h_l_36 <X> T_14_14.sp4_h_r_4
 (10 4)  (758 228)  (758 228)  routing T_14_14.sp4_h_l_36 <X> T_14_14.sp4_h_r_4
 (27 4)  (775 228)  (775 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (776 228)  (776 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 228)  (777 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (780 228)  (780 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (784 228)  (784 228)  LC_2 Logic Functioning bit
 (37 4)  (785 228)  (785 228)  LC_2 Logic Functioning bit
 (38 4)  (786 228)  (786 228)  LC_2 Logic Functioning bit
 (39 4)  (787 228)  (787 228)  LC_2 Logic Functioning bit
 (44 4)  (792 228)  (792 228)  LC_2 Logic Functioning bit
 (9 5)  (757 229)  (757 229)  routing T_14_14.sp4_v_t_41 <X> T_14_14.sp4_v_b_4
 (30 5)  (778 229)  (778 229)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (784 229)  (784 229)  LC_2 Logic Functioning bit
 (37 5)  (785 229)  (785 229)  LC_2 Logic Functioning bit
 (38 5)  (786 229)  (786 229)  LC_2 Logic Functioning bit
 (39 5)  (787 229)  (787 229)  LC_2 Logic Functioning bit
 (13 6)  (761 230)  (761 230)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_v_t_40
 (14 6)  (762 230)  (762 230)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g1_4
 (27 6)  (775 230)  (775 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (776 230)  (776 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 230)  (777 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (778 230)  (778 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (780 230)  (780 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (783 230)  (783 230)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.input_2_3
 (36 6)  (784 230)  (784 230)  LC_3 Logic Functioning bit
 (37 6)  (785 230)  (785 230)  LC_3 Logic Functioning bit
 (38 6)  (786 230)  (786 230)  LC_3 Logic Functioning bit
 (39 6)  (787 230)  (787 230)  LC_3 Logic Functioning bit
 (44 6)  (792 230)  (792 230)  LC_3 Logic Functioning bit
 (46 6)  (794 230)  (794 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (762 231)  (762 231)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g1_4
 (17 7)  (765 231)  (765 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (32 7)  (780 231)  (780 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (782 231)  (782 231)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.input_2_3
 (36 7)  (784 231)  (784 231)  LC_3 Logic Functioning bit
 (37 7)  (785 231)  (785 231)  LC_3 Logic Functioning bit
 (38 7)  (786 231)  (786 231)  LC_3 Logic Functioning bit
 (39 7)  (787 231)  (787 231)  LC_3 Logic Functioning bit
 (17 8)  (765 232)  (765 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (776 232)  (776 232)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 232)  (777 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (780 232)  (780 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (784 232)  (784 232)  LC_4 Logic Functioning bit
 (37 8)  (785 232)  (785 232)  LC_4 Logic Functioning bit
 (38 8)  (786 232)  (786 232)  LC_4 Logic Functioning bit
 (39 8)  (787 232)  (787 232)  LC_4 Logic Functioning bit
 (44 8)  (792 232)  (792 232)  LC_4 Logic Functioning bit
 (18 9)  (766 233)  (766 233)  routing T_14_14.sp4_r_v_b_33 <X> T_14_14.lc_trk_g2_1
 (36 9)  (784 233)  (784 233)  LC_4 Logic Functioning bit
 (37 9)  (785 233)  (785 233)  LC_4 Logic Functioning bit
 (38 9)  (786 233)  (786 233)  LC_4 Logic Functioning bit
 (39 9)  (787 233)  (787 233)  LC_4 Logic Functioning bit
 (46 9)  (794 233)  (794 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (770 234)  (770 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (777 234)  (777 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 234)  (778 234)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 234)  (780 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (784 234)  (784 234)  LC_5 Logic Functioning bit
 (37 10)  (785 234)  (785 234)  LC_5 Logic Functioning bit
 (38 10)  (786 234)  (786 234)  LC_5 Logic Functioning bit
 (39 10)  (787 234)  (787 234)  LC_5 Logic Functioning bit
 (44 10)  (792 234)  (792 234)  LC_5 Logic Functioning bit
 (15 11)  (763 235)  (763 235)  routing T_14_14.sp4_v_t_33 <X> T_14_14.lc_trk_g2_4
 (16 11)  (764 235)  (764 235)  routing T_14_14.sp4_v_t_33 <X> T_14_14.lc_trk_g2_4
 (17 11)  (765 235)  (765 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (769 235)  (769 235)  routing T_14_14.sp4_r_v_b_39 <X> T_14_14.lc_trk_g2_7
 (22 11)  (770 235)  (770 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (771 235)  (771 235)  routing T_14_14.sp4_v_b_46 <X> T_14_14.lc_trk_g2_6
 (24 11)  (772 235)  (772 235)  routing T_14_14.sp4_v_b_46 <X> T_14_14.lc_trk_g2_6
 (36 11)  (784 235)  (784 235)  LC_5 Logic Functioning bit
 (37 11)  (785 235)  (785 235)  LC_5 Logic Functioning bit
 (38 11)  (786 235)  (786 235)  LC_5 Logic Functioning bit
 (39 11)  (787 235)  (787 235)  LC_5 Logic Functioning bit
 (46 11)  (794 235)  (794 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (753 236)  (753 236)  routing T_14_14.sp4_v_t_44 <X> T_14_14.sp4_h_r_9
 (12 12)  (760 236)  (760 236)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_h_r_11
 (17 12)  (765 236)  (765 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (773 236)  (773 236)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g3_2
 (27 12)  (775 236)  (775 236)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 236)  (777 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 236)  (778 236)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (780 236)  (780 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (783 236)  (783 236)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.input_2_6
 (36 12)  (784 236)  (784 236)  LC_6 Logic Functioning bit
 (37 12)  (785 236)  (785 236)  LC_6 Logic Functioning bit
 (38 12)  (786 236)  (786 236)  LC_6 Logic Functioning bit
 (39 12)  (787 236)  (787 236)  LC_6 Logic Functioning bit
 (44 12)  (792 236)  (792 236)  LC_6 Logic Functioning bit
 (11 13)  (759 237)  (759 237)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_h_r_11
 (13 13)  (761 237)  (761 237)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_h_r_11
 (18 13)  (766 237)  (766 237)  routing T_14_14.sp4_r_v_b_41 <X> T_14_14.lc_trk_g3_1
 (22 13)  (770 237)  (770 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (771 237)  (771 237)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g3_2
 (24 13)  (772 237)  (772 237)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g3_2
 (32 13)  (780 237)  (780 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (781 237)  (781 237)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.input_2_6
 (36 13)  (784 237)  (784 237)  LC_6 Logic Functioning bit
 (37 13)  (785 237)  (785 237)  LC_6 Logic Functioning bit
 (38 13)  (786 237)  (786 237)  LC_6 Logic Functioning bit
 (39 13)  (787 237)  (787 237)  LC_6 Logic Functioning bit
 (46 13)  (794 237)  (794 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (7 14)  (755 238)  (755 238)  Column buffer control bit: LH_colbuf_cntl_7

 (17 14)  (765 238)  (765 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (776 238)  (776 238)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 238)  (777 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (778 238)  (778 238)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (780 238)  (780 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (784 238)  (784 238)  LC_7 Logic Functioning bit
 (37 14)  (785 238)  (785 238)  LC_7 Logic Functioning bit
 (38 14)  (786 238)  (786 238)  LC_7 Logic Functioning bit
 (39 14)  (787 238)  (787 238)  LC_7 Logic Functioning bit
 (44 14)  (792 238)  (792 238)  LC_7 Logic Functioning bit
 (7 15)  (755 239)  (755 239)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (759 239)  (759 239)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_h_l_46
 (13 15)  (761 239)  (761 239)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_h_l_46
 (18 15)  (766 239)  (766 239)  routing T_14_14.sp4_r_v_b_45 <X> T_14_14.lc_trk_g3_5
 (30 15)  (778 239)  (778 239)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (784 239)  (784 239)  LC_7 Logic Functioning bit
 (37 15)  (785 239)  (785 239)  LC_7 Logic Functioning bit
 (38 15)  (786 239)  (786 239)  LC_7 Logic Functioning bit
 (39 15)  (787 239)  (787 239)  LC_7 Logic Functioning bit
 (48 15)  (796 239)  (796 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_14

 (15 0)  (817 224)  (817 224)  routing T_15_14.lft_op_1 <X> T_15_14.lc_trk_g0_1
 (17 0)  (819 224)  (819 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (820 224)  (820 224)  routing T_15_14.lft_op_1 <X> T_15_14.lc_trk_g0_1
 (21 0)  (823 224)  (823 224)  routing T_15_14.sp4_v_b_11 <X> T_15_14.lc_trk_g0_3
 (22 0)  (824 224)  (824 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (825 224)  (825 224)  routing T_15_14.sp4_v_b_11 <X> T_15_14.lc_trk_g0_3
 (25 0)  (827 224)  (827 224)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g0_2
 (26 0)  (828 224)  (828 224)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (831 224)  (831 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (833 224)  (833 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 224)  (834 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 224)  (835 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (837 224)  (837 224)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_0
 (36 0)  (838 224)  (838 224)  LC_0 Logic Functioning bit
 (41 0)  (843 224)  (843 224)  LC_0 Logic Functioning bit
 (43 0)  (845 224)  (845 224)  LC_0 Logic Functioning bit
 (21 1)  (823 225)  (823 225)  routing T_15_14.sp4_v_b_11 <X> T_15_14.lc_trk_g0_3
 (22 1)  (824 225)  (824 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (826 225)  (826 225)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g0_2
 (26 1)  (828 225)  (828 225)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 225)  (831 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 225)  (832 225)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (833 225)  (833 225)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (834 225)  (834 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (835 225)  (835 225)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_0
 (35 1)  (837 225)  (837 225)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_0
 (37 1)  (839 225)  (839 225)  LC_0 Logic Functioning bit
 (46 1)  (848 225)  (848 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (802 226)  (802 226)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (803 226)  (803 226)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (804 226)  (804 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (806 226)  (806 226)  routing T_15_14.sp4_h_r_6 <X> T_15_14.sp4_v_t_37
 (6 2)  (808 226)  (808 226)  routing T_15_14.sp4_h_r_6 <X> T_15_14.sp4_v_t_37
 (14 2)  (816 226)  (816 226)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g0_4
 (17 2)  (819 226)  (819 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (820 226)  (820 226)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g0_5
 (21 2)  (823 226)  (823 226)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g0_7
 (22 2)  (824 226)  (824 226)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (0 3)  (802 227)  (802 227)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (5 3)  (807 227)  (807 227)  routing T_15_14.sp4_h_r_6 <X> T_15_14.sp4_v_t_37
 (17 3)  (819 227)  (819 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (824 227)  (824 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (825 227)  (825 227)  routing T_15_14.sp4_v_b_22 <X> T_15_14.lc_trk_g0_6
 (24 3)  (826 227)  (826 227)  routing T_15_14.sp4_v_b_22 <X> T_15_14.lc_trk_g0_6
 (22 4)  (824 228)  (824 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (826 228)  (826 228)  routing T_15_14.bot_op_3 <X> T_15_14.lc_trk_g1_3
 (22 5)  (824 229)  (824 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (825 229)  (825 229)  routing T_15_14.sp4_v_b_18 <X> T_15_14.lc_trk_g1_2
 (24 5)  (826 229)  (826 229)  routing T_15_14.sp4_v_b_18 <X> T_15_14.lc_trk_g1_2
 (26 6)  (828 230)  (828 230)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (829 230)  (829 230)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 230)  (831 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (833 230)  (833 230)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 230)  (834 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (838 230)  (838 230)  LC_3 Logic Functioning bit
 (37 6)  (839 230)  (839 230)  LC_3 Logic Functioning bit
 (38 6)  (840 230)  (840 230)  LC_3 Logic Functioning bit
 (39 6)  (841 230)  (841 230)  LC_3 Logic Functioning bit
 (41 6)  (843 230)  (843 230)  LC_3 Logic Functioning bit
 (43 6)  (845 230)  (845 230)  LC_3 Logic Functioning bit
 (27 7)  (829 231)  (829 231)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (830 231)  (830 231)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 231)  (831 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 231)  (832 231)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (838 231)  (838 231)  LC_3 Logic Functioning bit
 (38 7)  (840 231)  (840 231)  LC_3 Logic Functioning bit
 (46 7)  (848 231)  (848 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (15 8)  (817 232)  (817 232)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g2_1
 (16 8)  (818 232)  (818 232)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g2_1
 (17 8)  (819 232)  (819 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (827 232)  (827 232)  routing T_15_14.sp4_v_b_26 <X> T_15_14.lc_trk_g2_2
 (26 8)  (828 232)  (828 232)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (831 232)  (831 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (834 232)  (834 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 232)  (835 232)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 232)  (838 232)  LC_4 Logic Functioning bit
 (38 8)  (840 232)  (840 232)  LC_4 Logic Functioning bit
 (41 8)  (843 232)  (843 232)  LC_4 Logic Functioning bit
 (42 8)  (844 232)  (844 232)  LC_4 Logic Functioning bit
 (45 8)  (847 232)  (847 232)  LC_4 Logic Functioning bit
 (22 9)  (824 233)  (824 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (825 233)  (825 233)  routing T_15_14.sp4_v_b_26 <X> T_15_14.lc_trk_g2_2
 (29 9)  (831 233)  (831 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (834 233)  (834 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (835 233)  (835 233)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_4
 (35 9)  (837 233)  (837 233)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_4
 (36 9)  (838 233)  (838 233)  LC_4 Logic Functioning bit
 (39 9)  (841 233)  (841 233)  LC_4 Logic Functioning bit
 (40 9)  (842 233)  (842 233)  LC_4 Logic Functioning bit
 (42 9)  (844 233)  (844 233)  LC_4 Logic Functioning bit
 (44 9)  (846 233)  (846 233)  LC_4 Logic Functioning bit
 (16 10)  (818 234)  (818 234)  routing T_15_14.sp12_v_t_10 <X> T_15_14.lc_trk_g2_5
 (17 10)  (819 234)  (819 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (824 234)  (824 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (827 234)  (827 234)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (27 10)  (829 234)  (829 234)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (830 234)  (830 234)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 234)  (831 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (834 234)  (834 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 234)  (835 234)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (837 234)  (837 234)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.input_2_5
 (36 10)  (838 234)  (838 234)  LC_5 Logic Functioning bit
 (37 10)  (839 234)  (839 234)  LC_5 Logic Functioning bit
 (38 10)  (840 234)  (840 234)  LC_5 Logic Functioning bit
 (39 10)  (841 234)  (841 234)  LC_5 Logic Functioning bit
 (42 10)  (844 234)  (844 234)  LC_5 Logic Functioning bit
 (43 10)  (845 234)  (845 234)  LC_5 Logic Functioning bit
 (45 10)  (847 234)  (847 234)  LC_5 Logic Functioning bit
 (22 11)  (824 235)  (824 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (825 235)  (825 235)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (24 11)  (826 235)  (826 235)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (25 11)  (827 235)  (827 235)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (26 11)  (828 235)  (828 235)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (829 235)  (829 235)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (830 235)  (830 235)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 235)  (831 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 235)  (833 235)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (834 235)  (834 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (42 11)  (844 235)  (844 235)  LC_5 Logic Functioning bit
 (43 11)  (845 235)  (845 235)  LC_5 Logic Functioning bit
 (44 11)  (846 235)  (846 235)  LC_5 Logic Functioning bit
 (15 12)  (817 236)  (817 236)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g3_1
 (16 12)  (818 236)  (818 236)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g3_1
 (17 12)  (819 236)  (819 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (820 236)  (820 236)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g3_1
 (26 12)  (828 236)  (828 236)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (829 236)  (829 236)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 236)  (831 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (833 236)  (833 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 236)  (834 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 236)  (835 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (836 236)  (836 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 236)  (838 236)  LC_6 Logic Functioning bit
 (37 12)  (839 236)  (839 236)  LC_6 Logic Functioning bit
 (38 12)  (840 236)  (840 236)  LC_6 Logic Functioning bit
 (39 12)  (841 236)  (841 236)  LC_6 Logic Functioning bit
 (42 12)  (844 236)  (844 236)  LC_6 Logic Functioning bit
 (43 12)  (845 236)  (845 236)  LC_6 Logic Functioning bit
 (45 12)  (847 236)  (847 236)  LC_6 Logic Functioning bit
 (18 13)  (820 237)  (820 237)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g3_1
 (22 13)  (824 237)  (824 237)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (825 237)  (825 237)  routing T_15_14.sp12_v_t_9 <X> T_15_14.lc_trk_g3_2
 (27 13)  (829 237)  (829 237)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 237)  (830 237)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 237)  (831 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (832 237)  (832 237)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (833 237)  (833 237)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (834 237)  (834 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (835 237)  (835 237)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_6
 (35 13)  (837 237)  (837 237)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_6
 (38 13)  (840 237)  (840 237)  LC_6 Logic Functioning bit
 (39 13)  (841 237)  (841 237)  LC_6 Logic Functioning bit
 (53 13)  (855 237)  (855 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (802 238)  (802 238)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 238)  (803 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (809 238)  (809 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (816 238)  (816 238)  routing T_15_14.sp4_v_b_36 <X> T_15_14.lc_trk_g3_4
 (15 14)  (817 238)  (817 238)  routing T_15_14.sp4_h_l_16 <X> T_15_14.lc_trk_g3_5
 (16 14)  (818 238)  (818 238)  routing T_15_14.sp4_h_l_16 <X> T_15_14.lc_trk_g3_5
 (17 14)  (819 238)  (819 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (827 238)  (827 238)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g3_6
 (26 14)  (828 238)  (828 238)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (830 238)  (830 238)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 238)  (831 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (834 238)  (834 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (837 238)  (837 238)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_7
 (38 14)  (840 238)  (840 238)  LC_7 Logic Functioning bit
 (43 14)  (845 238)  (845 238)  LC_7 Logic Functioning bit
 (45 14)  (847 238)  (847 238)  LC_7 Logic Functioning bit
 (0 15)  (802 239)  (802 239)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (809 239)  (809 239)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (816 239)  (816 239)  routing T_15_14.sp4_v_b_36 <X> T_15_14.lc_trk_g3_4
 (16 15)  (818 239)  (818 239)  routing T_15_14.sp4_v_b_36 <X> T_15_14.lc_trk_g3_4
 (17 15)  (819 239)  (819 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (820 239)  (820 239)  routing T_15_14.sp4_h_l_16 <X> T_15_14.lc_trk_g3_5
 (22 15)  (824 239)  (824 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (828 239)  (828 239)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 239)  (831 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (832 239)  (832 239)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (833 239)  (833 239)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (834 239)  (834 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (835 239)  (835 239)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_7
 (37 15)  (839 239)  (839 239)  LC_7 Logic Functioning bit
 (38 15)  (840 239)  (840 239)  LC_7 Logic Functioning bit
 (39 15)  (841 239)  (841 239)  LC_7 Logic Functioning bit
 (40 15)  (842 239)  (842 239)  LC_7 Logic Functioning bit
 (42 15)  (844 239)  (844 239)  LC_7 Logic Functioning bit
 (43 15)  (845 239)  (845 239)  LC_7 Logic Functioning bit
 (46 15)  (848 239)  (848 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_14

 (8 0)  (864 224)  (864 224)  routing T_16_14.sp4_h_l_36 <X> T_16_14.sp4_h_r_1
 (15 0)  (871 224)  (871 224)  routing T_16_14.top_op_1 <X> T_16_14.lc_trk_g0_1
 (17 0)  (873 224)  (873 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (878 224)  (878 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (881 224)  (881 224)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g0_2
 (26 0)  (882 224)  (882 224)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (885 224)  (885 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 224)  (886 224)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (888 224)  (888 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (890 224)  (890 224)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 224)  (892 224)  LC_0 Logic Functioning bit
 (38 0)  (894 224)  (894 224)  LC_0 Logic Functioning bit
 (39 0)  (895 224)  (895 224)  LC_0 Logic Functioning bit
 (41 0)  (897 224)  (897 224)  LC_0 Logic Functioning bit
 (42 0)  (898 224)  (898 224)  LC_0 Logic Functioning bit
 (43 0)  (899 224)  (899 224)  LC_0 Logic Functioning bit
 (45 0)  (901 224)  (901 224)  LC_0 Logic Functioning bit
 (18 1)  (874 225)  (874 225)  routing T_16_14.top_op_1 <X> T_16_14.lc_trk_g0_1
 (21 1)  (877 225)  (877 225)  routing T_16_14.sp4_r_v_b_32 <X> T_16_14.lc_trk_g0_3
 (22 1)  (878 225)  (878 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (882 225)  (882 225)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (883 225)  (883 225)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 225)  (885 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (888 225)  (888 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (889 225)  (889 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_0
 (34 1)  (890 225)  (890 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_0
 (35 1)  (891 225)  (891 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_0
 (36 1)  (892 225)  (892 225)  LC_0 Logic Functioning bit
 (38 1)  (894 225)  (894 225)  LC_0 Logic Functioning bit
 (39 1)  (895 225)  (895 225)  LC_0 Logic Functioning bit
 (41 1)  (897 225)  (897 225)  LC_0 Logic Functioning bit
 (43 1)  (899 225)  (899 225)  LC_0 Logic Functioning bit
 (0 2)  (856 226)  (856 226)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (857 226)  (857 226)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (858 226)  (858 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (862 226)  (862 226)  routing T_16_14.sp4_v_b_9 <X> T_16_14.sp4_v_t_37
 (12 2)  (868 226)  (868 226)  routing T_16_14.sp4_v_t_45 <X> T_16_14.sp4_h_l_39
 (17 2)  (873 226)  (873 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (877 226)  (877 226)  routing T_16_14.lft_op_7 <X> T_16_14.lc_trk_g0_7
 (22 2)  (878 226)  (878 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (880 226)  (880 226)  routing T_16_14.lft_op_7 <X> T_16_14.lc_trk_g0_7
 (25 2)  (881 226)  (881 226)  routing T_16_14.wire_logic_cluster/lc_6/out <X> T_16_14.lc_trk_g0_6
 (27 2)  (883 226)  (883 226)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 226)  (885 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 226)  (886 226)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (888 226)  (888 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (891 226)  (891 226)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.input_2_1
 (37 2)  (893 226)  (893 226)  LC_1 Logic Functioning bit
 (39 2)  (895 226)  (895 226)  LC_1 Logic Functioning bit
 (43 2)  (899 226)  (899 226)  LC_1 Logic Functioning bit
 (0 3)  (856 227)  (856 227)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (5 3)  (861 227)  (861 227)  routing T_16_14.sp4_v_b_9 <X> T_16_14.sp4_v_t_37
 (11 3)  (867 227)  (867 227)  routing T_16_14.sp4_v_t_45 <X> T_16_14.sp4_h_l_39
 (13 3)  (869 227)  (869 227)  routing T_16_14.sp4_v_t_45 <X> T_16_14.sp4_h_l_39
 (22 3)  (878 227)  (878 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (885 227)  (885 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (887 227)  (887 227)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (888 227)  (888 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (889 227)  (889 227)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.input_2_1
 (36 3)  (892 227)  (892 227)  LC_1 Logic Functioning bit
 (38 3)  (894 227)  (894 227)  LC_1 Logic Functioning bit
 (14 4)  (870 228)  (870 228)  routing T_16_14.wire_logic_cluster/lc_0/out <X> T_16_14.lc_trk_g1_0
 (17 4)  (873 228)  (873 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (874 228)  (874 228)  routing T_16_14.wire_logic_cluster/lc_1/out <X> T_16_14.lc_trk_g1_1
 (21 4)  (877 228)  (877 228)  routing T_16_14.wire_logic_cluster/lc_3/out <X> T_16_14.lc_trk_g1_3
 (22 4)  (878 228)  (878 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (885 228)  (885 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 228)  (886 228)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (888 228)  (888 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (893 228)  (893 228)  LC_2 Logic Functioning bit
 (45 4)  (901 228)  (901 228)  LC_2 Logic Functioning bit
 (50 4)  (906 228)  (906 228)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (908 228)  (908 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (909 228)  (909 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (9 5)  (865 229)  (865 229)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_v_b_4
 (17 5)  (873 229)  (873 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (882 229)  (882 229)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 229)  (885 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (887 229)  (887 229)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (893 229)  (893 229)  LC_2 Logic Functioning bit
 (40 5)  (896 229)  (896 229)  LC_2 Logic Functioning bit
 (42 5)  (898 229)  (898 229)  LC_2 Logic Functioning bit
 (52 5)  (908 229)  (908 229)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (16 6)  (872 230)  (872 230)  routing T_16_14.sp4_v_b_13 <X> T_16_14.lc_trk_g1_5
 (17 6)  (873 230)  (873 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (874 230)  (874 230)  routing T_16_14.sp4_v_b_13 <X> T_16_14.lc_trk_g1_5
 (22 6)  (878 230)  (878 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (882 230)  (882 230)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (883 230)  (883 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (884 230)  (884 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 230)  (885 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 230)  (888 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (890 230)  (890 230)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (891 230)  (891 230)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.input_2_3
 (39 6)  (895 230)  (895 230)  LC_3 Logic Functioning bit
 (41 6)  (897 230)  (897 230)  LC_3 Logic Functioning bit
 (45 6)  (901 230)  (901 230)  LC_3 Logic Functioning bit
 (18 7)  (874 231)  (874 231)  routing T_16_14.sp4_v_b_13 <X> T_16_14.lc_trk_g1_5
 (21 7)  (877 231)  (877 231)  routing T_16_14.sp4_r_v_b_31 <X> T_16_14.lc_trk_g1_7
 (28 7)  (884 231)  (884 231)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 231)  (885 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 231)  (886 231)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (887 231)  (887 231)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (888 231)  (888 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (894 231)  (894 231)  LC_3 Logic Functioning bit
 (39 7)  (895 231)  (895 231)  LC_3 Logic Functioning bit
 (0 8)  (856 232)  (856 232)  routing T_16_14.glb_netwk_6 <X> T_16_14.glb2local_1
 (1 8)  (857 232)  (857 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (10 8)  (866 232)  (866 232)  routing T_16_14.sp4_v_t_39 <X> T_16_14.sp4_h_r_7
 (12 8)  (868 232)  (868 232)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (16 8)  (872 232)  (872 232)  routing T_16_14.sp12_v_t_14 <X> T_16_14.lc_trk_g2_1
 (17 8)  (873 232)  (873 232)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (22 8)  (878 232)  (878 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (882 232)  (882 232)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (885 232)  (885 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 232)  (886 232)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (888 232)  (888 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 232)  (889 232)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (890 232)  (890 232)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (893 232)  (893 232)  LC_4 Logic Functioning bit
 (39 8)  (895 232)  (895 232)  LC_4 Logic Functioning bit
 (40 8)  (896 232)  (896 232)  LC_4 Logic Functioning bit
 (41 8)  (897 232)  (897 232)  LC_4 Logic Functioning bit
 (42 8)  (898 232)  (898 232)  LC_4 Logic Functioning bit
 (1 9)  (857 233)  (857 233)  routing T_16_14.glb_netwk_6 <X> T_16_14.glb2local_1
 (9 9)  (865 233)  (865 233)  routing T_16_14.sp4_v_t_42 <X> T_16_14.sp4_v_b_7
 (11 9)  (867 233)  (867 233)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (13 9)  (869 233)  (869 233)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (14 9)  (870 233)  (870 233)  routing T_16_14.sp12_v_b_16 <X> T_16_14.lc_trk_g2_0
 (16 9)  (872 233)  (872 233)  routing T_16_14.sp12_v_b_16 <X> T_16_14.lc_trk_g2_0
 (17 9)  (873 233)  (873 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (874 233)  (874 233)  routing T_16_14.sp12_v_t_14 <X> T_16_14.lc_trk_g2_1
 (22 9)  (878 233)  (878 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (881 233)  (881 233)  routing T_16_14.sp4_r_v_b_34 <X> T_16_14.lc_trk_g2_2
 (27 9)  (883 233)  (883 233)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 233)  (884 233)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 233)  (885 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 233)  (886 233)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (888 233)  (888 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (889 233)  (889 233)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_4
 (35 9)  (891 233)  (891 233)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_4
 (38 9)  (894 233)  (894 233)  LC_4 Logic Functioning bit
 (40 9)  (896 233)  (896 233)  LC_4 Logic Functioning bit
 (41 9)  (897 233)  (897 233)  LC_4 Logic Functioning bit
 (42 9)  (898 233)  (898 233)  LC_4 Logic Functioning bit
 (8 10)  (864 234)  (864 234)  routing T_16_14.sp4_h_r_7 <X> T_16_14.sp4_h_l_42
 (17 10)  (873 234)  (873 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (28 10)  (884 234)  (884 234)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 234)  (885 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (887 234)  (887 234)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 234)  (888 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 234)  (889 234)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (892 234)  (892 234)  LC_5 Logic Functioning bit
 (38 10)  (894 234)  (894 234)  LC_5 Logic Functioning bit
 (39 10)  (895 234)  (895 234)  LC_5 Logic Functioning bit
 (40 10)  (896 234)  (896 234)  LC_5 Logic Functioning bit
 (41 10)  (897 234)  (897 234)  LC_5 Logic Functioning bit
 (50 10)  (906 234)  (906 234)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (874 235)  (874 235)  routing T_16_14.sp4_r_v_b_37 <X> T_16_14.lc_trk_g2_5
 (22 11)  (878 235)  (878 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (881 235)  (881 235)  routing T_16_14.sp4_r_v_b_38 <X> T_16_14.lc_trk_g2_6
 (28 11)  (884 235)  (884 235)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 235)  (885 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (887 235)  (887 235)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (892 235)  (892 235)  LC_5 Logic Functioning bit
 (38 11)  (894 235)  (894 235)  LC_5 Logic Functioning bit
 (39 11)  (895 235)  (895 235)  LC_5 Logic Functioning bit
 (40 11)  (896 235)  (896 235)  LC_5 Logic Functioning bit
 (41 11)  (897 235)  (897 235)  LC_5 Logic Functioning bit
 (48 11)  (904 235)  (904 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (871 236)  (871 236)  routing T_16_14.tnr_op_1 <X> T_16_14.lc_trk_g3_1
 (17 12)  (873 236)  (873 236)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (877 236)  (877 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (22 12)  (878 236)  (878 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (879 236)  (879 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (24 12)  (880 236)  (880 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (29 12)  (885 236)  (885 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (886 236)  (886 236)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (888 236)  (888 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (891 236)  (891 236)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.input_2_6
 (42 12)  (898 236)  (898 236)  LC_6 Logic Functioning bit
 (45 12)  (901 236)  (901 236)  LC_6 Logic Functioning bit
 (15 13)  (871 237)  (871 237)  routing T_16_14.tnr_op_0 <X> T_16_14.lc_trk_g3_0
 (17 13)  (873 237)  (873 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (877 237)  (877 237)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (27 13)  (883 237)  (883 237)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 237)  (885 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (887 237)  (887 237)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (888 237)  (888 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (891 237)  (891 237)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.input_2_6
 (37 13)  (893 237)  (893 237)  LC_6 Logic Functioning bit
 (39 13)  (895 237)  (895 237)  LC_6 Logic Functioning bit
 (42 13)  (898 237)  (898 237)  LC_6 Logic Functioning bit
 (48 13)  (904 237)  (904 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (861 238)  (861 238)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (6 14)  (862 238)  (862 238)  routing T_16_14.sp4_v_b_6 <X> T_16_14.sp4_v_t_44
 (7 14)  (863 238)  (863 238)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (864 238)  (864 238)  routing T_16_14.sp4_v_t_47 <X> T_16_14.sp4_h_l_47
 (9 14)  (865 238)  (865 238)  routing T_16_14.sp4_v_t_47 <X> T_16_14.sp4_h_l_47
 (11 14)  (867 238)  (867 238)  routing T_16_14.sp4_v_b_8 <X> T_16_14.sp4_v_t_46
 (15 14)  (871 238)  (871 238)  routing T_16_14.sp4_h_l_24 <X> T_16_14.lc_trk_g3_5
 (16 14)  (872 238)  (872 238)  routing T_16_14.sp4_h_l_24 <X> T_16_14.lc_trk_g3_5
 (17 14)  (873 238)  (873 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (874 238)  (874 238)  routing T_16_14.sp4_h_l_24 <X> T_16_14.lc_trk_g3_5
 (26 14)  (882 238)  (882 238)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (884 238)  (884 238)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 238)  (885 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 238)  (886 238)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (888 238)  (888 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 238)  (889 238)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (890 238)  (890 238)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (892 238)  (892 238)  LC_7 Logic Functioning bit
 (37 14)  (893 238)  (893 238)  LC_7 Logic Functioning bit
 (38 14)  (894 238)  (894 238)  LC_7 Logic Functioning bit
 (39 14)  (895 238)  (895 238)  LC_7 Logic Functioning bit
 (4 15)  (860 239)  (860 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (5 15)  (861 239)  (861 239)  routing T_16_14.sp4_v_b_6 <X> T_16_14.sp4_v_t_44
 (6 15)  (862 239)  (862 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (7 15)  (863 239)  (863 239)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (868 239)  (868 239)  routing T_16_14.sp4_v_b_8 <X> T_16_14.sp4_v_t_46
 (17 15)  (873 239)  (873 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (883 239)  (883 239)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 239)  (884 239)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 239)  (885 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (886 239)  (886 239)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (888 239)  (888 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (889 239)  (889 239)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.input_2_7
 (35 15)  (891 239)  (891 239)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.input_2_7
 (37 15)  (893 239)  (893 239)  LC_7 Logic Functioning bit
 (39 15)  (895 239)  (895 239)  LC_7 Logic Functioning bit
 (48 15)  (904 239)  (904 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_14

 (11 0)  (921 224)  (921 224)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_v_b_2
 (13 0)  (923 224)  (923 224)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_v_b_2
 (21 0)  (931 224)  (931 224)  routing T_17_14.bnr_op_3 <X> T_17_14.lc_trk_g0_3
 (22 0)  (932 224)  (932 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (935 224)  (935 224)  routing T_17_14.wire_logic_cluster/lc_2/out <X> T_17_14.lc_trk_g0_2
 (26 0)  (936 224)  (936 224)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (939 224)  (939 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 224)  (940 224)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (942 224)  (942 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 224)  (943 224)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (947 224)  (947 224)  LC_0 Logic Functioning bit
 (39 0)  (949 224)  (949 224)  LC_0 Logic Functioning bit
 (40 0)  (950 224)  (950 224)  LC_0 Logic Functioning bit
 (41 0)  (951 224)  (951 224)  LC_0 Logic Functioning bit
 (42 0)  (952 224)  (952 224)  LC_0 Logic Functioning bit
 (12 1)  (922 225)  (922 225)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_v_b_2
 (14 1)  (924 225)  (924 225)  routing T_17_14.top_op_0 <X> T_17_14.lc_trk_g0_0
 (15 1)  (925 225)  (925 225)  routing T_17_14.top_op_0 <X> T_17_14.lc_trk_g0_0
 (17 1)  (927 225)  (927 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (931 225)  (931 225)  routing T_17_14.bnr_op_3 <X> T_17_14.lc_trk_g0_3
 (22 1)  (932 225)  (932 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (939 225)  (939 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (942 225)  (942 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (949 225)  (949 225)  LC_0 Logic Functioning bit
 (40 1)  (950 225)  (950 225)  LC_0 Logic Functioning bit
 (41 1)  (951 225)  (951 225)  LC_0 Logic Functioning bit
 (43 1)  (953 225)  (953 225)  LC_0 Logic Functioning bit
 (0 2)  (910 226)  (910 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (911 226)  (911 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (912 226)  (912 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (921 226)  (921 226)  routing T_17_14.sp4_v_b_11 <X> T_17_14.sp4_v_t_39
 (14 2)  (924 226)  (924 226)  routing T_17_14.sp4_h_l_1 <X> T_17_14.lc_trk_g0_4
 (16 2)  (926 226)  (926 226)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g0_5
 (17 2)  (927 226)  (927 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (928 226)  (928 226)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g0_5
 (21 2)  (931 226)  (931 226)  routing T_17_14.sp4_v_b_15 <X> T_17_14.lc_trk_g0_7
 (22 2)  (932 226)  (932 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (933 226)  (933 226)  routing T_17_14.sp4_v_b_15 <X> T_17_14.lc_trk_g0_7
 (25 2)  (935 226)  (935 226)  routing T_17_14.sp4_v_b_6 <X> T_17_14.lc_trk_g0_6
 (27 2)  (937 226)  (937 226)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 226)  (939 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (940 226)  (940 226)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (942 226)  (942 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (948 226)  (948 226)  LC_1 Logic Functioning bit
 (39 2)  (949 226)  (949 226)  LC_1 Logic Functioning bit
 (40 2)  (950 226)  (950 226)  LC_1 Logic Functioning bit
 (41 2)  (951 226)  (951 226)  LC_1 Logic Functioning bit
 (42 2)  (952 226)  (952 226)  LC_1 Logic Functioning bit
 (43 2)  (953 226)  (953 226)  LC_1 Logic Functioning bit
 (50 2)  (960 226)  (960 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (910 227)  (910 227)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (12 3)  (922 227)  (922 227)  routing T_17_14.sp4_v_b_11 <X> T_17_14.sp4_v_t_39
 (15 3)  (925 227)  (925 227)  routing T_17_14.sp4_h_l_1 <X> T_17_14.lc_trk_g0_4
 (16 3)  (926 227)  (926 227)  routing T_17_14.sp4_h_l_1 <X> T_17_14.lc_trk_g0_4
 (17 3)  (927 227)  (927 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (928 227)  (928 227)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g0_5
 (21 3)  (931 227)  (931 227)  routing T_17_14.sp4_v_b_15 <X> T_17_14.lc_trk_g0_7
 (22 3)  (932 227)  (932 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (933 227)  (933 227)  routing T_17_14.sp4_v_b_6 <X> T_17_14.lc_trk_g0_6
 (31 3)  (941 227)  (941 227)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (38 3)  (948 227)  (948 227)  LC_1 Logic Functioning bit
 (39 3)  (949 227)  (949 227)  LC_1 Logic Functioning bit
 (40 3)  (950 227)  (950 227)  LC_1 Logic Functioning bit
 (41 3)  (951 227)  (951 227)  LC_1 Logic Functioning bit
 (42 3)  (952 227)  (952 227)  LC_1 Logic Functioning bit
 (43 3)  (953 227)  (953 227)  LC_1 Logic Functioning bit
 (53 3)  (963 227)  (963 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (910 228)  (910 228)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (911 228)  (911 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (913 228)  (913 228)  routing T_17_14.sp12_v_b_0 <X> T_17_14.sp12_h_r_0
 (6 4)  (916 228)  (916 228)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_v_b_3
 (27 4)  (937 228)  (937 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (938 228)  (938 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 228)  (939 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (940 228)  (940 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (942 228)  (942 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 228)  (943 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (944 228)  (944 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (945 228)  (945 228)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_2
 (37 4)  (947 228)  (947 228)  LC_2 Logic Functioning bit
 (39 4)  (949 228)  (949 228)  LC_2 Logic Functioning bit
 (40 4)  (950 228)  (950 228)  LC_2 Logic Functioning bit
 (41 4)  (951 228)  (951 228)  LC_2 Logic Functioning bit
 (42 4)  (952 228)  (952 228)  LC_2 Logic Functioning bit
 (1 5)  (911 229)  (911 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (3 5)  (913 229)  (913 229)  routing T_17_14.sp12_v_b_0 <X> T_17_14.sp12_h_r_0
 (5 5)  (915 229)  (915 229)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_v_b_3
 (9 5)  (919 229)  (919 229)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_v_b_4
 (10 5)  (920 229)  (920 229)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_v_b_4
 (26 5)  (936 229)  (936 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (937 229)  (937 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (938 229)  (938 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 229)  (939 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 229)  (941 229)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 229)  (942 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (943 229)  (943 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_2
 (34 5)  (944 229)  (944 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_2
 (35 5)  (945 229)  (945 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_2
 (39 5)  (949 229)  (949 229)  LC_2 Logic Functioning bit
 (40 5)  (950 229)  (950 229)  LC_2 Logic Functioning bit
 (41 5)  (951 229)  (951 229)  LC_2 Logic Functioning bit
 (43 5)  (953 229)  (953 229)  LC_2 Logic Functioning bit
 (3 6)  (913 230)  (913 230)  routing T_17_14.sp12_v_b_0 <X> T_17_14.sp12_v_t_23
 (4 6)  (914 230)  (914 230)  routing T_17_14.sp4_v_b_7 <X> T_17_14.sp4_v_t_38
 (6 6)  (916 230)  (916 230)  routing T_17_14.sp4_v_b_7 <X> T_17_14.sp4_v_t_38
 (15 6)  (925 230)  (925 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (16 6)  (926 230)  (926 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (17 6)  (927 230)  (927 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (928 230)  (928 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (26 6)  (936 230)  (936 230)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (939 230)  (939 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (940 230)  (940 230)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (942 230)  (942 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 230)  (943 230)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (944 230)  (944 230)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (946 230)  (946 230)  LC_3 Logic Functioning bit
 (38 6)  (948 230)  (948 230)  LC_3 Logic Functioning bit
 (10 7)  (920 231)  (920 231)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_v_t_41
 (18 7)  (928 231)  (928 231)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (26 7)  (936 231)  (936 231)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 231)  (939 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (941 231)  (941 231)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (946 231)  (946 231)  LC_3 Logic Functioning bit
 (37 7)  (947 231)  (947 231)  LC_3 Logic Functioning bit
 (38 7)  (948 231)  (948 231)  LC_3 Logic Functioning bit
 (39 7)  (949 231)  (949 231)  LC_3 Logic Functioning bit
 (41 7)  (951 231)  (951 231)  LC_3 Logic Functioning bit
 (43 7)  (953 231)  (953 231)  LC_3 Logic Functioning bit
 (5 8)  (915 232)  (915 232)  routing T_17_14.sp4_v_b_0 <X> T_17_14.sp4_h_r_6
 (12 8)  (922 232)  (922 232)  routing T_17_14.sp4_v_b_8 <X> T_17_14.sp4_h_r_8
 (14 8)  (924 232)  (924 232)  routing T_17_14.sp12_v_b_0 <X> T_17_14.lc_trk_g2_0
 (16 8)  (926 232)  (926 232)  routing T_17_14.sp4_v_b_33 <X> T_17_14.lc_trk_g2_1
 (17 8)  (927 232)  (927 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (928 232)  (928 232)  routing T_17_14.sp4_v_b_33 <X> T_17_14.lc_trk_g2_1
 (25 8)  (935 232)  (935 232)  routing T_17_14.sp4_v_b_26 <X> T_17_14.lc_trk_g2_2
 (26 8)  (936 232)  (936 232)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (941 232)  (941 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 232)  (942 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 232)  (943 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (944 232)  (944 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (946 232)  (946 232)  LC_4 Logic Functioning bit
 (37 8)  (947 232)  (947 232)  LC_4 Logic Functioning bit
 (39 8)  (949 232)  (949 232)  LC_4 Logic Functioning bit
 (43 8)  (953 232)  (953 232)  LC_4 Logic Functioning bit
 (50 8)  (960 232)  (960 232)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (914 233)  (914 233)  routing T_17_14.sp4_v_b_0 <X> T_17_14.sp4_h_r_6
 (6 9)  (916 233)  (916 233)  routing T_17_14.sp4_v_b_0 <X> T_17_14.sp4_h_r_6
 (11 9)  (921 233)  (921 233)  routing T_17_14.sp4_v_b_8 <X> T_17_14.sp4_h_r_8
 (14 9)  (924 233)  (924 233)  routing T_17_14.sp12_v_b_0 <X> T_17_14.lc_trk_g2_0
 (15 9)  (925 233)  (925 233)  routing T_17_14.sp12_v_b_0 <X> T_17_14.lc_trk_g2_0
 (17 9)  (927 233)  (927 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (928 233)  (928 233)  routing T_17_14.sp4_v_b_33 <X> T_17_14.lc_trk_g2_1
 (22 9)  (932 233)  (932 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (933 233)  (933 233)  routing T_17_14.sp4_v_b_26 <X> T_17_14.lc_trk_g2_2
 (27 9)  (937 233)  (937 233)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 233)  (938 233)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 233)  (939 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (946 233)  (946 233)  LC_4 Logic Functioning bit
 (37 9)  (947 233)  (947 233)  LC_4 Logic Functioning bit
 (38 9)  (948 233)  (948 233)  LC_4 Logic Functioning bit
 (42 9)  (952 233)  (952 233)  LC_4 Logic Functioning bit
 (5 10)  (915 234)  (915 234)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_h_l_43
 (6 10)  (916 234)  (916 234)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_v_t_43
 (17 10)  (927 234)  (927 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (928 234)  (928 234)  routing T_17_14.wire_logic_cluster/lc_5/out <X> T_17_14.lc_trk_g2_5
 (28 10)  (938 234)  (938 234)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 234)  (939 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (941 234)  (941 234)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 234)  (942 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (946 234)  (946 234)  LC_5 Logic Functioning bit
 (37 10)  (947 234)  (947 234)  LC_5 Logic Functioning bit
 (39 10)  (949 234)  (949 234)  LC_5 Logic Functioning bit
 (43 10)  (953 234)  (953 234)  LC_5 Logic Functioning bit
 (45 10)  (955 234)  (955 234)  LC_5 Logic Functioning bit
 (50 10)  (960 234)  (960 234)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (914 235)  (914 235)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_h_l_43
 (6 11)  (916 235)  (916 235)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_h_l_43
 (12 11)  (922 235)  (922 235)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_v_t_45
 (14 11)  (924 235)  (924 235)  routing T_17_14.sp4_r_v_b_36 <X> T_17_14.lc_trk_g2_4
 (17 11)  (927 235)  (927 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (932 235)  (932 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (935 235)  (935 235)  routing T_17_14.sp4_r_v_b_38 <X> T_17_14.lc_trk_g2_6
 (31 11)  (941 235)  (941 235)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (946 235)  (946 235)  LC_5 Logic Functioning bit
 (37 11)  (947 235)  (947 235)  LC_5 Logic Functioning bit
 (39 11)  (949 235)  (949 235)  LC_5 Logic Functioning bit
 (43 11)  (953 235)  (953 235)  LC_5 Logic Functioning bit
 (22 12)  (932 236)  (932 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (933 236)  (933 236)  routing T_17_14.sp12_v_b_11 <X> T_17_14.lc_trk_g3_3
 (25 12)  (935 236)  (935 236)  routing T_17_14.sp4_v_t_23 <X> T_17_14.lc_trk_g3_2
 (26 12)  (936 236)  (936 236)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (939 236)  (939 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (941 236)  (941 236)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 236)  (942 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 236)  (943 236)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (945 236)  (945 236)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_6
 (37 12)  (947 236)  (947 236)  LC_6 Logic Functioning bit
 (38 12)  (948 236)  (948 236)  LC_6 Logic Functioning bit
 (39 12)  (949 236)  (949 236)  LC_6 Logic Functioning bit
 (41 12)  (951 236)  (951 236)  LC_6 Logic Functioning bit
 (42 12)  (952 236)  (952 236)  LC_6 Logic Functioning bit
 (43 12)  (953 236)  (953 236)  LC_6 Logic Functioning bit
 (22 13)  (932 237)  (932 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (933 237)  (933 237)  routing T_17_14.sp4_v_t_23 <X> T_17_14.lc_trk_g3_2
 (25 13)  (935 237)  (935 237)  routing T_17_14.sp4_v_t_23 <X> T_17_14.lc_trk_g3_2
 (28 13)  (938 237)  (938 237)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 237)  (939 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (940 237)  (940 237)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (942 237)  (942 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (943 237)  (943 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_6
 (35 13)  (945 237)  (945 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_6
 (36 13)  (946 237)  (946 237)  LC_6 Logic Functioning bit
 (37 13)  (947 237)  (947 237)  LC_6 Logic Functioning bit
 (38 13)  (948 237)  (948 237)  LC_6 Logic Functioning bit
 (40 13)  (950 237)  (950 237)  LC_6 Logic Functioning bit
 (41 13)  (951 237)  (951 237)  LC_6 Logic Functioning bit
 (42 13)  (952 237)  (952 237)  LC_6 Logic Functioning bit
 (53 13)  (963 237)  (963 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (910 238)  (910 238)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 238)  (911 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (914 238)  (914 238)  routing T_17_14.sp4_v_b_9 <X> T_17_14.sp4_v_t_44
 (7 14)  (917 238)  (917 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (924 238)  (924 238)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g3_4
 (16 14)  (926 238)  (926 238)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (17 14)  (927 238)  (927 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (928 238)  (928 238)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (21 14)  (931 238)  (931 238)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g3_7
 (22 14)  (932 238)  (932 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (933 238)  (933 238)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g3_7
 (0 15)  (910 239)  (910 239)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (917 239)  (917 239)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (924 239)  (924 239)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g3_4
 (15 15)  (925 239)  (925 239)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g3_4
 (16 15)  (926 239)  (926 239)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g3_4
 (17 15)  (927 239)  (927 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (928 239)  (928 239)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (21 15)  (931 239)  (931 239)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g3_7


LogicTile_18_14

 (21 0)  (985 224)  (985 224)  routing T_18_14.sp12_h_r_3 <X> T_18_14.lc_trk_g0_3
 (22 0)  (986 224)  (986 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (988 224)  (988 224)  routing T_18_14.sp12_h_r_3 <X> T_18_14.lc_trk_g0_3
 (25 0)  (989 224)  (989 224)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g0_2
 (27 0)  (991 224)  (991 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (992 224)  (992 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 224)  (993 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 224)  (994 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (995 224)  (995 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (996 224)  (996 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (997 224)  (997 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (1001 224)  (1001 224)  LC_0 Logic Functioning bit
 (38 0)  (1002 224)  (1002 224)  LC_0 Logic Functioning bit
 (39 0)  (1003 224)  (1003 224)  LC_0 Logic Functioning bit
 (41 0)  (1005 224)  (1005 224)  LC_0 Logic Functioning bit
 (42 0)  (1006 224)  (1006 224)  LC_0 Logic Functioning bit
 (43 0)  (1007 224)  (1007 224)  LC_0 Logic Functioning bit
 (52 0)  (1016 224)  (1016 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (985 225)  (985 225)  routing T_18_14.sp12_h_r_3 <X> T_18_14.lc_trk_g0_3
 (22 1)  (986 225)  (986 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (991 225)  (991 225)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (992 225)  (992 225)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 225)  (993 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (995 225)  (995 225)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (996 225)  (996 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (999 225)  (999 225)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.input_2_0
 (36 1)  (1000 225)  (1000 225)  LC_0 Logic Functioning bit
 (37 1)  (1001 225)  (1001 225)  LC_0 Logic Functioning bit
 (38 1)  (1002 225)  (1002 225)  LC_0 Logic Functioning bit
 (40 1)  (1004 225)  (1004 225)  LC_0 Logic Functioning bit
 (41 1)  (1005 225)  (1005 225)  LC_0 Logic Functioning bit
 (42 1)  (1006 225)  (1006 225)  LC_0 Logic Functioning bit
 (0 2)  (964 226)  (964 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (965 226)  (965 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (966 226)  (966 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (968 226)  (968 226)  routing T_18_14.sp4_v_b_0 <X> T_18_14.sp4_v_t_37
 (13 2)  (977 226)  (977 226)  routing T_18_14.sp4_v_b_2 <X> T_18_14.sp4_v_t_39
 (29 2)  (993 226)  (993 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (994 226)  (994 226)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (995 226)  (995 226)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (996 226)  (996 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (997 226)  (997 226)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (998 226)  (998 226)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 226)  (1000 226)  LC_1 Logic Functioning bit
 (37 2)  (1001 226)  (1001 226)  LC_1 Logic Functioning bit
 (38 2)  (1002 226)  (1002 226)  LC_1 Logic Functioning bit
 (39 2)  (1003 226)  (1003 226)  LC_1 Logic Functioning bit
 (41 2)  (1005 226)  (1005 226)  LC_1 Logic Functioning bit
 (43 2)  (1007 226)  (1007 226)  LC_1 Logic Functioning bit
 (45 2)  (1009 226)  (1009 226)  LC_1 Logic Functioning bit
 (0 3)  (964 227)  (964 227)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (14 3)  (978 227)  (978 227)  routing T_18_14.top_op_4 <X> T_18_14.lc_trk_g0_4
 (15 3)  (979 227)  (979 227)  routing T_18_14.top_op_4 <X> T_18_14.lc_trk_g0_4
 (17 3)  (981 227)  (981 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (986 227)  (986 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (987 227)  (987 227)  routing T_18_14.sp12_h_r_14 <X> T_18_14.lc_trk_g0_6
 (26 3)  (990 227)  (990 227)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 227)  (993 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (994 227)  (994 227)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (995 227)  (995 227)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (1000 227)  (1000 227)  LC_1 Logic Functioning bit
 (38 3)  (1002 227)  (1002 227)  LC_1 Logic Functioning bit
 (1 4)  (965 228)  (965 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (985 228)  (985 228)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g1_3
 (22 4)  (986 228)  (986 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (987 228)  (987 228)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g1_3
 (24 4)  (988 228)  (988 228)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g1_3
 (26 4)  (990 228)  (990 228)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (993 228)  (993 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 228)  (996 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 228)  (997 228)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 228)  (1000 228)  LC_2 Logic Functioning bit
 (37 4)  (1001 228)  (1001 228)  LC_2 Logic Functioning bit
 (38 4)  (1002 228)  (1002 228)  LC_2 Logic Functioning bit
 (39 4)  (1003 228)  (1003 228)  LC_2 Logic Functioning bit
 (41 4)  (1005 228)  (1005 228)  LC_2 Logic Functioning bit
 (43 4)  (1007 228)  (1007 228)  LC_2 Logic Functioning bit
 (45 4)  (1009 228)  (1009 228)  LC_2 Logic Functioning bit
 (0 5)  (964 229)  (964 229)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 5)  (965 229)  (965 229)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (21 5)  (985 229)  (985 229)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g1_3
 (29 5)  (993 229)  (993 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (994 229)  (994 229)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (995 229)  (995 229)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (1001 229)  (1001 229)  LC_2 Logic Functioning bit
 (39 5)  (1003 229)  (1003 229)  LC_2 Logic Functioning bit
 (6 6)  (970 230)  (970 230)  routing T_18_14.sp4_h_l_47 <X> T_18_14.sp4_v_t_38
 (15 6)  (979 230)  (979 230)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g1_5
 (16 6)  (980 230)  (980 230)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g1_5
 (17 6)  (981 230)  (981 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (982 230)  (982 230)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g1_5
 (27 6)  (991 230)  (991 230)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 230)  (993 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (994 230)  (994 230)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (995 230)  (995 230)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (996 230)  (996 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 230)  (997 230)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 230)  (1000 230)  LC_3 Logic Functioning bit
 (38 6)  (1002 230)  (1002 230)  LC_3 Logic Functioning bit
 (45 6)  (1009 230)  (1009 230)  LC_3 Logic Functioning bit
 (18 7)  (982 231)  (982 231)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g1_5
 (26 7)  (990 231)  (990 231)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 231)  (993 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (1000 231)  (1000 231)  LC_3 Logic Functioning bit
 (37 7)  (1001 231)  (1001 231)  LC_3 Logic Functioning bit
 (38 7)  (1002 231)  (1002 231)  LC_3 Logic Functioning bit
 (39 7)  (1003 231)  (1003 231)  LC_3 Logic Functioning bit
 (41 7)  (1005 231)  (1005 231)  LC_3 Logic Functioning bit
 (43 7)  (1007 231)  (1007 231)  LC_3 Logic Functioning bit
 (46 7)  (1010 231)  (1010 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 8)  (986 232)  (986 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (987 232)  (987 232)  routing T_18_14.sp4_v_t_30 <X> T_18_14.lc_trk_g2_3
 (24 8)  (988 232)  (988 232)  routing T_18_14.sp4_v_t_30 <X> T_18_14.lc_trk_g2_3
 (4 10)  (968 234)  (968 234)  routing T_18_14.sp4_h_r_6 <X> T_18_14.sp4_v_t_43
 (14 10)  (978 234)  (978 234)  routing T_18_14.bnl_op_4 <X> T_18_14.lc_trk_g2_4
 (16 10)  (980 234)  (980 234)  routing T_18_14.sp4_v_b_37 <X> T_18_14.lc_trk_g2_5
 (17 10)  (981 234)  (981 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (982 234)  (982 234)  routing T_18_14.sp4_v_b_37 <X> T_18_14.lc_trk_g2_5
 (22 10)  (986 234)  (986 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (987 234)  (987 234)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (26 10)  (990 234)  (990 234)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (995 234)  (995 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 234)  (996 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 234)  (997 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (998 234)  (998 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 234)  (1000 234)  LC_5 Logic Functioning bit
 (38 10)  (1002 234)  (1002 234)  LC_5 Logic Functioning bit
 (39 10)  (1003 234)  (1003 234)  LC_5 Logic Functioning bit
 (43 10)  (1007 234)  (1007 234)  LC_5 Logic Functioning bit
 (45 10)  (1009 234)  (1009 234)  LC_5 Logic Functioning bit
 (52 10)  (1016 234)  (1016 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (969 235)  (969 235)  routing T_18_14.sp4_h_r_6 <X> T_18_14.sp4_v_t_43
 (12 11)  (976 235)  (976 235)  routing T_18_14.sp4_h_l_45 <X> T_18_14.sp4_v_t_45
 (14 11)  (978 235)  (978 235)  routing T_18_14.bnl_op_4 <X> T_18_14.lc_trk_g2_4
 (17 11)  (981 235)  (981 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (982 235)  (982 235)  routing T_18_14.sp4_v_b_37 <X> T_18_14.lc_trk_g2_5
 (21 11)  (985 235)  (985 235)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (28 11)  (992 235)  (992 235)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 235)  (993 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (996 235)  (996 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (999 235)  (999 235)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.input_2_5
 (37 11)  (1001 235)  (1001 235)  LC_5 Logic Functioning bit
 (38 11)  (1002 235)  (1002 235)  LC_5 Logic Functioning bit
 (39 11)  (1003 235)  (1003 235)  LC_5 Logic Functioning bit
 (42 11)  (1006 235)  (1006 235)  LC_5 Logic Functioning bit
 (17 12)  (981 236)  (981 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (982 236)  (982 236)  routing T_18_14.wire_logic_cluster/lc_1/out <X> T_18_14.lc_trk_g3_1
 (0 14)  (964 238)  (964 238)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 238)  (965 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (970 238)  (970 238)  routing T_18_14.sp4_h_l_41 <X> T_18_14.sp4_v_t_44
 (7 14)  (971 238)  (971 238)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (979 238)  (979 238)  routing T_18_14.sp4_h_l_24 <X> T_18_14.lc_trk_g3_5
 (16 14)  (980 238)  (980 238)  routing T_18_14.sp4_h_l_24 <X> T_18_14.lc_trk_g3_5
 (17 14)  (981 238)  (981 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (982 238)  (982 238)  routing T_18_14.sp4_h_l_24 <X> T_18_14.lc_trk_g3_5
 (21 14)  (985 238)  (985 238)  routing T_18_14.sp4_v_t_26 <X> T_18_14.lc_trk_g3_7
 (22 14)  (986 238)  (986 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (987 238)  (987 238)  routing T_18_14.sp4_v_t_26 <X> T_18_14.lc_trk_g3_7
 (0 15)  (964 239)  (964 239)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (7 15)  (971 239)  (971 239)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (972 239)  (972 239)  routing T_18_14.sp4_v_b_7 <X> T_18_14.sp4_v_t_47
 (10 15)  (974 239)  (974 239)  routing T_18_14.sp4_v_b_7 <X> T_18_14.sp4_v_t_47
 (12 15)  (976 239)  (976 239)  routing T_18_14.sp4_h_l_46 <X> T_18_14.sp4_v_t_46
 (15 15)  (979 239)  (979 239)  routing T_18_14.sp4_v_t_33 <X> T_18_14.lc_trk_g3_4
 (16 15)  (980 239)  (980 239)  routing T_18_14.sp4_v_t_33 <X> T_18_14.lc_trk_g3_4
 (17 15)  (981 239)  (981 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (985 239)  (985 239)  routing T_18_14.sp4_v_t_26 <X> T_18_14.lc_trk_g3_7


RAM_Tile_19_14

 (8 13)  (1026 237)  (1026 237)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_v_b_10
 (10 13)  (1028 237)  (1028 237)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_v_b_10


LogicTile_20_14



LogicTile_21_14



LogicTile_22_14



LogicTile_23_14



LogicTile_24_14



IpCon_Tile_25_14



DSP_Tile_0_13

 (36 0)  (36 208)  (36 208)  LC_0 Logic Functioning bit
 (37 0)  (37 208)  (37 208)  LC_0 Logic Functioning bit
 (42 0)  (42 208)  (42 208)  LC_0 Logic Functioning bit
 (43 0)  (43 208)  (43 208)  LC_0 Logic Functioning bit
 (50 0)  (50 208)  (50 208)  Cascade buffer Enable bit: MULT3_LC00_inmux02_5

 (7 1)  (7 209)  (7 209)  MAC16 functional bit: MULT3_bram_cbit_0

 (36 1)  (36 209)  (36 209)  LC_0 Logic Functioning bit
 (37 1)  (37 209)  (37 209)  LC_0 Logic Functioning bit
 (42 1)  (42 209)  (42 209)  LC_0 Logic Functioning bit
 (43 1)  (43 209)  (43 209)  LC_0 Logic Functioning bit
 (52 1)  (52 209)  (52 209)  Enable bit of Mux _out_links/OutMux9_0 => wire_mult/mult/O_24 sp4_r_v_b_1
 (36 2)  (36 210)  (36 210)  LC_1 Logic Functioning bit
 (37 2)  (37 210)  (37 210)  LC_1 Logic Functioning bit
 (42 2)  (42 210)  (42 210)  LC_1 Logic Functioning bit
 (43 2)  (43 210)  (43 210)  LC_1 Logic Functioning bit
 (50 2)  (50 210)  (50 210)  Cascade buffer Enable bit: MULT3_LC01_inmux02_5

 (36 3)  (36 211)  (36 211)  LC_1 Logic Functioning bit
 (37 3)  (37 211)  (37 211)  LC_1 Logic Functioning bit
 (42 3)  (42 211)  (42 211)  LC_1 Logic Functioning bit
 (43 3)  (43 211)  (43 211)  LC_1 Logic Functioning bit
 (12 4)  (12 212)  (12 212)  routing T_0_13.sp4_v_b_5 <X> T_0_13.sp4_h_r_5
 (36 4)  (36 212)  (36 212)  LC_2 Logic Functioning bit
 (37 4)  (37 212)  (37 212)  LC_2 Logic Functioning bit
 (42 4)  (42 212)  (42 212)  LC_2 Logic Functioning bit
 (43 4)  (43 212)  (43 212)  LC_2 Logic Functioning bit
 (50 4)  (50 212)  (50 212)  Cascade buffer Enable bit: MULT3_LC02_inmux02_5

 (10 5)  (10 213)  (10 213)  routing T_0_13.sp4_h_r_11 <X> T_0_13.sp4_v_b_4
 (11 5)  (11 213)  (11 213)  routing T_0_13.sp4_v_b_5 <X> T_0_13.sp4_h_r_5
 (36 5)  (36 213)  (36 213)  LC_2 Logic Functioning bit
 (37 5)  (37 213)  (37 213)  LC_2 Logic Functioning bit
 (42 5)  (42 213)  (42 213)  LC_2 Logic Functioning bit
 (43 5)  (43 213)  (43 213)  LC_2 Logic Functioning bit
 (11 6)  (11 214)  (11 214)  routing T_0_13.sp4_h_r_11 <X> T_0_13.sp4_v_t_40
 (13 6)  (13 214)  (13 214)  routing T_0_13.sp4_h_r_11 <X> T_0_13.sp4_v_t_40
 (36 6)  (36 214)  (36 214)  LC_3 Logic Functioning bit
 (37 6)  (37 214)  (37 214)  LC_3 Logic Functioning bit
 (42 6)  (42 214)  (42 214)  LC_3 Logic Functioning bit
 (43 6)  (43 214)  (43 214)  LC_3 Logic Functioning bit
 (50 6)  (50 214)  (50 214)  Cascade buffer Enable bit: MULT3_LC03_inmux02_5

 (12 7)  (12 215)  (12 215)  routing T_0_13.sp4_h_r_11 <X> T_0_13.sp4_v_t_40
 (36 7)  (36 215)  (36 215)  LC_3 Logic Functioning bit
 (37 7)  (37 215)  (37 215)  LC_3 Logic Functioning bit
 (42 7)  (42 215)  (42 215)  LC_3 Logic Functioning bit
 (43 7)  (43 215)  (43 215)  LC_3 Logic Functioning bit
 (36 8)  (36 216)  (36 216)  LC_4 Logic Functioning bit
 (37 8)  (37 216)  (37 216)  LC_4 Logic Functioning bit
 (42 8)  (42 216)  (42 216)  LC_4 Logic Functioning bit
 (43 8)  (43 216)  (43 216)  LC_4 Logic Functioning bit
 (50 8)  (50 216)  (50 216)  Cascade buffer Enable bit: MULT3_LC04_inmux02_5

 (36 9)  (36 217)  (36 217)  LC_4 Logic Functioning bit
 (37 9)  (37 217)  (37 217)  LC_4 Logic Functioning bit
 (42 9)  (42 217)  (42 217)  LC_4 Logic Functioning bit
 (43 9)  (43 217)  (43 217)  LC_4 Logic Functioning bit
 (13 10)  (13 218)  (13 218)  routing T_0_13.sp4_h_r_8 <X> T_0_13.sp4_v_t_45
 (36 10)  (36 218)  (36 218)  LC_5 Logic Functioning bit
 (37 10)  (37 218)  (37 218)  LC_5 Logic Functioning bit
 (42 10)  (42 218)  (42 218)  LC_5 Logic Functioning bit
 (43 10)  (43 218)  (43 218)  LC_5 Logic Functioning bit
 (50 10)  (50 218)  (50 218)  Cascade buffer Enable bit: MULT3_LC05_inmux02_5

 (12 11)  (12 219)  (12 219)  routing T_0_13.sp4_h_r_8 <X> T_0_13.sp4_v_t_45
 (36 11)  (36 219)  (36 219)  LC_5 Logic Functioning bit
 (37 11)  (37 219)  (37 219)  LC_5 Logic Functioning bit
 (42 11)  (42 219)  (42 219)  LC_5 Logic Functioning bit
 (43 11)  (43 219)  (43 219)  LC_5 Logic Functioning bit
 (36 12)  (36 220)  (36 220)  LC_6 Logic Functioning bit
 (37 12)  (37 220)  (37 220)  LC_6 Logic Functioning bit
 (42 12)  (42 220)  (42 220)  LC_6 Logic Functioning bit
 (43 12)  (43 220)  (43 220)  LC_6 Logic Functioning bit
 (50 12)  (50 220)  (50 220)  Cascade buffer Enable bit: MULT3_LC06_inmux02_5

 (12 13)  (12 221)  (12 221)  routing T_0_13.sp4_h_r_11 <X> T_0_13.sp4_v_b_11
 (36 13)  (36 221)  (36 221)  LC_6 Logic Functioning bit
 (37 13)  (37 221)  (37 221)  LC_6 Logic Functioning bit
 (42 13)  (42 221)  (42 221)  LC_6 Logic Functioning bit
 (43 13)  (43 221)  (43 221)  LC_6 Logic Functioning bit
 (36 14)  (36 222)  (36 222)  LC_7 Logic Functioning bit
 (37 14)  (37 222)  (37 222)  LC_7 Logic Functioning bit
 (42 14)  (42 222)  (42 222)  LC_7 Logic Functioning bit
 (43 14)  (43 222)  (43 222)  LC_7 Logic Functioning bit
 (50 14)  (50 222)  (50 222)  Cascade buffer Enable bit: MULT3_LC07_inmux02_5

 (36 15)  (36 223)  (36 223)  LC_7 Logic Functioning bit
 (37 15)  (37 223)  (37 223)  LC_7 Logic Functioning bit
 (42 15)  (42 223)  (42 223)  LC_7 Logic Functioning bit
 (43 15)  (43 223)  (43 223)  LC_7 Logic Functioning bit


LogicTile_1_13

 (0 2)  (54 210)  (54 210)  routing T_1_13.glb_netwk_7 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (1 2)  (55 210)  (55 210)  routing T_1_13.glb_netwk_7 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (2 2)  (56 210)  (56 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 211)  (54 211)  routing T_1_13.glb_netwk_7 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (0 4)  (54 212)  (54 212)  routing T_1_13.glb_netwk_5 <X> T_1_13.wire_logic_cluster/lc_7/cen
 (1 4)  (55 212)  (55 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (31 4)  (85 212)  (85 212)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 212)  (86 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 212)  (87 212)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 212)  (88 212)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 212)  (90 212)  LC_2 Logic Functioning bit
 (37 4)  (91 212)  (91 212)  LC_2 Logic Functioning bit
 (38 4)  (92 212)  (92 212)  LC_2 Logic Functioning bit
 (39 4)  (93 212)  (93 212)  LC_2 Logic Functioning bit
 (45 4)  (99 212)  (99 212)  LC_2 Logic Functioning bit
 (36 5)  (90 213)  (90 213)  LC_2 Logic Functioning bit
 (37 5)  (91 213)  (91 213)  LC_2 Logic Functioning bit
 (38 5)  (92 213)  (92 213)  LC_2 Logic Functioning bit
 (39 5)  (93 213)  (93 213)  LC_2 Logic Functioning bit
 (53 5)  (107 213)  (107 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (57 214)  (57 214)  routing T_1_13.sp12_v_b_0 <X> T_1_13.sp12_v_t_23
 (17 6)  (71 214)  (71 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (5 12)  (59 220)  (59 220)  routing T_1_13.sp4_v_t_44 <X> T_1_13.sp4_h_r_9
 (0 14)  (54 222)  (54 222)  routing T_1_13.glb_netwk_6 <X> T_1_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (55 222)  (55 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (85 222)  (85 222)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 222)  (86 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 222)  (88 222)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 222)  (90 222)  LC_7 Logic Functioning bit
 (37 14)  (91 222)  (91 222)  LC_7 Logic Functioning bit
 (38 14)  (92 222)  (92 222)  LC_7 Logic Functioning bit
 (39 14)  (93 222)  (93 222)  LC_7 Logic Functioning bit
 (45 14)  (99 222)  (99 222)  LC_7 Logic Functioning bit
 (0 15)  (54 223)  (54 223)  routing T_1_13.glb_netwk_6 <X> T_1_13.wire_logic_cluster/lc_7/s_r
 (15 15)  (69 223)  (69 223)  routing T_1_13.sp4_v_t_33 <X> T_1_13.lc_trk_g3_4
 (16 15)  (70 223)  (70 223)  routing T_1_13.sp4_v_t_33 <X> T_1_13.lc_trk_g3_4
 (17 15)  (71 223)  (71 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (36 15)  (90 223)  (90 223)  LC_7 Logic Functioning bit
 (37 15)  (91 223)  (91 223)  LC_7 Logic Functioning bit
 (38 15)  (92 223)  (92 223)  LC_7 Logic Functioning bit
 (39 15)  (93 223)  (93 223)  LC_7 Logic Functioning bit
 (53 15)  (107 223)  (107 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_13

 (5 0)  (113 208)  (113 208)  routing T_2_13.sp4_v_t_37 <X> T_2_13.sp4_h_r_0
 (0 2)  (108 210)  (108 210)  routing T_2_13.glb_netwk_7 <X> T_2_13.wire_logic_cluster/lc_7/clk
 (1 2)  (109 210)  (109 210)  routing T_2_13.glb_netwk_7 <X> T_2_13.wire_logic_cluster/lc_7/clk
 (2 2)  (110 210)  (110 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (119 210)  (119 210)  routing T_2_13.sp4_v_b_6 <X> T_2_13.sp4_v_t_39
 (13 2)  (121 210)  (121 210)  routing T_2_13.sp4_v_b_6 <X> T_2_13.sp4_v_t_39
 (0 3)  (108 211)  (108 211)  routing T_2_13.glb_netwk_7 <X> T_2_13.wire_logic_cluster/lc_7/clk
 (1 4)  (109 212)  (109 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (120 212)  (120 212)  routing T_2_13.sp4_v_t_40 <X> T_2_13.sp4_h_r_5
 (0 5)  (108 213)  (108 213)  routing T_2_13.glb_netwk_3 <X> T_2_13.wire_logic_cluster/lc_7/cen
 (3 6)  (111 214)  (111 214)  routing T_2_13.sp12_h_r_0 <X> T_2_13.sp12_v_t_23
 (3 7)  (111 215)  (111 215)  routing T_2_13.sp12_h_r_0 <X> T_2_13.sp12_v_t_23
 (9 7)  (117 215)  (117 215)  routing T_2_13.sp4_v_b_4 <X> T_2_13.sp4_v_t_41
 (12 8)  (120 216)  (120 216)  routing T_2_13.sp4_v_b_2 <X> T_2_13.sp4_h_r_8
 (11 9)  (119 217)  (119 217)  routing T_2_13.sp4_v_b_2 <X> T_2_13.sp4_h_r_8
 (13 9)  (121 217)  (121 217)  routing T_2_13.sp4_v_b_2 <X> T_2_13.sp4_h_r_8
 (6 10)  (114 218)  (114 218)  routing T_2_13.sp4_v_b_3 <X> T_2_13.sp4_v_t_43
 (15 10)  (123 218)  (123 218)  routing T_2_13.sp4_h_l_16 <X> T_2_13.lc_trk_g2_5
 (16 10)  (124 218)  (124 218)  routing T_2_13.sp4_h_l_16 <X> T_2_13.lc_trk_g2_5
 (17 10)  (125 218)  (125 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (5 11)  (113 219)  (113 219)  routing T_2_13.sp4_v_b_3 <X> T_2_13.sp4_v_t_43
 (18 11)  (126 219)  (126 219)  routing T_2_13.sp4_h_l_16 <X> T_2_13.lc_trk_g2_5
 (8 12)  (116 220)  (116 220)  routing T_2_13.sp4_v_b_4 <X> T_2_13.sp4_h_r_10
 (9 12)  (117 220)  (117 220)  routing T_2_13.sp4_v_b_4 <X> T_2_13.sp4_h_r_10
 (10 12)  (118 220)  (118 220)  routing T_2_13.sp4_v_b_4 <X> T_2_13.sp4_h_r_10
 (31 12)  (139 220)  (139 220)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 220)  (140 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 220)  (141 220)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 220)  (144 220)  LC_6 Logic Functioning bit
 (37 12)  (145 220)  (145 220)  LC_6 Logic Functioning bit
 (38 12)  (146 220)  (146 220)  LC_6 Logic Functioning bit
 (39 12)  (147 220)  (147 220)  LC_6 Logic Functioning bit
 (45 12)  (153 220)  (153 220)  LC_6 Logic Functioning bit
 (36 13)  (144 221)  (144 221)  LC_6 Logic Functioning bit
 (37 13)  (145 221)  (145 221)  LC_6 Logic Functioning bit
 (38 13)  (146 221)  (146 221)  LC_6 Logic Functioning bit
 (39 13)  (147 221)  (147 221)  LC_6 Logic Functioning bit
 (46 13)  (154 221)  (154 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (109 222)  (109 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (108 223)  (108 223)  routing T_2_13.glb_netwk_2 <X> T_2_13.wire_logic_cluster/lc_7/s_r


LogicTile_3_13

 (8 0)  (170 208)  (170 208)  routing T_3_13.sp4_v_b_7 <X> T_3_13.sp4_h_r_1
 (9 0)  (171 208)  (171 208)  routing T_3_13.sp4_v_b_7 <X> T_3_13.sp4_h_r_1
 (10 0)  (172 208)  (172 208)  routing T_3_13.sp4_v_b_7 <X> T_3_13.sp4_h_r_1
 (21 0)  (183 208)  (183 208)  routing T_3_13.wire_logic_cluster/lc_3/out <X> T_3_13.lc_trk_g0_3
 (22 0)  (184 208)  (184 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (189 208)  (189 208)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 208)  (191 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 208)  (192 208)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (193 208)  (193 208)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 208)  (194 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 208)  (195 208)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 208)  (196 208)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (197 208)  (197 208)  routing T_3_13.lc_trk_g1_5 <X> T_3_13.input_2_0
 (36 0)  (198 208)  (198 208)  LC_0 Logic Functioning bit
 (27 1)  (189 209)  (189 209)  routing T_3_13.lc_trk_g1_1 <X> T_3_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 209)  (191 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 209)  (192 209)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (193 209)  (193 209)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 209)  (194 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (196 209)  (196 209)  routing T_3_13.lc_trk_g1_5 <X> T_3_13.input_2_0
 (0 2)  (162 210)  (162 210)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (1 2)  (163 210)  (163 210)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (2 2)  (164 210)  (164 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (166 210)  (166 210)  routing T_3_13.sp4_h_r_6 <X> T_3_13.sp4_v_t_37
 (6 2)  (168 210)  (168 210)  routing T_3_13.sp4_h_r_6 <X> T_3_13.sp4_v_t_37
 (15 2)  (177 210)  (177 210)  routing T_3_13.top_op_5 <X> T_3_13.lc_trk_g0_5
 (17 2)  (179 210)  (179 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (184 210)  (184 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (186 210)  (186 210)  routing T_3_13.top_op_7 <X> T_3_13.lc_trk_g0_7
 (31 2)  (193 210)  (193 210)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 210)  (194 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (198 210)  (198 210)  LC_1 Logic Functioning bit
 (37 2)  (199 210)  (199 210)  LC_1 Logic Functioning bit
 (38 2)  (200 210)  (200 210)  LC_1 Logic Functioning bit
 (39 2)  (201 210)  (201 210)  LC_1 Logic Functioning bit
 (45 2)  (207 210)  (207 210)  LC_1 Logic Functioning bit
 (0 3)  (162 211)  (162 211)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (5 3)  (167 211)  (167 211)  routing T_3_13.sp4_h_r_6 <X> T_3_13.sp4_v_t_37
 (14 3)  (176 211)  (176 211)  routing T_3_13.top_op_4 <X> T_3_13.lc_trk_g0_4
 (15 3)  (177 211)  (177 211)  routing T_3_13.top_op_4 <X> T_3_13.lc_trk_g0_4
 (17 3)  (179 211)  (179 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (180 211)  (180 211)  routing T_3_13.top_op_5 <X> T_3_13.lc_trk_g0_5
 (21 3)  (183 211)  (183 211)  routing T_3_13.top_op_7 <X> T_3_13.lc_trk_g0_7
 (22 3)  (184 211)  (184 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (186 211)  (186 211)  routing T_3_13.top_op_6 <X> T_3_13.lc_trk_g0_6
 (25 3)  (187 211)  (187 211)  routing T_3_13.top_op_6 <X> T_3_13.lc_trk_g0_6
 (31 3)  (193 211)  (193 211)  routing T_3_13.lc_trk_g0_6 <X> T_3_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 211)  (198 211)  LC_1 Logic Functioning bit
 (37 3)  (199 211)  (199 211)  LC_1 Logic Functioning bit
 (38 3)  (200 211)  (200 211)  LC_1 Logic Functioning bit
 (39 3)  (201 211)  (201 211)  LC_1 Logic Functioning bit
 (0 4)  (162 212)  (162 212)  routing T_3_13.glb_netwk_5 <X> T_3_13.wire_logic_cluster/lc_7/cen
 (1 4)  (163 212)  (163 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (17 4)  (179 212)  (179 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (180 212)  (180 212)  routing T_3_13.wire_logic_cluster/lc_1/out <X> T_3_13.lc_trk_g1_1
 (27 4)  (189 212)  (189 212)  routing T_3_13.lc_trk_g1_4 <X> T_3_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 212)  (191 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 212)  (192 212)  routing T_3_13.lc_trk_g1_4 <X> T_3_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 212)  (194 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (197 212)  (197 212)  routing T_3_13.lc_trk_g1_5 <X> T_3_13.input_2_2
 (40 4)  (202 212)  (202 212)  LC_2 Logic Functioning bit
 (46 4)  (208 212)  (208 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (189 213)  (189 213)  routing T_3_13.lc_trk_g1_1 <X> T_3_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 213)  (191 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (193 213)  (193 213)  routing T_3_13.lc_trk_g0_3 <X> T_3_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 213)  (194 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (196 213)  (196 213)  routing T_3_13.lc_trk_g1_5 <X> T_3_13.input_2_2
 (14 6)  (176 214)  (176 214)  routing T_3_13.wire_logic_cluster/lc_4/out <X> T_3_13.lc_trk_g1_4
 (17 6)  (179 214)  (179 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (180 214)  (180 214)  routing T_3_13.wire_logic_cluster/lc_5/out <X> T_3_13.lc_trk_g1_5
 (31 6)  (193 214)  (193 214)  routing T_3_13.lc_trk_g0_4 <X> T_3_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 214)  (194 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (198 214)  (198 214)  LC_3 Logic Functioning bit
 (37 6)  (199 214)  (199 214)  LC_3 Logic Functioning bit
 (38 6)  (200 214)  (200 214)  LC_3 Logic Functioning bit
 (39 6)  (201 214)  (201 214)  LC_3 Logic Functioning bit
 (45 6)  (207 214)  (207 214)  LC_3 Logic Functioning bit
 (53 6)  (215 214)  (215 214)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (179 215)  (179 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (184 215)  (184 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (185 215)  (185 215)  routing T_3_13.sp4_h_r_6 <X> T_3_13.lc_trk_g1_6
 (24 7)  (186 215)  (186 215)  routing T_3_13.sp4_h_r_6 <X> T_3_13.lc_trk_g1_6
 (25 7)  (187 215)  (187 215)  routing T_3_13.sp4_h_r_6 <X> T_3_13.lc_trk_g1_6
 (36 7)  (198 215)  (198 215)  LC_3 Logic Functioning bit
 (37 7)  (199 215)  (199 215)  LC_3 Logic Functioning bit
 (38 7)  (200 215)  (200 215)  LC_3 Logic Functioning bit
 (39 7)  (201 215)  (201 215)  LC_3 Logic Functioning bit
 (31 8)  (193 216)  (193 216)  routing T_3_13.lc_trk_g0_5 <X> T_3_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 216)  (194 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (198 216)  (198 216)  LC_4 Logic Functioning bit
 (37 8)  (199 216)  (199 216)  LC_4 Logic Functioning bit
 (38 8)  (200 216)  (200 216)  LC_4 Logic Functioning bit
 (39 8)  (201 216)  (201 216)  LC_4 Logic Functioning bit
 (45 8)  (207 216)  (207 216)  LC_4 Logic Functioning bit
 (36 9)  (198 217)  (198 217)  LC_4 Logic Functioning bit
 (37 9)  (199 217)  (199 217)  LC_4 Logic Functioning bit
 (38 9)  (200 217)  (200 217)  LC_4 Logic Functioning bit
 (39 9)  (201 217)  (201 217)  LC_4 Logic Functioning bit
 (31 10)  (193 218)  (193 218)  routing T_3_13.lc_trk_g3_5 <X> T_3_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 218)  (194 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 218)  (195 218)  routing T_3_13.lc_trk_g3_5 <X> T_3_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 218)  (196 218)  routing T_3_13.lc_trk_g3_5 <X> T_3_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 218)  (198 218)  LC_5 Logic Functioning bit
 (37 10)  (199 218)  (199 218)  LC_5 Logic Functioning bit
 (38 10)  (200 218)  (200 218)  LC_5 Logic Functioning bit
 (39 10)  (201 218)  (201 218)  LC_5 Logic Functioning bit
 (45 10)  (207 218)  (207 218)  LC_5 Logic Functioning bit
 (53 10)  (215 218)  (215 218)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (8 11)  (170 219)  (170 219)  routing T_3_13.sp4_h_r_7 <X> T_3_13.sp4_v_t_42
 (9 11)  (171 219)  (171 219)  routing T_3_13.sp4_h_r_7 <X> T_3_13.sp4_v_t_42
 (36 11)  (198 219)  (198 219)  LC_5 Logic Functioning bit
 (37 11)  (199 219)  (199 219)  LC_5 Logic Functioning bit
 (38 11)  (200 219)  (200 219)  LC_5 Logic Functioning bit
 (39 11)  (201 219)  (201 219)  LC_5 Logic Functioning bit
 (15 12)  (177 220)  (177 220)  routing T_3_13.tnl_op_1 <X> T_3_13.lc_trk_g3_1
 (17 12)  (179 220)  (179 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (184 220)  (184 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (185 220)  (185 220)  routing T_3_13.sp4_h_r_27 <X> T_3_13.lc_trk_g3_3
 (24 12)  (186 220)  (186 220)  routing T_3_13.sp4_h_r_27 <X> T_3_13.lc_trk_g3_3
 (31 12)  (193 220)  (193 220)  routing T_3_13.lc_trk_g0_7 <X> T_3_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 220)  (194 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (198 220)  (198 220)  LC_6 Logic Functioning bit
 (37 12)  (199 220)  (199 220)  LC_6 Logic Functioning bit
 (38 12)  (200 220)  (200 220)  LC_6 Logic Functioning bit
 (39 12)  (201 220)  (201 220)  LC_6 Logic Functioning bit
 (45 12)  (207 220)  (207 220)  LC_6 Logic Functioning bit
 (52 12)  (214 220)  (214 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (180 221)  (180 221)  routing T_3_13.tnl_op_1 <X> T_3_13.lc_trk_g3_1
 (21 13)  (183 221)  (183 221)  routing T_3_13.sp4_h_r_27 <X> T_3_13.lc_trk_g3_3
 (22 13)  (184 221)  (184 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (186 221)  (186 221)  routing T_3_13.tnl_op_2 <X> T_3_13.lc_trk_g3_2
 (25 13)  (187 221)  (187 221)  routing T_3_13.tnl_op_2 <X> T_3_13.lc_trk_g3_2
 (31 13)  (193 221)  (193 221)  routing T_3_13.lc_trk_g0_7 <X> T_3_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (198 221)  (198 221)  LC_6 Logic Functioning bit
 (37 13)  (199 221)  (199 221)  LC_6 Logic Functioning bit
 (38 13)  (200 221)  (200 221)  LC_6 Logic Functioning bit
 (39 13)  (201 221)  (201 221)  LC_6 Logic Functioning bit
 (51 13)  (213 221)  (213 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (162 222)  (162 222)  routing T_3_13.glb_netwk_6 <X> T_3_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 222)  (163 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (179 222)  (179 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (187 222)  (187 222)  routing T_3_13.wire_logic_cluster/lc_6/out <X> T_3_13.lc_trk_g3_6
 (27 14)  (189 222)  (189 222)  routing T_3_13.lc_trk_g3_1 <X> T_3_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 222)  (190 222)  routing T_3_13.lc_trk_g3_1 <X> T_3_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 222)  (191 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 222)  (194 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 222)  (195 222)  routing T_3_13.lc_trk_g3_3 <X> T_3_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 222)  (196 222)  routing T_3_13.lc_trk_g3_3 <X> T_3_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 222)  (197 222)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.input_2_7
 (40 14)  (202 222)  (202 222)  LC_7 Logic Functioning bit
 (0 15)  (162 223)  (162 223)  routing T_3_13.glb_netwk_6 <X> T_3_13.wire_logic_cluster/lc_7/s_r
 (18 15)  (180 223)  (180 223)  routing T_3_13.sp4_r_v_b_45 <X> T_3_13.lc_trk_g3_5
 (22 15)  (184 223)  (184 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (188 223)  (188 223)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (189 223)  (189 223)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 223)  (190 223)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 223)  (191 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 223)  (193 223)  routing T_3_13.lc_trk_g3_3 <X> T_3_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 223)  (194 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (196 223)  (196 223)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.input_2_7
 (35 15)  (197 223)  (197 223)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.input_2_7
 (51 15)  (213 223)  (213 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_13

 (21 0)  (237 208)  (237 208)  routing T_4_13.wire_logic_cluster/lc_3/out <X> T_4_13.lc_trk_g0_3
 (22 0)  (238 208)  (238 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (238 209)  (238 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (240 209)  (240 209)  routing T_4_13.bot_op_2 <X> T_4_13.lc_trk_g0_2
 (0 2)  (216 210)  (216 210)  routing T_4_13.glb_netwk_7 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (1 2)  (217 210)  (217 210)  routing T_4_13.glb_netwk_7 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (2 2)  (218 210)  (218 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (230 210)  (230 210)  routing T_4_13.sp4_v_b_4 <X> T_4_13.lc_trk_g0_4
 (32 2)  (248 210)  (248 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 210)  (249 210)  routing T_4_13.lc_trk_g2_0 <X> T_4_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (251 210)  (251 210)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.input_2_1
 (36 2)  (252 210)  (252 210)  LC_1 Logic Functioning bit
 (38 2)  (254 210)  (254 210)  LC_1 Logic Functioning bit
 (39 2)  (255 210)  (255 210)  LC_1 Logic Functioning bit
 (41 2)  (257 210)  (257 210)  LC_1 Logic Functioning bit
 (46 2)  (262 210)  (262 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (216 211)  (216 211)  routing T_4_13.glb_netwk_7 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (16 3)  (232 211)  (232 211)  routing T_4_13.sp4_v_b_4 <X> T_4_13.lc_trk_g0_4
 (17 3)  (233 211)  (233 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (243 211)  (243 211)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 211)  (244 211)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 211)  (245 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (248 211)  (248 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (249 211)  (249 211)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.input_2_1
 (34 3)  (250 211)  (250 211)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.input_2_1
 (35 3)  (251 211)  (251 211)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.input_2_1
 (37 3)  (253 211)  (253 211)  LC_1 Logic Functioning bit
 (38 3)  (254 211)  (254 211)  LC_1 Logic Functioning bit
 (39 3)  (255 211)  (255 211)  LC_1 Logic Functioning bit
 (40 3)  (256 211)  (256 211)  LC_1 Logic Functioning bit
 (0 4)  (216 212)  (216 212)  routing T_4_13.glb_netwk_5 <X> T_4_13.wire_logic_cluster/lc_7/cen
 (1 4)  (217 212)  (217 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (29 4)  (245 212)  (245 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (247 212)  (247 212)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 212)  (248 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 212)  (249 212)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 212)  (252 212)  LC_2 Logic Functioning bit
 (37 4)  (253 212)  (253 212)  LC_2 Logic Functioning bit
 (38 4)  (254 212)  (254 212)  LC_2 Logic Functioning bit
 (43 4)  (259 212)  (259 212)  LC_2 Logic Functioning bit
 (50 4)  (266 212)  (266 212)  Cascade bit: LH_LC02_inmux02_5

 (30 5)  (246 213)  (246 213)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 213)  (247 213)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 213)  (252 213)  LC_2 Logic Functioning bit
 (37 5)  (253 213)  (253 213)  LC_2 Logic Functioning bit
 (38 5)  (254 213)  (254 213)  LC_2 Logic Functioning bit
 (43 5)  (259 213)  (259 213)  LC_2 Logic Functioning bit
 (46 5)  (262 213)  (262 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (13 6)  (229 214)  (229 214)  routing T_4_13.sp4_h_r_5 <X> T_4_13.sp4_v_t_40
 (14 6)  (230 214)  (230 214)  routing T_4_13.bnr_op_4 <X> T_4_13.lc_trk_g1_4
 (26 6)  (242 214)  (242 214)  routing T_4_13.lc_trk_g1_4 <X> T_4_13.wire_logic_cluster/lc_3/in_0
 (31 6)  (247 214)  (247 214)  routing T_4_13.lc_trk_g0_4 <X> T_4_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 214)  (248 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (251 214)  (251 214)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.input_2_3
 (37 6)  (253 214)  (253 214)  LC_3 Logic Functioning bit
 (38 6)  (254 214)  (254 214)  LC_3 Logic Functioning bit
 (40 6)  (256 214)  (256 214)  LC_3 Logic Functioning bit
 (43 6)  (259 214)  (259 214)  LC_3 Logic Functioning bit
 (8 7)  (224 215)  (224 215)  routing T_4_13.sp4_h_r_4 <X> T_4_13.sp4_v_t_41
 (9 7)  (225 215)  (225 215)  routing T_4_13.sp4_h_r_4 <X> T_4_13.sp4_v_t_41
 (12 7)  (228 215)  (228 215)  routing T_4_13.sp4_h_r_5 <X> T_4_13.sp4_v_t_40
 (14 7)  (230 215)  (230 215)  routing T_4_13.bnr_op_4 <X> T_4_13.lc_trk_g1_4
 (17 7)  (233 215)  (233 215)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (243 215)  (243 215)  routing T_4_13.lc_trk_g1_4 <X> T_4_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 215)  (245 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (248 215)  (248 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (249 215)  (249 215)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.input_2_3
 (36 7)  (252 215)  (252 215)  LC_3 Logic Functioning bit
 (39 7)  (255 215)  (255 215)  LC_3 Logic Functioning bit
 (41 7)  (257 215)  (257 215)  LC_3 Logic Functioning bit
 (42 7)  (258 215)  (258 215)  LC_3 Logic Functioning bit
 (53 7)  (269 215)  (269 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (243 216)  (243 216)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 216)  (244 216)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 216)  (245 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 216)  (246 216)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 216)  (248 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 216)  (249 216)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 216)  (250 216)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (256 216)  (256 216)  LC_4 Logic Functioning bit
 (41 8)  (257 216)  (257 216)  LC_4 Logic Functioning bit
 (42 8)  (258 216)  (258 216)  LC_4 Logic Functioning bit
 (43 8)  (259 216)  (259 216)  LC_4 Logic Functioning bit
 (14 9)  (230 217)  (230 217)  routing T_4_13.sp4_h_r_24 <X> T_4_13.lc_trk_g2_0
 (15 9)  (231 217)  (231 217)  routing T_4_13.sp4_h_r_24 <X> T_4_13.lc_trk_g2_0
 (16 9)  (232 217)  (232 217)  routing T_4_13.sp4_h_r_24 <X> T_4_13.lc_trk_g2_0
 (17 9)  (233 217)  (233 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (244 217)  (244 217)  routing T_4_13.lc_trk_g2_0 <X> T_4_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 217)  (245 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (246 217)  (246 217)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (252 217)  (252 217)  LC_4 Logic Functioning bit
 (37 9)  (253 217)  (253 217)  LC_4 Logic Functioning bit
 (38 9)  (254 217)  (254 217)  LC_4 Logic Functioning bit
 (39 9)  (255 217)  (255 217)  LC_4 Logic Functioning bit
 (11 10)  (227 218)  (227 218)  routing T_4_13.sp4_v_b_0 <X> T_4_13.sp4_v_t_45
 (13 10)  (229 218)  (229 218)  routing T_4_13.sp4_v_b_0 <X> T_4_13.sp4_v_t_45
 (14 10)  (230 218)  (230 218)  routing T_4_13.wire_logic_cluster/lc_4/out <X> T_4_13.lc_trk_g2_4
 (16 10)  (232 218)  (232 218)  routing T_4_13.sp12_v_b_21 <X> T_4_13.lc_trk_g2_5
 (17 10)  (233 218)  (233 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (237 218)  (237 218)  routing T_4_13.sp4_v_t_26 <X> T_4_13.lc_trk_g2_7
 (22 10)  (238 218)  (238 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (239 218)  (239 218)  routing T_4_13.sp4_v_t_26 <X> T_4_13.lc_trk_g2_7
 (26 10)  (242 218)  (242 218)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (245 218)  (245 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 218)  (247 218)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 218)  (248 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 218)  (249 218)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (250 218)  (250 218)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 218)  (252 218)  LC_5 Logic Functioning bit
 (39 10)  (255 218)  (255 218)  LC_5 Logic Functioning bit
 (41 10)  (257 218)  (257 218)  LC_5 Logic Functioning bit
 (42 10)  (258 218)  (258 218)  LC_5 Logic Functioning bit
 (50 10)  (266 218)  (266 218)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (227 219)  (227 219)  routing T_4_13.sp4_h_r_8 <X> T_4_13.sp4_h_l_45
 (17 11)  (233 219)  (233 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (234 219)  (234 219)  routing T_4_13.sp12_v_b_21 <X> T_4_13.lc_trk_g2_5
 (21 11)  (237 219)  (237 219)  routing T_4_13.sp4_v_t_26 <X> T_4_13.lc_trk_g2_7
 (27 11)  (243 219)  (243 219)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 219)  (244 219)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 219)  (245 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 219)  (246 219)  routing T_4_13.lc_trk_g0_2 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (37 11)  (253 219)  (253 219)  LC_5 Logic Functioning bit
 (38 11)  (254 219)  (254 219)  LC_5 Logic Functioning bit
 (40 11)  (256 219)  (256 219)  LC_5 Logic Functioning bit
 (43 11)  (259 219)  (259 219)  LC_5 Logic Functioning bit
 (53 11)  (269 219)  (269 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (230 220)  (230 220)  routing T_4_13.sp4_h_l_21 <X> T_4_13.lc_trk_g3_0
 (32 12)  (248 220)  (248 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 220)  (249 220)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 220)  (250 220)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 220)  (252 220)  LC_6 Logic Functioning bit
 (37 12)  (253 220)  (253 220)  LC_6 Logic Functioning bit
 (38 12)  (254 220)  (254 220)  LC_6 Logic Functioning bit
 (39 12)  (255 220)  (255 220)  LC_6 Logic Functioning bit
 (45 12)  (261 220)  (261 220)  LC_6 Logic Functioning bit
 (15 13)  (231 221)  (231 221)  routing T_4_13.sp4_h_l_21 <X> T_4_13.lc_trk_g3_0
 (16 13)  (232 221)  (232 221)  routing T_4_13.sp4_h_l_21 <X> T_4_13.lc_trk_g3_0
 (17 13)  (233 221)  (233 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (36 13)  (252 221)  (252 221)  LC_6 Logic Functioning bit
 (37 13)  (253 221)  (253 221)  LC_6 Logic Functioning bit
 (38 13)  (254 221)  (254 221)  LC_6 Logic Functioning bit
 (39 13)  (255 221)  (255 221)  LC_6 Logic Functioning bit
 (0 14)  (216 222)  (216 222)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 222)  (217 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (228 222)  (228 222)  routing T_4_13.sp4_h_r_8 <X> T_4_13.sp4_h_l_46
 (14 14)  (230 222)  (230 222)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (16 14)  (232 222)  (232 222)  routing T_4_13.sp4_v_b_37 <X> T_4_13.lc_trk_g3_5
 (17 14)  (233 222)  (233 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (234 222)  (234 222)  routing T_4_13.sp4_v_b_37 <X> T_4_13.lc_trk_g3_5
 (25 14)  (241 222)  (241 222)  routing T_4_13.wire_logic_cluster/lc_6/out <X> T_4_13.lc_trk_g3_6
 (26 14)  (242 222)  (242 222)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (244 222)  (244 222)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 222)  (245 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 222)  (246 222)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 222)  (247 222)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 222)  (248 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 222)  (249 222)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 222)  (250 222)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 222)  (252 222)  LC_7 Logic Functioning bit
 (38 14)  (254 222)  (254 222)  LC_7 Logic Functioning bit
 (41 14)  (257 222)  (257 222)  LC_7 Logic Functioning bit
 (43 14)  (259 222)  (259 222)  LC_7 Logic Functioning bit
 (0 15)  (216 223)  (216 223)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (9 15)  (225 223)  (225 223)  routing T_4_13.sp4_v_b_2 <X> T_4_13.sp4_v_t_47
 (10 15)  (226 223)  (226 223)  routing T_4_13.sp4_v_b_2 <X> T_4_13.sp4_v_t_47
 (13 15)  (229 223)  (229 223)  routing T_4_13.sp4_h_r_8 <X> T_4_13.sp4_h_l_46
 (14 15)  (230 223)  (230 223)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (15 15)  (231 223)  (231 223)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (16 15)  (232 223)  (232 223)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (17 15)  (233 223)  (233 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (234 223)  (234 223)  routing T_4_13.sp4_v_b_37 <X> T_4_13.lc_trk_g3_5
 (22 15)  (238 223)  (238 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (243 223)  (243 223)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 223)  (244 223)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 223)  (245 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (252 223)  (252 223)  LC_7 Logic Functioning bit
 (37 15)  (253 223)  (253 223)  LC_7 Logic Functioning bit
 (38 15)  (254 223)  (254 223)  LC_7 Logic Functioning bit
 (39 15)  (255 223)  (255 223)  LC_7 Logic Functioning bit
 (53 15)  (269 223)  (269 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_13

 (28 0)  (298 208)  (298 208)  routing T_5_13.lc_trk_g2_1 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 208)  (299 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 208)  (301 208)  routing T_5_13.lc_trk_g0_5 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 208)  (302 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (305 208)  (305 208)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.input_2_0
 (36 0)  (306 208)  (306 208)  LC_0 Logic Functioning bit
 (37 0)  (307 208)  (307 208)  LC_0 Logic Functioning bit
 (38 0)  (308 208)  (308 208)  LC_0 Logic Functioning bit
 (39 0)  (309 208)  (309 208)  LC_0 Logic Functioning bit
 (46 0)  (316 208)  (316 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (296 209)  (296 209)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (297 209)  (297 209)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 209)  (299 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (302 209)  (302 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (303 209)  (303 209)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.input_2_0
 (35 1)  (305 209)  (305 209)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.input_2_0
 (40 1)  (310 209)  (310 209)  LC_0 Logic Functioning bit
 (41 1)  (311 209)  (311 209)  LC_0 Logic Functioning bit
 (42 1)  (312 209)  (312 209)  LC_0 Logic Functioning bit
 (43 1)  (313 209)  (313 209)  LC_0 Logic Functioning bit
 (0 2)  (270 210)  (270 210)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (1 2)  (271 210)  (271 210)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (2 2)  (272 210)  (272 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (284 210)  (284 210)  routing T_5_13.sp4_v_b_4 <X> T_5_13.lc_trk_g0_4
 (17 2)  (287 210)  (287 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (296 210)  (296 210)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 210)  (297 210)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 210)  (298 210)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 210)  (299 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 210)  (301 210)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 210)  (302 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 210)  (303 210)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (304 210)  (304 210)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 210)  (306 210)  LC_1 Logic Functioning bit
 (37 2)  (307 210)  (307 210)  LC_1 Logic Functioning bit
 (38 2)  (308 210)  (308 210)  LC_1 Logic Functioning bit
 (39 2)  (309 210)  (309 210)  LC_1 Logic Functioning bit
 (0 3)  (270 211)  (270 211)  routing T_5_13.glb_netwk_7 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (16 3)  (286 211)  (286 211)  routing T_5_13.sp4_v_b_4 <X> T_5_13.lc_trk_g0_4
 (17 3)  (287 211)  (287 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (288 211)  (288 211)  routing T_5_13.sp4_r_v_b_29 <X> T_5_13.lc_trk_g0_5
 (26 3)  (296 211)  (296 211)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 211)  (298 211)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 211)  (299 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (301 211)  (301 211)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (307 211)  (307 211)  LC_1 Logic Functioning bit
 (39 3)  (309 211)  (309 211)  LC_1 Logic Functioning bit
 (40 3)  (310 211)  (310 211)  LC_1 Logic Functioning bit
 (42 3)  (312 211)  (312 211)  LC_1 Logic Functioning bit
 (0 4)  (270 212)  (270 212)  routing T_5_13.glb_netwk_5 <X> T_5_13.wire_logic_cluster/lc_7/cen
 (1 4)  (271 212)  (271 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (291 212)  (291 212)  routing T_5_13.wire_logic_cluster/lc_3/out <X> T_5_13.lc_trk_g1_3
 (22 4)  (292 212)  (292 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (301 212)  (301 212)  routing T_5_13.lc_trk_g0_5 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 212)  (302 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (306 212)  (306 212)  LC_2 Logic Functioning bit
 (37 4)  (307 212)  (307 212)  LC_2 Logic Functioning bit
 (38 4)  (308 212)  (308 212)  LC_2 Logic Functioning bit
 (43 4)  (313 212)  (313 212)  LC_2 Logic Functioning bit
 (50 4)  (320 212)  (320 212)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (296 213)  (296 213)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (297 213)  (297 213)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 213)  (299 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (306 213)  (306 213)  LC_2 Logic Functioning bit
 (37 5)  (307 213)  (307 213)  LC_2 Logic Functioning bit
 (39 5)  (309 213)  (309 213)  LC_2 Logic Functioning bit
 (42 5)  (312 213)  (312 213)  LC_2 Logic Functioning bit
 (51 5)  (321 213)  (321 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (275 214)  (275 214)  routing T_5_13.sp4_v_t_38 <X> T_5_13.sp4_h_l_38
 (17 6)  (287 214)  (287 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 214)  (288 214)  routing T_5_13.wire_logic_cluster/lc_5/out <X> T_5_13.lc_trk_g1_5
 (26 6)  (296 214)  (296 214)  routing T_5_13.lc_trk_g3_4 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (297 214)  (297 214)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 214)  (299 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 214)  (300 214)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 214)  (301 214)  routing T_5_13.lc_trk_g0_4 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 214)  (302 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (310 214)  (310 214)  LC_3 Logic Functioning bit
 (41 6)  (311 214)  (311 214)  LC_3 Logic Functioning bit
 (42 6)  (312 214)  (312 214)  LC_3 Logic Functioning bit
 (43 6)  (313 214)  (313 214)  LC_3 Logic Functioning bit
 (6 7)  (276 215)  (276 215)  routing T_5_13.sp4_v_t_38 <X> T_5_13.sp4_h_l_38
 (27 7)  (297 215)  (297 215)  routing T_5_13.lc_trk_g3_4 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 215)  (298 215)  routing T_5_13.lc_trk_g3_4 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 215)  (299 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (306 215)  (306 215)  LC_3 Logic Functioning bit
 (37 7)  (307 215)  (307 215)  LC_3 Logic Functioning bit
 (38 7)  (308 215)  (308 215)  LC_3 Logic Functioning bit
 (39 7)  (309 215)  (309 215)  LC_3 Logic Functioning bit
 (17 8)  (287 216)  (287 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (288 216)  (288 216)  routing T_5_13.wire_logic_cluster/lc_1/out <X> T_5_13.lc_trk_g2_1
 (6 10)  (276 218)  (276 218)  routing T_5_13.sp4_h_l_36 <X> T_5_13.sp4_v_t_43
 (22 10)  (292 218)  (292 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (295 218)  (295 218)  routing T_5_13.sp4_v_b_38 <X> T_5_13.lc_trk_g2_6
 (31 10)  (301 218)  (301 218)  routing T_5_13.lc_trk_g0_4 <X> T_5_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 218)  (302 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (306 218)  (306 218)  LC_5 Logic Functioning bit
 (37 10)  (307 218)  (307 218)  LC_5 Logic Functioning bit
 (38 10)  (308 218)  (308 218)  LC_5 Logic Functioning bit
 (39 10)  (309 218)  (309 218)  LC_5 Logic Functioning bit
 (45 10)  (315 218)  (315 218)  LC_5 Logic Functioning bit
 (22 11)  (292 219)  (292 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (293 219)  (293 219)  routing T_5_13.sp4_v_b_38 <X> T_5_13.lc_trk_g2_6
 (25 11)  (295 219)  (295 219)  routing T_5_13.sp4_v_b_38 <X> T_5_13.lc_trk_g2_6
 (36 11)  (306 219)  (306 219)  LC_5 Logic Functioning bit
 (37 11)  (307 219)  (307 219)  LC_5 Logic Functioning bit
 (38 11)  (308 219)  (308 219)  LC_5 Logic Functioning bit
 (39 11)  (309 219)  (309 219)  LC_5 Logic Functioning bit
 (15 12)  (285 220)  (285 220)  routing T_5_13.sp4_h_r_25 <X> T_5_13.lc_trk_g3_1
 (16 12)  (286 220)  (286 220)  routing T_5_13.sp4_h_r_25 <X> T_5_13.lc_trk_g3_1
 (17 12)  (287 220)  (287 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (296 220)  (296 220)  routing T_5_13.lc_trk_g0_4 <X> T_5_13.wire_logic_cluster/lc_6/in_0
 (31 12)  (301 220)  (301 220)  routing T_5_13.lc_trk_g3_4 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 220)  (302 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 220)  (303 220)  routing T_5_13.lc_trk_g3_4 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (304 220)  (304 220)  routing T_5_13.lc_trk_g3_4 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (305 220)  (305 220)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.input_2_6
 (36 12)  (306 220)  (306 220)  LC_6 Logic Functioning bit
 (38 12)  (308 220)  (308 220)  LC_6 Logic Functioning bit
 (39 12)  (309 220)  (309 220)  LC_6 Logic Functioning bit
 (41 12)  (311 220)  (311 220)  LC_6 Logic Functioning bit
 (18 13)  (288 221)  (288 221)  routing T_5_13.sp4_h_r_25 <X> T_5_13.lc_trk_g3_1
 (29 13)  (299 221)  (299 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (302 221)  (302 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (304 221)  (304 221)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.input_2_6
 (37 13)  (307 221)  (307 221)  LC_6 Logic Functioning bit
 (38 13)  (308 221)  (308 221)  LC_6 Logic Functioning bit
 (39 13)  (309 221)  (309 221)  LC_6 Logic Functioning bit
 (40 13)  (310 221)  (310 221)  LC_6 Logic Functioning bit
 (0 14)  (270 222)  (270 222)  routing T_5_13.glb_netwk_6 <X> T_5_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 222)  (271 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (281 222)  (281 222)  routing T_5_13.sp4_v_b_8 <X> T_5_13.sp4_v_t_46
 (21 14)  (291 222)  (291 222)  routing T_5_13.sp4_h_l_34 <X> T_5_13.lc_trk_g3_7
 (22 14)  (292 222)  (292 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (293 222)  (293 222)  routing T_5_13.sp4_h_l_34 <X> T_5_13.lc_trk_g3_7
 (24 14)  (294 222)  (294 222)  routing T_5_13.sp4_h_l_34 <X> T_5_13.lc_trk_g3_7
 (26 14)  (296 222)  (296 222)  routing T_5_13.lc_trk_g0_5 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (36 14)  (306 222)  (306 222)  LC_7 Logic Functioning bit
 (38 14)  (308 222)  (308 222)  LC_7 Logic Functioning bit
 (41 14)  (311 222)  (311 222)  LC_7 Logic Functioning bit
 (43 14)  (313 222)  (313 222)  LC_7 Logic Functioning bit
 (45 14)  (315 222)  (315 222)  LC_7 Logic Functioning bit
 (46 14)  (316 222)  (316 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (270 223)  (270 223)  routing T_5_13.glb_netwk_6 <X> T_5_13.wire_logic_cluster/lc_7/s_r
 (12 15)  (282 223)  (282 223)  routing T_5_13.sp4_v_b_8 <X> T_5_13.sp4_v_t_46
 (14 15)  (284 223)  (284 223)  routing T_5_13.sp12_v_b_20 <X> T_5_13.lc_trk_g3_4
 (16 15)  (286 223)  (286 223)  routing T_5_13.sp12_v_b_20 <X> T_5_13.lc_trk_g3_4
 (17 15)  (287 223)  (287 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (291 223)  (291 223)  routing T_5_13.sp4_h_l_34 <X> T_5_13.lc_trk_g3_7
 (29 15)  (299 223)  (299 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (307 223)  (307 223)  LC_7 Logic Functioning bit
 (39 15)  (309 223)  (309 223)  LC_7 Logic Functioning bit
 (40 15)  (310 223)  (310 223)  LC_7 Logic Functioning bit
 (42 15)  (312 223)  (312 223)  LC_7 Logic Functioning bit


RAM_Tile_6_13

 (5 15)  (329 223)  (329 223)  routing T_6_13.sp4_h_l_44 <X> T_6_13.sp4_v_t_44
 (10 15)  (334 223)  (334 223)  routing T_6_13.sp4_h_l_40 <X> T_6_13.sp4_v_t_47


LogicTile_7_13

 (27 0)  (393 208)  (393 208)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 208)  (395 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 208)  (396 208)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (397 208)  (397 208)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 208)  (398 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (402 208)  (402 208)  LC_0 Logic Functioning bit
 (37 0)  (403 208)  (403 208)  LC_0 Logic Functioning bit
 (38 0)  (404 208)  (404 208)  LC_0 Logic Functioning bit
 (39 0)  (405 208)  (405 208)  LC_0 Logic Functioning bit
 (41 0)  (407 208)  (407 208)  LC_0 Logic Functioning bit
 (43 0)  (409 208)  (409 208)  LC_0 Logic Functioning bit
 (52 0)  (418 208)  (418 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (388 209)  (388 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (389 209)  (389 209)  routing T_7_13.sp4_v_b_18 <X> T_7_13.lc_trk_g0_2
 (24 1)  (390 209)  (390 209)  routing T_7_13.sp4_v_b_18 <X> T_7_13.lc_trk_g0_2
 (31 1)  (397 209)  (397 209)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (402 209)  (402 209)  LC_0 Logic Functioning bit
 (37 1)  (403 209)  (403 209)  LC_0 Logic Functioning bit
 (38 1)  (404 209)  (404 209)  LC_0 Logic Functioning bit
 (39 1)  (405 209)  (405 209)  LC_0 Logic Functioning bit
 (41 1)  (407 209)  (407 209)  LC_0 Logic Functioning bit
 (43 1)  (409 209)  (409 209)  LC_0 Logic Functioning bit
 (0 2)  (366 210)  (366 210)  routing T_7_13.glb_netwk_7 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (1 2)  (367 210)  (367 210)  routing T_7_13.glb_netwk_7 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (2 2)  (368 210)  (368 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (388 210)  (388 210)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (366 211)  (366 211)  routing T_7_13.glb_netwk_7 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (22 4)  (388 212)  (388 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (390 212)  (390 212)  routing T_7_13.top_op_3 <X> T_7_13.lc_trk_g1_3
 (26 4)  (392 212)  (392 212)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (394 212)  (394 212)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 212)  (395 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 212)  (396 212)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 212)  (398 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 212)  (399 212)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 212)  (400 212)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (403 212)  (403 212)  LC_2 Logic Functioning bit
 (39 4)  (405 212)  (405 212)  LC_2 Logic Functioning bit
 (45 4)  (411 212)  (411 212)  LC_2 Logic Functioning bit
 (52 4)  (418 212)  (418 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (419 212)  (419 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (21 5)  (387 213)  (387 213)  routing T_7_13.top_op_3 <X> T_7_13.lc_trk_g1_3
 (27 5)  (393 213)  (393 213)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (394 213)  (394 213)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 213)  (395 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 213)  (396 213)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (397 213)  (397 213)  routing T_7_13.lc_trk_g3_2 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (398 213)  (398 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (399 213)  (399 213)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.input_2_2
 (34 5)  (400 213)  (400 213)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.input_2_2
 (35 5)  (401 213)  (401 213)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.input_2_2
 (36 5)  (402 213)  (402 213)  LC_2 Logic Functioning bit
 (37 5)  (403 213)  (403 213)  LC_2 Logic Functioning bit
 (38 5)  (404 213)  (404 213)  LC_2 Logic Functioning bit
 (42 5)  (408 213)  (408 213)  LC_2 Logic Functioning bit
 (48 5)  (414 213)  (414 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (417 213)  (417 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (380 214)  (380 214)  routing T_7_13.sp4_v_b_4 <X> T_7_13.lc_trk_g1_4
 (16 7)  (382 215)  (382 215)  routing T_7_13.sp4_v_b_4 <X> T_7_13.lc_trk_g1_4
 (17 7)  (383 215)  (383 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (4 10)  (370 218)  (370 218)  routing T_7_13.sp4_h_r_0 <X> T_7_13.sp4_v_t_43
 (6 10)  (372 218)  (372 218)  routing T_7_13.sp4_h_r_0 <X> T_7_13.sp4_v_t_43
 (22 10)  (388 218)  (388 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (389 218)  (389 218)  routing T_7_13.sp12_v_t_12 <X> T_7_13.lc_trk_g2_7
 (27 10)  (393 218)  (393 218)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 218)  (395 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (398 218)  (398 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (402 218)  (402 218)  LC_5 Logic Functioning bit
 (38 10)  (404 218)  (404 218)  LC_5 Logic Functioning bit
 (51 10)  (417 218)  (417 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (371 219)  (371 219)  routing T_7_13.sp4_h_r_0 <X> T_7_13.sp4_v_t_43
 (30 11)  (396 219)  (396 219)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (397 219)  (397 219)  routing T_7_13.lc_trk_g0_2 <X> T_7_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (402 219)  (402 219)  LC_5 Logic Functioning bit
 (38 11)  (404 219)  (404 219)  LC_5 Logic Functioning bit
 (48 11)  (414 219)  (414 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (0 12)  (366 220)  (366 220)  routing T_7_13.glb_netwk_6 <X> T_7_13.glb2local_3
 (1 12)  (367 220)  (367 220)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (21 12)  (387 220)  (387 220)  routing T_7_13.sp4_h_r_35 <X> T_7_13.lc_trk_g3_3
 (22 12)  (388 220)  (388 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (389 220)  (389 220)  routing T_7_13.sp4_h_r_35 <X> T_7_13.lc_trk_g3_3
 (24 12)  (390 220)  (390 220)  routing T_7_13.sp4_h_r_35 <X> T_7_13.lc_trk_g3_3
 (25 12)  (391 220)  (391 220)  routing T_7_13.wire_logic_cluster/lc_2/out <X> T_7_13.lc_trk_g3_2
 (1 13)  (367 221)  (367 221)  routing T_7_13.glb_netwk_6 <X> T_7_13.glb2local_3
 (22 13)  (388 221)  (388 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (17 14)  (383 222)  (383 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (384 223)  (384 223)  routing T_7_13.sp4_r_v_b_45 <X> T_7_13.lc_trk_g3_5


LogicTile_8_13

 (26 0)  (446 208)  (446 208)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (449 208)  (449 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 208)  (450 208)  routing T_8_13.lc_trk_g0_5 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (452 208)  (452 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (454 208)  (454 208)  routing T_8_13.lc_trk_g1_0 <X> T_8_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (457 208)  (457 208)  LC_0 Logic Functioning bit
 (39 0)  (459 208)  (459 208)  LC_0 Logic Functioning bit
 (45 0)  (465 208)  (465 208)  LC_0 Logic Functioning bit
 (47 0)  (467 208)  (467 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (472 208)  (472 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (434 209)  (434 209)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g0_0
 (15 1)  (435 209)  (435 209)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g0_0
 (16 1)  (436 209)  (436 209)  routing T_8_13.sp4_h_r_0 <X> T_8_13.lc_trk_g0_0
 (17 1)  (437 209)  (437 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (446 209)  (446 209)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (448 209)  (448 209)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 209)  (449 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (452 209)  (452 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (453 209)  (453 209)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.input_2_0
 (34 1)  (454 209)  (454 209)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.input_2_0
 (35 1)  (455 209)  (455 209)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.input_2_0
 (36 1)  (456 209)  (456 209)  LC_0 Logic Functioning bit
 (37 1)  (457 209)  (457 209)  LC_0 Logic Functioning bit
 (38 1)  (458 209)  (458 209)  LC_0 Logic Functioning bit
 (42 1)  (462 209)  (462 209)  LC_0 Logic Functioning bit
 (48 1)  (468 209)  (468 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (420 210)  (420 210)  routing T_8_13.glb_netwk_7 <X> T_8_13.wire_logic_cluster/lc_7/clk
 (1 2)  (421 210)  (421 210)  routing T_8_13.glb_netwk_7 <X> T_8_13.wire_logic_cluster/lc_7/clk
 (2 2)  (422 210)  (422 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (434 210)  (434 210)  routing T_8_13.sp4_h_l_1 <X> T_8_13.lc_trk_g0_4
 (17 2)  (437 210)  (437 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (29 2)  (449 210)  (449 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 210)  (451 210)  routing T_8_13.lc_trk_g0_4 <X> T_8_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 210)  (452 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (456 210)  (456 210)  LC_1 Logic Functioning bit
 (38 2)  (458 210)  (458 210)  LC_1 Logic Functioning bit
 (0 3)  (420 211)  (420 211)  routing T_8_13.glb_netwk_7 <X> T_8_13.wire_logic_cluster/lc_7/clk
 (15 3)  (435 211)  (435 211)  routing T_8_13.sp4_h_l_1 <X> T_8_13.lc_trk_g0_4
 (16 3)  (436 211)  (436 211)  routing T_8_13.sp4_h_l_1 <X> T_8_13.lc_trk_g0_4
 (17 3)  (437 211)  (437 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (438 211)  (438 211)  routing T_8_13.sp4_r_v_b_29 <X> T_8_13.lc_trk_g0_5
 (22 3)  (442 211)  (442 211)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (36 3)  (456 211)  (456 211)  LC_1 Logic Functioning bit
 (38 3)  (458 211)  (458 211)  LC_1 Logic Functioning bit
 (4 4)  (424 212)  (424 212)  routing T_8_13.sp4_v_t_38 <X> T_8_13.sp4_v_b_3
 (14 4)  (434 212)  (434 212)  routing T_8_13.wire_logic_cluster/lc_0/out <X> T_8_13.lc_trk_g1_0
 (16 4)  (436 212)  (436 212)  routing T_8_13.sp4_v_b_9 <X> T_8_13.lc_trk_g1_1
 (17 4)  (437 212)  (437 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (438 212)  (438 212)  routing T_8_13.sp4_v_b_9 <X> T_8_13.lc_trk_g1_1
 (28 4)  (448 212)  (448 212)  routing T_8_13.lc_trk_g2_1 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 212)  (449 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 212)  (452 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (454 212)  (454 212)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (456 212)  (456 212)  LC_2 Logic Functioning bit
 (50 4)  (470 212)  (470 212)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (437 213)  (437 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (438 213)  (438 213)  routing T_8_13.sp4_v_b_9 <X> T_8_13.lc_trk_g1_1
 (22 5)  (442 213)  (442 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (443 213)  (443 213)  routing T_8_13.sp4_h_r_2 <X> T_8_13.lc_trk_g1_2
 (24 5)  (444 213)  (444 213)  routing T_8_13.sp4_h_r_2 <X> T_8_13.lc_trk_g1_2
 (25 5)  (445 213)  (445 213)  routing T_8_13.sp4_h_r_2 <X> T_8_13.lc_trk_g1_2
 (27 5)  (447 213)  (447 213)  routing T_8_13.lc_trk_g1_1 <X> T_8_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 213)  (449 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (451 213)  (451 213)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.wire_logic_cluster/lc_2/in_3
 (53 5)  (473 213)  (473 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (13 6)  (433 214)  (433 214)  routing T_8_13.sp4_h_r_5 <X> T_8_13.sp4_v_t_40
 (15 6)  (435 214)  (435 214)  routing T_8_13.top_op_5 <X> T_8_13.lc_trk_g1_5
 (17 6)  (437 214)  (437 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (8 7)  (428 215)  (428 215)  routing T_8_13.sp4_h_r_4 <X> T_8_13.sp4_v_t_41
 (9 7)  (429 215)  (429 215)  routing T_8_13.sp4_h_r_4 <X> T_8_13.sp4_v_t_41
 (12 7)  (432 215)  (432 215)  routing T_8_13.sp4_h_r_5 <X> T_8_13.sp4_v_t_40
 (18 7)  (438 215)  (438 215)  routing T_8_13.top_op_5 <X> T_8_13.lc_trk_g1_5
 (15 8)  (435 216)  (435 216)  routing T_8_13.rgt_op_1 <X> T_8_13.lc_trk_g2_1
 (17 8)  (437 216)  (437 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (438 216)  (438 216)  routing T_8_13.rgt_op_1 <X> T_8_13.lc_trk_g2_1
 (0 10)  (420 218)  (420 218)  routing T_8_13.glb_netwk_6 <X> T_8_13.glb2local_2
 (1 10)  (421 218)  (421 218)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (12 10)  (432 218)  (432 218)  routing T_8_13.sp4_h_r_5 <X> T_8_13.sp4_h_l_45
 (27 10)  (447 218)  (447 218)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 218)  (449 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 218)  (450 218)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 218)  (451 218)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 218)  (452 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (456 218)  (456 218)  LC_5 Logic Functioning bit
 (37 10)  (457 218)  (457 218)  LC_5 Logic Functioning bit
 (38 10)  (458 218)  (458 218)  LC_5 Logic Functioning bit
 (39 10)  (459 218)  (459 218)  LC_5 Logic Functioning bit
 (41 10)  (461 218)  (461 218)  LC_5 Logic Functioning bit
 (43 10)  (463 218)  (463 218)  LC_5 Logic Functioning bit
 (1 11)  (421 219)  (421 219)  routing T_8_13.glb_netwk_6 <X> T_8_13.glb2local_2
 (13 11)  (433 219)  (433 219)  routing T_8_13.sp4_h_r_5 <X> T_8_13.sp4_h_l_45
 (22 11)  (442 219)  (442 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (443 219)  (443 219)  routing T_8_13.sp4_v_b_46 <X> T_8_13.lc_trk_g2_6
 (24 11)  (444 219)  (444 219)  routing T_8_13.sp4_v_b_46 <X> T_8_13.lc_trk_g2_6
 (31 11)  (451 219)  (451 219)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (456 219)  (456 219)  LC_5 Logic Functioning bit
 (37 11)  (457 219)  (457 219)  LC_5 Logic Functioning bit
 (38 11)  (458 219)  (458 219)  LC_5 Logic Functioning bit
 (39 11)  (459 219)  (459 219)  LC_5 Logic Functioning bit
 (41 11)  (461 219)  (461 219)  LC_5 Logic Functioning bit
 (43 11)  (463 219)  (463 219)  LC_5 Logic Functioning bit
 (51 11)  (471 219)  (471 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (6 12)  (426 220)  (426 220)  routing T_8_13.sp4_h_r_4 <X> T_8_13.sp4_v_b_9
 (21 12)  (441 220)  (441 220)  routing T_8_13.sp4_h_r_35 <X> T_8_13.lc_trk_g3_3
 (22 12)  (442 220)  (442 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (443 220)  (443 220)  routing T_8_13.sp4_h_r_35 <X> T_8_13.lc_trk_g3_3
 (24 12)  (444 220)  (444 220)  routing T_8_13.sp4_h_r_35 <X> T_8_13.lc_trk_g3_3
 (10 13)  (430 221)  (430 221)  routing T_8_13.sp4_h_r_5 <X> T_8_13.sp4_v_b_10
 (13 14)  (433 222)  (433 222)  routing T_8_13.sp4_h_r_11 <X> T_8_13.sp4_v_t_46
 (12 15)  (432 223)  (432 223)  routing T_8_13.sp4_h_r_11 <X> T_8_13.sp4_v_t_46


LogicTile_9_13

 (17 0)  (491 208)  (491 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (492 208)  (492 208)  routing T_9_13.wire_logic_cluster/lc_1/out <X> T_9_13.lc_trk_g0_1
 (21 0)  (495 208)  (495 208)  routing T_9_13.wire_logic_cluster/lc_3/out <X> T_9_13.lc_trk_g0_3
 (22 0)  (496 208)  (496 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (500 208)  (500 208)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (503 208)  (503 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (505 208)  (505 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 208)  (506 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (507 208)  (507 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (39 0)  (513 208)  (513 208)  LC_0 Logic Functioning bit
 (27 1)  (501 209)  (501 209)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 209)  (503 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (506 209)  (506 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (507 209)  (507 209)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.input_2_0
 (35 1)  (509 209)  (509 209)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.input_2_0
 (0 2)  (474 210)  (474 210)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (1 2)  (475 210)  (475 210)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (476 210)  (476 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (496 210)  (496 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (498 210)  (498 210)  routing T_9_13.top_op_7 <X> T_9_13.lc_trk_g0_7
 (26 2)  (500 210)  (500 210)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (501 210)  (501 210)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 210)  (502 210)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 210)  (503 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (505 210)  (505 210)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 210)  (506 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (508 210)  (508 210)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (514 210)  (514 210)  LC_1 Logic Functioning bit
 (45 2)  (519 210)  (519 210)  LC_1 Logic Functioning bit
 (50 2)  (524 210)  (524 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (474 211)  (474 211)  routing T_9_13.glb_netwk_7 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (21 3)  (495 211)  (495 211)  routing T_9_13.top_op_7 <X> T_9_13.lc_trk_g0_7
 (26 3)  (500 211)  (500 211)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 211)  (503 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (505 211)  (505 211)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (38 3)  (512 211)  (512 211)  LC_1 Logic Functioning bit
 (41 3)  (515 211)  (515 211)  LC_1 Logic Functioning bit
 (44 3)  (518 211)  (518 211)  LC_1 Logic Functioning bit
 (51 3)  (525 211)  (525 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 6)  (488 214)  (488 214)  routing T_9_13.wire_logic_cluster/lc_4/out <X> T_9_13.lc_trk_g1_4
 (15 6)  (489 214)  (489 214)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g1_5
 (17 6)  (491 214)  (491 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (496 214)  (496 214)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (498 214)  (498 214)  routing T_9_13.bot_op_7 <X> T_9_13.lc_trk_g1_7
 (26 6)  (500 214)  (500 214)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (501 214)  (501 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (502 214)  (502 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 214)  (503 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 214)  (504 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (505 214)  (505 214)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 214)  (506 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (508 214)  (508 214)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 214)  (510 214)  LC_3 Logic Functioning bit
 (37 6)  (511 214)  (511 214)  LC_3 Logic Functioning bit
 (38 6)  (512 214)  (512 214)  LC_3 Logic Functioning bit
 (41 6)  (515 214)  (515 214)  LC_3 Logic Functioning bit
 (43 6)  (517 214)  (517 214)  LC_3 Logic Functioning bit
 (45 6)  (519 214)  (519 214)  LC_3 Logic Functioning bit
 (46 6)  (520 214)  (520 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (526 214)  (526 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (491 215)  (491 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (492 215)  (492 215)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g1_5
 (22 7)  (496 215)  (496 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (498 215)  (498 215)  routing T_9_13.bot_op_6 <X> T_9_13.lc_trk_g1_6
 (26 7)  (500 215)  (500 215)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (501 215)  (501 215)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 215)  (503 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 215)  (504 215)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (505 215)  (505 215)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (506 215)  (506 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (509 215)  (509 215)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.input_2_3
 (36 7)  (510 215)  (510 215)  LC_3 Logic Functioning bit
 (37 7)  (511 215)  (511 215)  LC_3 Logic Functioning bit
 (25 8)  (499 216)  (499 216)  routing T_9_13.sp4_v_b_26 <X> T_9_13.lc_trk_g2_2
 (26 8)  (500 216)  (500 216)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 216)  (501 216)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 216)  (503 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 216)  (504 216)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (505 216)  (505 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 216)  (506 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 216)  (507 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (510 216)  (510 216)  LC_4 Logic Functioning bit
 (38 8)  (512 216)  (512 216)  LC_4 Logic Functioning bit
 (45 8)  (519 216)  (519 216)  LC_4 Logic Functioning bit
 (46 8)  (520 216)  (520 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (527 216)  (527 216)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (496 217)  (496 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (497 217)  (497 217)  routing T_9_13.sp4_v_b_26 <X> T_9_13.lc_trk_g2_2
 (27 9)  (501 217)  (501 217)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 217)  (503 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (510 217)  (510 217)  LC_4 Logic Functioning bit
 (37 9)  (511 217)  (511 217)  LC_4 Logic Functioning bit
 (38 9)  (512 217)  (512 217)  LC_4 Logic Functioning bit
 (39 9)  (513 217)  (513 217)  LC_4 Logic Functioning bit
 (46 9)  (520 217)  (520 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (522 217)  (522 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (489 218)  (489 218)  routing T_9_13.tnl_op_5 <X> T_9_13.lc_trk_g2_5
 (17 10)  (491 218)  (491 218)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (492 219)  (492 219)  routing T_9_13.tnl_op_5 <X> T_9_13.lc_trk_g2_5
 (17 12)  (491 220)  (491 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 220)  (492 220)  routing T_9_13.wire_logic_cluster/lc_1/out <X> T_9_13.lc_trk_g3_1
 (0 14)  (474 222)  (474 222)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 222)  (475 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (496 222)  (496 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (498 222)  (498 222)  routing T_9_13.tnl_op_7 <X> T_9_13.lc_trk_g3_7
 (0 15)  (474 223)  (474 223)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (11 15)  (485 223)  (485 223)  routing T_9_13.sp4_h_r_11 <X> T_9_13.sp4_h_l_46
 (21 15)  (495 223)  (495 223)  routing T_9_13.tnl_op_7 <X> T_9_13.lc_trk_g3_7


LogicTile_10_13

 (21 0)  (549 208)  (549 208)  routing T_10_13.bnr_op_3 <X> T_10_13.lc_trk_g0_3
 (22 0)  (550 208)  (550 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (549 209)  (549 209)  routing T_10_13.bnr_op_3 <X> T_10_13.lc_trk_g0_3
 (0 2)  (528 210)  (528 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (529 210)  (529 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (530 210)  (530 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 211)  (528 211)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (14 3)  (542 211)  (542 211)  routing T_10_13.sp4_h_r_4 <X> T_10_13.lc_trk_g0_4
 (15 3)  (543 211)  (543 211)  routing T_10_13.sp4_h_r_4 <X> T_10_13.lc_trk_g0_4
 (16 3)  (544 211)  (544 211)  routing T_10_13.sp4_h_r_4 <X> T_10_13.lc_trk_g0_4
 (17 3)  (545 211)  (545 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (528 212)  (528 212)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (1 4)  (529 212)  (529 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (536 212)  (536 212)  routing T_10_13.sp4_v_b_10 <X> T_10_13.sp4_h_r_4
 (9 4)  (537 212)  (537 212)  routing T_10_13.sp4_v_b_10 <X> T_10_13.sp4_h_r_4
 (10 4)  (538 212)  (538 212)  routing T_10_13.sp4_v_b_10 <X> T_10_13.sp4_h_r_4
 (17 4)  (545 212)  (545 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (546 212)  (546 212)  routing T_10_13.bnr_op_1 <X> T_10_13.lc_trk_g1_1
 (32 4)  (560 212)  (560 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (564 212)  (564 212)  LC_2 Logic Functioning bit
 (37 4)  (565 212)  (565 212)  LC_2 Logic Functioning bit
 (38 4)  (566 212)  (566 212)  LC_2 Logic Functioning bit
 (39 4)  (567 212)  (567 212)  LC_2 Logic Functioning bit
 (45 4)  (573 212)  (573 212)  LC_2 Logic Functioning bit
 (52 4)  (580 212)  (580 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (528 213)  (528 213)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (1 5)  (529 213)  (529 213)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (18 5)  (546 213)  (546 213)  routing T_10_13.bnr_op_1 <X> T_10_13.lc_trk_g1_1
 (31 5)  (559 213)  (559 213)  routing T_10_13.lc_trk_g0_3 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (564 213)  (564 213)  LC_2 Logic Functioning bit
 (37 5)  (565 213)  (565 213)  LC_2 Logic Functioning bit
 (38 5)  (566 213)  (566 213)  LC_2 Logic Functioning bit
 (39 5)  (567 213)  (567 213)  LC_2 Logic Functioning bit
 (47 5)  (575 213)  (575 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (3 6)  (531 214)  (531 214)  routing T_10_13.sp12_h_r_0 <X> T_10_13.sp12_v_t_23
 (14 6)  (542 214)  (542 214)  routing T_10_13.bnr_op_4 <X> T_10_13.lc_trk_g1_4
 (25 6)  (553 214)  (553 214)  routing T_10_13.bnr_op_6 <X> T_10_13.lc_trk_g1_6
 (3 7)  (531 215)  (531 215)  routing T_10_13.sp12_h_r_0 <X> T_10_13.sp12_v_t_23
 (14 7)  (542 215)  (542 215)  routing T_10_13.bnr_op_4 <X> T_10_13.lc_trk_g1_4
 (17 7)  (545 215)  (545 215)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (550 215)  (550 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (553 215)  (553 215)  routing T_10_13.bnr_op_6 <X> T_10_13.lc_trk_g1_6
 (9 8)  (537 216)  (537 216)  routing T_10_13.sp4_v_t_42 <X> T_10_13.sp4_h_r_7
 (31 8)  (559 216)  (559 216)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (560 216)  (560 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (562 216)  (562 216)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (564 216)  (564 216)  LC_4 Logic Functioning bit
 (37 8)  (565 216)  (565 216)  LC_4 Logic Functioning bit
 (38 8)  (566 216)  (566 216)  LC_4 Logic Functioning bit
 (39 8)  (567 216)  (567 216)  LC_4 Logic Functioning bit
 (45 8)  (573 216)  (573 216)  LC_4 Logic Functioning bit
 (46 8)  (574 216)  (574 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (575 216)  (575 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (576 216)  (576 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (36 9)  (564 217)  (564 217)  LC_4 Logic Functioning bit
 (37 9)  (565 217)  (565 217)  LC_4 Logic Functioning bit
 (38 9)  (566 217)  (566 217)  LC_4 Logic Functioning bit
 (39 9)  (567 217)  (567 217)  LC_4 Logic Functioning bit
 (32 10)  (560 218)  (560 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (562 218)  (562 218)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (564 218)  (564 218)  LC_5 Logic Functioning bit
 (37 10)  (565 218)  (565 218)  LC_5 Logic Functioning bit
 (38 10)  (566 218)  (566 218)  LC_5 Logic Functioning bit
 (39 10)  (567 218)  (567 218)  LC_5 Logic Functioning bit
 (45 10)  (573 218)  (573 218)  LC_5 Logic Functioning bit
 (46 10)  (574 218)  (574 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (579 218)  (579 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (564 219)  (564 219)  LC_5 Logic Functioning bit
 (37 11)  (565 219)  (565 219)  LC_5 Logic Functioning bit
 (38 11)  (566 219)  (566 219)  LC_5 Logic Functioning bit
 (39 11)  (567 219)  (567 219)  LC_5 Logic Functioning bit
 (22 12)  (550 220)  (550 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (559 220)  (559 220)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 220)  (560 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (562 220)  (562 220)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (564 220)  (564 220)  LC_6 Logic Functioning bit
 (37 12)  (565 220)  (565 220)  LC_6 Logic Functioning bit
 (38 12)  (566 220)  (566 220)  LC_6 Logic Functioning bit
 (39 12)  (567 220)  (567 220)  LC_6 Logic Functioning bit
 (45 12)  (573 220)  (573 220)  LC_6 Logic Functioning bit
 (46 12)  (574 220)  (574 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (580 220)  (580 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (549 221)  (549 221)  routing T_10_13.sp4_r_v_b_43 <X> T_10_13.lc_trk_g3_3
 (31 13)  (559 221)  (559 221)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (564 221)  (564 221)  LC_6 Logic Functioning bit
 (37 13)  (565 221)  (565 221)  LC_6 Logic Functioning bit
 (38 13)  (566 221)  (566 221)  LC_6 Logic Functioning bit
 (39 13)  (567 221)  (567 221)  LC_6 Logic Functioning bit
 (1 14)  (529 222)  (529 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (540 222)  (540 222)  routing T_10_13.sp4_v_b_11 <X> T_10_13.sp4_h_l_46
 (1 15)  (529 223)  (529 223)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r


LogicTile_11_13

 (9 0)  (591 208)  (591 208)  routing T_11_13.sp4_v_t_36 <X> T_11_13.sp4_h_r_1
 (0 2)  (582 210)  (582 210)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (583 210)  (583 210)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (584 210)  (584 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (608 210)  (608 210)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (609 210)  (609 210)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 210)  (610 210)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 210)  (611 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (612 210)  (612 210)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (613 210)  (613 210)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (614 210)  (614 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 210)  (615 210)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (618 210)  (618 210)  LC_1 Logic Functioning bit
 (37 2)  (619 210)  (619 210)  LC_1 Logic Functioning bit
 (38 2)  (620 210)  (620 210)  LC_1 Logic Functioning bit
 (41 2)  (623 210)  (623 210)  LC_1 Logic Functioning bit
 (42 2)  (624 210)  (624 210)  LC_1 Logic Functioning bit
 (43 2)  (625 210)  (625 210)  LC_1 Logic Functioning bit
 (45 2)  (627 210)  (627 210)  LC_1 Logic Functioning bit
 (0 3)  (582 211)  (582 211)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (5 3)  (587 211)  (587 211)  routing T_11_13.sp4_h_l_37 <X> T_11_13.sp4_v_t_37
 (26 3)  (608 211)  (608 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (609 211)  (609 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (610 211)  (610 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 211)  (611 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (613 211)  (613 211)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (614 211)  (614 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (615 211)  (615 211)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.input_2_1
 (36 3)  (618 211)  (618 211)  LC_1 Logic Functioning bit
 (37 3)  (619 211)  (619 211)  LC_1 Logic Functioning bit
 (38 3)  (620 211)  (620 211)  LC_1 Logic Functioning bit
 (42 3)  (624 211)  (624 211)  LC_1 Logic Functioning bit
 (48 3)  (630 211)  (630 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 6)  (608 214)  (608 214)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (609 214)  (609 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (610 214)  (610 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 214)  (611 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (612 214)  (612 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (614 214)  (614 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (615 214)  (615 214)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (622 214)  (622 214)  LC_3 Logic Functioning bit
 (42 6)  (624 214)  (624 214)  LC_3 Logic Functioning bit
 (27 7)  (609 215)  (609 215)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (610 215)  (610 215)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (611 215)  (611 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (612 215)  (612 215)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (613 215)  (613 215)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (9 8)  (591 216)  (591 216)  routing T_11_13.sp4_v_t_42 <X> T_11_13.sp4_h_r_7
 (17 8)  (599 216)  (599 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (600 216)  (600 216)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g2_1
 (25 8)  (607 216)  (607 216)  routing T_11_13.sp4_h_r_42 <X> T_11_13.lc_trk_g2_2
 (31 8)  (613 216)  (613 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (614 216)  (614 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (615 216)  (615 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (616 216)  (616 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (617 216)  (617 216)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (41 8)  (623 216)  (623 216)  LC_4 Logic Functioning bit
 (53 8)  (635 216)  (635 216)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (13 9)  (595 217)  (595 217)  routing T_11_13.sp4_v_t_38 <X> T_11_13.sp4_h_r_8
 (22 9)  (604 217)  (604 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (605 217)  (605 217)  routing T_11_13.sp4_h_r_42 <X> T_11_13.lc_trk_g2_2
 (24 9)  (606 217)  (606 217)  routing T_11_13.sp4_h_r_42 <X> T_11_13.lc_trk_g2_2
 (25 9)  (607 217)  (607 217)  routing T_11_13.sp4_h_r_42 <X> T_11_13.lc_trk_g2_2
 (26 9)  (608 217)  (608 217)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (610 217)  (610 217)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 217)  (611 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (614 217)  (614 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (615 217)  (615 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (34 9)  (616 217)  (616 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (35 9)  (617 217)  (617 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (40 9)  (622 217)  (622 217)  LC_4 Logic Functioning bit
 (14 10)  (596 218)  (596 218)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (25 10)  (607 218)  (607 218)  routing T_11_13.sp4_v_b_38 <X> T_11_13.lc_trk_g2_6
 (14 11)  (596 219)  (596 219)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (15 11)  (597 219)  (597 219)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (16 11)  (598 219)  (598 219)  routing T_11_13.sp4_h_r_44 <X> T_11_13.lc_trk_g2_4
 (17 11)  (599 219)  (599 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (604 219)  (604 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (605 219)  (605 219)  routing T_11_13.sp4_v_b_38 <X> T_11_13.lc_trk_g2_6
 (25 11)  (607 219)  (607 219)  routing T_11_13.sp4_v_b_38 <X> T_11_13.lc_trk_g2_6
 (31 12)  (613 220)  (613 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (614 220)  (614 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 220)  (615 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (616 220)  (616 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (617 220)  (617 220)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_6
 (38 12)  (620 220)  (620 220)  LC_6 Logic Functioning bit
 (26 13)  (608 221)  (608 221)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (610 221)  (610 221)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (611 221)  (611 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (614 221)  (614 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (615 221)  (615 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_6
 (34 13)  (616 221)  (616 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_6
 (35 13)  (617 221)  (617 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_6
 (39 13)  (621 221)  (621 221)  LC_6 Logic Functioning bit
 (0 14)  (582 222)  (582 222)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 222)  (583 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (599 222)  (599 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (603 222)  (603 222)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g3_7
 (22 14)  (604 222)  (604 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (605 222)  (605 222)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g3_7
 (24 14)  (606 222)  (606 222)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g3_7
 (26 14)  (608 222)  (608 222)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (609 222)  (609 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (610 222)  (610 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 222)  (611 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 222)  (612 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (614 222)  (614 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (615 222)  (615 222)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (1 15)  (583 223)  (583 223)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (599 223)  (599 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (603 223)  (603 223)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g3_7
 (22 15)  (604 223)  (604 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (607 223)  (607 223)  routing T_11_13.sp4_r_v_b_46 <X> T_11_13.lc_trk_g3_6
 (27 15)  (609 223)  (609 223)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (610 223)  (610 223)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 223)  (611 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (612 223)  (612 223)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (613 223)  (613 223)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (41 15)  (623 223)  (623 223)  LC_7 Logic Functioning bit
 (43 15)  (625 223)  (625 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (28 0)  (664 208)  (664 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 208)  (665 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (666 208)  (666 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (668 208)  (668 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (672 208)  (672 208)  LC_0 Logic Functioning bit
 (37 0)  (673 208)  (673 208)  LC_0 Logic Functioning bit
 (38 0)  (674 208)  (674 208)  LC_0 Logic Functioning bit
 (39 0)  (675 208)  (675 208)  LC_0 Logic Functioning bit
 (44 0)  (680 208)  (680 208)  LC_0 Logic Functioning bit
 (47 0)  (683 208)  (683 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (30 1)  (666 209)  (666 209)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (672 209)  (672 209)  LC_0 Logic Functioning bit
 (37 1)  (673 209)  (673 209)  LC_0 Logic Functioning bit
 (38 1)  (674 209)  (674 209)  LC_0 Logic Functioning bit
 (39 1)  (675 209)  (675 209)  LC_0 Logic Functioning bit
 (49 1)  (685 209)  (685 209)  Carry_In_Mux bit 

 (0 2)  (636 210)  (636 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (637 210)  (637 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (638 210)  (638 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (663 210)  (663 210)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 210)  (665 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (668 210)  (668 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (672 210)  (672 210)  LC_1 Logic Functioning bit
 (37 2)  (673 210)  (673 210)  LC_1 Logic Functioning bit
 (38 2)  (674 210)  (674 210)  LC_1 Logic Functioning bit
 (39 2)  (675 210)  (675 210)  LC_1 Logic Functioning bit
 (44 2)  (680 210)  (680 210)  LC_1 Logic Functioning bit
 (0 3)  (636 211)  (636 211)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (12 3)  (648 211)  (648 211)  routing T_12_13.sp4_h_l_39 <X> T_12_13.sp4_v_t_39
 (36 3)  (672 211)  (672 211)  LC_1 Logic Functioning bit
 (37 3)  (673 211)  (673 211)  LC_1 Logic Functioning bit
 (38 3)  (674 211)  (674 211)  LC_1 Logic Functioning bit
 (39 3)  (675 211)  (675 211)  LC_1 Logic Functioning bit
 (48 3)  (684 211)  (684 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (636 212)  (636 212)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 4)  (637 212)  (637 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (651 212)  (651 212)  routing T_12_13.lft_op_1 <X> T_12_13.lc_trk_g1_1
 (17 4)  (653 212)  (653 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (654 212)  (654 212)  routing T_12_13.lft_op_1 <X> T_12_13.lc_trk_g1_1
 (27 4)  (663 212)  (663 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (664 212)  (664 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 212)  (665 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (668 212)  (668 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (672 212)  (672 212)  LC_2 Logic Functioning bit
 (37 4)  (673 212)  (673 212)  LC_2 Logic Functioning bit
 (38 4)  (674 212)  (674 212)  LC_2 Logic Functioning bit
 (39 4)  (675 212)  (675 212)  LC_2 Logic Functioning bit
 (44 4)  (680 212)  (680 212)  LC_2 Logic Functioning bit
 (0 5)  (636 213)  (636 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 5)  (637 213)  (637 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (12 5)  (648 213)  (648 213)  routing T_12_13.sp4_h_r_5 <X> T_12_13.sp4_v_b_5
 (36 5)  (672 213)  (672 213)  LC_2 Logic Functioning bit
 (37 5)  (673 213)  (673 213)  LC_2 Logic Functioning bit
 (38 5)  (674 213)  (674 213)  LC_2 Logic Functioning bit
 (39 5)  (675 213)  (675 213)  LC_2 Logic Functioning bit
 (15 6)  (651 214)  (651 214)  routing T_12_13.sp4_h_r_5 <X> T_12_13.lc_trk_g1_5
 (16 6)  (652 214)  (652 214)  routing T_12_13.sp4_h_r_5 <X> T_12_13.lc_trk_g1_5
 (17 6)  (653 214)  (653 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (28 6)  (664 214)  (664 214)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 214)  (665 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (668 214)  (668 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (672 214)  (672 214)  LC_3 Logic Functioning bit
 (37 6)  (673 214)  (673 214)  LC_3 Logic Functioning bit
 (38 6)  (674 214)  (674 214)  LC_3 Logic Functioning bit
 (39 6)  (675 214)  (675 214)  LC_3 Logic Functioning bit
 (44 6)  (680 214)  (680 214)  LC_3 Logic Functioning bit
 (11 7)  (647 215)  (647 215)  routing T_12_13.sp4_h_r_5 <X> T_12_13.sp4_h_l_40
 (18 7)  (654 215)  (654 215)  routing T_12_13.sp4_h_r_5 <X> T_12_13.lc_trk_g1_5
 (30 7)  (666 215)  (666 215)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (672 215)  (672 215)  LC_3 Logic Functioning bit
 (37 7)  (673 215)  (673 215)  LC_3 Logic Functioning bit
 (38 7)  (674 215)  (674 215)  LC_3 Logic Functioning bit
 (39 7)  (675 215)  (675 215)  LC_3 Logic Functioning bit
 (4 8)  (640 216)  (640 216)  routing T_12_13.sp4_v_t_43 <X> T_12_13.sp4_v_b_6
 (22 8)  (658 216)  (658 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (660 216)  (660 216)  routing T_12_13.tnl_op_3 <X> T_12_13.lc_trk_g2_3
 (25 8)  (661 216)  (661 216)  routing T_12_13.sp4_v_t_23 <X> T_12_13.lc_trk_g2_2
 (28 8)  (664 216)  (664 216)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 216)  (665 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (668 216)  (668 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (672 216)  (672 216)  LC_4 Logic Functioning bit
 (37 8)  (673 216)  (673 216)  LC_4 Logic Functioning bit
 (38 8)  (674 216)  (674 216)  LC_4 Logic Functioning bit
 (39 8)  (675 216)  (675 216)  LC_4 Logic Functioning bit
 (44 8)  (680 216)  (680 216)  LC_4 Logic Functioning bit
 (21 9)  (657 217)  (657 217)  routing T_12_13.tnl_op_3 <X> T_12_13.lc_trk_g2_3
 (22 9)  (658 217)  (658 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (659 217)  (659 217)  routing T_12_13.sp4_v_t_23 <X> T_12_13.lc_trk_g2_2
 (25 9)  (661 217)  (661 217)  routing T_12_13.sp4_v_t_23 <X> T_12_13.lc_trk_g2_2
 (30 9)  (666 217)  (666 217)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (672 217)  (672 217)  LC_4 Logic Functioning bit
 (37 9)  (673 217)  (673 217)  LC_4 Logic Functioning bit
 (38 9)  (674 217)  (674 217)  LC_4 Logic Functioning bit
 (39 9)  (675 217)  (675 217)  LC_4 Logic Functioning bit
 (8 10)  (644 218)  (644 218)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_h_l_42
 (9 10)  (645 218)  (645 218)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_h_l_42
 (10 10)  (646 218)  (646 218)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_h_l_42
 (22 10)  (658 218)  (658 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (659 218)  (659 218)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g2_7
 (24 10)  (660 218)  (660 218)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g2_7
 (27 10)  (663 218)  (663 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 218)  (665 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (666 218)  (666 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (668 218)  (668 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (672 218)  (672 218)  LC_5 Logic Functioning bit
 (37 10)  (673 218)  (673 218)  LC_5 Logic Functioning bit
 (38 10)  (674 218)  (674 218)  LC_5 Logic Functioning bit
 (39 10)  (675 218)  (675 218)  LC_5 Logic Functioning bit
 (44 10)  (680 218)  (680 218)  LC_5 Logic Functioning bit
 (47 10)  (683 218)  (683 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (644 219)  (644 219)  routing T_12_13.sp4_h_r_7 <X> T_12_13.sp4_v_t_42
 (9 11)  (645 219)  (645 219)  routing T_12_13.sp4_h_r_7 <X> T_12_13.sp4_v_t_42
 (21 11)  (657 219)  (657 219)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g2_7
 (32 11)  (668 219)  (668 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (669 219)  (669 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.input_2_5
 (34 11)  (670 219)  (670 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.input_2_5
 (35 11)  (671 219)  (671 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.input_2_5
 (36 11)  (672 219)  (672 219)  LC_5 Logic Functioning bit
 (37 11)  (673 219)  (673 219)  LC_5 Logic Functioning bit
 (38 11)  (674 219)  (674 219)  LC_5 Logic Functioning bit
 (39 11)  (675 219)  (675 219)  LC_5 Logic Functioning bit
 (12 12)  (648 220)  (648 220)  routing T_12_13.sp4_v_t_46 <X> T_12_13.sp4_h_r_11
 (22 12)  (658 220)  (658 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (659 220)  (659 220)  routing T_12_13.sp4_v_t_30 <X> T_12_13.lc_trk_g3_3
 (24 12)  (660 220)  (660 220)  routing T_12_13.sp4_v_t_30 <X> T_12_13.lc_trk_g3_3
 (32 12)  (668 220)  (668 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (672 220)  (672 220)  LC_6 Logic Functioning bit
 (37 12)  (673 220)  (673 220)  LC_6 Logic Functioning bit
 (38 12)  (674 220)  (674 220)  LC_6 Logic Functioning bit
 (39 12)  (675 220)  (675 220)  LC_6 Logic Functioning bit
 (45 12)  (681 220)  (681 220)  LC_6 Logic Functioning bit
 (17 13)  (653 221)  (653 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (658 221)  (658 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (660 221)  (660 221)  routing T_12_13.tnl_op_2 <X> T_12_13.lc_trk_g3_2
 (25 13)  (661 221)  (661 221)  routing T_12_13.tnl_op_2 <X> T_12_13.lc_trk_g3_2
 (36 13)  (672 221)  (672 221)  LC_6 Logic Functioning bit
 (37 13)  (673 221)  (673 221)  LC_6 Logic Functioning bit
 (38 13)  (674 221)  (674 221)  LC_6 Logic Functioning bit
 (39 13)  (675 221)  (675 221)  LC_6 Logic Functioning bit
 (48 13)  (684 221)  (684 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (636 222)  (636 222)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 222)  (637 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (641 222)  (641 222)  routing T_12_13.sp4_v_t_38 <X> T_12_13.sp4_h_l_44
 (8 14)  (644 222)  (644 222)  routing T_12_13.sp4_v_t_47 <X> T_12_13.sp4_h_l_47
 (9 14)  (645 222)  (645 222)  routing T_12_13.sp4_v_t_47 <X> T_12_13.sp4_h_l_47
 (0 15)  (636 223)  (636 223)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (640 223)  (640 223)  routing T_12_13.sp4_v_t_38 <X> T_12_13.sp4_h_l_44
 (6 15)  (642 223)  (642 223)  routing T_12_13.sp4_v_t_38 <X> T_12_13.sp4_h_l_44


LogicTile_13_13

 (11 0)  (705 208)  (705 208)  routing T_13_13.sp4_h_l_45 <X> T_13_13.sp4_v_b_2
 (13 0)  (707 208)  (707 208)  routing T_13_13.sp4_h_l_45 <X> T_13_13.sp4_v_b_2
 (15 0)  (709 208)  (709 208)  routing T_13_13.sp4_v_b_17 <X> T_13_13.lc_trk_g0_1
 (16 0)  (710 208)  (710 208)  routing T_13_13.sp4_v_b_17 <X> T_13_13.lc_trk_g0_1
 (17 0)  (711 208)  (711 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (719 208)  (719 208)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (26 0)  (720 208)  (720 208)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (723 208)  (723 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 208)  (724 208)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (725 208)  (725 208)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 208)  (726 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (728 208)  (728 208)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 208)  (730 208)  LC_0 Logic Functioning bit
 (42 0)  (736 208)  (736 208)  LC_0 Logic Functioning bit
 (43 0)  (737 208)  (737 208)  LC_0 Logic Functioning bit
 (45 0)  (739 208)  (739 208)  LC_0 Logic Functioning bit
 (52 0)  (746 208)  (746 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (706 209)  (706 209)  routing T_13_13.sp4_h_l_45 <X> T_13_13.sp4_v_b_2
 (15 1)  (709 209)  (709 209)  routing T_13_13.sp4_v_t_5 <X> T_13_13.lc_trk_g0_0
 (16 1)  (710 209)  (710 209)  routing T_13_13.sp4_v_t_5 <X> T_13_13.lc_trk_g0_0
 (17 1)  (711 209)  (711 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (716 209)  (716 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (717 209)  (717 209)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (24 1)  (718 209)  (718 209)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (25 1)  (719 209)  (719 209)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (26 1)  (720 209)  (720 209)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 209)  (722 209)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 209)  (723 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 209)  (724 209)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (725 209)  (725 209)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (726 209)  (726 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (727 209)  (727 209)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.input_2_0
 (36 1)  (730 209)  (730 209)  LC_0 Logic Functioning bit
 (37 1)  (731 209)  (731 209)  LC_0 Logic Functioning bit
 (38 1)  (732 209)  (732 209)  LC_0 Logic Functioning bit
 (41 1)  (735 209)  (735 209)  LC_0 Logic Functioning bit
 (42 1)  (736 209)  (736 209)  LC_0 Logic Functioning bit
 (43 1)  (737 209)  (737 209)  LC_0 Logic Functioning bit
 (44 1)  (738 209)  (738 209)  LC_0 Logic Functioning bit
 (0 2)  (694 210)  (694 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (695 210)  (695 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (696 210)  (696 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (707 210)  (707 210)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_39
 (14 2)  (708 210)  (708 210)  routing T_13_13.lft_op_4 <X> T_13_13.lc_trk_g0_4
 (22 2)  (716 210)  (716 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (717 210)  (717 210)  routing T_13_13.sp4_h_r_7 <X> T_13_13.lc_trk_g0_7
 (24 2)  (718 210)  (718 210)  routing T_13_13.sp4_h_r_7 <X> T_13_13.lc_trk_g0_7
 (25 2)  (719 210)  (719 210)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (29 2)  (723 210)  (723 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 210)  (726 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (732 210)  (732 210)  LC_1 Logic Functioning bit
 (39 2)  (733 210)  (733 210)  LC_1 Logic Functioning bit
 (45 2)  (739 210)  (739 210)  LC_1 Logic Functioning bit
 (46 2)  (740 210)  (740 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (694 211)  (694 211)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (12 3)  (706 211)  (706 211)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_39
 (15 3)  (709 211)  (709 211)  routing T_13_13.lft_op_4 <X> T_13_13.lc_trk_g0_4
 (17 3)  (711 211)  (711 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (715 211)  (715 211)  routing T_13_13.sp4_h_r_7 <X> T_13_13.lc_trk_g0_7
 (22 3)  (716 211)  (716 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (717 211)  (717 211)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (25 3)  (719 211)  (719 211)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (26 3)  (720 211)  (720 211)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (721 211)  (721 211)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 211)  (723 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (725 211)  (725 211)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (726 211)  (726 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (730 211)  (730 211)  LC_1 Logic Functioning bit
 (37 3)  (731 211)  (731 211)  LC_1 Logic Functioning bit
 (38 3)  (732 211)  (732 211)  LC_1 Logic Functioning bit
 (39 3)  (733 211)  (733 211)  LC_1 Logic Functioning bit
 (42 3)  (736 211)  (736 211)  LC_1 Logic Functioning bit
 (43 3)  (737 211)  (737 211)  LC_1 Logic Functioning bit
 (21 4)  (715 212)  (715 212)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g1_3
 (22 4)  (716 212)  (716 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (719 212)  (719 212)  routing T_13_13.lft_op_2 <X> T_13_13.lc_trk_g1_2
 (26 4)  (720 212)  (720 212)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (723 212)  (723 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (726 212)  (726 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 212)  (727 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (728 212)  (728 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (731 212)  (731 212)  LC_2 Logic Functioning bit
 (41 4)  (735 212)  (735 212)  LC_2 Logic Functioning bit
 (42 4)  (736 212)  (736 212)  LC_2 Logic Functioning bit
 (43 4)  (737 212)  (737 212)  LC_2 Logic Functioning bit
 (45 4)  (739 212)  (739 212)  LC_2 Logic Functioning bit
 (46 4)  (740 212)  (740 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (716 213)  (716 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (718 213)  (718 213)  routing T_13_13.lft_op_2 <X> T_13_13.lc_trk_g1_2
 (29 5)  (723 213)  (723 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (726 213)  (726 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (727 213)  (727 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.input_2_2
 (35 5)  (729 213)  (729 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.input_2_2
 (36 5)  (730 213)  (730 213)  LC_2 Logic Functioning bit
 (37 5)  (731 213)  (731 213)  LC_2 Logic Functioning bit
 (38 5)  (732 213)  (732 213)  LC_2 Logic Functioning bit
 (42 5)  (736 213)  (736 213)  LC_2 Logic Functioning bit
 (17 6)  (711 214)  (711 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (712 214)  (712 214)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g1_5
 (25 6)  (719 214)  (719 214)  routing T_13_13.sp4_h_l_11 <X> T_13_13.lc_trk_g1_6
 (27 6)  (721 214)  (721 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (722 214)  (722 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 214)  (723 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 214)  (724 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (726 214)  (726 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (728 214)  (728 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 214)  (730 214)  LC_3 Logic Functioning bit
 (37 6)  (731 214)  (731 214)  LC_3 Logic Functioning bit
 (38 6)  (732 214)  (732 214)  LC_3 Logic Functioning bit
 (39 6)  (733 214)  (733 214)  LC_3 Logic Functioning bit
 (42 6)  (736 214)  (736 214)  LC_3 Logic Functioning bit
 (43 6)  (737 214)  (737 214)  LC_3 Logic Functioning bit
 (45 6)  (739 214)  (739 214)  LC_3 Logic Functioning bit
 (22 7)  (716 215)  (716 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (717 215)  (717 215)  routing T_13_13.sp4_h_l_11 <X> T_13_13.lc_trk_g1_6
 (24 7)  (718 215)  (718 215)  routing T_13_13.sp4_h_l_11 <X> T_13_13.lc_trk_g1_6
 (25 7)  (719 215)  (719 215)  routing T_13_13.sp4_h_l_11 <X> T_13_13.lc_trk_g1_6
 (26 7)  (720 215)  (720 215)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (722 215)  (722 215)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 215)  (723 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 215)  (724 215)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (725 215)  (725 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (726 215)  (726 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (38 7)  (732 215)  (732 215)  LC_3 Logic Functioning bit
 (39 7)  (733 215)  (733 215)  LC_3 Logic Functioning bit
 (46 7)  (740 215)  (740 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 8)  (708 216)  (708 216)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g2_0
 (21 8)  (715 216)  (715 216)  routing T_13_13.bnl_op_3 <X> T_13_13.lc_trk_g2_3
 (22 8)  (716 216)  (716 216)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (719 216)  (719 216)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g2_2
 (26 8)  (720 216)  (720 216)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (723 216)  (723 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (725 216)  (725 216)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 216)  (726 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 216)  (727 216)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (729 216)  (729 216)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.input_2_4
 (37 8)  (731 216)  (731 216)  LC_4 Logic Functioning bit
 (41 8)  (735 216)  (735 216)  LC_4 Logic Functioning bit
 (42 8)  (736 216)  (736 216)  LC_4 Logic Functioning bit
 (43 8)  (737 216)  (737 216)  LC_4 Logic Functioning bit
 (45 8)  (739 216)  (739 216)  LC_4 Logic Functioning bit
 (17 9)  (711 217)  (711 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (715 217)  (715 217)  routing T_13_13.bnl_op_3 <X> T_13_13.lc_trk_g2_3
 (22 9)  (716 217)  (716 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (721 217)  (721 217)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (722 217)  (722 217)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 217)  (723 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (725 217)  (725 217)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (726 217)  (726 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (727 217)  (727 217)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.input_2_4
 (36 9)  (730 217)  (730 217)  LC_4 Logic Functioning bit
 (37 9)  (731 217)  (731 217)  LC_4 Logic Functioning bit
 (38 9)  (732 217)  (732 217)  LC_4 Logic Functioning bit
 (42 9)  (736 217)  (736 217)  LC_4 Logic Functioning bit
 (53 9)  (747 217)  (747 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (708 218)  (708 218)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g2_4
 (22 10)  (716 218)  (716 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (717 218)  (717 218)  routing T_13_13.sp4_h_r_31 <X> T_13_13.lc_trk_g2_7
 (24 10)  (718 218)  (718 218)  routing T_13_13.sp4_h_r_31 <X> T_13_13.lc_trk_g2_7
 (25 10)  (719 218)  (719 218)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g2_6
 (26 10)  (720 218)  (720 218)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (723 218)  (723 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 218)  (724 218)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (725 218)  (725 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 218)  (726 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (728 218)  (728 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 218)  (730 218)  LC_5 Logic Functioning bit
 (37 10)  (731 218)  (731 218)  LC_5 Logic Functioning bit
 (38 10)  (732 218)  (732 218)  LC_5 Logic Functioning bit
 (39 10)  (733 218)  (733 218)  LC_5 Logic Functioning bit
 (42 10)  (736 218)  (736 218)  LC_5 Logic Functioning bit
 (43 10)  (737 218)  (737 218)  LC_5 Logic Functioning bit
 (45 10)  (739 218)  (739 218)  LC_5 Logic Functioning bit
 (51 10)  (745 218)  (745 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (702 219)  (702 219)  routing T_13_13.sp4_h_r_1 <X> T_13_13.sp4_v_t_42
 (9 11)  (703 219)  (703 219)  routing T_13_13.sp4_h_r_1 <X> T_13_13.sp4_v_t_42
 (10 11)  (704 219)  (704 219)  routing T_13_13.sp4_h_r_1 <X> T_13_13.sp4_v_t_42
 (17 11)  (711 219)  (711 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (715 219)  (715 219)  routing T_13_13.sp4_h_r_31 <X> T_13_13.lc_trk_g2_7
 (22 11)  (716 219)  (716 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (717 219)  (717 219)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g2_6
 (24 11)  (718 219)  (718 219)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g2_6
 (25 11)  (719 219)  (719 219)  routing T_13_13.sp4_h_r_46 <X> T_13_13.lc_trk_g2_6
 (26 11)  (720 219)  (720 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (721 219)  (721 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (722 219)  (722 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 219)  (723 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 219)  (724 219)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (726 219)  (726 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (732 219)  (732 219)  LC_5 Logic Functioning bit
 (39 11)  (733 219)  (733 219)  LC_5 Logic Functioning bit
 (44 11)  (738 219)  (738 219)  LC_5 Logic Functioning bit
 (46 11)  (740 219)  (740 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (699 220)  (699 220)  routing T_13_13.sp4_v_b_3 <X> T_13_13.sp4_h_r_9
 (12 12)  (706 220)  (706 220)  routing T_13_13.sp4_v_b_5 <X> T_13_13.sp4_h_r_11
 (14 12)  (708 220)  (708 220)  routing T_13_13.sp4_h_l_21 <X> T_13_13.lc_trk_g3_0
 (4 13)  (698 221)  (698 221)  routing T_13_13.sp4_v_b_3 <X> T_13_13.sp4_h_r_9
 (6 13)  (700 221)  (700 221)  routing T_13_13.sp4_v_b_3 <X> T_13_13.sp4_h_r_9
 (11 13)  (705 221)  (705 221)  routing T_13_13.sp4_v_b_5 <X> T_13_13.sp4_h_r_11
 (13 13)  (707 221)  (707 221)  routing T_13_13.sp4_v_b_5 <X> T_13_13.sp4_h_r_11
 (15 13)  (709 221)  (709 221)  routing T_13_13.sp4_h_l_21 <X> T_13_13.lc_trk_g3_0
 (16 13)  (710 221)  (710 221)  routing T_13_13.sp4_h_l_21 <X> T_13_13.lc_trk_g3_0
 (17 13)  (711 221)  (711 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (694 222)  (694 222)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 222)  (695 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (706 222)  (706 222)  routing T_13_13.sp4_h_r_8 <X> T_13_13.sp4_h_l_46
 (17 14)  (711 222)  (711 222)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (712 222)  (712 222)  routing T_13_13.bnl_op_5 <X> T_13_13.lc_trk_g3_5
 (22 14)  (716 222)  (716 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (717 222)  (717 222)  routing T_13_13.sp4_v_b_47 <X> T_13_13.lc_trk_g3_7
 (24 14)  (718 222)  (718 222)  routing T_13_13.sp4_v_b_47 <X> T_13_13.lc_trk_g3_7
 (25 14)  (719 222)  (719 222)  routing T_13_13.bnl_op_6 <X> T_13_13.lc_trk_g3_6
 (0 15)  (694 223)  (694 223)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (13 15)  (707 223)  (707 223)  routing T_13_13.sp4_h_r_8 <X> T_13_13.sp4_h_l_46
 (18 15)  (712 223)  (712 223)  routing T_13_13.bnl_op_5 <X> T_13_13.lc_trk_g3_5
 (22 15)  (716 223)  (716 223)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (719 223)  (719 223)  routing T_13_13.bnl_op_6 <X> T_13_13.lc_trk_g3_6


LogicTile_14_13

 (8 0)  (756 208)  (756 208)  routing T_14_13.sp4_v_b_7 <X> T_14_13.sp4_h_r_1
 (9 0)  (757 208)  (757 208)  routing T_14_13.sp4_v_b_7 <X> T_14_13.sp4_h_r_1
 (10 0)  (758 208)  (758 208)  routing T_14_13.sp4_v_b_7 <X> T_14_13.sp4_h_r_1
 (22 0)  (770 208)  (770 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (773 208)  (773 208)  routing T_14_13.wire_logic_cluster/lc_2/out <X> T_14_13.lc_trk_g0_2
 (27 0)  (775 208)  (775 208)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 208)  (777 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (780 208)  (780 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (783 208)  (783 208)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_0
 (37 0)  (785 208)  (785 208)  LC_0 Logic Functioning bit
 (39 0)  (787 208)  (787 208)  LC_0 Logic Functioning bit
 (40 0)  (788 208)  (788 208)  LC_0 Logic Functioning bit
 (41 0)  (789 208)  (789 208)  LC_0 Logic Functioning bit
 (42 0)  (790 208)  (790 208)  LC_0 Logic Functioning bit
 (21 1)  (769 209)  (769 209)  routing T_14_13.sp4_r_v_b_32 <X> T_14_13.lc_trk_g0_3
 (22 1)  (770 209)  (770 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (775 209)  (775 209)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (776 209)  (776 209)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 209)  (777 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (779 209)  (779 209)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (780 209)  (780 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (781 209)  (781 209)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_0
 (34 1)  (782 209)  (782 209)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_0
 (38 1)  (786 209)  (786 209)  LC_0 Logic Functioning bit
 (40 1)  (788 209)  (788 209)  LC_0 Logic Functioning bit
 (41 1)  (789 209)  (789 209)  LC_0 Logic Functioning bit
 (42 1)  (790 209)  (790 209)  LC_0 Logic Functioning bit
 (0 2)  (748 210)  (748 210)  routing T_14_13.glb_netwk_7 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (749 210)  (749 210)  routing T_14_13.glb_netwk_7 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (750 210)  (750 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (773 210)  (773 210)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g0_6
 (28 2)  (776 210)  (776 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 210)  (777 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 210)  (778 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 210)  (780 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (786 210)  (786 210)  LC_1 Logic Functioning bit
 (39 2)  (787 210)  (787 210)  LC_1 Logic Functioning bit
 (40 2)  (788 210)  (788 210)  LC_1 Logic Functioning bit
 (41 2)  (789 210)  (789 210)  LC_1 Logic Functioning bit
 (42 2)  (790 210)  (790 210)  LC_1 Logic Functioning bit
 (43 2)  (791 210)  (791 210)  LC_1 Logic Functioning bit
 (50 2)  (798 210)  (798 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (748 211)  (748 211)  routing T_14_13.glb_netwk_7 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (22 3)  (770 211)  (770 211)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (778 211)  (778 211)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (779 211)  (779 211)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (38 3)  (786 211)  (786 211)  LC_1 Logic Functioning bit
 (39 3)  (787 211)  (787 211)  LC_1 Logic Functioning bit
 (40 3)  (788 211)  (788 211)  LC_1 Logic Functioning bit
 (41 3)  (789 211)  (789 211)  LC_1 Logic Functioning bit
 (42 3)  (790 211)  (790 211)  LC_1 Logic Functioning bit
 (43 3)  (791 211)  (791 211)  LC_1 Logic Functioning bit
 (8 4)  (756 212)  (756 212)  routing T_14_13.sp4_v_b_4 <X> T_14_13.sp4_h_r_4
 (9 4)  (757 212)  (757 212)  routing T_14_13.sp4_v_b_4 <X> T_14_13.sp4_h_r_4
 (12 4)  (760 212)  (760 212)  routing T_14_13.sp4_v_b_11 <X> T_14_13.sp4_h_r_5
 (14 4)  (762 212)  (762 212)  routing T_14_13.sp4_v_b_0 <X> T_14_13.lc_trk_g1_0
 (21 4)  (769 212)  (769 212)  routing T_14_13.sp4_v_b_11 <X> T_14_13.lc_trk_g1_3
 (22 4)  (770 212)  (770 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (771 212)  (771 212)  routing T_14_13.sp4_v_b_11 <X> T_14_13.lc_trk_g1_3
 (26 4)  (774 212)  (774 212)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (775 212)  (775 212)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 212)  (777 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 212)  (778 212)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (780 212)  (780 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 212)  (781 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (782 212)  (782 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (783 212)  (783 212)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.input_2_2
 (39 4)  (787 212)  (787 212)  LC_2 Logic Functioning bit
 (40 4)  (788 212)  (788 212)  LC_2 Logic Functioning bit
 (42 4)  (790 212)  (790 212)  LC_2 Logic Functioning bit
 (4 5)  (752 213)  (752 213)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_h_r_3
 (6 5)  (754 213)  (754 213)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_h_r_3
 (11 5)  (759 213)  (759 213)  routing T_14_13.sp4_v_b_11 <X> T_14_13.sp4_h_r_5
 (13 5)  (761 213)  (761 213)  routing T_14_13.sp4_v_b_11 <X> T_14_13.sp4_h_r_5
 (16 5)  (764 213)  (764 213)  routing T_14_13.sp4_v_b_0 <X> T_14_13.lc_trk_g1_0
 (17 5)  (765 213)  (765 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (769 213)  (769 213)  routing T_14_13.sp4_v_b_11 <X> T_14_13.lc_trk_g1_3
 (26 5)  (774 213)  (774 213)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 213)  (777 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 213)  (778 213)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (779 213)  (779 213)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (780 213)  (780 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (782 213)  (782 213)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.input_2_2
 (38 5)  (786 213)  (786 213)  LC_2 Logic Functioning bit
 (39 5)  (787 213)  (787 213)  LC_2 Logic Functioning bit
 (40 5)  (788 213)  (788 213)  LC_2 Logic Functioning bit
 (41 5)  (789 213)  (789 213)  LC_2 Logic Functioning bit
 (42 5)  (790 213)  (790 213)  LC_2 Logic Functioning bit
 (43 5)  (791 213)  (791 213)  LC_2 Logic Functioning bit
 (17 6)  (765 214)  (765 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (766 214)  (766 214)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g1_5
 (25 6)  (773 214)  (773 214)  routing T_14_13.sp4_h_r_14 <X> T_14_13.lc_trk_g1_6
 (26 6)  (774 214)  (774 214)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (775 214)  (775 214)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (776 214)  (776 214)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 214)  (777 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 214)  (780 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (782 214)  (782 214)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (784 214)  (784 214)  LC_3 Logic Functioning bit
 (38 6)  (786 214)  (786 214)  LC_3 Logic Functioning bit
 (41 6)  (789 214)  (789 214)  LC_3 Logic Functioning bit
 (43 6)  (791 214)  (791 214)  LC_3 Logic Functioning bit
 (22 7)  (770 215)  (770 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (771 215)  (771 215)  routing T_14_13.sp4_h_r_14 <X> T_14_13.lc_trk_g1_6
 (24 7)  (772 215)  (772 215)  routing T_14_13.sp4_h_r_14 <X> T_14_13.lc_trk_g1_6
 (26 7)  (774 215)  (774 215)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (775 215)  (775 215)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (776 215)  (776 215)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 215)  (777 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (779 215)  (779 215)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (785 215)  (785 215)  LC_3 Logic Functioning bit
 (39 7)  (787 215)  (787 215)  LC_3 Logic Functioning bit
 (41 7)  (789 215)  (789 215)  LC_3 Logic Functioning bit
 (43 7)  (791 215)  (791 215)  LC_3 Logic Functioning bit
 (6 8)  (754 216)  (754 216)  routing T_14_13.sp4_v_t_38 <X> T_14_13.sp4_v_b_6
 (10 8)  (758 216)  (758 216)  routing T_14_13.sp4_v_t_39 <X> T_14_13.sp4_h_r_7
 (12 8)  (760 216)  (760 216)  routing T_14_13.sp4_v_t_45 <X> T_14_13.sp4_h_r_8
 (14 8)  (762 216)  (762 216)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g2_0
 (21 8)  (769 216)  (769 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (22 8)  (770 216)  (770 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (771 216)  (771 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (24 8)  (772 216)  (772 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (31 8)  (779 216)  (779 216)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 216)  (780 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 216)  (781 216)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (784 216)  (784 216)  LC_4 Logic Functioning bit
 (37 8)  (785 216)  (785 216)  LC_4 Logic Functioning bit
 (39 8)  (787 216)  (787 216)  LC_4 Logic Functioning bit
 (43 8)  (791 216)  (791 216)  LC_4 Logic Functioning bit
 (48 8)  (796 216)  (796 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (798 216)  (798 216)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (753 217)  (753 217)  routing T_14_13.sp4_v_t_38 <X> T_14_13.sp4_v_b_6
 (14 9)  (762 217)  (762 217)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g2_0
 (16 9)  (764 217)  (764 217)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g2_0
 (17 9)  (765 217)  (765 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (19 9)  (767 217)  (767 217)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (21 9)  (769 217)  (769 217)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (26 9)  (774 217)  (774 217)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (775 217)  (775 217)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (776 217)  (776 217)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 217)  (777 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (784 217)  (784 217)  LC_4 Logic Functioning bit
 (37 9)  (785 217)  (785 217)  LC_4 Logic Functioning bit
 (38 9)  (786 217)  (786 217)  LC_4 Logic Functioning bit
 (42 9)  (790 217)  (790 217)  LC_4 Logic Functioning bit
 (14 10)  (762 218)  (762 218)  routing T_14_13.sp4_v_b_36 <X> T_14_13.lc_trk_g2_4
 (17 10)  (765 218)  (765 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (766 218)  (766 218)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g2_5
 (22 10)  (770 218)  (770 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (773 218)  (773 218)  routing T_14_13.rgt_op_6 <X> T_14_13.lc_trk_g2_6
 (26 10)  (774 218)  (774 218)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (776 218)  (776 218)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 218)  (777 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 218)  (778 218)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 218)  (780 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 218)  (781 218)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (783 218)  (783 218)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_5
 (37 10)  (785 218)  (785 218)  LC_5 Logic Functioning bit
 (38 10)  (786 218)  (786 218)  LC_5 Logic Functioning bit
 (41 10)  (789 218)  (789 218)  LC_5 Logic Functioning bit
 (43 10)  (791 218)  (791 218)  LC_5 Logic Functioning bit
 (45 10)  (793 218)  (793 218)  LC_5 Logic Functioning bit
 (14 11)  (762 219)  (762 219)  routing T_14_13.sp4_v_b_36 <X> T_14_13.lc_trk_g2_4
 (16 11)  (764 219)  (764 219)  routing T_14_13.sp4_v_b_36 <X> T_14_13.lc_trk_g2_4
 (17 11)  (765 219)  (765 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (769 219)  (769 219)  routing T_14_13.sp4_r_v_b_39 <X> T_14_13.lc_trk_g2_7
 (22 11)  (770 219)  (770 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (772 219)  (772 219)  routing T_14_13.rgt_op_6 <X> T_14_13.lc_trk_g2_6
 (28 11)  (776 219)  (776 219)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 219)  (777 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (780 219)  (780 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (781 219)  (781 219)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_5
 (35 11)  (783 219)  (783 219)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_5
 (37 11)  (785 219)  (785 219)  LC_5 Logic Functioning bit
 (39 11)  (787 219)  (787 219)  LC_5 Logic Functioning bit
 (40 11)  (788 219)  (788 219)  LC_5 Logic Functioning bit
 (43 11)  (791 219)  (791 219)  LC_5 Logic Functioning bit
 (44 11)  (792 219)  (792 219)  LC_5 Logic Functioning bit
 (5 12)  (753 220)  (753 220)  routing T_14_13.sp4_v_b_9 <X> T_14_13.sp4_h_r_9
 (15 12)  (763 220)  (763 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (16 12)  (764 220)  (764 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (17 12)  (765 220)  (765 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (766 220)  (766 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (22 12)  (770 220)  (770 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (771 220)  (771 220)  routing T_14_13.sp4_v_t_30 <X> T_14_13.lc_trk_g3_3
 (24 12)  (772 220)  (772 220)  routing T_14_13.sp4_v_t_30 <X> T_14_13.lc_trk_g3_3
 (26 12)  (774 220)  (774 220)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (776 220)  (776 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 220)  (777 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 220)  (778 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (780 220)  (780 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 220)  (781 220)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 220)  (783 220)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_6
 (38 12)  (786 220)  (786 220)  LC_6 Logic Functioning bit
 (43 12)  (791 220)  (791 220)  LC_6 Logic Functioning bit
 (45 12)  (793 220)  (793 220)  LC_6 Logic Functioning bit
 (6 13)  (754 221)  (754 221)  routing T_14_13.sp4_v_b_9 <X> T_14_13.sp4_h_r_9
 (22 13)  (770 221)  (770 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (773 221)  (773 221)  routing T_14_13.sp4_r_v_b_42 <X> T_14_13.lc_trk_g3_2
 (26 13)  (774 221)  (774 221)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 221)  (777 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 221)  (778 221)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (779 221)  (779 221)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (780 221)  (780 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (781 221)  (781 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_6
 (34 13)  (782 221)  (782 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_6
 (35 13)  (783 221)  (783 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_6
 (37 13)  (785 221)  (785 221)  LC_6 Logic Functioning bit
 (38 13)  (786 221)  (786 221)  LC_6 Logic Functioning bit
 (39 13)  (787 221)  (787 221)  LC_6 Logic Functioning bit
 (40 13)  (788 221)  (788 221)  LC_6 Logic Functioning bit
 (42 13)  (790 221)  (790 221)  LC_6 Logic Functioning bit
 (43 13)  (791 221)  (791 221)  LC_6 Logic Functioning bit
 (44 13)  (792 221)  (792 221)  LC_6 Logic Functioning bit
 (0 14)  (748 222)  (748 222)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 222)  (749 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (764 222)  (764 222)  routing T_14_13.sp4_v_b_37 <X> T_14_13.lc_trk_g3_5
 (17 14)  (765 222)  (765 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (766 222)  (766 222)  routing T_14_13.sp4_v_b_37 <X> T_14_13.lc_trk_g3_5
 (22 14)  (770 222)  (770 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (771 222)  (771 222)  routing T_14_13.sp4_v_b_47 <X> T_14_13.lc_trk_g3_7
 (24 14)  (772 222)  (772 222)  routing T_14_13.sp4_v_b_47 <X> T_14_13.lc_trk_g3_7
 (25 14)  (773 222)  (773 222)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g3_6
 (0 15)  (748 223)  (748 223)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (11 15)  (759 223)  (759 223)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_h_l_46
 (18 15)  (766 223)  (766 223)  routing T_14_13.sp4_v_b_37 <X> T_14_13.lc_trk_g3_5
 (22 15)  (770 223)  (770 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_13

 (8 0)  (810 208)  (810 208)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_h_r_1
 (21 0)  (823 208)  (823 208)  routing T_15_13.sp4_h_r_11 <X> T_15_13.lc_trk_g0_3
 (22 0)  (824 208)  (824 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (825 208)  (825 208)  routing T_15_13.sp4_h_r_11 <X> T_15_13.lc_trk_g0_3
 (24 0)  (826 208)  (826 208)  routing T_15_13.sp4_h_r_11 <X> T_15_13.lc_trk_g0_3
 (29 0)  (831 208)  (831 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (834 208)  (834 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (838 208)  (838 208)  LC_0 Logic Functioning bit
 (37 0)  (839 208)  (839 208)  LC_0 Logic Functioning bit
 (38 0)  (840 208)  (840 208)  LC_0 Logic Functioning bit
 (39 0)  (841 208)  (841 208)  LC_0 Logic Functioning bit
 (44 0)  (846 208)  (846 208)  LC_0 Logic Functioning bit
 (48 0)  (850 208)  (850 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (30 1)  (832 209)  (832 209)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (40 1)  (842 209)  (842 209)  LC_0 Logic Functioning bit
 (41 1)  (843 209)  (843 209)  LC_0 Logic Functioning bit
 (42 1)  (844 209)  (844 209)  LC_0 Logic Functioning bit
 (43 1)  (845 209)  (845 209)  LC_0 Logic Functioning bit
 (49 1)  (851 209)  (851 209)  Carry_In_Mux bit 

 (32 2)  (834 210)  (834 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (838 210)  (838 210)  LC_1 Logic Functioning bit
 (39 2)  (841 210)  (841 210)  LC_1 Logic Functioning bit
 (41 2)  (843 210)  (843 210)  LC_1 Logic Functioning bit
 (42 2)  (844 210)  (844 210)  LC_1 Logic Functioning bit
 (44 2)  (846 210)  (846 210)  LC_1 Logic Functioning bit
 (48 2)  (850 210)  (850 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (8 3)  (810 211)  (810 211)  routing T_15_13.sp4_h_r_7 <X> T_15_13.sp4_v_t_36
 (9 3)  (811 211)  (811 211)  routing T_15_13.sp4_h_r_7 <X> T_15_13.sp4_v_t_36
 (10 3)  (812 211)  (812 211)  routing T_15_13.sp4_h_r_7 <X> T_15_13.sp4_v_t_36
 (22 3)  (824 211)  (824 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (826 211)  (826 211)  routing T_15_13.top_op_6 <X> T_15_13.lc_trk_g0_6
 (25 3)  (827 211)  (827 211)  routing T_15_13.top_op_6 <X> T_15_13.lc_trk_g0_6
 (32 3)  (834 211)  (834 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (836 211)  (836 211)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.input_2_1
 (35 3)  (837 211)  (837 211)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.input_2_1
 (37 3)  (839 211)  (839 211)  LC_1 Logic Functioning bit
 (38 3)  (840 211)  (840 211)  LC_1 Logic Functioning bit
 (40 3)  (842 211)  (842 211)  LC_1 Logic Functioning bit
 (43 3)  (845 211)  (845 211)  LC_1 Logic Functioning bit
 (14 4)  (816 212)  (816 212)  routing T_15_13.sp4_h_l_5 <X> T_15_13.lc_trk_g1_0
 (22 4)  (824 212)  (824 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (32 4)  (834 212)  (834 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (839 212)  (839 212)  LC_2 Logic Functioning bit
 (39 4)  (841 212)  (841 212)  LC_2 Logic Functioning bit
 (41 4)  (843 212)  (843 212)  LC_2 Logic Functioning bit
 (43 4)  (845 212)  (845 212)  LC_2 Logic Functioning bit
 (48 4)  (850 212)  (850 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (4 5)  (806 213)  (806 213)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_r_3
 (14 5)  (816 213)  (816 213)  routing T_15_13.sp4_h_l_5 <X> T_15_13.lc_trk_g1_0
 (15 5)  (817 213)  (817 213)  routing T_15_13.sp4_h_l_5 <X> T_15_13.lc_trk_g1_0
 (16 5)  (818 213)  (818 213)  routing T_15_13.sp4_h_l_5 <X> T_15_13.lc_trk_g1_0
 (17 5)  (819 213)  (819 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (824 213)  (824 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (828 213)  (828 213)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (829 213)  (829 213)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 213)  (831 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (838 213)  (838 213)  LC_2 Logic Functioning bit
 (38 5)  (840 213)  (840 213)  LC_2 Logic Functioning bit
 (40 5)  (842 213)  (842 213)  LC_2 Logic Functioning bit
 (42 5)  (844 213)  (844 213)  LC_2 Logic Functioning bit
 (11 6)  (813 214)  (813 214)  routing T_15_13.sp4_v_b_9 <X> T_15_13.sp4_v_t_40
 (13 6)  (815 214)  (815 214)  routing T_15_13.sp4_v_b_9 <X> T_15_13.sp4_v_t_40
 (15 6)  (817 214)  (817 214)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (819 214)  (819 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (827 214)  (827 214)  routing T_15_13.bnr_op_6 <X> T_15_13.lc_trk_g1_6
 (27 6)  (829 214)  (829 214)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 214)  (831 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 214)  (832 214)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (833 214)  (833 214)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 214)  (834 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (838 214)  (838 214)  LC_3 Logic Functioning bit
 (37 6)  (839 214)  (839 214)  LC_3 Logic Functioning bit
 (38 6)  (840 214)  (840 214)  LC_3 Logic Functioning bit
 (39 6)  (841 214)  (841 214)  LC_3 Logic Functioning bit
 (41 6)  (843 214)  (843 214)  LC_3 Logic Functioning bit
 (43 6)  (845 214)  (845 214)  LC_3 Logic Functioning bit
 (18 7)  (820 215)  (820 215)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g1_5
 (22 7)  (824 215)  (824 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (827 215)  (827 215)  routing T_15_13.bnr_op_6 <X> T_15_13.lc_trk_g1_6
 (27 7)  (829 215)  (829 215)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 215)  (831 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (833 215)  (833 215)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (838 215)  (838 215)  LC_3 Logic Functioning bit
 (38 7)  (840 215)  (840 215)  LC_3 Logic Functioning bit
 (16 8)  (818 216)  (818 216)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g2_1
 (17 8)  (819 216)  (819 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (820 216)  (820 216)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g2_1
 (36 8)  (838 216)  (838 216)  LC_4 Logic Functioning bit
 (37 8)  (839 216)  (839 216)  LC_4 Logic Functioning bit
 (38 8)  (840 216)  (840 216)  LC_4 Logic Functioning bit
 (39 8)  (841 216)  (841 216)  LC_4 Logic Functioning bit
 (40 8)  (842 216)  (842 216)  LC_4 Logic Functioning bit
 (41 8)  (843 216)  (843 216)  LC_4 Logic Functioning bit
 (42 8)  (844 216)  (844 216)  LC_4 Logic Functioning bit
 (43 8)  (845 216)  (845 216)  LC_4 Logic Functioning bit
 (46 8)  (848 216)  (848 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (817 217)  (817 217)  routing T_15_13.sp4_v_t_29 <X> T_15_13.lc_trk_g2_0
 (16 9)  (818 217)  (818 217)  routing T_15_13.sp4_v_t_29 <X> T_15_13.lc_trk_g2_0
 (17 9)  (819 217)  (819 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (820 217)  (820 217)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g2_1
 (36 9)  (838 217)  (838 217)  LC_4 Logic Functioning bit
 (37 9)  (839 217)  (839 217)  LC_4 Logic Functioning bit
 (38 9)  (840 217)  (840 217)  LC_4 Logic Functioning bit
 (39 9)  (841 217)  (841 217)  LC_4 Logic Functioning bit
 (40 9)  (842 217)  (842 217)  LC_4 Logic Functioning bit
 (41 9)  (843 217)  (843 217)  LC_4 Logic Functioning bit
 (42 9)  (844 217)  (844 217)  LC_4 Logic Functioning bit
 (43 9)  (845 217)  (845 217)  LC_4 Logic Functioning bit
 (46 9)  (848 217)  (848 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (849 217)  (849 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (853 217)  (853 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (807 218)  (807 218)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_h_l_43
 (14 10)  (816 218)  (816 218)  routing T_15_13.sp4_v_t_17 <X> T_15_13.lc_trk_g2_4
 (26 10)  (828 218)  (828 218)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (830 218)  (830 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 218)  (831 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 218)  (832 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (834 218)  (834 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 218)  (835 218)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (41 10)  (843 218)  (843 218)  LC_5 Logic Functioning bit
 (43 10)  (845 218)  (845 218)  LC_5 Logic Functioning bit
 (4 11)  (806 219)  (806 219)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_h_l_43
 (6 11)  (808 219)  (808 219)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_h_l_43
 (8 11)  (810 219)  (810 219)  routing T_15_13.sp4_h_r_7 <X> T_15_13.sp4_v_t_42
 (9 11)  (811 219)  (811 219)  routing T_15_13.sp4_h_r_7 <X> T_15_13.sp4_v_t_42
 (16 11)  (818 219)  (818 219)  routing T_15_13.sp4_v_t_17 <X> T_15_13.lc_trk_g2_4
 (17 11)  (819 219)  (819 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (828 219)  (828 219)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (829 219)  (829 219)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 219)  (831 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (838 219)  (838 219)  LC_5 Logic Functioning bit
 (37 11)  (839 219)  (839 219)  LC_5 Logic Functioning bit
 (38 11)  (840 219)  (840 219)  LC_5 Logic Functioning bit
 (39 11)  (841 219)  (841 219)  LC_5 Logic Functioning bit
 (40 11)  (842 219)  (842 219)  LC_5 Logic Functioning bit
 (42 11)  (844 219)  (844 219)  LC_5 Logic Functioning bit
 (52 11)  (854 219)  (854 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (25 12)  (827 220)  (827 220)  routing T_15_13.sp12_v_t_1 <X> T_15_13.lc_trk_g3_2
 (32 12)  (834 220)  (834 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 220)  (835 220)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (836 220)  (836 220)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (837 220)  (837 220)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_6
 (37 12)  (839 220)  (839 220)  LC_6 Logic Functioning bit
 (38 12)  (840 220)  (840 220)  LC_6 Logic Functioning bit
 (39 12)  (841 220)  (841 220)  LC_6 Logic Functioning bit
 (43 12)  (845 220)  (845 220)  LC_6 Logic Functioning bit
 (22 13)  (824 221)  (824 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (826 221)  (826 221)  routing T_15_13.sp12_v_t_1 <X> T_15_13.lc_trk_g3_2
 (25 13)  (827 221)  (827 221)  routing T_15_13.sp12_v_t_1 <X> T_15_13.lc_trk_g3_2
 (28 13)  (830 221)  (830 221)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 221)  (831 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (833 221)  (833 221)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (834 221)  (834 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (835 221)  (835 221)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_6
 (36 13)  (838 221)  (838 221)  LC_6 Logic Functioning bit
 (38 13)  (840 221)  (840 221)  LC_6 Logic Functioning bit
 (39 13)  (841 221)  (841 221)  LC_6 Logic Functioning bit
 (42 13)  (844 221)  (844 221)  LC_6 Logic Functioning bit
 (6 14)  (808 222)  (808 222)  routing T_15_13.sp4_v_b_6 <X> T_15_13.sp4_v_t_44
 (28 14)  (830 222)  (830 222)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 222)  (831 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 222)  (832 222)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (834 222)  (834 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 222)  (835 222)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (41 14)  (843 222)  (843 222)  LC_7 Logic Functioning bit
 (43 14)  (845 222)  (845 222)  LC_7 Logic Functioning bit
 (5 15)  (807 223)  (807 223)  routing T_15_13.sp4_v_b_6 <X> T_15_13.sp4_v_t_44
 (28 15)  (830 223)  (830 223)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 223)  (831 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (838 223)  (838 223)  LC_7 Logic Functioning bit
 (37 15)  (839 223)  (839 223)  LC_7 Logic Functioning bit
 (38 15)  (840 223)  (840 223)  LC_7 Logic Functioning bit
 (39 15)  (841 223)  (841 223)  LC_7 Logic Functioning bit
 (40 15)  (842 223)  (842 223)  LC_7 Logic Functioning bit
 (42 15)  (844 223)  (844 223)  LC_7 Logic Functioning bit
 (52 15)  (854 223)  (854 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_13

 (17 0)  (873 208)  (873 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (881 208)  (881 208)  routing T_16_13.wire_logic_cluster/lc_2/out <X> T_16_13.lc_trk_g0_2
 (26 0)  (882 208)  (882 208)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (883 208)  (883 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (884 208)  (884 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 208)  (885 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 208)  (886 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (888 208)  (888 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 208)  (889 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (890 208)  (890 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (891 208)  (891 208)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.input_2_0
 (36 0)  (892 208)  (892 208)  LC_0 Logic Functioning bit
 (38 0)  (894 208)  (894 208)  LC_0 Logic Functioning bit
 (40 0)  (896 208)  (896 208)  LC_0 Logic Functioning bit
 (41 0)  (897 208)  (897 208)  LC_0 Logic Functioning bit
 (43 0)  (899 208)  (899 208)  LC_0 Logic Functioning bit
 (18 1)  (874 209)  (874 209)  routing T_16_13.sp4_r_v_b_34 <X> T_16_13.lc_trk_g0_1
 (22 1)  (878 209)  (878 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (882 209)  (882 209)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (883 209)  (883 209)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 209)  (885 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (888 209)  (888 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (889 209)  (889 209)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.input_2_0
 (34 1)  (890 209)  (890 209)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.input_2_0
 (39 1)  (895 209)  (895 209)  LC_0 Logic Functioning bit
 (40 1)  (896 209)  (896 209)  LC_0 Logic Functioning bit
 (41 1)  (897 209)  (897 209)  LC_0 Logic Functioning bit
 (43 1)  (899 209)  (899 209)  LC_0 Logic Functioning bit
 (0 2)  (856 210)  (856 210)  routing T_16_13.glb_netwk_7 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (857 210)  (857 210)  routing T_16_13.glb_netwk_7 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (858 210)  (858 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (873 210)  (873 210)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (874 210)  (874 210)  routing T_16_13.wire_logic_cluster/lc_5/out <X> T_16_13.lc_trk_g0_5
 (28 2)  (884 210)  (884 210)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 210)  (885 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 210)  (886 210)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (888 210)  (888 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (892 210)  (892 210)  LC_1 Logic Functioning bit
 (37 2)  (893 210)  (893 210)  LC_1 Logic Functioning bit
 (50 2)  (906 210)  (906 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (856 211)  (856 211)  routing T_16_13.glb_netwk_7 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (31 3)  (887 211)  (887 211)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (892 211)  (892 211)  LC_1 Logic Functioning bit
 (37 3)  (893 211)  (893 211)  LC_1 Logic Functioning bit
 (26 4)  (882 212)  (882 212)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (885 212)  (885 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 212)  (886 212)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (887 212)  (887 212)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 212)  (888 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 212)  (889 212)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (890 212)  (890 212)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (891 212)  (891 212)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_2
 (36 4)  (892 212)  (892 212)  LC_2 Logic Functioning bit
 (38 4)  (894 212)  (894 212)  LC_2 Logic Functioning bit
 (40 4)  (896 212)  (896 212)  LC_2 Logic Functioning bit
 (41 4)  (897 212)  (897 212)  LC_2 Logic Functioning bit
 (43 4)  (899 212)  (899 212)  LC_2 Logic Functioning bit
 (14 5)  (870 213)  (870 213)  routing T_16_13.sp12_h_r_16 <X> T_16_13.lc_trk_g1_0
 (16 5)  (872 213)  (872 213)  routing T_16_13.sp12_h_r_16 <X> T_16_13.lc_trk_g1_0
 (17 5)  (873 213)  (873 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (882 213)  (882 213)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (884 213)  (884 213)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 213)  (885 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (887 213)  (887 213)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (888 213)  (888 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (889 213)  (889 213)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_2
 (34 5)  (890 213)  (890 213)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_2
 (35 5)  (891 213)  (891 213)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_2
 (39 5)  (895 213)  (895 213)  LC_2 Logic Functioning bit
 (40 5)  (896 213)  (896 213)  LC_2 Logic Functioning bit
 (41 5)  (897 213)  (897 213)  LC_2 Logic Functioning bit
 (43 5)  (899 213)  (899 213)  LC_2 Logic Functioning bit
 (13 6)  (869 214)  (869 214)  routing T_16_13.sp4_v_b_5 <X> T_16_13.sp4_v_t_40
 (21 6)  (877 214)  (877 214)  routing T_16_13.wire_logic_cluster/lc_7/out <X> T_16_13.lc_trk_g1_7
 (22 6)  (878 214)  (878 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (881 214)  (881 214)  routing T_16_13.wire_logic_cluster/lc_6/out <X> T_16_13.lc_trk_g1_6
 (26 6)  (882 214)  (882 214)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (883 214)  (883 214)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 214)  (885 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 214)  (886 214)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (35 6)  (891 214)  (891 214)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.input_2_3
 (36 6)  (892 214)  (892 214)  LC_3 Logic Functioning bit
 (38 6)  (894 214)  (894 214)  LC_3 Logic Functioning bit
 (41 6)  (897 214)  (897 214)  LC_3 Logic Functioning bit
 (43 6)  (899 214)  (899 214)  LC_3 Logic Functioning bit
 (3 7)  (859 215)  (859 215)  routing T_16_13.sp12_h_l_23 <X> T_16_13.sp12_v_t_23
 (17 7)  (873 215)  (873 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (878 215)  (878 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (882 215)  (882 215)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (883 215)  (883 215)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 215)  (885 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 215)  (886 215)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (888 215)  (888 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (889 215)  (889 215)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.input_2_3
 (37 7)  (893 215)  (893 215)  LC_3 Logic Functioning bit
 (38 7)  (894 215)  (894 215)  LC_3 Logic Functioning bit
 (41 7)  (897 215)  (897 215)  LC_3 Logic Functioning bit
 (42 7)  (898 215)  (898 215)  LC_3 Logic Functioning bit
 (5 8)  (861 216)  (861 216)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_h_r_6
 (14 8)  (870 216)  (870 216)  routing T_16_13.sp4_h_l_21 <X> T_16_13.lc_trk_g2_0
 (22 8)  (878 216)  (878 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (879 216)  (879 216)  routing T_16_13.sp4_h_r_27 <X> T_16_13.lc_trk_g2_3
 (24 8)  (880 216)  (880 216)  routing T_16_13.sp4_h_r_27 <X> T_16_13.lc_trk_g2_3
 (27 8)  (883 216)  (883 216)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 216)  (885 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 216)  (886 216)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (887 216)  (887 216)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 216)  (888 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (892 216)  (892 216)  LC_4 Logic Functioning bit
 (37 8)  (893 216)  (893 216)  LC_4 Logic Functioning bit
 (39 8)  (895 216)  (895 216)  LC_4 Logic Functioning bit
 (43 8)  (899 216)  (899 216)  LC_4 Logic Functioning bit
 (46 8)  (902 216)  (902 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (906 216)  (906 216)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (860 217)  (860 217)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_h_r_6
 (6 9)  (862 217)  (862 217)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_h_r_6
 (8 9)  (864 217)  (864 217)  routing T_16_13.sp4_h_r_7 <X> T_16_13.sp4_v_b_7
 (15 9)  (871 217)  (871 217)  routing T_16_13.sp4_h_l_21 <X> T_16_13.lc_trk_g2_0
 (16 9)  (872 217)  (872 217)  routing T_16_13.sp4_h_l_21 <X> T_16_13.lc_trk_g2_0
 (17 9)  (873 217)  (873 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (877 217)  (877 217)  routing T_16_13.sp4_h_r_27 <X> T_16_13.lc_trk_g2_3
 (36 9)  (892 217)  (892 217)  LC_4 Logic Functioning bit
 (37 9)  (893 217)  (893 217)  LC_4 Logic Functioning bit
 (39 9)  (895 217)  (895 217)  LC_4 Logic Functioning bit
 (43 9)  (899 217)  (899 217)  LC_4 Logic Functioning bit
 (5 10)  (861 218)  (861 218)  routing T_16_13.sp4_v_b_6 <X> T_16_13.sp4_h_l_43
 (15 10)  (871 218)  (871 218)  routing T_16_13.sp4_h_l_16 <X> T_16_13.lc_trk_g2_5
 (16 10)  (872 218)  (872 218)  routing T_16_13.sp4_h_l_16 <X> T_16_13.lc_trk_g2_5
 (17 10)  (873 218)  (873 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (878 218)  (878 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (881 218)  (881 218)  routing T_16_13.wire_logic_cluster/lc_6/out <X> T_16_13.lc_trk_g2_6
 (26 10)  (882 218)  (882 218)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (883 218)  (883 218)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (884 218)  (884 218)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 218)  (885 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (888 218)  (888 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 218)  (889 218)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (891 218)  (891 218)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_5
 (37 10)  (893 218)  (893 218)  LC_5 Logic Functioning bit
 (38 10)  (894 218)  (894 218)  LC_5 Logic Functioning bit
 (41 10)  (897 218)  (897 218)  LC_5 Logic Functioning bit
 (43 10)  (899 218)  (899 218)  LC_5 Logic Functioning bit
 (45 10)  (901 218)  (901 218)  LC_5 Logic Functioning bit
 (8 11)  (864 219)  (864 219)  routing T_16_13.sp4_h_l_42 <X> T_16_13.sp4_v_t_42
 (17 11)  (873 219)  (873 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (874 219)  (874 219)  routing T_16_13.sp4_h_l_16 <X> T_16_13.lc_trk_g2_5
 (22 11)  (878 219)  (878 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (885 219)  (885 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (886 219)  (886 219)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (888 219)  (888 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (889 219)  (889 219)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_5
 (35 11)  (891 219)  (891 219)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_5
 (37 11)  (893 219)  (893 219)  LC_5 Logic Functioning bit
 (39 11)  (895 219)  (895 219)  LC_5 Logic Functioning bit
 (40 11)  (896 219)  (896 219)  LC_5 Logic Functioning bit
 (43 11)  (899 219)  (899 219)  LC_5 Logic Functioning bit
 (5 12)  (861 220)  (861 220)  routing T_16_13.sp4_h_l_43 <X> T_16_13.sp4_h_r_9
 (6 12)  (862 220)  (862 220)  routing T_16_13.sp4_v_t_43 <X> T_16_13.sp4_v_b_9
 (17 12)  (873 220)  (873 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (878 220)  (878 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (879 220)  (879 220)  routing T_16_13.sp4_v_t_30 <X> T_16_13.lc_trk_g3_3
 (24 12)  (880 220)  (880 220)  routing T_16_13.sp4_v_t_30 <X> T_16_13.lc_trk_g3_3
 (26 12)  (882 220)  (882 220)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (885 220)  (885 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (888 220)  (888 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 220)  (889 220)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (890 220)  (890 220)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (893 220)  (893 220)  LC_6 Logic Functioning bit
 (38 12)  (894 220)  (894 220)  LC_6 Logic Functioning bit
 (41 12)  (897 220)  (897 220)  LC_6 Logic Functioning bit
 (43 12)  (899 220)  (899 220)  LC_6 Logic Functioning bit
 (45 12)  (901 220)  (901 220)  LC_6 Logic Functioning bit
 (4 13)  (860 221)  (860 221)  routing T_16_13.sp4_h_l_43 <X> T_16_13.sp4_h_r_9
 (5 13)  (861 221)  (861 221)  routing T_16_13.sp4_v_t_43 <X> T_16_13.sp4_v_b_9
 (14 13)  (870 221)  (870 221)  routing T_16_13.sp4_r_v_b_40 <X> T_16_13.lc_trk_g3_0
 (17 13)  (873 221)  (873 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (878 221)  (878 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (879 221)  (879 221)  routing T_16_13.sp4_v_b_42 <X> T_16_13.lc_trk_g3_2
 (24 13)  (880 221)  (880 221)  routing T_16_13.sp4_v_b_42 <X> T_16_13.lc_trk_g3_2
 (26 13)  (882 221)  (882 221)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (884 221)  (884 221)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 221)  (885 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (887 221)  (887 221)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (888 221)  (888 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (889 221)  (889 221)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.input_2_6
 (34 13)  (890 221)  (890 221)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.input_2_6
 (37 13)  (893 221)  (893 221)  LC_6 Logic Functioning bit
 (39 13)  (895 221)  (895 221)  LC_6 Logic Functioning bit
 (40 13)  (896 221)  (896 221)  LC_6 Logic Functioning bit
 (43 13)  (899 221)  (899 221)  LC_6 Logic Functioning bit
 (0 14)  (856 222)  (856 222)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 222)  (857 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (869 222)  (869 222)  routing T_16_13.sp4_v_b_11 <X> T_16_13.sp4_v_t_46
 (14 14)  (870 222)  (870 222)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g3_4
 (15 14)  (871 222)  (871 222)  routing T_16_13.sp4_v_t_32 <X> T_16_13.lc_trk_g3_5
 (16 14)  (872 222)  (872 222)  routing T_16_13.sp4_v_t_32 <X> T_16_13.lc_trk_g3_5
 (17 14)  (873 222)  (873 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (878 222)  (878 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (881 222)  (881 222)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g3_6
 (27 14)  (883 222)  (883 222)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 222)  (885 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 222)  (886 222)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (888 222)  (888 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 222)  (889 222)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (890 222)  (890 222)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (893 222)  (893 222)  LC_7 Logic Functioning bit
 (38 14)  (894 222)  (894 222)  LC_7 Logic Functioning bit
 (41 14)  (897 222)  (897 222)  LC_7 Logic Functioning bit
 (43 14)  (899 222)  (899 222)  LC_7 Logic Functioning bit
 (45 14)  (901 222)  (901 222)  LC_7 Logic Functioning bit
 (0 15)  (856 223)  (856 223)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (870 223)  (870 223)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g3_4
 (15 15)  (871 223)  (871 223)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g3_4
 (16 15)  (872 223)  (872 223)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g3_4
 (17 15)  (873 223)  (873 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (877 223)  (877 223)  routing T_16_13.sp4_r_v_b_47 <X> T_16_13.lc_trk_g3_7
 (22 15)  (878 223)  (878 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (879 223)  (879 223)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g3_6
 (24 15)  (880 223)  (880 223)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g3_6
 (26 15)  (882 223)  (882 223)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 223)  (884 223)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 223)  (885 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (886 223)  (886 223)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (888 223)  (888 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (890 223)  (890 223)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.input_2_7
 (36 15)  (892 223)  (892 223)  LC_7 Logic Functioning bit
 (39 15)  (895 223)  (895 223)  LC_7 Logic Functioning bit
 (41 15)  (897 223)  (897 223)  LC_7 Logic Functioning bit
 (43 15)  (899 223)  (899 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (15 0)  (925 208)  (925 208)  routing T_17_13.sp4_v_b_17 <X> T_17_13.lc_trk_g0_1
 (16 0)  (926 208)  (926 208)  routing T_17_13.sp4_v_b_17 <X> T_17_13.lc_trk_g0_1
 (17 0)  (927 208)  (927 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (931 208)  (931 208)  routing T_17_13.sp4_v_b_11 <X> T_17_13.lc_trk_g0_3
 (22 0)  (932 208)  (932 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (933 208)  (933 208)  routing T_17_13.sp4_v_b_11 <X> T_17_13.lc_trk_g0_3
 (25 0)  (935 208)  (935 208)  routing T_17_13.wire_logic_cluster/lc_2/out <X> T_17_13.lc_trk_g0_2
 (26 0)  (936 208)  (936 208)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (937 208)  (937 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 208)  (938 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 208)  (939 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 208)  (940 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (942 208)  (942 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 208)  (943 208)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (944 208)  (944 208)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (945 208)  (945 208)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.input_2_0
 (36 0)  (946 208)  (946 208)  LC_0 Logic Functioning bit
 (37 0)  (947 208)  (947 208)  LC_0 Logic Functioning bit
 (40 0)  (950 208)  (950 208)  LC_0 Logic Functioning bit
 (41 0)  (951 208)  (951 208)  LC_0 Logic Functioning bit
 (42 0)  (952 208)  (952 208)  LC_0 Logic Functioning bit
 (43 0)  (953 208)  (953 208)  LC_0 Logic Functioning bit
 (21 1)  (931 209)  (931 209)  routing T_17_13.sp4_v_b_11 <X> T_17_13.lc_trk_g0_3
 (22 1)  (932 209)  (932 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (938 209)  (938 209)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 209)  (939 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (942 209)  (942 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (944 209)  (944 209)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.input_2_0
 (35 1)  (945 209)  (945 209)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.input_2_0
 (37 1)  (947 209)  (947 209)  LC_0 Logic Functioning bit
 (40 1)  (950 209)  (950 209)  LC_0 Logic Functioning bit
 (42 1)  (952 209)  (952 209)  LC_0 Logic Functioning bit
 (0 2)  (910 210)  (910 210)  routing T_17_13.glb_netwk_7 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (911 210)  (911 210)  routing T_17_13.glb_netwk_7 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (912 210)  (912 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (914 210)  (914 210)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_v_t_37
 (6 2)  (916 210)  (916 210)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_v_t_37
 (9 2)  (919 210)  (919 210)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_h_l_36
 (10 2)  (920 210)  (920 210)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_h_l_36
 (11 2)  (921 210)  (921 210)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_v_t_39
 (12 2)  (922 210)  (922 210)  routing T_17_13.sp4_v_b_2 <X> T_17_13.sp4_h_l_39
 (13 2)  (923 210)  (923 210)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_v_t_39
 (32 2)  (942 210)  (942 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (946 210)  (946 210)  LC_1 Logic Functioning bit
 (37 2)  (947 210)  (947 210)  LC_1 Logic Functioning bit
 (46 2)  (956 210)  (956 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (960 210)  (960 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (910 211)  (910 211)  routing T_17_13.glb_netwk_7 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (12 3)  (922 211)  (922 211)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_v_t_39
 (26 3)  (936 211)  (936 211)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 211)  (939 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (941 211)  (941 211)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (946 211)  (946 211)  LC_1 Logic Functioning bit
 (37 3)  (947 211)  (947 211)  LC_1 Logic Functioning bit
 (14 4)  (924 212)  (924 212)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g1_0
 (15 4)  (925 212)  (925 212)  routing T_17_13.sp4_v_b_17 <X> T_17_13.lc_trk_g1_1
 (16 4)  (926 212)  (926 212)  routing T_17_13.sp4_v_b_17 <X> T_17_13.lc_trk_g1_1
 (17 4)  (927 212)  (927 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (936 212)  (936 212)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (938 212)  (938 212)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 212)  (939 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (940 212)  (940 212)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (942 212)  (942 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (944 212)  (944 212)  routing T_17_13.lc_trk_g1_0 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (945 212)  (945 212)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_2
 (36 4)  (946 212)  (946 212)  LC_2 Logic Functioning bit
 (38 4)  (948 212)  (948 212)  LC_2 Logic Functioning bit
 (40 4)  (950 212)  (950 212)  LC_2 Logic Functioning bit
 (41 4)  (951 212)  (951 212)  LC_2 Logic Functioning bit
 (43 4)  (953 212)  (953 212)  LC_2 Logic Functioning bit
 (15 5)  (925 213)  (925 213)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g1_0
 (16 5)  (926 213)  (926 213)  routing T_17_13.sp4_h_r_8 <X> T_17_13.lc_trk_g1_0
 (17 5)  (927 213)  (927 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (936 213)  (936 213)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (938 213)  (938 213)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 213)  (939 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (942 213)  (942 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (943 213)  (943 213)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_2
 (34 5)  (944 213)  (944 213)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_2
 (35 5)  (945 213)  (945 213)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_2
 (39 5)  (949 213)  (949 213)  LC_2 Logic Functioning bit
 (40 5)  (950 213)  (950 213)  LC_2 Logic Functioning bit
 (41 5)  (951 213)  (951 213)  LC_2 Logic Functioning bit
 (43 5)  (953 213)  (953 213)  LC_2 Logic Functioning bit
 (5 6)  (915 214)  (915 214)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_h_l_38
 (11 6)  (921 214)  (921 214)  routing T_17_13.sp4_h_l_37 <X> T_17_13.sp4_v_t_40
 (16 6)  (926 214)  (926 214)  routing T_17_13.sp12_h_r_13 <X> T_17_13.lc_trk_g1_5
 (17 6)  (927 214)  (927 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (931 214)  (931 214)  routing T_17_13.wire_logic_cluster/lc_7/out <X> T_17_13.lc_trk_g1_7
 (22 6)  (932 214)  (932 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (936 214)  (936 214)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (938 214)  (938 214)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 214)  (939 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (941 214)  (941 214)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (942 214)  (942 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 214)  (943 214)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (946 214)  (946 214)  LC_3 Logic Functioning bit
 (38 6)  (948 214)  (948 214)  LC_3 Logic Functioning bit
 (6 7)  (916 215)  (916 215)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_h_l_38
 (10 7)  (920 215)  (920 215)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_v_t_41
 (22 7)  (932 215)  (932 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (935 215)  (935 215)  routing T_17_13.sp4_r_v_b_30 <X> T_17_13.lc_trk_g1_6
 (26 7)  (936 215)  (936 215)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 215)  (938 215)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 215)  (939 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (941 215)  (941 215)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (946 215)  (946 215)  LC_3 Logic Functioning bit
 (37 7)  (947 215)  (947 215)  LC_3 Logic Functioning bit
 (38 7)  (948 215)  (948 215)  LC_3 Logic Functioning bit
 (39 7)  (949 215)  (949 215)  LC_3 Logic Functioning bit
 (40 7)  (950 215)  (950 215)  LC_3 Logic Functioning bit
 (42 7)  (952 215)  (952 215)  LC_3 Logic Functioning bit
 (14 8)  (924 216)  (924 216)  routing T_17_13.sp4_h_r_40 <X> T_17_13.lc_trk_g2_0
 (22 8)  (932 216)  (932 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (933 216)  (933 216)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g2_3
 (24 8)  (934 216)  (934 216)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g2_3
 (25 8)  (935 216)  (935 216)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g2_2
 (31 8)  (941 216)  (941 216)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 216)  (942 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 216)  (943 216)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (946 216)  (946 216)  LC_4 Logic Functioning bit
 (37 8)  (947 216)  (947 216)  LC_4 Logic Functioning bit
 (39 8)  (949 216)  (949 216)  LC_4 Logic Functioning bit
 (43 8)  (953 216)  (953 216)  LC_4 Logic Functioning bit
 (50 8)  (960 216)  (960 216)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (923 217)  (923 217)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_h_r_8
 (14 9)  (924 217)  (924 217)  routing T_17_13.sp4_h_r_40 <X> T_17_13.lc_trk_g2_0
 (15 9)  (925 217)  (925 217)  routing T_17_13.sp4_h_r_40 <X> T_17_13.lc_trk_g2_0
 (16 9)  (926 217)  (926 217)  routing T_17_13.sp4_h_r_40 <X> T_17_13.lc_trk_g2_0
 (17 9)  (927 217)  (927 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (931 217)  (931 217)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g2_3
 (22 9)  (932 217)  (932 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (933 217)  (933 217)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g2_2
 (24 9)  (934 217)  (934 217)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g2_2
 (25 9)  (935 217)  (935 217)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g2_2
 (26 9)  (936 217)  (936 217)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (937 217)  (937 217)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 217)  (938 217)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 217)  (939 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (946 217)  (946 217)  LC_4 Logic Functioning bit
 (37 9)  (947 217)  (947 217)  LC_4 Logic Functioning bit
 (38 9)  (948 217)  (948 217)  LC_4 Logic Functioning bit
 (42 9)  (952 217)  (952 217)  LC_4 Logic Functioning bit
 (8 10)  (918 218)  (918 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (9 10)  (919 218)  (919 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (10 10)  (920 218)  (920 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (14 10)  (924 218)  (924 218)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g2_4
 (17 10)  (927 218)  (927 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (928 218)  (928 218)  routing T_17_13.wire_logic_cluster/lc_5/out <X> T_17_13.lc_trk_g2_5
 (21 10)  (931 218)  (931 218)  routing T_17_13.wire_logic_cluster/lc_7/out <X> T_17_13.lc_trk_g2_7
 (22 10)  (932 218)  (932 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (935 218)  (935 218)  routing T_17_13.wire_logic_cluster/lc_6/out <X> T_17_13.lc_trk_g2_6
 (26 10)  (936 218)  (936 218)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (937 218)  (937 218)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 218)  (939 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (942 218)  (942 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 218)  (943 218)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (945 218)  (945 218)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_5
 (36 10)  (946 218)  (946 218)  LC_5 Logic Functioning bit
 (41 10)  (951 218)  (951 218)  LC_5 Logic Functioning bit
 (45 10)  (955 218)  (955 218)  LC_5 Logic Functioning bit
 (5 11)  (915 219)  (915 219)  routing T_17_13.sp4_h_l_43 <X> T_17_13.sp4_v_t_43
 (13 11)  (923 219)  (923 219)  routing T_17_13.sp4_v_b_3 <X> T_17_13.sp4_h_l_45
 (14 11)  (924 219)  (924 219)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g2_4
 (16 11)  (926 219)  (926 219)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g2_4
 (17 11)  (927 219)  (927 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (932 219)  (932 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (938 219)  (938 219)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 219)  (939 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (941 219)  (941 219)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (942 219)  (942 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (943 219)  (943 219)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_5
 (34 11)  (944 219)  (944 219)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_5
 (35 11)  (945 219)  (945 219)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_5
 (36 11)  (946 219)  (946 219)  LC_5 Logic Functioning bit
 (37 11)  (947 219)  (947 219)  LC_5 Logic Functioning bit
 (39 11)  (949 219)  (949 219)  LC_5 Logic Functioning bit
 (40 11)  (950 219)  (950 219)  LC_5 Logic Functioning bit
 (41 11)  (951 219)  (951 219)  LC_5 Logic Functioning bit
 (42 11)  (952 219)  (952 219)  LC_5 Logic Functioning bit
 (44 11)  (954 219)  (954 219)  LC_5 Logic Functioning bit
 (8 12)  (918 220)  (918 220)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_h_r_10
 (9 12)  (919 220)  (919 220)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_h_r_10
 (10 12)  (920 220)  (920 220)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_h_r_10
 (15 12)  (925 220)  (925 220)  routing T_17_13.sp4_h_r_25 <X> T_17_13.lc_trk_g3_1
 (16 12)  (926 220)  (926 220)  routing T_17_13.sp4_h_r_25 <X> T_17_13.lc_trk_g3_1
 (17 12)  (927 220)  (927 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (932 220)  (932 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (936 220)  (936 220)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (937 220)  (937 220)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 220)  (939 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 220)  (940 220)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (942 220)  (942 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 220)  (943 220)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (946 220)  (946 220)  LC_6 Logic Functioning bit
 (38 12)  (948 220)  (948 220)  LC_6 Logic Functioning bit
 (41 12)  (951 220)  (951 220)  LC_6 Logic Functioning bit
 (42 12)  (952 220)  (952 220)  LC_6 Logic Functioning bit
 (45 12)  (955 220)  (955 220)  LC_6 Logic Functioning bit
 (15 13)  (925 221)  (925 221)  routing T_17_13.sp4_v_t_29 <X> T_17_13.lc_trk_g3_0
 (16 13)  (926 221)  (926 221)  routing T_17_13.sp4_v_t_29 <X> T_17_13.lc_trk_g3_0
 (17 13)  (927 221)  (927 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (928 221)  (928 221)  routing T_17_13.sp4_h_r_25 <X> T_17_13.lc_trk_g3_1
 (21 13)  (931 221)  (931 221)  routing T_17_13.sp4_r_v_b_43 <X> T_17_13.lc_trk_g3_3
 (26 13)  (936 221)  (936 221)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (938 221)  (938 221)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 221)  (939 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (940 221)  (940 221)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (941 221)  (941 221)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (942 221)  (942 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (944 221)  (944 221)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.input_2_6
 (36 13)  (946 221)  (946 221)  LC_6 Logic Functioning bit
 (39 13)  (949 221)  (949 221)  LC_6 Logic Functioning bit
 (40 13)  (950 221)  (950 221)  LC_6 Logic Functioning bit
 (42 13)  (952 221)  (952 221)  LC_6 Logic Functioning bit
 (44 13)  (954 221)  (954 221)  LC_6 Logic Functioning bit
 (0 14)  (910 222)  (910 222)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 222)  (911 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (932 222)  (932 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (933 222)  (933 222)  routing T_17_13.sp4_v_b_47 <X> T_17_13.lc_trk_g3_7
 (24 14)  (934 222)  (934 222)  routing T_17_13.sp4_v_b_47 <X> T_17_13.lc_trk_g3_7
 (25 14)  (935 222)  (935 222)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6
 (26 14)  (936 222)  (936 222)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (937 222)  (937 222)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (938 222)  (938 222)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 222)  (939 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (941 222)  (941 222)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (942 222)  (942 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (944 222)  (944 222)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (946 222)  (946 222)  LC_7 Logic Functioning bit
 (38 14)  (948 222)  (948 222)  LC_7 Logic Functioning bit
 (41 14)  (951 222)  (951 222)  LC_7 Logic Functioning bit
 (42 14)  (952 222)  (952 222)  LC_7 Logic Functioning bit
 (45 14)  (955 222)  (955 222)  LC_7 Logic Functioning bit
 (0 15)  (910 223)  (910 223)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (8 15)  (918 223)  (918 223)  routing T_17_13.sp4_h_l_47 <X> T_17_13.sp4_v_t_47
 (15 15)  (925 223)  (925 223)  routing T_17_13.sp4_v_t_33 <X> T_17_13.lc_trk_g3_4
 (16 15)  (926 223)  (926 223)  routing T_17_13.sp4_v_t_33 <X> T_17_13.lc_trk_g3_4
 (17 15)  (927 223)  (927 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (932 223)  (932 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (933 223)  (933 223)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6
 (25 15)  (935 223)  (935 223)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6
 (26 15)  (936 223)  (936 223)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (938 223)  (938 223)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 223)  (939 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (942 223)  (942 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (946 223)  (946 223)  LC_7 Logic Functioning bit
 (39 15)  (949 223)  (949 223)  LC_7 Logic Functioning bit
 (40 15)  (950 223)  (950 223)  LC_7 Logic Functioning bit
 (42 15)  (952 223)  (952 223)  LC_7 Logic Functioning bit
 (44 15)  (954 223)  (954 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (22 0)  (986 208)  (986 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (989 208)  (989 208)  routing T_18_13.wire_logic_cluster/lc_2/out <X> T_18_13.lc_trk_g0_2
 (27 0)  (991 208)  (991 208)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (992 208)  (992 208)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 208)  (993 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (996 208)  (996 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (997 208)  (997 208)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (998 208)  (998 208)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (1001 208)  (1001 208)  LC_0 Logic Functioning bit
 (38 0)  (1002 208)  (1002 208)  LC_0 Logic Functioning bit
 (39 0)  (1003 208)  (1003 208)  LC_0 Logic Functioning bit
 (41 0)  (1005 208)  (1005 208)  LC_0 Logic Functioning bit
 (42 0)  (1006 208)  (1006 208)  LC_0 Logic Functioning bit
 (43 0)  (1007 208)  (1007 208)  LC_0 Logic Functioning bit
 (3 1)  (967 209)  (967 209)  routing T_18_13.sp12_h_l_23 <X> T_18_13.sp12_v_b_0
 (21 1)  (985 209)  (985 209)  routing T_18_13.sp4_r_v_b_32 <X> T_18_13.lc_trk_g0_3
 (22 1)  (986 209)  (986 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (991 209)  (991 209)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (992 209)  (992 209)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 209)  (993 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (994 209)  (994 209)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (996 209)  (996 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (999 209)  (999 209)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.input_2_0
 (36 1)  (1000 209)  (1000 209)  LC_0 Logic Functioning bit
 (37 1)  (1001 209)  (1001 209)  LC_0 Logic Functioning bit
 (38 1)  (1002 209)  (1002 209)  LC_0 Logic Functioning bit
 (40 1)  (1004 209)  (1004 209)  LC_0 Logic Functioning bit
 (41 1)  (1005 209)  (1005 209)  LC_0 Logic Functioning bit
 (42 1)  (1006 209)  (1006 209)  LC_0 Logic Functioning bit
 (51 1)  (1015 209)  (1015 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (964 210)  (964 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (965 210)  (965 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (966 210)  (966 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (975 210)  (975 210)  routing T_18_13.sp4_h_l_44 <X> T_18_13.sp4_v_t_39
 (14 2)  (978 210)  (978 210)  routing T_18_13.wire_logic_cluster/lc_4/out <X> T_18_13.lc_trk_g0_4
 (27 2)  (991 210)  (991 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (992 210)  (992 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 210)  (993 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (995 210)  (995 210)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (996 210)  (996 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (997 210)  (997 210)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 210)  (1000 210)  LC_1 Logic Functioning bit
 (41 2)  (1005 210)  (1005 210)  LC_1 Logic Functioning bit
 (43 2)  (1007 210)  (1007 210)  LC_1 Logic Functioning bit
 (45 2)  (1009 210)  (1009 210)  LC_1 Logic Functioning bit
 (0 3)  (964 211)  (964 211)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (5 3)  (969 211)  (969 211)  routing T_18_13.sp4_h_l_37 <X> T_18_13.sp4_v_t_37
 (17 3)  (981 211)  (981 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (991 211)  (991 211)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 211)  (993 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (996 211)  (996 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (997 211)  (997 211)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_1
 (35 3)  (999 211)  (999 211)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_1
 (37 3)  (1001 211)  (1001 211)  LC_1 Logic Functioning bit
 (41 3)  (1005 211)  (1005 211)  LC_1 Logic Functioning bit
 (43 3)  (1007 211)  (1007 211)  LC_1 Logic Functioning bit
 (19 4)  (983 212)  (983 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (985 212)  (985 212)  routing T_18_13.sp4_v_b_11 <X> T_18_13.lc_trk_g1_3
 (22 4)  (986 212)  (986 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (987 212)  (987 212)  routing T_18_13.sp4_v_b_11 <X> T_18_13.lc_trk_g1_3
 (26 4)  (990 212)  (990 212)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (992 212)  (992 212)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 212)  (993 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (995 212)  (995 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (996 212)  (996 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 212)  (997 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (998 212)  (998 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 212)  (1000 212)  LC_2 Logic Functioning bit
 (37 4)  (1001 212)  (1001 212)  LC_2 Logic Functioning bit
 (38 4)  (1002 212)  (1002 212)  LC_2 Logic Functioning bit
 (42 4)  (1006 212)  (1006 212)  LC_2 Logic Functioning bit
 (45 4)  (1009 212)  (1009 212)  LC_2 Logic Functioning bit
 (15 5)  (979 213)  (979 213)  routing T_18_13.sp4_v_t_5 <X> T_18_13.lc_trk_g1_0
 (16 5)  (980 213)  (980 213)  routing T_18_13.sp4_v_t_5 <X> T_18_13.lc_trk_g1_0
 (17 5)  (981 213)  (981 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (985 213)  (985 213)  routing T_18_13.sp4_v_b_11 <X> T_18_13.lc_trk_g1_3
 (28 5)  (992 213)  (992 213)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 213)  (993 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (994 213)  (994 213)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (995 213)  (995 213)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (996 213)  (996 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (999 213)  (999 213)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.input_2_2
 (36 5)  (1000 213)  (1000 213)  LC_2 Logic Functioning bit
 (43 5)  (1007 213)  (1007 213)  LC_2 Logic Functioning bit
 (27 6)  (991 214)  (991 214)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (992 214)  (992 214)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 214)  (993 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (995 214)  (995 214)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (996 214)  (996 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 214)  (997 214)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 214)  (1000 214)  LC_3 Logic Functioning bit
 (41 6)  (1005 214)  (1005 214)  LC_3 Logic Functioning bit
 (43 6)  (1007 214)  (1007 214)  LC_3 Logic Functioning bit
 (45 6)  (1009 214)  (1009 214)  LC_3 Logic Functioning bit
 (8 7)  (972 215)  (972 215)  routing T_18_13.sp4_h_l_41 <X> T_18_13.sp4_v_t_41
 (26 7)  (990 215)  (990 215)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 215)  (993 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (994 215)  (994 215)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (996 215)  (996 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (997 215)  (997 215)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_3
 (35 7)  (999 215)  (999 215)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_3
 (37 7)  (1001 215)  (1001 215)  LC_3 Logic Functioning bit
 (41 7)  (1005 215)  (1005 215)  LC_3 Logic Functioning bit
 (43 7)  (1007 215)  (1007 215)  LC_3 Logic Functioning bit
 (15 8)  (979 216)  (979 216)  routing T_18_13.sp4_h_r_33 <X> T_18_13.lc_trk_g2_1
 (16 8)  (980 216)  (980 216)  routing T_18_13.sp4_h_r_33 <X> T_18_13.lc_trk_g2_1
 (17 8)  (981 216)  (981 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (982 216)  (982 216)  routing T_18_13.sp4_h_r_33 <X> T_18_13.lc_trk_g2_1
 (21 8)  (985 216)  (985 216)  routing T_18_13.bnl_op_3 <X> T_18_13.lc_trk_g2_3
 (22 8)  (986 216)  (986 216)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (990 216)  (990 216)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (992 216)  (992 216)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 216)  (993 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (996 216)  (996 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (997 216)  (997 216)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (999 216)  (999 216)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.input_2_4
 (36 8)  (1000 216)  (1000 216)  LC_4 Logic Functioning bit
 (37 8)  (1001 216)  (1001 216)  LC_4 Logic Functioning bit
 (38 8)  (1002 216)  (1002 216)  LC_4 Logic Functioning bit
 (42 8)  (1006 216)  (1006 216)  LC_4 Logic Functioning bit
 (45 8)  (1009 216)  (1009 216)  LC_4 Logic Functioning bit
 (21 9)  (985 217)  (985 217)  routing T_18_13.bnl_op_3 <X> T_18_13.lc_trk_g2_3
 (28 9)  (992 217)  (992 217)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 217)  (993 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (995 217)  (995 217)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (996 217)  (996 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1000 217)  (1000 217)  LC_4 Logic Functioning bit
 (43 9)  (1007 217)  (1007 217)  LC_4 Logic Functioning bit
 (6 10)  (970 218)  (970 218)  routing T_18_13.sp4_h_l_36 <X> T_18_13.sp4_v_t_43
 (26 10)  (990 218)  (990 218)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (31 10)  (995 218)  (995 218)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 218)  (996 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1001 218)  (1001 218)  LC_5 Logic Functioning bit
 (39 10)  (1003 218)  (1003 218)  LC_5 Logic Functioning bit
 (41 10)  (1005 218)  (1005 218)  LC_5 Logic Functioning bit
 (43 10)  (1007 218)  (1007 218)  LC_5 Logic Functioning bit
 (52 10)  (1016 218)  (1016 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (979 219)  (979 219)  routing T_18_13.sp4_v_t_33 <X> T_18_13.lc_trk_g2_4
 (16 11)  (980 219)  (980 219)  routing T_18_13.sp4_v_t_33 <X> T_18_13.lc_trk_g2_4
 (17 11)  (981 219)  (981 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 11)  (991 219)  (991 219)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (992 219)  (992 219)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 219)  (993 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (1000 219)  (1000 219)  LC_5 Logic Functioning bit
 (38 11)  (1002 219)  (1002 219)  LC_5 Logic Functioning bit
 (40 11)  (1004 219)  (1004 219)  LC_5 Logic Functioning bit
 (42 11)  (1006 219)  (1006 219)  LC_5 Logic Functioning bit
 (17 12)  (981 220)  (981 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (982 220)  (982 220)  routing T_18_13.wire_logic_cluster/lc_1/out <X> T_18_13.lc_trk_g3_1
 (21 12)  (985 220)  (985 220)  routing T_18_13.wire_logic_cluster/lc_3/out <X> T_18_13.lc_trk_g3_3
 (22 12)  (986 220)  (986 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (14 13)  (978 221)  (978 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (16 13)  (980 221)  (980 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (17 13)  (981 221)  (981 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (986 221)  (986 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (987 221)  (987 221)  routing T_18_13.sp12_v_b_18 <X> T_18_13.lc_trk_g3_2
 (25 13)  (989 221)  (989 221)  routing T_18_13.sp12_v_b_18 <X> T_18_13.lc_trk_g3_2
 (0 14)  (964 222)  (964 222)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 222)  (965 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (976 222)  (976 222)  routing T_18_13.sp4_v_t_40 <X> T_18_13.sp4_h_l_46
 (27 14)  (991 222)  (991 222)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 222)  (993 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (995 222)  (995 222)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (996 222)  (996 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 222)  (997 222)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (41 14)  (1005 222)  (1005 222)  LC_7 Logic Functioning bit
 (43 14)  (1007 222)  (1007 222)  LC_7 Logic Functioning bit
 (0 15)  (964 223)  (964 223)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (10 15)  (974 223)  (974 223)  routing T_18_13.sp4_h_l_40 <X> T_18_13.sp4_v_t_47
 (11 15)  (975 223)  (975 223)  routing T_18_13.sp4_v_t_40 <X> T_18_13.sp4_h_l_46
 (13 15)  (977 223)  (977 223)  routing T_18_13.sp4_v_t_40 <X> T_18_13.sp4_h_l_46
 (14 15)  (978 223)  (978 223)  routing T_18_13.sp12_v_b_20 <X> T_18_13.lc_trk_g3_4
 (16 15)  (980 223)  (980 223)  routing T_18_13.sp12_v_b_20 <X> T_18_13.lc_trk_g3_4
 (17 15)  (981 223)  (981 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (986 223)  (986 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (987 223)  (987 223)  routing T_18_13.sp4_h_r_30 <X> T_18_13.lc_trk_g3_6
 (24 15)  (988 223)  (988 223)  routing T_18_13.sp4_h_r_30 <X> T_18_13.lc_trk_g3_6
 (25 15)  (989 223)  (989 223)  routing T_18_13.sp4_h_r_30 <X> T_18_13.lc_trk_g3_6
 (27 15)  (991 223)  (991 223)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 223)  (993 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (994 223)  (994 223)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1000 223)  (1000 223)  LC_7 Logic Functioning bit
 (37 15)  (1001 223)  (1001 223)  LC_7 Logic Functioning bit
 (38 15)  (1002 223)  (1002 223)  LC_7 Logic Functioning bit
 (39 15)  (1003 223)  (1003 223)  LC_7 Logic Functioning bit
 (40 15)  (1004 223)  (1004 223)  LC_7 Logic Functioning bit
 (42 15)  (1006 223)  (1006 223)  LC_7 Logic Functioning bit
 (47 15)  (1011 223)  (1011 223)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


RAM_Tile_19_13

 (10 3)  (1028 211)  (1028 211)  routing T_19_13.sp4_h_l_45 <X> T_19_13.sp4_v_t_36
 (9 10)  (1027 218)  (1027 218)  routing T_19_13.sp4_v_b_7 <X> T_19_13.sp4_h_l_42


DSP_Tile_0_12

 (12 0)  (12 192)  (12 192)  routing T_0_12.sp4_v_b_2 <X> T_0_12.sp4_h_r_2
 (14 0)  (14 192)  (14 192)  routing T_0_12.sp4_h_r_16 <X> T_0_12.lc_trk_g0_0
 (22 0)  (22 192)  (22 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_19 lc_trk_g0_3
 (23 0)  (23 192)  (23 192)  routing T_0_12.sp12_h_r_19 <X> T_0_12.lc_trk_g0_3
 (27 0)  (27 192)  (27 192)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_mult/lc_0/in_1
 (29 0)  (29 192)  (29 192)  Enable bit of Mux _mult/lcb1_0 => lc_trk_g1_6 wire_mult/lc_0/in_1
 (30 0)  (30 192)  (30 192)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_mult/lc_0/in_1
 (32 0)  (32 192)  (32 192)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g3_0 wire_mult/lc_0/in_3
 (33 0)  (33 192)  (33 192)  routing T_0_12.lc_trk_g3_0 <X> T_0_12.wire_mult/lc_0/in_3
 (34 0)  (34 192)  (34 192)  routing T_0_12.lc_trk_g3_0 <X> T_0_12.wire_mult/lc_0/in_3
 (36 0)  (36 192)  (36 192)  LC_0 Logic Functioning bit
 (37 0)  (37 192)  (37 192)  LC_0 Logic Functioning bit
 (42 0)  (42 192)  (42 192)  LC_0 Logic Functioning bit
 (43 0)  (43 192)  (43 192)  LC_0 Logic Functioning bit
 (50 0)  (50 192)  (50 192)  Cascade buffer Enable bit: MULT2_LC00_inmux02_5

 (53 0)  (53 192)  (53 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_mult/mult/O_16 sp4_r_v_b_17
 (7 1)  (7 193)  (7 193)  MAC16 functional bit: MULT2_bram_cbit_0

 (11 1)  (11 193)  (11 193)  routing T_0_12.sp4_v_b_2 <X> T_0_12.sp4_h_r_2
 (14 1)  (14 193)  (14 193)  routing T_0_12.sp4_h_r_16 <X> T_0_12.lc_trk_g0_0
 (15 1)  (15 193)  (15 193)  routing T_0_12.sp4_h_r_16 <X> T_0_12.lc_trk_g0_0
 (16 1)  (16 193)  (16 193)  routing T_0_12.sp4_h_r_16 <X> T_0_12.lc_trk_g0_0
 (17 1)  (17 193)  (17 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (21 1)  (21 193)  (21 193)  routing T_0_12.sp12_h_r_19 <X> T_0_12.lc_trk_g0_3
 (22 1)  (22 193)  (22 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_18 lc_trk_g0_2
 (23 1)  (23 193)  (23 193)  routing T_0_12.sp12_h_r_18 <X> T_0_12.lc_trk_g0_2
 (25 1)  (25 193)  (25 193)  routing T_0_12.sp12_h_r_18 <X> T_0_12.lc_trk_g0_2
 (27 1)  (27 193)  (27 193)  routing T_0_12.lc_trk_g1_1 <X> T_0_12.wire_mult/lc_0/in_0
 (29 1)  (29 193)  (29 193)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g1_1 wire_mult/lc_0/in_0
 (30 1)  (30 193)  (30 193)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_mult/lc_0/in_1
 (36 1)  (36 193)  (36 193)  LC_0 Logic Functioning bit
 (37 1)  (37 193)  (37 193)  LC_0 Logic Functioning bit
 (42 1)  (42 193)  (42 193)  LC_0 Logic Functioning bit
 (43 1)  (43 193)  (43 193)  LC_0 Logic Functioning bit
 (14 2)  (14 194)  (14 194)  routing T_0_12.sp4_h_r_12 <X> T_0_12.lc_trk_g0_4
 (21 2)  (21 194)  (21 194)  routing T_0_12.sp4_h_r_23 <X> T_0_12.lc_trk_g0_7
 (22 2)  (22 194)  (22 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_23 lc_trk_g0_7
 (23 2)  (23 194)  (23 194)  routing T_0_12.sp4_h_r_23 <X> T_0_12.lc_trk_g0_7
 (24 2)  (24 194)  (24 194)  routing T_0_12.sp4_h_r_23 <X> T_0_12.lc_trk_g0_7
 (25 2)  (25 194)  (25 194)  routing T_0_12.sp4_h_r_22 <X> T_0_12.lc_trk_g0_6
 (29 2)  (29 194)  (29 194)  Enable bit of Mux _mult/lcb1_1 => lc_trk_g0_0 wire_mult/lc_1/in_1
 (31 2)  (31 194)  (31 194)  routing T_0_12.lc_trk_g3_5 <X> T_0_12.wire_mult/lc_1/in_3
 (32 2)  (32 194)  (32 194)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g3_5 wire_mult/lc_1/in_3
 (33 2)  (33 194)  (33 194)  routing T_0_12.lc_trk_g3_5 <X> T_0_12.wire_mult/lc_1/in_3
 (34 2)  (34 194)  (34 194)  routing T_0_12.lc_trk_g3_5 <X> T_0_12.wire_mult/lc_1/in_3
 (36 2)  (36 194)  (36 194)  LC_1 Logic Functioning bit
 (37 2)  (37 194)  (37 194)  LC_1 Logic Functioning bit
 (42 2)  (42 194)  (42 194)  LC_1 Logic Functioning bit
 (43 2)  (43 194)  (43 194)  LC_1 Logic Functioning bit
 (50 2)  (50 194)  (50 194)  Cascade buffer Enable bit: MULT2_LC01_inmux02_5

 (15 3)  (15 195)  (15 195)  routing T_0_12.sp4_h_r_12 <X> T_0_12.lc_trk_g0_4
 (16 3)  (16 195)  (16 195)  routing T_0_12.sp4_h_r_12 <X> T_0_12.lc_trk_g0_4
 (17 3)  (17 195)  (17 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (21 3)  (21 195)  (21 195)  routing T_0_12.sp4_h_r_23 <X> T_0_12.lc_trk_g0_7
 (22 3)  (22 195)  (22 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (23 195)  (23 195)  routing T_0_12.sp4_h_r_22 <X> T_0_12.lc_trk_g0_6
 (24 3)  (24 195)  (24 195)  routing T_0_12.sp4_h_r_22 <X> T_0_12.lc_trk_g0_6
 (25 3)  (25 195)  (25 195)  routing T_0_12.sp4_h_r_22 <X> T_0_12.lc_trk_g0_6
 (36 3)  (36 195)  (36 195)  LC_1 Logic Functioning bit
 (37 3)  (37 195)  (37 195)  LC_1 Logic Functioning bit
 (42 3)  (42 195)  (42 195)  LC_1 Logic Functioning bit
 (43 3)  (43 195)  (43 195)  LC_1 Logic Functioning bit
 (15 4)  (15 196)  (15 196)  routing T_0_12.sp4_v_t_4 <X> T_0_12.lc_trk_g1_1
 (16 4)  (16 196)  (16 196)  routing T_0_12.sp4_v_t_4 <X> T_0_12.lc_trk_g1_1
 (17 4)  (17 196)  (17 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_t_4 lc_trk_g1_1
 (25 4)  (25 196)  (25 196)  routing T_0_12.sp4_h_r_18 <X> T_0_12.lc_trk_g1_2
 (27 4)  (27 196)  (27 196)  routing T_0_12.lc_trk_g1_2 <X> T_0_12.wire_mult/lc_2/in_1
 (29 4)  (29 196)  (29 196)  Enable bit of Mux _mult/lcb1_2 => lc_trk_g1_2 wire_mult/lc_2/in_1
 (31 4)  (31 196)  (31 196)  routing T_0_12.lc_trk_g2_7 <X> T_0_12.wire_mult/lc_2/in_3
 (32 4)  (32 196)  (32 196)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g2_7 wire_mult/lc_2/in_3
 (33 4)  (33 196)  (33 196)  routing T_0_12.lc_trk_g2_7 <X> T_0_12.wire_mult/lc_2/in_3
 (36 4)  (36 196)  (36 196)  LC_2 Logic Functioning bit
 (37 4)  (37 196)  (37 196)  LC_2 Logic Functioning bit
 (42 4)  (42 196)  (42 196)  LC_2 Logic Functioning bit
 (43 4)  (43 196)  (43 196)  LC_2 Logic Functioning bit
 (50 4)  (50 196)  (50 196)  Cascade buffer Enable bit: MULT2_LC02_inmux02_5

 (22 5)  (22 197)  (22 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_18 lc_trk_g1_2
 (23 5)  (23 197)  (23 197)  routing T_0_12.sp4_h_r_18 <X> T_0_12.lc_trk_g1_2
 (24 5)  (24 197)  (24 197)  routing T_0_12.sp4_h_r_18 <X> T_0_12.lc_trk_g1_2
 (25 5)  (25 197)  (25 197)  routing T_0_12.sp4_h_r_18 <X> T_0_12.lc_trk_g1_2
 (30 5)  (30 197)  (30 197)  routing T_0_12.lc_trk_g1_2 <X> T_0_12.wire_mult/lc_2/in_1
 (31 5)  (31 197)  (31 197)  routing T_0_12.lc_trk_g2_7 <X> T_0_12.wire_mult/lc_2/in_3
 (36 5)  (36 197)  (36 197)  LC_2 Logic Functioning bit
 (37 5)  (37 197)  (37 197)  LC_2 Logic Functioning bit
 (42 5)  (42 197)  (42 197)  LC_2 Logic Functioning bit
 (43 5)  (43 197)  (43 197)  LC_2 Logic Functioning bit
 (52 5)  (52 197)  (52 197)  Enable bit of Mux _out_links/OutMux9_2 => wire_mult/mult/O_18 sp4_r_v_b_5
 (7 6)  (7 198)  (7 198)  MAC16 functional bit: MULT2_bram_cbit_7

 (14 6)  (14 198)  (14 198)  routing T_0_12.sp4_h_l_9 <X> T_0_12.lc_trk_g1_4
 (21 6)  (21 198)  (21 198)  routing T_0_12.sp4_h_r_15 <X> T_0_12.lc_trk_g1_7
 (22 6)  (22 198)  (22 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_15 lc_trk_g1_7
 (23 6)  (23 198)  (23 198)  routing T_0_12.sp4_h_r_15 <X> T_0_12.lc_trk_g1_7
 (24 6)  (24 198)  (24 198)  routing T_0_12.sp4_h_r_15 <X> T_0_12.lc_trk_g1_7
 (25 6)  (25 198)  (25 198)  routing T_0_12.sp4_h_l_3 <X> T_0_12.lc_trk_g1_6
 (27 6)  (27 198)  (27 198)  routing T_0_12.lc_trk_g1_7 <X> T_0_12.wire_mult/lc_3/in_1
 (29 6)  (29 198)  (29 198)  Enable bit of Mux _mult/lcb1_3 => lc_trk_g1_7 wire_mult/lc_3/in_1
 (30 6)  (30 198)  (30 198)  routing T_0_12.lc_trk_g1_7 <X> T_0_12.wire_mult/lc_3/in_1
 (31 6)  (31 198)  (31 198)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_mult/lc_3/in_3
 (32 6)  (32 198)  (32 198)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g0_6 wire_mult/lc_3/in_3
 (36 6)  (36 198)  (36 198)  LC_3 Logic Functioning bit
 (37 6)  (37 198)  (37 198)  LC_3 Logic Functioning bit
 (42 6)  (42 198)  (42 198)  LC_3 Logic Functioning bit
 (43 6)  (43 198)  (43 198)  LC_3 Logic Functioning bit
 (50 6)  (50 198)  (50 198)  Cascade buffer Enable bit: MULT2_LC03_inmux02_5

 (14 7)  (14 199)  (14 199)  routing T_0_12.sp4_h_l_9 <X> T_0_12.lc_trk_g1_4
 (15 7)  (15 199)  (15 199)  routing T_0_12.sp4_h_l_9 <X> T_0_12.lc_trk_g1_4
 (16 7)  (16 199)  (16 199)  routing T_0_12.sp4_h_l_9 <X> T_0_12.lc_trk_g1_4
 (17 7)  (17 199)  (17 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (22 199)  (22 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (23 199)  (23 199)  routing T_0_12.sp4_h_l_3 <X> T_0_12.lc_trk_g1_6
 (24 7)  (24 199)  (24 199)  routing T_0_12.sp4_h_l_3 <X> T_0_12.lc_trk_g1_6
 (30 7)  (30 199)  (30 199)  routing T_0_12.lc_trk_g1_7 <X> T_0_12.wire_mult/lc_3/in_1
 (31 7)  (31 199)  (31 199)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_mult/lc_3/in_3
 (36 7)  (36 199)  (36 199)  LC_3 Logic Functioning bit
 (37 7)  (37 199)  (37 199)  LC_3 Logic Functioning bit
 (42 7)  (42 199)  (42 199)  LC_3 Logic Functioning bit
 (43 7)  (43 199)  (43 199)  LC_3 Logic Functioning bit
 (29 8)  (29 200)  (29 200)  Enable bit of Mux _mult/lcb1_4 => lc_trk_g0_3 wire_mult/lc_4/in_1
 (31 8)  (31 200)  (31 200)  routing T_0_12.lc_trk_g2_5 <X> T_0_12.wire_mult/lc_4/in_3
 (32 8)  (32 200)  (32 200)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g2_5 wire_mult/lc_4/in_3
 (33 8)  (33 200)  (33 200)  routing T_0_12.lc_trk_g2_5 <X> T_0_12.wire_mult/lc_4/in_3
 (36 8)  (36 200)  (36 200)  LC_4 Logic Functioning bit
 (37 8)  (37 200)  (37 200)  LC_4 Logic Functioning bit
 (42 8)  (42 200)  (42 200)  LC_4 Logic Functioning bit
 (43 8)  (43 200)  (43 200)  LC_4 Logic Functioning bit
 (50 8)  (50 200)  (50 200)  Cascade buffer Enable bit: MULT2_LC04_inmux02_5

 (30 9)  (30 201)  (30 201)  routing T_0_12.lc_trk_g0_3 <X> T_0_12.wire_mult/lc_4/in_1
 (36 9)  (36 201)  (36 201)  LC_4 Logic Functioning bit
 (37 9)  (37 201)  (37 201)  LC_4 Logic Functioning bit
 (42 9)  (42 201)  (42 201)  LC_4 Logic Functioning bit
 (43 9)  (43 201)  (43 201)  LC_4 Logic Functioning bit
 (52 9)  (52 201)  (52 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_mult/mult/O_20 sp4_r_v_b_9
 (17 10)  (17 202)  (17 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (21 202)  (21 202)  routing T_0_12.sp4_v_t_26 <X> T_0_12.lc_trk_g2_7
 (22 10)  (22 202)  (22 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (23 202)  (23 202)  routing T_0_12.sp4_v_t_26 <X> T_0_12.lc_trk_g2_7
 (29 10)  (29 202)  (29 202)  Enable bit of Mux _mult/lcb1_5 => lc_trk_g0_4 wire_mult/lc_5/in_1
 (30 10)  (30 202)  (30 202)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_mult/lc_5/in_1
 (32 10)  (32 202)  (32 202)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g0_2 wire_mult/lc_5/in_3
 (36 10)  (36 202)  (36 202)  LC_5 Logic Functioning bit
 (37 10)  (37 202)  (37 202)  LC_5 Logic Functioning bit
 (42 10)  (42 202)  (42 202)  LC_5 Logic Functioning bit
 (43 10)  (43 202)  (43 202)  LC_5 Logic Functioning bit
 (50 10)  (50 202)  (50 202)  Cascade buffer Enable bit: MULT2_LC05_inmux02_5

 (18 11)  (18 203)  (18 203)  routing T_0_12.sp4_r_v_b_37 <X> T_0_12.lc_trk_g2_5
 (21 11)  (21 203)  (21 203)  routing T_0_12.sp4_v_t_26 <X> T_0_12.lc_trk_g2_7
 (22 11)  (22 203)  (22 203)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (23 203)  (23 203)  routing T_0_12.sp12_v_b_14 <X> T_0_12.lc_trk_g2_6
 (31 11)  (31 203)  (31 203)  routing T_0_12.lc_trk_g0_2 <X> T_0_12.wire_mult/lc_5/in_3
 (36 11)  (36 203)  (36 203)  LC_5 Logic Functioning bit
 (37 11)  (37 203)  (37 203)  LC_5 Logic Functioning bit
 (42 11)  (42 203)  (42 203)  LC_5 Logic Functioning bit
 (43 11)  (43 203)  (43 203)  LC_5 Logic Functioning bit
 (52 11)  (52 203)  (52 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_mult/mult/O_21 sp4_r_v_b_11
 (5 12)  (5 204)  (5 204)  routing T_0_12.sp4_v_b_3 <X> T_0_12.sp4_h_r_9
 (16 12)  (16 204)  (16 204)  routing T_0_12.sp12_v_t_14 <X> T_0_12.lc_trk_g3_1
 (17 12)  (17 204)  (17 204)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (29 12)  (29 204)  (29 204)  Enable bit of Mux _mult/lcb1_6 => lc_trk_g0_7 wire_mult/lc_6/in_1
 (30 12)  (30 204)  (30 204)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_mult/lc_6/in_1
 (31 12)  (31 204)  (31 204)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_mult/lc_6/in_3
 (32 12)  (32 204)  (32 204)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g1_4 wire_mult/lc_6/in_3
 (34 12)  (34 204)  (34 204)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_mult/lc_6/in_3
 (36 12)  (36 204)  (36 204)  LC_6 Logic Functioning bit
 (37 12)  (37 204)  (37 204)  LC_6 Logic Functioning bit
 (42 12)  (42 204)  (42 204)  LC_6 Logic Functioning bit
 (43 12)  (43 204)  (43 204)  LC_6 Logic Functioning bit
 (50 12)  (50 204)  (50 204)  Cascade buffer Enable bit: MULT2_LC06_inmux02_5

 (4 13)  (4 205)  (4 205)  routing T_0_12.sp4_v_b_3 <X> T_0_12.sp4_h_r_9
 (6 13)  (6 205)  (6 205)  routing T_0_12.sp4_v_b_3 <X> T_0_12.sp4_h_r_9
 (14 13)  (14 205)  (14 205)  routing T_0_12.sp4_r_v_b_40 <X> T_0_12.lc_trk_g3_0
 (17 13)  (17 205)  (17 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (18 205)  (18 205)  routing T_0_12.sp12_v_t_14 <X> T_0_12.lc_trk_g3_1
 (30 13)  (30 205)  (30 205)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_mult/lc_6/in_1
 (36 13)  (36 205)  (36 205)  LC_6 Logic Functioning bit
 (37 13)  (37 205)  (37 205)  LC_6 Logic Functioning bit
 (42 13)  (42 205)  (42 205)  LC_6 Logic Functioning bit
 (43 13)  (43 205)  (43 205)  LC_6 Logic Functioning bit
 (48 13)  (48 205)  (48 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_mult/mult/O_22 sp4_v_t_1
 (15 14)  (15 206)  (15 206)  routing T_0_12.sp4_v_b_45 <X> T_0_12.lc_trk_g3_5
 (16 14)  (16 206)  (16 206)  routing T_0_12.sp4_v_b_45 <X> T_0_12.lc_trk_g3_5
 (17 14)  (17 206)  (17 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (27 14)  (27 206)  (27 206)  routing T_0_12.lc_trk_g3_1 <X> T_0_12.wire_mult/lc_7/in_1
 (28 14)  (28 206)  (28 206)  routing T_0_12.lc_trk_g3_1 <X> T_0_12.wire_mult/lc_7/in_1
 (29 14)  (29 206)  (29 206)  Enable bit of Mux _mult/lcb1_7 => lc_trk_g3_1 wire_mult/lc_7/in_1
 (31 14)  (31 206)  (31 206)  routing T_0_12.lc_trk_g2_6 <X> T_0_12.wire_mult/lc_7/in_3
 (32 14)  (32 206)  (32 206)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g2_6 wire_mult/lc_7/in_3
 (33 14)  (33 206)  (33 206)  routing T_0_12.lc_trk_g2_6 <X> T_0_12.wire_mult/lc_7/in_3
 (36 14)  (36 206)  (36 206)  LC_7 Logic Functioning bit
 (37 14)  (37 206)  (37 206)  LC_7 Logic Functioning bit
 (42 14)  (42 206)  (42 206)  LC_7 Logic Functioning bit
 (43 14)  (43 206)  (43 206)  LC_7 Logic Functioning bit
 (50 14)  (50 206)  (50 206)  Cascade buffer Enable bit: MULT2_LC07_inmux02_5

 (31 15)  (31 207)  (31 207)  routing T_0_12.lc_trk_g2_6 <X> T_0_12.wire_mult/lc_7/in_3
 (36 15)  (36 207)  (36 207)  LC_7 Logic Functioning bit
 (37 15)  (37 207)  (37 207)  LC_7 Logic Functioning bit
 (42 15)  (42 207)  (42 207)  LC_7 Logic Functioning bit
 (43 15)  (43 207)  (43 207)  LC_7 Logic Functioning bit
 (52 15)  (52 207)  (52 207)  Enable bit of Mux _out_links/OutMux9_7 => wire_mult/mult/O_23 sp4_r_v_b_15


LogicTile_1_12

 (0 2)  (54 194)  (54 194)  routing T_1_12.glb_netwk_7 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (1 2)  (55 194)  (55 194)  routing T_1_12.glb_netwk_7 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (2 2)  (56 194)  (56 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (58 194)  (58 194)  routing T_1_12.sp4_v_b_0 <X> T_1_12.sp4_v_t_37
 (14 2)  (68 194)  (68 194)  routing T_1_12.sp4_h_l_9 <X> T_1_12.lc_trk_g0_4
 (31 2)  (85 194)  (85 194)  routing T_1_12.lc_trk_g0_4 <X> T_1_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 194)  (86 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (90 194)  (90 194)  LC_1 Logic Functioning bit
 (37 2)  (91 194)  (91 194)  LC_1 Logic Functioning bit
 (38 2)  (92 194)  (92 194)  LC_1 Logic Functioning bit
 (39 2)  (93 194)  (93 194)  LC_1 Logic Functioning bit
 (45 2)  (99 194)  (99 194)  LC_1 Logic Functioning bit
 (52 2)  (106 194)  (106 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (54 195)  (54 195)  routing T_1_12.glb_netwk_7 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (14 3)  (68 195)  (68 195)  routing T_1_12.sp4_h_l_9 <X> T_1_12.lc_trk_g0_4
 (15 3)  (69 195)  (69 195)  routing T_1_12.sp4_h_l_9 <X> T_1_12.lc_trk_g0_4
 (16 3)  (70 195)  (70 195)  routing T_1_12.sp4_h_l_9 <X> T_1_12.lc_trk_g0_4
 (17 3)  (71 195)  (71 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (90 195)  (90 195)  LC_1 Logic Functioning bit
 (37 3)  (91 195)  (91 195)  LC_1 Logic Functioning bit
 (38 3)  (92 195)  (92 195)  LC_1 Logic Functioning bit
 (39 3)  (93 195)  (93 195)  LC_1 Logic Functioning bit
 (1 4)  (55 196)  (55 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (54 197)  (54 197)  routing T_1_12.glb_netwk_3 <X> T_1_12.wire_logic_cluster/lc_7/cen
 (5 8)  (59 200)  (59 200)  routing T_1_12.sp4_v_b_6 <X> T_1_12.sp4_h_r_6
 (8 8)  (62 200)  (62 200)  routing T_1_12.sp4_v_b_1 <X> T_1_12.sp4_h_r_7
 (9 8)  (63 200)  (63 200)  routing T_1_12.sp4_v_b_1 <X> T_1_12.sp4_h_r_7
 (10 8)  (64 200)  (64 200)  routing T_1_12.sp4_v_b_1 <X> T_1_12.sp4_h_r_7
 (6 9)  (60 201)  (60 201)  routing T_1_12.sp4_v_b_6 <X> T_1_12.sp4_h_r_6
 (1 14)  (55 206)  (55 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (58 206)  (58 206)  routing T_1_12.sp4_v_b_1 <X> T_1_12.sp4_v_t_44
 (6 14)  (60 206)  (60 206)  routing T_1_12.sp4_v_b_1 <X> T_1_12.sp4_v_t_44
 (0 15)  (54 207)  (54 207)  routing T_1_12.glb_netwk_2 <X> T_1_12.wire_logic_cluster/lc_7/s_r
 (9 15)  (63 207)  (63 207)  routing T_1_12.sp4_v_b_10 <X> T_1_12.sp4_v_t_47


LogicTile_2_12

 (5 0)  (113 192)  (113 192)  routing T_2_12.sp4_v_t_37 <X> T_2_12.sp4_h_r_0
 (0 2)  (108 194)  (108 194)  routing T_2_12.glb_netwk_7 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (1 2)  (109 194)  (109 194)  routing T_2_12.glb_netwk_7 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (2 2)  (110 194)  (110 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (108 195)  (108 195)  routing T_2_12.glb_netwk_7 <X> T_2_12.wire_logic_cluster/lc_7/clk
 (1 4)  (109 196)  (109 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (108 197)  (108 197)  routing T_2_12.glb_netwk_3 <X> T_2_12.wire_logic_cluster/lc_7/cen
 (19 5)  (127 197)  (127 197)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (9 7)  (117 199)  (117 199)  routing T_2_12.sp4_v_b_4 <X> T_2_12.sp4_v_t_41
 (9 8)  (117 200)  (117 200)  routing T_2_12.sp4_v_t_42 <X> T_2_12.sp4_h_r_7
 (22 9)  (130 201)  (130 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (131 201)  (131 201)  routing T_2_12.sp4_h_l_15 <X> T_2_12.lc_trk_g2_2
 (24 9)  (132 201)  (132 201)  routing T_2_12.sp4_h_l_15 <X> T_2_12.lc_trk_g2_2
 (25 9)  (133 201)  (133 201)  routing T_2_12.sp4_h_l_15 <X> T_2_12.lc_trk_g2_2
 (11 10)  (119 202)  (119 202)  routing T_2_12.sp4_v_b_5 <X> T_2_12.sp4_v_t_45
 (12 11)  (120 203)  (120 203)  routing T_2_12.sp4_v_b_5 <X> T_2_12.sp4_v_t_45
 (1 14)  (109 206)  (109 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (32 14)  (140 206)  (140 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 206)  (141 206)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 206)  (144 206)  LC_7 Logic Functioning bit
 (37 14)  (145 206)  (145 206)  LC_7 Logic Functioning bit
 (38 14)  (146 206)  (146 206)  LC_7 Logic Functioning bit
 (39 14)  (147 206)  (147 206)  LC_7 Logic Functioning bit
 (45 14)  (153 206)  (153 206)  LC_7 Logic Functioning bit
 (53 14)  (161 206)  (161 206)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (108 207)  (108 207)  routing T_2_12.glb_netwk_2 <X> T_2_12.wire_logic_cluster/lc_7/s_r
 (31 15)  (139 207)  (139 207)  routing T_2_12.lc_trk_g2_2 <X> T_2_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (144 207)  (144 207)  LC_7 Logic Functioning bit
 (37 15)  (145 207)  (145 207)  LC_7 Logic Functioning bit
 (38 15)  (146 207)  (146 207)  LC_7 Logic Functioning bit
 (39 15)  (147 207)  (147 207)  LC_7 Logic Functioning bit


LogicTile_3_12

 (26 0)  (188 192)  (188 192)  routing T_3_12.lc_trk_g2_6 <X> T_3_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (189 192)  (189 192)  routing T_3_12.lc_trk_g1_0 <X> T_3_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 192)  (191 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (194 192)  (194 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 192)  (195 192)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 192)  (196 192)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (197 192)  (197 192)  routing T_3_12.lc_trk_g0_6 <X> T_3_12.input_2_0
 (36 0)  (198 192)  (198 192)  LC_0 Logic Functioning bit
 (37 0)  (199 192)  (199 192)  LC_0 Logic Functioning bit
 (38 0)  (200 192)  (200 192)  LC_0 Logic Functioning bit
 (41 0)  (203 192)  (203 192)  LC_0 Logic Functioning bit
 (43 0)  (205 192)  (205 192)  LC_0 Logic Functioning bit
 (45 0)  (207 192)  (207 192)  LC_0 Logic Functioning bit
 (52 0)  (214 192)  (214 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (188 193)  (188 193)  routing T_3_12.lc_trk_g2_6 <X> T_3_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (190 193)  (190 193)  routing T_3_12.lc_trk_g2_6 <X> T_3_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 193)  (191 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (193 193)  (193 193)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 193)  (194 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (197 193)  (197 193)  routing T_3_12.lc_trk_g0_6 <X> T_3_12.input_2_0
 (36 1)  (198 193)  (198 193)  LC_0 Logic Functioning bit
 (37 1)  (199 193)  (199 193)  LC_0 Logic Functioning bit
 (38 1)  (200 193)  (200 193)  LC_0 Logic Functioning bit
 (41 1)  (203 193)  (203 193)  LC_0 Logic Functioning bit
 (42 1)  (204 193)  (204 193)  LC_0 Logic Functioning bit
 (0 2)  (162 194)  (162 194)  routing T_3_12.glb_netwk_7 <X> T_3_12.wire_logic_cluster/lc_7/clk
 (1 2)  (163 194)  (163 194)  routing T_3_12.glb_netwk_7 <X> T_3_12.wire_logic_cluster/lc_7/clk
 (2 2)  (164 194)  (164 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (3 2)  (165 194)  (165 194)  routing T_3_12.sp12_v_t_23 <X> T_3_12.sp12_h_l_23
 (8 2)  (170 194)  (170 194)  routing T_3_12.sp4_v_t_36 <X> T_3_12.sp4_h_l_36
 (9 2)  (171 194)  (171 194)  routing T_3_12.sp4_v_t_36 <X> T_3_12.sp4_h_l_36
 (12 2)  (174 194)  (174 194)  routing T_3_12.sp4_v_t_39 <X> T_3_12.sp4_h_l_39
 (17 2)  (179 194)  (179 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (187 194)  (187 194)  routing T_3_12.bnr_op_6 <X> T_3_12.lc_trk_g0_6
 (0 3)  (162 195)  (162 195)  routing T_3_12.glb_netwk_7 <X> T_3_12.wire_logic_cluster/lc_7/clk
 (11 3)  (173 195)  (173 195)  routing T_3_12.sp4_v_t_39 <X> T_3_12.sp4_h_l_39
 (18 3)  (180 195)  (180 195)  routing T_3_12.sp4_r_v_b_29 <X> T_3_12.lc_trk_g0_5
 (22 3)  (184 195)  (184 195)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (187 195)  (187 195)  routing T_3_12.bnr_op_6 <X> T_3_12.lc_trk_g0_6
 (14 4)  (176 196)  (176 196)  routing T_3_12.wire_logic_cluster/lc_0/out <X> T_3_12.lc_trk_g1_0
 (15 4)  (177 196)  (177 196)  routing T_3_12.top_op_1 <X> T_3_12.lc_trk_g1_1
 (17 4)  (179 196)  (179 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (187 196)  (187 196)  routing T_3_12.wire_logic_cluster/lc_2/out <X> T_3_12.lc_trk_g1_2
 (27 4)  (189 196)  (189 196)  routing T_3_12.lc_trk_g1_2 <X> T_3_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 196)  (191 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 196)  (194 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 196)  (195 196)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 196)  (196 196)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (197 196)  (197 196)  routing T_3_12.lc_trk_g0_6 <X> T_3_12.input_2_2
 (36 4)  (198 196)  (198 196)  LC_2 Logic Functioning bit
 (37 4)  (199 196)  (199 196)  LC_2 Logic Functioning bit
 (38 4)  (200 196)  (200 196)  LC_2 Logic Functioning bit
 (41 4)  (203 196)  (203 196)  LC_2 Logic Functioning bit
 (43 4)  (205 196)  (205 196)  LC_2 Logic Functioning bit
 (45 4)  (207 196)  (207 196)  LC_2 Logic Functioning bit
 (17 5)  (179 197)  (179 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (180 197)  (180 197)  routing T_3_12.top_op_1 <X> T_3_12.lc_trk_g1_1
 (22 5)  (184 197)  (184 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (189 197)  (189 197)  routing T_3_12.lc_trk_g1_1 <X> T_3_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 197)  (191 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 197)  (192 197)  routing T_3_12.lc_trk_g1_2 <X> T_3_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 197)  (193 197)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 197)  (194 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (197 197)  (197 197)  routing T_3_12.lc_trk_g0_6 <X> T_3_12.input_2_2
 (36 5)  (198 197)  (198 197)  LC_2 Logic Functioning bit
 (37 5)  (199 197)  (199 197)  LC_2 Logic Functioning bit
 (38 5)  (200 197)  (200 197)  LC_2 Logic Functioning bit
 (41 5)  (203 197)  (203 197)  LC_2 Logic Functioning bit
 (42 5)  (204 197)  (204 197)  LC_2 Logic Functioning bit
 (51 5)  (213 197)  (213 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (167 198)  (167 198)  routing T_3_12.sp4_v_t_38 <X> T_3_12.sp4_h_l_38
 (12 6)  (174 198)  (174 198)  routing T_3_12.sp4_v_t_40 <X> T_3_12.sp4_h_l_40
 (14 6)  (176 198)  (176 198)  routing T_3_12.wire_logic_cluster/lc_4/out <X> T_3_12.lc_trk_g1_4
 (17 6)  (179 198)  (179 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (180 198)  (180 198)  routing T_3_12.wire_logic_cluster/lc_5/out <X> T_3_12.lc_trk_g1_5
 (25 6)  (187 198)  (187 198)  routing T_3_12.bnr_op_6 <X> T_3_12.lc_trk_g1_6
 (6 7)  (168 199)  (168 199)  routing T_3_12.sp4_v_t_38 <X> T_3_12.sp4_h_l_38
 (11 7)  (173 199)  (173 199)  routing T_3_12.sp4_v_t_40 <X> T_3_12.sp4_h_l_40
 (17 7)  (179 199)  (179 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (184 199)  (184 199)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (187 199)  (187 199)  routing T_3_12.bnr_op_6 <X> T_3_12.lc_trk_g1_6
 (27 8)  (189 200)  (189 200)  routing T_3_12.lc_trk_g1_4 <X> T_3_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 200)  (191 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 200)  (192 200)  routing T_3_12.lc_trk_g1_4 <X> T_3_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 200)  (194 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 200)  (195 200)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 200)  (196 200)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 200)  (197 200)  routing T_3_12.lc_trk_g0_6 <X> T_3_12.input_2_4
 (36 8)  (198 200)  (198 200)  LC_4 Logic Functioning bit
 (37 8)  (199 200)  (199 200)  LC_4 Logic Functioning bit
 (38 8)  (200 200)  (200 200)  LC_4 Logic Functioning bit
 (41 8)  (203 200)  (203 200)  LC_4 Logic Functioning bit
 (43 8)  (205 200)  (205 200)  LC_4 Logic Functioning bit
 (45 8)  (207 200)  (207 200)  LC_4 Logic Functioning bit
 (51 8)  (213 200)  (213 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (188 201)  (188 201)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (189 201)  (189 201)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 201)  (190 201)  routing T_3_12.lc_trk_g3_3 <X> T_3_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 201)  (191 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (193 201)  (193 201)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 201)  (194 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (197 201)  (197 201)  routing T_3_12.lc_trk_g0_6 <X> T_3_12.input_2_4
 (36 9)  (198 201)  (198 201)  LC_4 Logic Functioning bit
 (37 9)  (199 201)  (199 201)  LC_4 Logic Functioning bit
 (38 9)  (200 201)  (200 201)  LC_4 Logic Functioning bit
 (41 9)  (203 201)  (203 201)  LC_4 Logic Functioning bit
 (42 9)  (204 201)  (204 201)  LC_4 Logic Functioning bit
 (3 10)  (165 202)  (165 202)  routing T_3_12.sp12_v_t_22 <X> T_3_12.sp12_h_l_22
 (8 10)  (170 202)  (170 202)  routing T_3_12.sp4_v_t_42 <X> T_3_12.sp4_h_l_42
 (9 10)  (171 202)  (171 202)  routing T_3_12.sp4_v_t_42 <X> T_3_12.sp4_h_l_42
 (16 10)  (178 202)  (178 202)  routing T_3_12.sp4_v_t_16 <X> T_3_12.lc_trk_g2_5
 (17 10)  (179 202)  (179 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (180 202)  (180 202)  routing T_3_12.sp4_v_t_16 <X> T_3_12.lc_trk_g2_5
 (29 10)  (191 202)  (191 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 202)  (192 202)  routing T_3_12.lc_trk_g0_6 <X> T_3_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (193 202)  (193 202)  routing T_3_12.lc_trk_g1_5 <X> T_3_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 202)  (194 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (196 202)  (196 202)  routing T_3_12.lc_trk_g1_5 <X> T_3_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 202)  (197 202)  routing T_3_12.lc_trk_g2_5 <X> T_3_12.input_2_5
 (36 10)  (198 202)  (198 202)  LC_5 Logic Functioning bit
 (37 10)  (199 202)  (199 202)  LC_5 Logic Functioning bit
 (38 10)  (200 202)  (200 202)  LC_5 Logic Functioning bit
 (39 10)  (201 202)  (201 202)  LC_5 Logic Functioning bit
 (41 10)  (203 202)  (203 202)  LC_5 Logic Functioning bit
 (43 10)  (205 202)  (205 202)  LC_5 Logic Functioning bit
 (45 10)  (207 202)  (207 202)  LC_5 Logic Functioning bit
 (51 10)  (213 202)  (213 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (184 203)  (184 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (187 203)  (187 203)  routing T_3_12.sp4_r_v_b_38 <X> T_3_12.lc_trk_g2_6
 (26 11)  (188 203)  (188 203)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (189 203)  (189 203)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 203)  (190 203)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 203)  (191 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 203)  (192 203)  routing T_3_12.lc_trk_g0_6 <X> T_3_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 203)  (194 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (195 203)  (195 203)  routing T_3_12.lc_trk_g2_5 <X> T_3_12.input_2_5
 (36 11)  (198 203)  (198 203)  LC_5 Logic Functioning bit
 (37 11)  (199 203)  (199 203)  LC_5 Logic Functioning bit
 (39 11)  (201 203)  (201 203)  LC_5 Logic Functioning bit
 (43 11)  (205 203)  (205 203)  LC_5 Logic Functioning bit
 (21 12)  (183 204)  (183 204)  routing T_3_12.sp4_v_t_14 <X> T_3_12.lc_trk_g3_3
 (22 12)  (184 204)  (184 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (185 204)  (185 204)  routing T_3_12.sp4_v_t_14 <X> T_3_12.lc_trk_g3_3
 (29 12)  (191 204)  (191 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 204)  (192 204)  routing T_3_12.lc_trk_g0_5 <X> T_3_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (193 204)  (193 204)  routing T_3_12.lc_trk_g1_6 <X> T_3_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 204)  (194 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 204)  (196 204)  routing T_3_12.lc_trk_g1_6 <X> T_3_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (199 204)  (199 204)  LC_6 Logic Functioning bit
 (39 12)  (201 204)  (201 204)  LC_6 Logic Functioning bit
 (22 13)  (184 205)  (184 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (187 205)  (187 205)  routing T_3_12.sp4_r_v_b_42 <X> T_3_12.lc_trk_g3_2
 (31 13)  (193 205)  (193 205)  routing T_3_12.lc_trk_g1_6 <X> T_3_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (199 205)  (199 205)  LC_6 Logic Functioning bit
 (39 13)  (201 205)  (201 205)  LC_6 Logic Functioning bit
 (51 13)  (213 205)  (213 205)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (162 206)  (162 206)  routing T_3_12.lc_trk_g3_5 <X> T_3_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 206)  (163 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (167 206)  (167 206)  routing T_3_12.sp4_v_t_44 <X> T_3_12.sp4_h_l_44
 (8 14)  (170 206)  (170 206)  routing T_3_12.sp4_v_t_47 <X> T_3_12.sp4_h_l_47
 (9 14)  (171 206)  (171 206)  routing T_3_12.sp4_v_t_47 <X> T_3_12.sp4_h_l_47
 (12 14)  (174 206)  (174 206)  routing T_3_12.sp4_v_t_46 <X> T_3_12.sp4_h_l_46
 (15 14)  (177 206)  (177 206)  routing T_3_12.sp4_v_t_32 <X> T_3_12.lc_trk_g3_5
 (16 14)  (178 206)  (178 206)  routing T_3_12.sp4_v_t_32 <X> T_3_12.lc_trk_g3_5
 (17 14)  (179 206)  (179 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (162 207)  (162 207)  routing T_3_12.lc_trk_g3_5 <X> T_3_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (163 207)  (163 207)  routing T_3_12.lc_trk_g3_5 <X> T_3_12.wire_logic_cluster/lc_7/s_r
 (6 15)  (168 207)  (168 207)  routing T_3_12.sp4_v_t_44 <X> T_3_12.sp4_h_l_44
 (11 15)  (173 207)  (173 207)  routing T_3_12.sp4_v_t_46 <X> T_3_12.sp4_h_l_46


LogicTile_4_12

 (28 0)  (244 192)  (244 192)  routing T_4_12.lc_trk_g2_1 <X> T_4_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 192)  (245 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (247 192)  (247 192)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 192)  (248 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 192)  (249 192)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 192)  (250 192)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (251 192)  (251 192)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.input_2_0
 (36 0)  (252 192)  (252 192)  LC_0 Logic Functioning bit
 (37 0)  (253 192)  (253 192)  LC_0 Logic Functioning bit
 (38 0)  (254 192)  (254 192)  LC_0 Logic Functioning bit
 (39 0)  (255 192)  (255 192)  LC_0 Logic Functioning bit
 (52 0)  (268 192)  (268 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (242 193)  (242 193)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 193)  (243 193)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 193)  (245 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 193)  (247 193)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 193)  (248 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (250 193)  (250 193)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.input_2_0
 (40 1)  (256 193)  (256 193)  LC_0 Logic Functioning bit
 (41 1)  (257 193)  (257 193)  LC_0 Logic Functioning bit
 (42 1)  (258 193)  (258 193)  LC_0 Logic Functioning bit
 (43 1)  (259 193)  (259 193)  LC_0 Logic Functioning bit
 (26 2)  (242 194)  (242 194)  routing T_4_12.lc_trk_g2_7 <X> T_4_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (243 194)  (243 194)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 194)  (244 194)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 194)  (245 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 194)  (246 194)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (248 194)  (248 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 194)  (249 194)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (250 194)  (250 194)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 194)  (252 194)  LC_1 Logic Functioning bit
 (37 2)  (253 194)  (253 194)  LC_1 Logic Functioning bit
 (38 2)  (254 194)  (254 194)  LC_1 Logic Functioning bit
 (39 2)  (255 194)  (255 194)  LC_1 Logic Functioning bit
 (26 3)  (242 195)  (242 195)  routing T_4_12.lc_trk_g2_7 <X> T_4_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 195)  (244 195)  routing T_4_12.lc_trk_g2_7 <X> T_4_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 195)  (245 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 195)  (246 195)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 195)  (247 195)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (253 195)  (253 195)  LC_1 Logic Functioning bit
 (39 3)  (255 195)  (255 195)  LC_1 Logic Functioning bit
 (40 3)  (256 195)  (256 195)  LC_1 Logic Functioning bit
 (42 3)  (258 195)  (258 195)  LC_1 Logic Functioning bit
 (21 4)  (237 196)  (237 196)  routing T_4_12.wire_logic_cluster/lc_3/out <X> T_4_12.lc_trk_g1_3
 (22 4)  (238 196)  (238 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (247 196)  (247 196)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 196)  (248 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 196)  (249 196)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 196)  (250 196)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 196)  (252 196)  LC_2 Logic Functioning bit
 (37 4)  (253 196)  (253 196)  LC_2 Logic Functioning bit
 (38 4)  (254 196)  (254 196)  LC_2 Logic Functioning bit
 (43 4)  (259 196)  (259 196)  LC_2 Logic Functioning bit
 (50 4)  (266 196)  (266 196)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (268 196)  (268 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (242 197)  (242 197)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (243 197)  (243 197)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 197)  (245 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 197)  (247 197)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (252 197)  (252 197)  LC_2 Logic Functioning bit
 (37 5)  (253 197)  (253 197)  LC_2 Logic Functioning bit
 (39 5)  (255 197)  (255 197)  LC_2 Logic Functioning bit
 (42 5)  (258 197)  (258 197)  LC_2 Logic Functioning bit
 (17 6)  (233 198)  (233 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (234 198)  (234 198)  routing T_4_12.wire_logic_cluster/lc_5/out <X> T_4_12.lc_trk_g1_5
 (25 6)  (241 198)  (241 198)  routing T_4_12.wire_logic_cluster/lc_6/out <X> T_4_12.lc_trk_g1_6
 (26 6)  (242 198)  (242 198)  routing T_4_12.lc_trk_g2_5 <X> T_4_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (244 198)  (244 198)  routing T_4_12.lc_trk_g2_0 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 198)  (245 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 198)  (248 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 198)  (249 198)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_3/in_3
 (40 6)  (256 198)  (256 198)  LC_3 Logic Functioning bit
 (41 6)  (257 198)  (257 198)  LC_3 Logic Functioning bit
 (42 6)  (258 198)  (258 198)  LC_3 Logic Functioning bit
 (43 6)  (259 198)  (259 198)  LC_3 Logic Functioning bit
 (22 7)  (238 199)  (238 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (244 199)  (244 199)  routing T_4_12.lc_trk_g2_5 <X> T_4_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 199)  (245 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 199)  (247 199)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (252 199)  (252 199)  LC_3 Logic Functioning bit
 (37 7)  (253 199)  (253 199)  LC_3 Logic Functioning bit
 (38 7)  (254 199)  (254 199)  LC_3 Logic Functioning bit
 (39 7)  (255 199)  (255 199)  LC_3 Logic Functioning bit
 (17 8)  (233 200)  (233 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (234 200)  (234 200)  routing T_4_12.wire_logic_cluster/lc_1/out <X> T_4_12.lc_trk_g2_1
 (25 8)  (241 200)  (241 200)  routing T_4_12.sp4_h_r_42 <X> T_4_12.lc_trk_g2_2
 (5 9)  (221 201)  (221 201)  routing T_4_12.sp4_h_r_6 <X> T_4_12.sp4_v_b_6
 (14 9)  (230 201)  (230 201)  routing T_4_12.sp4_h_r_24 <X> T_4_12.lc_trk_g2_0
 (15 9)  (231 201)  (231 201)  routing T_4_12.sp4_h_r_24 <X> T_4_12.lc_trk_g2_0
 (16 9)  (232 201)  (232 201)  routing T_4_12.sp4_h_r_24 <X> T_4_12.lc_trk_g2_0
 (17 9)  (233 201)  (233 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (238 201)  (238 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (239 201)  (239 201)  routing T_4_12.sp4_h_r_42 <X> T_4_12.lc_trk_g2_2
 (24 9)  (240 201)  (240 201)  routing T_4_12.sp4_h_r_42 <X> T_4_12.lc_trk_g2_2
 (25 9)  (241 201)  (241 201)  routing T_4_12.sp4_h_r_42 <X> T_4_12.lc_trk_g2_2
 (16 10)  (232 202)  (232 202)  routing T_4_12.sp12_v_b_21 <X> T_4_12.lc_trk_g2_5
 (17 10)  (233 202)  (233 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (238 202)  (238 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (239 202)  (239 202)  routing T_4_12.sp4_h_r_31 <X> T_4_12.lc_trk_g2_7
 (24 10)  (240 202)  (240 202)  routing T_4_12.sp4_h_r_31 <X> T_4_12.lc_trk_g2_7
 (26 10)  (242 202)  (242 202)  routing T_4_12.lc_trk_g1_6 <X> T_4_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (244 202)  (244 202)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 202)  (245 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 202)  (246 202)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (247 202)  (247 202)  routing T_4_12.lc_trk_g2_4 <X> T_4_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 202)  (248 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 202)  (249 202)  routing T_4_12.lc_trk_g2_4 <X> T_4_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 202)  (252 202)  LC_5 Logic Functioning bit
 (38 10)  (254 202)  (254 202)  LC_5 Logic Functioning bit
 (41 10)  (257 202)  (257 202)  LC_5 Logic Functioning bit
 (43 10)  (259 202)  (259 202)  LC_5 Logic Functioning bit
 (15 11)  (231 203)  (231 203)  routing T_4_12.sp4_v_t_33 <X> T_4_12.lc_trk_g2_4
 (16 11)  (232 203)  (232 203)  routing T_4_12.sp4_v_t_33 <X> T_4_12.lc_trk_g2_4
 (17 11)  (233 203)  (233 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (234 203)  (234 203)  routing T_4_12.sp12_v_b_21 <X> T_4_12.lc_trk_g2_5
 (21 11)  (237 203)  (237 203)  routing T_4_12.sp4_h_r_31 <X> T_4_12.lc_trk_g2_7
 (22 11)  (238 203)  (238 203)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (240 203)  (240 203)  routing T_4_12.tnr_op_6 <X> T_4_12.lc_trk_g2_6
 (26 11)  (242 203)  (242 203)  routing T_4_12.lc_trk_g1_6 <X> T_4_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (243 203)  (243 203)  routing T_4_12.lc_trk_g1_6 <X> T_4_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 203)  (245 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 203)  (246 203)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.wire_logic_cluster/lc_5/in_1
 (36 11)  (252 203)  (252 203)  LC_5 Logic Functioning bit
 (37 11)  (253 203)  (253 203)  LC_5 Logic Functioning bit
 (38 11)  (254 203)  (254 203)  LC_5 Logic Functioning bit
 (39 11)  (255 203)  (255 203)  LC_5 Logic Functioning bit
 (46 11)  (262 203)  (262 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (21 12)  (237 204)  (237 204)  routing T_4_12.sp4_h_r_43 <X> T_4_12.lc_trk_g3_3
 (22 12)  (238 204)  (238 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (239 204)  (239 204)  routing T_4_12.sp4_h_r_43 <X> T_4_12.lc_trk_g3_3
 (24 12)  (240 204)  (240 204)  routing T_4_12.sp4_h_r_43 <X> T_4_12.lc_trk_g3_3
 (31 12)  (247 204)  (247 204)  routing T_4_12.lc_trk_g2_7 <X> T_4_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 204)  (248 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 204)  (249 204)  routing T_4_12.lc_trk_g2_7 <X> T_4_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (251 204)  (251 204)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.input_2_6
 (37 12)  (253 204)  (253 204)  LC_6 Logic Functioning bit
 (38 12)  (254 204)  (254 204)  LC_6 Logic Functioning bit
 (40 12)  (256 204)  (256 204)  LC_6 Logic Functioning bit
 (43 12)  (259 204)  (259 204)  LC_6 Logic Functioning bit
 (21 13)  (237 205)  (237 205)  routing T_4_12.sp4_h_r_43 <X> T_4_12.lc_trk_g3_3
 (22 13)  (238 205)  (238 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (240 205)  (240 205)  routing T_4_12.tnr_op_2 <X> T_4_12.lc_trk_g3_2
 (26 13)  (242 205)  (242 205)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (243 205)  (243 205)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 205)  (244 205)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 205)  (245 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 205)  (247 205)  routing T_4_12.lc_trk_g2_7 <X> T_4_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 205)  (248 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (249 205)  (249 205)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.input_2_6
 (34 13)  (250 205)  (250 205)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.input_2_6
 (35 13)  (251 205)  (251 205)  routing T_4_12.lc_trk_g3_7 <X> T_4_12.input_2_6
 (36 13)  (252 205)  (252 205)  LC_6 Logic Functioning bit
 (39 13)  (255 205)  (255 205)  LC_6 Logic Functioning bit
 (41 13)  (257 205)  (257 205)  LC_6 Logic Functioning bit
 (42 13)  (258 205)  (258 205)  LC_6 Logic Functioning bit
 (21 14)  (237 206)  (237 206)  routing T_4_12.rgt_op_7 <X> T_4_12.lc_trk_g3_7
 (22 14)  (238 206)  (238 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (240 206)  (240 206)  routing T_4_12.rgt_op_7 <X> T_4_12.lc_trk_g3_7
 (28 14)  (244 206)  (244 206)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 206)  (245 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 206)  (246 206)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 206)  (247 206)  routing T_4_12.lc_trk_g2_4 <X> T_4_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 206)  (248 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 206)  (249 206)  routing T_4_12.lc_trk_g2_4 <X> T_4_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 206)  (252 206)  LC_7 Logic Functioning bit
 (39 14)  (255 206)  (255 206)  LC_7 Logic Functioning bit
 (41 14)  (257 206)  (257 206)  LC_7 Logic Functioning bit
 (42 14)  (258 206)  (258 206)  LC_7 Logic Functioning bit
 (50 14)  (266 206)  (266 206)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (268 206)  (268 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (224 207)  (224 207)  routing T_4_12.sp4_h_r_10 <X> T_4_12.sp4_v_t_47
 (9 15)  (225 207)  (225 207)  routing T_4_12.sp4_h_r_10 <X> T_4_12.sp4_v_t_47
 (22 15)  (238 207)  (238 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (239 207)  (239 207)  routing T_4_12.sp4_v_b_46 <X> T_4_12.lc_trk_g3_6
 (24 15)  (240 207)  (240 207)  routing T_4_12.sp4_v_b_46 <X> T_4_12.lc_trk_g3_6
 (26 15)  (242 207)  (242 207)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (243 207)  (243 207)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 207)  (244 207)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 207)  (245 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 207)  (246 207)  routing T_4_12.lc_trk_g2_6 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (252 207)  (252 207)  LC_7 Logic Functioning bit
 (39 15)  (255 207)  (255 207)  LC_7 Logic Functioning bit
 (41 15)  (257 207)  (257 207)  LC_7 Logic Functioning bit
 (42 15)  (258 207)  (258 207)  LC_7 Logic Functioning bit


LogicTile_5_12

 (11 1)  (281 193)  (281 193)  routing T_5_12.sp4_h_l_43 <X> T_5_12.sp4_h_r_2
 (13 1)  (283 193)  (283 193)  routing T_5_12.sp4_h_l_43 <X> T_5_12.sp4_h_r_2
 (22 1)  (292 193)  (292 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (293 193)  (293 193)  routing T_5_12.sp4_h_r_2 <X> T_5_12.lc_trk_g0_2
 (24 1)  (294 193)  (294 193)  routing T_5_12.sp4_h_r_2 <X> T_5_12.lc_trk_g0_2
 (25 1)  (295 193)  (295 193)  routing T_5_12.sp4_h_r_2 <X> T_5_12.lc_trk_g0_2
 (0 2)  (270 194)  (270 194)  routing T_5_12.glb_netwk_7 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (1 2)  (271 194)  (271 194)  routing T_5_12.glb_netwk_7 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (2 2)  (272 194)  (272 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 195)  (270 195)  routing T_5_12.glb_netwk_7 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (0 4)  (270 196)  (270 196)  routing T_5_12.glb_netwk_5 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (1 4)  (271 196)  (271 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (25 4)  (295 196)  (295 196)  routing T_5_12.sp4_v_b_2 <X> T_5_12.lc_trk_g1_2
 (22 5)  (292 197)  (292 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (293 197)  (293 197)  routing T_5_12.sp4_v_b_2 <X> T_5_12.lc_trk_g1_2
 (11 6)  (281 198)  (281 198)  routing T_5_12.sp4_v_b_2 <X> T_5_12.sp4_v_t_40
 (12 7)  (282 199)  (282 199)  routing T_5_12.sp4_v_b_2 <X> T_5_12.sp4_v_t_40
 (32 8)  (302 200)  (302 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (304 200)  (304 200)  routing T_5_12.lc_trk_g1_2 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 200)  (306 200)  LC_4 Logic Functioning bit
 (37 8)  (307 200)  (307 200)  LC_4 Logic Functioning bit
 (38 8)  (308 200)  (308 200)  LC_4 Logic Functioning bit
 (39 8)  (309 200)  (309 200)  LC_4 Logic Functioning bit
 (45 8)  (315 200)  (315 200)  LC_4 Logic Functioning bit
 (48 8)  (318 200)  (318 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (31 9)  (301 201)  (301 201)  routing T_5_12.lc_trk_g1_2 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (306 201)  (306 201)  LC_4 Logic Functioning bit
 (37 9)  (307 201)  (307 201)  LC_4 Logic Functioning bit
 (38 9)  (308 201)  (308 201)  LC_4 Logic Functioning bit
 (39 9)  (309 201)  (309 201)  LC_4 Logic Functioning bit
 (0 14)  (270 206)  (270 206)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 206)  (271 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (273 206)  (273 206)  routing T_5_12.sp12_h_r_1 <X> T_5_12.sp12_v_t_22
 (32 14)  (302 206)  (302 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (306 206)  (306 206)  LC_7 Logic Functioning bit
 (37 14)  (307 206)  (307 206)  LC_7 Logic Functioning bit
 (38 14)  (308 206)  (308 206)  LC_7 Logic Functioning bit
 (39 14)  (309 206)  (309 206)  LC_7 Logic Functioning bit
 (45 14)  (315 206)  (315 206)  LC_7 Logic Functioning bit
 (0 15)  (270 207)  (270 207)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/s_r
 (3 15)  (273 207)  (273 207)  routing T_5_12.sp12_h_r_1 <X> T_5_12.sp12_v_t_22
 (31 15)  (301 207)  (301 207)  routing T_5_12.lc_trk_g0_2 <X> T_5_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (306 207)  (306 207)  LC_7 Logic Functioning bit
 (37 15)  (307 207)  (307 207)  LC_7 Logic Functioning bit
 (38 15)  (308 207)  (308 207)  LC_7 Logic Functioning bit
 (39 15)  (309 207)  (309 207)  LC_7 Logic Functioning bit


LogicTile_7_12

 (26 0)  (392 192)  (392 192)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (394 192)  (394 192)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 192)  (395 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (397 192)  (397 192)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 192)  (398 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (400 192)  (400 192)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (40 0)  (406 192)  (406 192)  LC_0 Logic Functioning bit
 (42 0)  (408 192)  (408 192)  LC_0 Logic Functioning bit
 (28 1)  (394 193)  (394 193)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 193)  (395 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 193)  (396 193)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 193)  (397 193)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (14 2)  (380 194)  (380 194)  routing T_7_12.bnr_op_4 <X> T_7_12.lc_trk_g0_4
 (17 2)  (383 194)  (383 194)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (384 194)  (384 194)  routing T_7_12.bnr_op_5 <X> T_7_12.lc_trk_g0_5
 (21 2)  (387 194)  (387 194)  routing T_7_12.bnr_op_7 <X> T_7_12.lc_trk_g0_7
 (22 2)  (388 194)  (388 194)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (14 3)  (380 195)  (380 195)  routing T_7_12.bnr_op_4 <X> T_7_12.lc_trk_g0_4
 (17 3)  (383 195)  (383 195)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (384 195)  (384 195)  routing T_7_12.bnr_op_5 <X> T_7_12.lc_trk_g0_5
 (21 3)  (387 195)  (387 195)  routing T_7_12.bnr_op_7 <X> T_7_12.lc_trk_g0_7
 (29 4)  (395 196)  (395 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 196)  (396 196)  routing T_7_12.lc_trk_g0_5 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 196)  (398 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 196)  (399 196)  routing T_7_12.lc_trk_g3_0 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 196)  (400 196)  routing T_7_12.lc_trk_g3_0 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (401 196)  (401 196)  routing T_7_12.lc_trk_g0_4 <X> T_7_12.input_2_2
 (40 4)  (406 196)  (406 196)  LC_2 Logic Functioning bit
 (27 5)  (393 197)  (393 197)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (394 197)  (394 197)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 197)  (395 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (398 197)  (398 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (21 6)  (387 198)  (387 198)  routing T_7_12.wire_logic_cluster/lc_7/out <X> T_7_12.lc_trk_g1_7
 (22 6)  (388 198)  (388 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (391 198)  (391 198)  routing T_7_12.bnr_op_6 <X> T_7_12.lc_trk_g1_6
 (26 6)  (392 198)  (392 198)  routing T_7_12.lc_trk_g0_7 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (393 198)  (393 198)  routing T_7_12.lc_trk_g1_7 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 198)  (395 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 198)  (396 198)  routing T_7_12.lc_trk_g1_7 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (398 198)  (398 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 198)  (399 198)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (39 6)  (405 198)  (405 198)  LC_3 Logic Functioning bit
 (40 6)  (406 198)  (406 198)  LC_3 Logic Functioning bit
 (42 6)  (408 198)  (408 198)  LC_3 Logic Functioning bit
 (46 6)  (412 198)  (412 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (416 198)  (416 198)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (388 199)  (388 199)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (391 199)  (391 199)  routing T_7_12.bnr_op_6 <X> T_7_12.lc_trk_g1_6
 (26 7)  (392 199)  (392 199)  routing T_7_12.lc_trk_g0_7 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 199)  (395 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 199)  (396 199)  routing T_7_12.lc_trk_g1_7 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (37 7)  (403 199)  (403 199)  LC_3 Logic Functioning bit
 (39 7)  (405 199)  (405 199)  LC_3 Logic Functioning bit
 (40 7)  (406 199)  (406 199)  LC_3 Logic Functioning bit
 (42 7)  (408 199)  (408 199)  LC_3 Logic Functioning bit
 (14 8)  (380 200)  (380 200)  routing T_7_12.wire_logic_cluster/lc_0/out <X> T_7_12.lc_trk_g2_0
 (21 8)  (387 200)  (387 200)  routing T_7_12.rgt_op_3 <X> T_7_12.lc_trk_g2_3
 (22 8)  (388 200)  (388 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (390 200)  (390 200)  routing T_7_12.rgt_op_3 <X> T_7_12.lc_trk_g2_3
 (25 8)  (391 200)  (391 200)  routing T_7_12.rgt_op_2 <X> T_7_12.lc_trk_g2_2
 (27 8)  (393 200)  (393 200)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 200)  (394 200)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 200)  (395 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 200)  (396 200)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (397 200)  (397 200)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 200)  (398 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 200)  (399 200)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (39 8)  (405 200)  (405 200)  LC_4 Logic Functioning bit
 (40 8)  (406 200)  (406 200)  LC_4 Logic Functioning bit
 (41 8)  (407 200)  (407 200)  LC_4 Logic Functioning bit
 (42 8)  (408 200)  (408 200)  LC_4 Logic Functioning bit
 (43 8)  (409 200)  (409 200)  LC_4 Logic Functioning bit
 (50 8)  (416 200)  (416 200)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (383 201)  (383 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (388 201)  (388 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (390 201)  (390 201)  routing T_7_12.rgt_op_2 <X> T_7_12.lc_trk_g2_2
 (30 9)  (396 201)  (396 201)  routing T_7_12.lc_trk_g3_6 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (397 201)  (397 201)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (39 9)  (405 201)  (405 201)  LC_4 Logic Functioning bit
 (40 9)  (406 201)  (406 201)  LC_4 Logic Functioning bit
 (41 9)  (407 201)  (407 201)  LC_4 Logic Functioning bit
 (42 9)  (408 201)  (408 201)  LC_4 Logic Functioning bit
 (43 9)  (409 201)  (409 201)  LC_4 Logic Functioning bit
 (14 10)  (380 202)  (380 202)  routing T_7_12.rgt_op_4 <X> T_7_12.lc_trk_g2_4
 (15 10)  (381 202)  (381 202)  routing T_7_12.rgt_op_5 <X> T_7_12.lc_trk_g2_5
 (17 10)  (383 202)  (383 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (384 202)  (384 202)  routing T_7_12.rgt_op_5 <X> T_7_12.lc_trk_g2_5
 (21 10)  (387 202)  (387 202)  routing T_7_12.rgt_op_7 <X> T_7_12.lc_trk_g2_7
 (22 10)  (388 202)  (388 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (390 202)  (390 202)  routing T_7_12.rgt_op_7 <X> T_7_12.lc_trk_g2_7
 (15 11)  (381 203)  (381 203)  routing T_7_12.rgt_op_4 <X> T_7_12.lc_trk_g2_4
 (17 11)  (383 203)  (383 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (380 204)  (380 204)  routing T_7_12.rgt_op_0 <X> T_7_12.lc_trk_g3_0
 (15 12)  (381 204)  (381 204)  routing T_7_12.rgt_op_1 <X> T_7_12.lc_trk_g3_1
 (17 12)  (383 204)  (383 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (384 204)  (384 204)  routing T_7_12.rgt_op_1 <X> T_7_12.lc_trk_g3_1
 (15 13)  (381 205)  (381 205)  routing T_7_12.rgt_op_0 <X> T_7_12.lc_trk_g3_0
 (17 13)  (383 205)  (383 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (25 14)  (391 206)  (391 206)  routing T_7_12.rgt_op_6 <X> T_7_12.lc_trk_g3_6
 (28 14)  (394 206)  (394 206)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 206)  (395 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 206)  (397 206)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 206)  (398 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 206)  (399 206)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (401 206)  (401 206)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.input_2_7
 (38 14)  (404 206)  (404 206)  LC_7 Logic Functioning bit
 (39 14)  (405 206)  (405 206)  LC_7 Logic Functioning bit
 (40 14)  (406 206)  (406 206)  LC_7 Logic Functioning bit
 (41 14)  (407 206)  (407 206)  LC_7 Logic Functioning bit
 (42 14)  (408 206)  (408 206)  LC_7 Logic Functioning bit
 (22 15)  (388 207)  (388 207)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (390 207)  (390 207)  routing T_7_12.rgt_op_6 <X> T_7_12.lc_trk_g3_6
 (26 15)  (392 207)  (392 207)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 207)  (394 207)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 207)  (395 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 207)  (396 207)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (398 207)  (398 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (399 207)  (399 207)  routing T_7_12.lc_trk_g2_5 <X> T_7_12.input_2_7
 (38 15)  (404 207)  (404 207)  LC_7 Logic Functioning bit
 (39 15)  (405 207)  (405 207)  LC_7 Logic Functioning bit
 (40 15)  (406 207)  (406 207)  LC_7 Logic Functioning bit
 (41 15)  (407 207)  (407 207)  LC_7 Logic Functioning bit


LogicTile_8_12

 (27 0)  (447 192)  (447 192)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 192)  (448 192)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 192)  (449 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 192)  (452 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (456 192)  (456 192)  LC_0 Logic Functioning bit
 (37 0)  (457 192)  (457 192)  LC_0 Logic Functioning bit
 (38 0)  (458 192)  (458 192)  LC_0 Logic Functioning bit
 (39 0)  (459 192)  (459 192)  LC_0 Logic Functioning bit
 (44 0)  (464 192)  (464 192)  LC_0 Logic Functioning bit
 (45 0)  (465 192)  (465 192)  LC_0 Logic Functioning bit
 (40 1)  (460 193)  (460 193)  LC_0 Logic Functioning bit
 (41 1)  (461 193)  (461 193)  LC_0 Logic Functioning bit
 (42 1)  (462 193)  (462 193)  LC_0 Logic Functioning bit
 (43 1)  (463 193)  (463 193)  LC_0 Logic Functioning bit
 (49 1)  (469 193)  (469 193)  Carry_In_Mux bit 

 (0 2)  (420 194)  (420 194)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (1 2)  (421 194)  (421 194)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (2 2)  (422 194)  (422 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (431 194)  (431 194)  routing T_8_12.sp4_v_b_6 <X> T_8_12.sp4_v_t_39
 (13 2)  (433 194)  (433 194)  routing T_8_12.sp4_v_b_6 <X> T_8_12.sp4_v_t_39
 (27 2)  (447 194)  (447 194)  routing T_8_12.lc_trk_g3_1 <X> T_8_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 194)  (448 194)  routing T_8_12.lc_trk_g3_1 <X> T_8_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 194)  (449 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 194)  (452 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 194)  (456 194)  LC_1 Logic Functioning bit
 (37 2)  (457 194)  (457 194)  LC_1 Logic Functioning bit
 (38 2)  (458 194)  (458 194)  LC_1 Logic Functioning bit
 (39 2)  (459 194)  (459 194)  LC_1 Logic Functioning bit
 (44 2)  (464 194)  (464 194)  LC_1 Logic Functioning bit
 (45 2)  (465 194)  (465 194)  LC_1 Logic Functioning bit
 (0 3)  (420 195)  (420 195)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (40 3)  (460 195)  (460 195)  LC_1 Logic Functioning bit
 (41 3)  (461 195)  (461 195)  LC_1 Logic Functioning bit
 (42 3)  (462 195)  (462 195)  LC_1 Logic Functioning bit
 (43 3)  (463 195)  (463 195)  LC_1 Logic Functioning bit
 (21 4)  (441 196)  (441 196)  routing T_8_12.wire_logic_cluster/lc_3/out <X> T_8_12.lc_trk_g1_3
 (22 4)  (442 196)  (442 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (445 196)  (445 196)  routing T_8_12.wire_logic_cluster/lc_2/out <X> T_8_12.lc_trk_g1_2
 (27 4)  (447 196)  (447 196)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 196)  (449 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 196)  (452 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 196)  (456 196)  LC_2 Logic Functioning bit
 (37 4)  (457 196)  (457 196)  LC_2 Logic Functioning bit
 (38 4)  (458 196)  (458 196)  LC_2 Logic Functioning bit
 (39 4)  (459 196)  (459 196)  LC_2 Logic Functioning bit
 (44 4)  (464 196)  (464 196)  LC_2 Logic Functioning bit
 (45 4)  (465 196)  (465 196)  LC_2 Logic Functioning bit
 (4 5)  (424 197)  (424 197)  routing T_8_12.sp4_v_t_47 <X> T_8_12.sp4_h_r_3
 (22 5)  (442 197)  (442 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (450 197)  (450 197)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (460 197)  (460 197)  LC_2 Logic Functioning bit
 (41 5)  (461 197)  (461 197)  LC_2 Logic Functioning bit
 (42 5)  (462 197)  (462 197)  LC_2 Logic Functioning bit
 (43 5)  (463 197)  (463 197)  LC_2 Logic Functioning bit
 (15 6)  (435 198)  (435 198)  routing T_8_12.top_op_5 <X> T_8_12.lc_trk_g1_5
 (17 6)  (437 198)  (437 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (441 198)  (441 198)  routing T_8_12.wire_logic_cluster/lc_7/out <X> T_8_12.lc_trk_g1_7
 (22 6)  (442 198)  (442 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (445 198)  (445 198)  routing T_8_12.wire_logic_cluster/lc_6/out <X> T_8_12.lc_trk_g1_6
 (27 6)  (447 198)  (447 198)  routing T_8_12.lc_trk_g1_3 <X> T_8_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 198)  (449 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 198)  (452 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 198)  (456 198)  LC_3 Logic Functioning bit
 (37 6)  (457 198)  (457 198)  LC_3 Logic Functioning bit
 (38 6)  (458 198)  (458 198)  LC_3 Logic Functioning bit
 (39 6)  (459 198)  (459 198)  LC_3 Logic Functioning bit
 (44 6)  (464 198)  (464 198)  LC_3 Logic Functioning bit
 (45 6)  (465 198)  (465 198)  LC_3 Logic Functioning bit
 (18 7)  (438 199)  (438 199)  routing T_8_12.top_op_5 <X> T_8_12.lc_trk_g1_5
 (22 7)  (442 199)  (442 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (450 199)  (450 199)  routing T_8_12.lc_trk_g1_3 <X> T_8_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (460 199)  (460 199)  LC_3 Logic Functioning bit
 (41 7)  (461 199)  (461 199)  LC_3 Logic Functioning bit
 (42 7)  (462 199)  (462 199)  LC_3 Logic Functioning bit
 (43 7)  (463 199)  (463 199)  LC_3 Logic Functioning bit
 (27 8)  (447 200)  (447 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 200)  (448 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 200)  (449 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 200)  (450 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 200)  (452 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (456 200)  (456 200)  LC_4 Logic Functioning bit
 (37 8)  (457 200)  (457 200)  LC_4 Logic Functioning bit
 (38 8)  (458 200)  (458 200)  LC_4 Logic Functioning bit
 (39 8)  (459 200)  (459 200)  LC_4 Logic Functioning bit
 (44 8)  (464 200)  (464 200)  LC_4 Logic Functioning bit
 (45 8)  (465 200)  (465 200)  LC_4 Logic Functioning bit
 (40 9)  (460 201)  (460 201)  LC_4 Logic Functioning bit
 (41 9)  (461 201)  (461 201)  LC_4 Logic Functioning bit
 (42 9)  (462 201)  (462 201)  LC_4 Logic Functioning bit
 (43 9)  (463 201)  (463 201)  LC_4 Logic Functioning bit
 (5 10)  (425 202)  (425 202)  routing T_8_12.sp4_h_r_3 <X> T_8_12.sp4_h_l_43
 (13 10)  (433 202)  (433 202)  routing T_8_12.sp4_v_b_8 <X> T_8_12.sp4_v_t_45
 (27 10)  (447 202)  (447 202)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 202)  (448 202)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 202)  (449 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 202)  (450 202)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 202)  (452 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (456 202)  (456 202)  LC_5 Logic Functioning bit
 (37 10)  (457 202)  (457 202)  LC_5 Logic Functioning bit
 (38 10)  (458 202)  (458 202)  LC_5 Logic Functioning bit
 (39 10)  (459 202)  (459 202)  LC_5 Logic Functioning bit
 (44 10)  (464 202)  (464 202)  LC_5 Logic Functioning bit
 (45 10)  (465 202)  (465 202)  LC_5 Logic Functioning bit
 (4 11)  (424 203)  (424 203)  routing T_8_12.sp4_h_r_3 <X> T_8_12.sp4_h_l_43
 (40 11)  (460 203)  (460 203)  LC_5 Logic Functioning bit
 (41 11)  (461 203)  (461 203)  LC_5 Logic Functioning bit
 (42 11)  (462 203)  (462 203)  LC_5 Logic Functioning bit
 (43 11)  (463 203)  (463 203)  LC_5 Logic Functioning bit
 (14 12)  (434 204)  (434 204)  routing T_8_12.wire_logic_cluster/lc_0/out <X> T_8_12.lc_trk_g3_0
 (17 12)  (437 204)  (437 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 204)  (438 204)  routing T_8_12.wire_logic_cluster/lc_1/out <X> T_8_12.lc_trk_g3_1
 (27 12)  (447 204)  (447 204)  routing T_8_12.lc_trk_g1_6 <X> T_8_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 204)  (449 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 204)  (450 204)  routing T_8_12.lc_trk_g1_6 <X> T_8_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 204)  (452 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (456 204)  (456 204)  LC_6 Logic Functioning bit
 (37 12)  (457 204)  (457 204)  LC_6 Logic Functioning bit
 (38 12)  (458 204)  (458 204)  LC_6 Logic Functioning bit
 (39 12)  (459 204)  (459 204)  LC_6 Logic Functioning bit
 (44 12)  (464 204)  (464 204)  LC_6 Logic Functioning bit
 (45 12)  (465 204)  (465 204)  LC_6 Logic Functioning bit
 (9 13)  (429 205)  (429 205)  routing T_8_12.sp4_v_t_47 <X> T_8_12.sp4_v_b_10
 (17 13)  (437 205)  (437 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (450 205)  (450 205)  routing T_8_12.lc_trk_g1_6 <X> T_8_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (460 205)  (460 205)  LC_6 Logic Functioning bit
 (41 13)  (461 205)  (461 205)  LC_6 Logic Functioning bit
 (42 13)  (462 205)  (462 205)  LC_6 Logic Functioning bit
 (43 13)  (463 205)  (463 205)  LC_6 Logic Functioning bit
 (1 14)  (421 206)  (421 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (431 206)  (431 206)  routing T_8_12.sp4_v_b_8 <X> T_8_12.sp4_v_t_46
 (14 14)  (434 206)  (434 206)  routing T_8_12.wire_logic_cluster/lc_4/out <X> T_8_12.lc_trk_g3_4
 (17 14)  (437 206)  (437 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (438 206)  (438 206)  routing T_8_12.wire_logic_cluster/lc_5/out <X> T_8_12.lc_trk_g3_5
 (27 14)  (447 206)  (447 206)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 206)  (449 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 206)  (450 206)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 206)  (452 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (457 206)  (457 206)  LC_7 Logic Functioning bit
 (39 14)  (459 206)  (459 206)  LC_7 Logic Functioning bit
 (41 14)  (461 206)  (461 206)  LC_7 Logic Functioning bit
 (43 14)  (463 206)  (463 206)  LC_7 Logic Functioning bit
 (45 14)  (465 206)  (465 206)  LC_7 Logic Functioning bit
 (0 15)  (420 207)  (420 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (421 207)  (421 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_logic_cluster/lc_7/s_r
 (12 15)  (432 207)  (432 207)  routing T_8_12.sp4_v_b_8 <X> T_8_12.sp4_v_t_46
 (17 15)  (437 207)  (437 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (450 207)  (450 207)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (457 207)  (457 207)  LC_7 Logic Functioning bit
 (39 15)  (459 207)  (459 207)  LC_7 Logic Functioning bit
 (41 15)  (461 207)  (461 207)  LC_7 Logic Functioning bit
 (43 15)  (463 207)  (463 207)  LC_7 Logic Functioning bit


LogicTile_9_12

 (5 0)  (479 192)  (479 192)  routing T_9_12.sp4_v_b_6 <X> T_9_12.sp4_h_r_0
 (4 1)  (478 193)  (478 193)  routing T_9_12.sp4_v_b_6 <X> T_9_12.sp4_h_r_0
 (6 1)  (480 193)  (480 193)  routing T_9_12.sp4_v_b_6 <X> T_9_12.sp4_h_r_0
 (21 2)  (495 194)  (495 194)  routing T_9_12.lft_op_7 <X> T_9_12.lc_trk_g0_7
 (22 2)  (496 194)  (496 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (498 194)  (498 194)  routing T_9_12.lft_op_7 <X> T_9_12.lc_trk_g0_7
 (14 4)  (488 196)  (488 196)  routing T_9_12.sp4_v_b_8 <X> T_9_12.lc_trk_g1_0
 (17 4)  (491 196)  (491 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (14 5)  (488 197)  (488 197)  routing T_9_12.sp4_v_b_8 <X> T_9_12.lc_trk_g1_0
 (16 5)  (490 197)  (490 197)  routing T_9_12.sp4_v_b_8 <X> T_9_12.lc_trk_g1_0
 (17 5)  (491 197)  (491 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (492 197)  (492 197)  routing T_9_12.sp4_r_v_b_25 <X> T_9_12.lc_trk_g1_1
 (4 6)  (478 198)  (478 198)  routing T_9_12.sp4_v_b_7 <X> T_9_12.sp4_v_t_38
 (6 6)  (480 198)  (480 198)  routing T_9_12.sp4_v_b_7 <X> T_9_12.sp4_v_t_38
 (13 6)  (487 198)  (487 198)  routing T_9_12.sp4_h_r_5 <X> T_9_12.sp4_v_t_40
 (17 6)  (491 198)  (491 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (499 198)  (499 198)  routing T_9_12.lft_op_6 <X> T_9_12.lc_trk_g1_6
 (27 6)  (501 198)  (501 198)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 198)  (503 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 198)  (504 198)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (506 198)  (506 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (508 198)  (508 198)  routing T_9_12.lc_trk_g1_1 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 198)  (510 198)  LC_3 Logic Functioning bit
 (37 6)  (511 198)  (511 198)  LC_3 Logic Functioning bit
 (38 6)  (512 198)  (512 198)  LC_3 Logic Functioning bit
 (39 6)  (513 198)  (513 198)  LC_3 Logic Functioning bit
 (48 6)  (522 198)  (522 198)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (527 198)  (527 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (477 199)  (477 199)  routing T_9_12.sp12_h_l_23 <X> T_9_12.sp12_v_t_23
 (12 7)  (486 199)  (486 199)  routing T_9_12.sp4_h_r_5 <X> T_9_12.sp4_v_t_40
 (22 7)  (496 199)  (496 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (498 199)  (498 199)  routing T_9_12.lft_op_6 <X> T_9_12.lc_trk_g1_6
 (27 7)  (501 199)  (501 199)  routing T_9_12.lc_trk_g1_0 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 199)  (503 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (510 199)  (510 199)  LC_3 Logic Functioning bit
 (37 7)  (511 199)  (511 199)  LC_3 Logic Functioning bit
 (38 7)  (512 199)  (512 199)  LC_3 Logic Functioning bit
 (39 7)  (513 199)  (513 199)  LC_3 Logic Functioning bit
 (41 7)  (515 199)  (515 199)  LC_3 Logic Functioning bit
 (43 7)  (517 199)  (517 199)  LC_3 Logic Functioning bit
 (26 8)  (500 200)  (500 200)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (36 8)  (510 200)  (510 200)  LC_4 Logic Functioning bit
 (37 8)  (511 200)  (511 200)  LC_4 Logic Functioning bit
 (38 8)  (512 200)  (512 200)  LC_4 Logic Functioning bit
 (41 8)  (515 200)  (515 200)  LC_4 Logic Functioning bit
 (42 8)  (516 200)  (516 200)  LC_4 Logic Functioning bit
 (43 8)  (517 200)  (517 200)  LC_4 Logic Functioning bit
 (46 8)  (520 200)  (520 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (521 200)  (521 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (524 200)  (524 200)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (496 201)  (496 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (498 201)  (498 201)  routing T_9_12.tnr_op_2 <X> T_9_12.lc_trk_g2_2
 (27 9)  (501 201)  (501 201)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 201)  (503 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (510 201)  (510 201)  LC_4 Logic Functioning bit
 (37 9)  (511 201)  (511 201)  LC_4 Logic Functioning bit
 (39 9)  (513 201)  (513 201)  LC_4 Logic Functioning bit
 (40 9)  (514 201)  (514 201)  LC_4 Logic Functioning bit
 (42 9)  (516 201)  (516 201)  LC_4 Logic Functioning bit
 (43 9)  (517 201)  (517 201)  LC_4 Logic Functioning bit
 (8 10)  (482 202)  (482 202)  routing T_9_12.sp4_h_r_11 <X> T_9_12.sp4_h_l_42
 (10 10)  (484 202)  (484 202)  routing T_9_12.sp4_h_r_11 <X> T_9_12.sp4_h_l_42
 (15 10)  (489 202)  (489 202)  routing T_9_12.tnr_op_5 <X> T_9_12.lc_trk_g2_5
 (17 10)  (491 202)  (491 202)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (495 202)  (495 202)  routing T_9_12.sp4_v_t_26 <X> T_9_12.lc_trk_g2_7
 (22 10)  (496 202)  (496 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (497 202)  (497 202)  routing T_9_12.sp4_v_t_26 <X> T_9_12.lc_trk_g2_7
 (25 10)  (499 202)  (499 202)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g2_6
 (26 10)  (500 202)  (500 202)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (502 202)  (502 202)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 202)  (503 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 202)  (504 202)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 202)  (506 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (507 202)  (507 202)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (509 202)  (509 202)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_5
 (40 10)  (514 202)  (514 202)  LC_5 Logic Functioning bit
 (51 10)  (525 202)  (525 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (482 203)  (482 203)  routing T_9_12.sp4_h_l_42 <X> T_9_12.sp4_v_t_42
 (15 11)  (489 203)  (489 203)  routing T_9_12.tnr_op_4 <X> T_9_12.lc_trk_g2_4
 (17 11)  (491 203)  (491 203)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (495 203)  (495 203)  routing T_9_12.sp4_v_t_26 <X> T_9_12.lc_trk_g2_7
 (22 11)  (496 203)  (496 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (497 203)  (497 203)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g2_6
 (24 11)  (498 203)  (498 203)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g2_6
 (25 11)  (499 203)  (499 203)  routing T_9_12.sp4_h_r_46 <X> T_9_12.lc_trk_g2_6
 (28 11)  (502 203)  (502 203)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 203)  (503 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (505 203)  (505 203)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (506 203)  (506 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (507 203)  (507 203)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_5
 (34 11)  (508 203)  (508 203)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_5
 (35 11)  (509 203)  (509 203)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_5
 (21 12)  (495 204)  (495 204)  routing T_9_12.sp4_v_t_22 <X> T_9_12.lc_trk_g3_3
 (22 12)  (496 204)  (496 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (497 204)  (497 204)  routing T_9_12.sp4_v_t_22 <X> T_9_12.lc_trk_g3_3
 (31 12)  (505 204)  (505 204)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 204)  (506 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 204)  (507 204)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (510 204)  (510 204)  LC_6 Logic Functioning bit
 (37 12)  (511 204)  (511 204)  LC_6 Logic Functioning bit
 (50 12)  (524 204)  (524 204)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (495 205)  (495 205)  routing T_9_12.sp4_v_t_22 <X> T_9_12.lc_trk_g3_3
 (31 13)  (505 205)  (505 205)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (510 205)  (510 205)  LC_6 Logic Functioning bit
 (37 13)  (511 205)  (511 205)  LC_6 Logic Functioning bit
 (4 14)  (478 206)  (478 206)  routing T_9_12.sp4_h_r_9 <X> T_9_12.sp4_v_t_44
 (11 14)  (485 206)  (485 206)  routing T_9_12.sp4_v_b_8 <X> T_9_12.sp4_v_t_46
 (26 14)  (500 206)  (500 206)  routing T_9_12.lc_trk_g0_7 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (501 206)  (501 206)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 206)  (502 206)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 206)  (503 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (505 206)  (505 206)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 206)  (506 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (507 206)  (507 206)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (509 206)  (509 206)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.input_2_7
 (37 14)  (511 206)  (511 206)  LC_7 Logic Functioning bit
 (39 14)  (513 206)  (513 206)  LC_7 Logic Functioning bit
 (40 14)  (514 206)  (514 206)  LC_7 Logic Functioning bit
 (42 14)  (516 206)  (516 206)  LC_7 Logic Functioning bit
 (51 14)  (525 206)  (525 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (479 207)  (479 207)  routing T_9_12.sp4_h_r_9 <X> T_9_12.sp4_v_t_44
 (12 15)  (486 207)  (486 207)  routing T_9_12.sp4_v_b_8 <X> T_9_12.sp4_v_t_46
 (22 15)  (496 207)  (496 207)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (498 207)  (498 207)  routing T_9_12.tnr_op_6 <X> T_9_12.lc_trk_g3_6
 (26 15)  (500 207)  (500 207)  routing T_9_12.lc_trk_g0_7 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 207)  (503 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 207)  (504 207)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (505 207)  (505 207)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (506 207)  (506 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (508 207)  (508 207)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.input_2_7
 (35 15)  (509 207)  (509 207)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.input_2_7
 (40 15)  (514 207)  (514 207)  LC_7 Logic Functioning bit


LogicTile_10_12

 (32 0)  (560 192)  (560 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 192)  (561 192)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (562 192)  (562 192)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 192)  (564 192)  LC_0 Logic Functioning bit
 (37 0)  (565 192)  (565 192)  LC_0 Logic Functioning bit
 (38 0)  (566 192)  (566 192)  LC_0 Logic Functioning bit
 (39 0)  (567 192)  (567 192)  LC_0 Logic Functioning bit
 (45 0)  (573 192)  (573 192)  LC_0 Logic Functioning bit
 (46 0)  (574 192)  (574 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (564 193)  (564 193)  LC_0 Logic Functioning bit
 (37 1)  (565 193)  (565 193)  LC_0 Logic Functioning bit
 (38 1)  (566 193)  (566 193)  LC_0 Logic Functioning bit
 (39 1)  (567 193)  (567 193)  LC_0 Logic Functioning bit
 (51 1)  (579 193)  (579 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (528 194)  (528 194)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (529 194)  (529 194)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (530 194)  (530 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (560 194)  (560 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 194)  (561 194)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (564 194)  (564 194)  LC_1 Logic Functioning bit
 (37 2)  (565 194)  (565 194)  LC_1 Logic Functioning bit
 (38 2)  (566 194)  (566 194)  LC_1 Logic Functioning bit
 (39 2)  (567 194)  (567 194)  LC_1 Logic Functioning bit
 (45 2)  (573 194)  (573 194)  LC_1 Logic Functioning bit
 (47 2)  (575 194)  (575 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (580 194)  (580 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (528 195)  (528 195)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (31 3)  (559 195)  (559 195)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (564 195)  (564 195)  LC_1 Logic Functioning bit
 (37 3)  (565 195)  (565 195)  LC_1 Logic Functioning bit
 (38 3)  (566 195)  (566 195)  LC_1 Logic Functioning bit
 (39 3)  (567 195)  (567 195)  LC_1 Logic Functioning bit
 (51 3)  (579 195)  (579 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (529 196)  (529 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (536 196)  (536 196)  routing T_10_12.sp4_v_b_4 <X> T_10_12.sp4_h_r_4
 (9 4)  (537 196)  (537 196)  routing T_10_12.sp4_v_b_4 <X> T_10_12.sp4_h_r_4
 (21 4)  (549 196)  (549 196)  routing T_10_12.sp12_h_r_3 <X> T_10_12.lc_trk_g1_3
 (22 4)  (550 196)  (550 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (552 196)  (552 196)  routing T_10_12.sp12_h_r_3 <X> T_10_12.lc_trk_g1_3
 (31 4)  (559 196)  (559 196)  routing T_10_12.lc_trk_g2_5 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 196)  (560 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 196)  (561 196)  routing T_10_12.lc_trk_g2_5 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 196)  (564 196)  LC_2 Logic Functioning bit
 (37 4)  (565 196)  (565 196)  LC_2 Logic Functioning bit
 (38 4)  (566 196)  (566 196)  LC_2 Logic Functioning bit
 (39 4)  (567 196)  (567 196)  LC_2 Logic Functioning bit
 (45 4)  (573 196)  (573 196)  LC_2 Logic Functioning bit
 (46 4)  (574 196)  (574 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (580 196)  (580 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (528 197)  (528 197)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 5)  (529 197)  (529 197)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (21 5)  (549 197)  (549 197)  routing T_10_12.sp12_h_r_3 <X> T_10_12.lc_trk_g1_3
 (36 5)  (564 197)  (564 197)  LC_2 Logic Functioning bit
 (37 5)  (565 197)  (565 197)  LC_2 Logic Functioning bit
 (38 5)  (566 197)  (566 197)  LC_2 Logic Functioning bit
 (39 5)  (567 197)  (567 197)  LC_2 Logic Functioning bit
 (15 6)  (543 198)  (543 198)  routing T_10_12.sp4_h_r_13 <X> T_10_12.lc_trk_g1_5
 (16 6)  (544 198)  (544 198)  routing T_10_12.sp4_h_r_13 <X> T_10_12.lc_trk_g1_5
 (17 6)  (545 198)  (545 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (546 198)  (546 198)  routing T_10_12.sp4_h_r_13 <X> T_10_12.lc_trk_g1_5
 (31 6)  (559 198)  (559 198)  routing T_10_12.lc_trk_g3_7 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 198)  (560 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 198)  (561 198)  routing T_10_12.lc_trk_g3_7 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (562 198)  (562 198)  routing T_10_12.lc_trk_g3_7 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (564 198)  (564 198)  LC_3 Logic Functioning bit
 (37 6)  (565 198)  (565 198)  LC_3 Logic Functioning bit
 (38 6)  (566 198)  (566 198)  LC_3 Logic Functioning bit
 (39 6)  (567 198)  (567 198)  LC_3 Logic Functioning bit
 (45 6)  (573 198)  (573 198)  LC_3 Logic Functioning bit
 (46 6)  (574 198)  (574 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (575 198)  (575 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (31 7)  (559 199)  (559 199)  routing T_10_12.lc_trk_g3_7 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (564 199)  (564 199)  LC_3 Logic Functioning bit
 (37 7)  (565 199)  (565 199)  LC_3 Logic Functioning bit
 (38 7)  (566 199)  (566 199)  LC_3 Logic Functioning bit
 (39 7)  (567 199)  (567 199)  LC_3 Logic Functioning bit
 (51 7)  (579 199)  (579 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (553 200)  (553 200)  routing T_10_12.rgt_op_2 <X> T_10_12.lc_trk_g2_2
 (22 9)  (550 201)  (550 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (552 201)  (552 201)  routing T_10_12.rgt_op_2 <X> T_10_12.lc_trk_g2_2
 (15 10)  (543 202)  (543 202)  routing T_10_12.rgt_op_5 <X> T_10_12.lc_trk_g2_5
 (17 10)  (545 202)  (545 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (546 202)  (546 202)  routing T_10_12.rgt_op_5 <X> T_10_12.lc_trk_g2_5
 (14 12)  (542 204)  (542 204)  routing T_10_12.rgt_op_0 <X> T_10_12.lc_trk_g3_0
 (15 13)  (543 205)  (543 205)  routing T_10_12.rgt_op_0 <X> T_10_12.lc_trk_g3_0
 (17 13)  (545 205)  (545 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (1 14)  (529 206)  (529 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (21 14)  (549 206)  (549 206)  routing T_10_12.rgt_op_7 <X> T_10_12.lc_trk_g3_7
 (22 14)  (550 206)  (550 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (552 206)  (552 206)  routing T_10_12.rgt_op_7 <X> T_10_12.lc_trk_g3_7
 (0 15)  (528 207)  (528 207)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (529 207)  (529 207)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r


LogicTile_11_12

 (9 0)  (591 192)  (591 192)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_h_r_1
 (14 0)  (596 192)  (596 192)  routing T_11_12.wire_logic_cluster/lc_0/out <X> T_11_12.lc_trk_g0_0
 (22 0)  (604 192)  (604 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (606 192)  (606 192)  routing T_11_12.top_op_3 <X> T_11_12.lc_trk_g0_3
 (25 0)  (607 192)  (607 192)  routing T_11_12.wire_logic_cluster/lc_2/out <X> T_11_12.lc_trk_g0_2
 (29 0)  (611 192)  (611 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (614 192)  (614 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (615 192)  (615 192)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 192)  (618 192)  LC_0 Logic Functioning bit
 (37 0)  (619 192)  (619 192)  LC_0 Logic Functioning bit
 (41 0)  (623 192)  (623 192)  LC_0 Logic Functioning bit
 (42 0)  (624 192)  (624 192)  LC_0 Logic Functioning bit
 (43 0)  (625 192)  (625 192)  LC_0 Logic Functioning bit
 (45 0)  (627 192)  (627 192)  LC_0 Logic Functioning bit
 (6 1)  (588 193)  (588 193)  routing T_11_12.sp4_h_l_37 <X> T_11_12.sp4_h_r_0
 (17 1)  (599 193)  (599 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (603 193)  (603 193)  routing T_11_12.top_op_3 <X> T_11_12.lc_trk_g0_3
 (22 1)  (604 193)  (604 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (608 193)  (608 193)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (610 193)  (610 193)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (611 193)  (611 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (612 193)  (612 193)  routing T_11_12.lc_trk_g0_3 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (613 193)  (613 193)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (614 193)  (614 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (618 193)  (618 193)  LC_0 Logic Functioning bit
 (37 1)  (619 193)  (619 193)  LC_0 Logic Functioning bit
 (42 1)  (624 193)  (624 193)  LC_0 Logic Functioning bit
 (0 2)  (582 194)  (582 194)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (583 194)  (583 194)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (584 194)  (584 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (609 194)  (609 194)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 194)  (610 194)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 194)  (611 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (613 194)  (613 194)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (614 194)  (614 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 194)  (615 194)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (618 194)  (618 194)  LC_1 Logic Functioning bit
 (37 2)  (619 194)  (619 194)  LC_1 Logic Functioning bit
 (38 2)  (620 194)  (620 194)  LC_1 Logic Functioning bit
 (41 2)  (623 194)  (623 194)  LC_1 Logic Functioning bit
 (43 2)  (625 194)  (625 194)  LC_1 Logic Functioning bit
 (45 2)  (627 194)  (627 194)  LC_1 Logic Functioning bit
 (0 3)  (582 195)  (582 195)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (14 3)  (596 195)  (596 195)  routing T_11_12.sp4_r_v_b_28 <X> T_11_12.lc_trk_g0_4
 (17 3)  (599 195)  (599 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (604 195)  (604 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (606 195)  (606 195)  routing T_11_12.top_op_6 <X> T_11_12.lc_trk_g0_6
 (25 3)  (607 195)  (607 195)  routing T_11_12.top_op_6 <X> T_11_12.lc_trk_g0_6
 (26 3)  (608 195)  (608 195)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (610 195)  (610 195)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 195)  (611 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (614 195)  (614 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (615 195)  (615 195)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_1
 (34 3)  (616 195)  (616 195)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_1
 (35 3)  (617 195)  (617 195)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_1
 (36 3)  (618 195)  (618 195)  LC_1 Logic Functioning bit
 (41 3)  (623 195)  (623 195)  LC_1 Logic Functioning bit
 (43 3)  (625 195)  (625 195)  LC_1 Logic Functioning bit
 (15 4)  (597 196)  (597 196)  routing T_11_12.sp4_h_r_1 <X> T_11_12.lc_trk_g1_1
 (16 4)  (598 196)  (598 196)  routing T_11_12.sp4_h_r_1 <X> T_11_12.lc_trk_g1_1
 (17 4)  (599 196)  (599 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (603 196)  (603 196)  routing T_11_12.wire_logic_cluster/lc_3/out <X> T_11_12.lc_trk_g1_3
 (22 4)  (604 196)  (604 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (609 196)  (609 196)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (610 196)  (610 196)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 196)  (611 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 196)  (614 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (615 196)  (615 196)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (618 196)  (618 196)  LC_2 Logic Functioning bit
 (37 4)  (619 196)  (619 196)  LC_2 Logic Functioning bit
 (41 4)  (623 196)  (623 196)  LC_2 Logic Functioning bit
 (42 4)  (624 196)  (624 196)  LC_2 Logic Functioning bit
 (43 4)  (625 196)  (625 196)  LC_2 Logic Functioning bit
 (45 4)  (627 196)  (627 196)  LC_2 Logic Functioning bit
 (18 5)  (600 197)  (600 197)  routing T_11_12.sp4_h_r_1 <X> T_11_12.lc_trk_g1_1
 (28 5)  (610 197)  (610 197)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 197)  (611 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (612 197)  (612 197)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (613 197)  (613 197)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (614 197)  (614 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (617 197)  (617 197)  routing T_11_12.lc_trk_g0_2 <X> T_11_12.input_2_2
 (36 5)  (618 197)  (618 197)  LC_2 Logic Functioning bit
 (37 5)  (619 197)  (619 197)  LC_2 Logic Functioning bit
 (43 5)  (625 197)  (625 197)  LC_2 Logic Functioning bit
 (14 6)  (596 198)  (596 198)  routing T_11_12.wire_logic_cluster/lc_4/out <X> T_11_12.lc_trk_g1_4
 (17 6)  (599 198)  (599 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (600 198)  (600 198)  routing T_11_12.wire_logic_cluster/lc_5/out <X> T_11_12.lc_trk_g1_5
 (22 6)  (604 198)  (604 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (606 198)  (606 198)  routing T_11_12.top_op_7 <X> T_11_12.lc_trk_g1_7
 (27 6)  (609 198)  (609 198)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 198)  (611 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (613 198)  (613 198)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (614 198)  (614 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (618 198)  (618 198)  LC_3 Logic Functioning bit
 (37 6)  (619 198)  (619 198)  LC_3 Logic Functioning bit
 (38 6)  (620 198)  (620 198)  LC_3 Logic Functioning bit
 (41 6)  (623 198)  (623 198)  LC_3 Logic Functioning bit
 (43 6)  (625 198)  (625 198)  LC_3 Logic Functioning bit
 (45 6)  (627 198)  (627 198)  LC_3 Logic Functioning bit
 (17 7)  (599 199)  (599 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (603 199)  (603 199)  routing T_11_12.top_op_7 <X> T_11_12.lc_trk_g1_7
 (26 7)  (608 199)  (608 199)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (610 199)  (610 199)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (611 199)  (611 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (612 199)  (612 199)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (613 199)  (613 199)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (614 199)  (614 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (615 199)  (615 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_3
 (34 7)  (616 199)  (616 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_3
 (35 7)  (617 199)  (617 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_3
 (36 7)  (618 199)  (618 199)  LC_3 Logic Functioning bit
 (41 7)  (623 199)  (623 199)  LC_3 Logic Functioning bit
 (43 7)  (625 199)  (625 199)  LC_3 Logic Functioning bit
 (14 8)  (596 200)  (596 200)  routing T_11_12.sp4_v_t_21 <X> T_11_12.lc_trk_g2_0
 (22 8)  (604 200)  (604 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (607 200)  (607 200)  routing T_11_12.sp12_v_t_1 <X> T_11_12.lc_trk_g2_2
 (26 8)  (608 200)  (608 200)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (609 200)  (609 200)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 200)  (611 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (612 200)  (612 200)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (614 200)  (614 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (615 200)  (615 200)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (618 200)  (618 200)  LC_4 Logic Functioning bit
 (38 8)  (620 200)  (620 200)  LC_4 Logic Functioning bit
 (43 8)  (625 200)  (625 200)  LC_4 Logic Functioning bit
 (45 8)  (627 200)  (627 200)  LC_4 Logic Functioning bit
 (14 9)  (596 201)  (596 201)  routing T_11_12.sp4_v_t_21 <X> T_11_12.lc_trk_g2_0
 (16 9)  (598 201)  (598 201)  routing T_11_12.sp4_v_t_21 <X> T_11_12.lc_trk_g2_0
 (17 9)  (599 201)  (599 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (604 201)  (604 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (606 201)  (606 201)  routing T_11_12.sp12_v_t_1 <X> T_11_12.lc_trk_g2_2
 (25 9)  (607 201)  (607 201)  routing T_11_12.sp12_v_t_1 <X> T_11_12.lc_trk_g2_2
 (26 9)  (608 201)  (608 201)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (609 201)  (609 201)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 201)  (611 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (613 201)  (613 201)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (614 201)  (614 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (615 201)  (615 201)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.input_2_4
 (35 9)  (617 201)  (617 201)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.input_2_4
 (36 9)  (618 201)  (618 201)  LC_4 Logic Functioning bit
 (38 9)  (620 201)  (620 201)  LC_4 Logic Functioning bit
 (41 9)  (623 201)  (623 201)  LC_4 Logic Functioning bit
 (42 9)  (624 201)  (624 201)  LC_4 Logic Functioning bit
 (43 9)  (625 201)  (625 201)  LC_4 Logic Functioning bit
 (4 10)  (586 202)  (586 202)  routing T_11_12.sp4_h_r_0 <X> T_11_12.sp4_v_t_43
 (6 10)  (588 202)  (588 202)  routing T_11_12.sp4_h_r_0 <X> T_11_12.sp4_v_t_43
 (11 10)  (593 202)  (593 202)  routing T_11_12.sp4_v_b_0 <X> T_11_12.sp4_v_t_45
 (13 10)  (595 202)  (595 202)  routing T_11_12.sp4_v_b_0 <X> T_11_12.sp4_v_t_45
 (25 10)  (607 202)  (607 202)  routing T_11_12.wire_logic_cluster/lc_6/out <X> T_11_12.lc_trk_g2_6
 (27 10)  (609 202)  (609 202)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 202)  (611 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 202)  (612 202)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (614 202)  (614 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (616 202)  (616 202)  routing T_11_12.lc_trk_g1_1 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (618 202)  (618 202)  LC_5 Logic Functioning bit
 (37 10)  (619 202)  (619 202)  LC_5 Logic Functioning bit
 (38 10)  (620 202)  (620 202)  LC_5 Logic Functioning bit
 (41 10)  (623 202)  (623 202)  LC_5 Logic Functioning bit
 (43 10)  (625 202)  (625 202)  LC_5 Logic Functioning bit
 (45 10)  (627 202)  (627 202)  LC_5 Logic Functioning bit
 (5 11)  (587 203)  (587 203)  routing T_11_12.sp4_h_r_0 <X> T_11_12.sp4_v_t_43
 (14 11)  (596 203)  (596 203)  routing T_11_12.sp4_r_v_b_36 <X> T_11_12.lc_trk_g2_4
 (17 11)  (599 203)  (599 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (604 203)  (604 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (608 203)  (608 203)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (610 203)  (610 203)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (611 203)  (611 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (614 203)  (614 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (615 203)  (615 203)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_5
 (34 11)  (616 203)  (616 203)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_5
 (35 11)  (617 203)  (617 203)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_5
 (36 11)  (618 203)  (618 203)  LC_5 Logic Functioning bit
 (41 11)  (623 203)  (623 203)  LC_5 Logic Functioning bit
 (43 11)  (625 203)  (625 203)  LC_5 Logic Functioning bit
 (17 12)  (599 204)  (599 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 204)  (600 204)  routing T_11_12.wire_logic_cluster/lc_1/out <X> T_11_12.lc_trk_g3_1
 (22 12)  (604 204)  (604 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (607 204)  (607 204)  routing T_11_12.sp12_v_t_1 <X> T_11_12.lc_trk_g3_2
 (26 12)  (608 204)  (608 204)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (609 204)  (609 204)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (610 204)  (610 204)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 204)  (611 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (614 204)  (614 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 204)  (615 204)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (617 204)  (617 204)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.input_2_6
 (36 12)  (618 204)  (618 204)  LC_6 Logic Functioning bit
 (37 12)  (619 204)  (619 204)  LC_6 Logic Functioning bit
 (41 12)  (623 204)  (623 204)  LC_6 Logic Functioning bit
 (42 12)  (624 204)  (624 204)  LC_6 Logic Functioning bit
 (43 12)  (625 204)  (625 204)  LC_6 Logic Functioning bit
 (45 12)  (627 204)  (627 204)  LC_6 Logic Functioning bit
 (22 13)  (604 205)  (604 205)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (606 205)  (606 205)  routing T_11_12.sp12_v_t_1 <X> T_11_12.lc_trk_g3_2
 (25 13)  (607 205)  (607 205)  routing T_11_12.sp12_v_t_1 <X> T_11_12.lc_trk_g3_2
 (29 13)  (611 205)  (611 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (612 205)  (612 205)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (613 205)  (613 205)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (614 205)  (614 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (615 205)  (615 205)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.input_2_6
 (35 13)  (617 205)  (617 205)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.input_2_6
 (36 13)  (618 205)  (618 205)  LC_6 Logic Functioning bit
 (37 13)  (619 205)  (619 205)  LC_6 Logic Functioning bit
 (43 13)  (625 205)  (625 205)  LC_6 Logic Functioning bit
 (0 14)  (582 206)  (582 206)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 206)  (583 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (597 206)  (597 206)  routing T_11_12.sp4_v_t_32 <X> T_11_12.lc_trk_g3_5
 (16 14)  (598 206)  (598 206)  routing T_11_12.sp4_v_t_32 <X> T_11_12.lc_trk_g3_5
 (17 14)  (599 206)  (599 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (603 206)  (603 206)  routing T_11_12.wire_logic_cluster/lc_7/out <X> T_11_12.lc_trk_g3_7
 (22 14)  (604 206)  (604 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (609 206)  (609 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (610 206)  (610 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 206)  (611 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 206)  (612 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (614 206)  (614 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (615 206)  (615 206)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (616 206)  (616 206)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (618 206)  (618 206)  LC_7 Logic Functioning bit
 (37 14)  (619 206)  (619 206)  LC_7 Logic Functioning bit
 (38 14)  (620 206)  (620 206)  LC_7 Logic Functioning bit
 (41 14)  (623 206)  (623 206)  LC_7 Logic Functioning bit
 (43 14)  (625 206)  (625 206)  LC_7 Logic Functioning bit
 (45 14)  (627 206)  (627 206)  LC_7 Logic Functioning bit
 (0 15)  (582 207)  (582 207)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (583 207)  (583 207)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (26 15)  (608 207)  (608 207)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (610 207)  (610 207)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 207)  (611 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (612 207)  (612 207)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (613 207)  (613 207)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (614 207)  (614 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (615 207)  (615 207)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_7
 (34 15)  (616 207)  (616 207)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_7
 (35 15)  (617 207)  (617 207)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_7
 (36 15)  (618 207)  (618 207)  LC_7 Logic Functioning bit
 (41 15)  (623 207)  (623 207)  LC_7 Logic Functioning bit
 (43 15)  (625 207)  (625 207)  LC_7 Logic Functioning bit


LogicTile_12_12

 (17 0)  (653 192)  (653 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (658 192)  (658 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (664 192)  (664 192)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 192)  (665 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (666 192)  (666 192)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (44 0)  (680 192)  (680 192)  LC_0 Logic Functioning bit
 (15 1)  (651 193)  (651 193)  routing T_12_12.sp4_v_t_5 <X> T_12_12.lc_trk_g0_0
 (16 1)  (652 193)  (652 193)  routing T_12_12.sp4_v_t_5 <X> T_12_12.lc_trk_g0_0
 (17 1)  (653 193)  (653 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (654 193)  (654 193)  routing T_12_12.sp4_r_v_b_34 <X> T_12_12.lc_trk_g0_1
 (50 1)  (686 193)  (686 193)  Carry_In_Mux bit 

 (27 2)  (663 194)  (663 194)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (664 194)  (664 194)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 194)  (665 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (666 194)  (666 194)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (668 194)  (668 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (672 194)  (672 194)  LC_1 Logic Functioning bit
 (37 2)  (673 194)  (673 194)  LC_1 Logic Functioning bit
 (38 2)  (674 194)  (674 194)  LC_1 Logic Functioning bit
 (39 2)  (675 194)  (675 194)  LC_1 Logic Functioning bit
 (44 2)  (680 194)  (680 194)  LC_1 Logic Functioning bit
 (30 3)  (666 195)  (666 195)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (668 195)  (668 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (670 195)  (670 195)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.input_2_1
 (36 3)  (672 195)  (672 195)  LC_1 Logic Functioning bit
 (37 3)  (673 195)  (673 195)  LC_1 Logic Functioning bit
 (38 3)  (674 195)  (674 195)  LC_1 Logic Functioning bit
 (39 3)  (675 195)  (675 195)  LC_1 Logic Functioning bit
 (53 3)  (689 195)  (689 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (9 4)  (645 196)  (645 196)  routing T_12_12.sp4_v_t_41 <X> T_12_12.sp4_h_r_4
 (28 4)  (664 196)  (664 196)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 196)  (665 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (668 196)  (668 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (672 196)  (672 196)  LC_2 Logic Functioning bit
 (37 4)  (673 196)  (673 196)  LC_2 Logic Functioning bit
 (38 4)  (674 196)  (674 196)  LC_2 Logic Functioning bit
 (39 4)  (675 196)  (675 196)  LC_2 Logic Functioning bit
 (44 4)  (680 196)  (680 196)  LC_2 Logic Functioning bit
 (15 5)  (651 197)  (651 197)  routing T_12_12.sp4_v_t_5 <X> T_12_12.lc_trk_g1_0
 (16 5)  (652 197)  (652 197)  routing T_12_12.sp4_v_t_5 <X> T_12_12.lc_trk_g1_0
 (17 5)  (653 197)  (653 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (36 5)  (672 197)  (672 197)  LC_2 Logic Functioning bit
 (37 5)  (673 197)  (673 197)  LC_2 Logic Functioning bit
 (38 5)  (674 197)  (674 197)  LC_2 Logic Functioning bit
 (39 5)  (675 197)  (675 197)  LC_2 Logic Functioning bit
 (13 6)  (649 198)  (649 198)  routing T_12_12.sp4_v_b_5 <X> T_12_12.sp4_v_t_40
 (27 6)  (663 198)  (663 198)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (664 198)  (664 198)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 198)  (665 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (668 198)  (668 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (672 198)  (672 198)  LC_3 Logic Functioning bit
 (37 6)  (673 198)  (673 198)  LC_3 Logic Functioning bit
 (38 6)  (674 198)  (674 198)  LC_3 Logic Functioning bit
 (39 6)  (675 198)  (675 198)  LC_3 Logic Functioning bit
 (44 6)  (680 198)  (680 198)  LC_3 Logic Functioning bit
 (30 7)  (666 199)  (666 199)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (668 199)  (668 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (670 199)  (670 199)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.input_2_3
 (36 7)  (672 199)  (672 199)  LC_3 Logic Functioning bit
 (37 7)  (673 199)  (673 199)  LC_3 Logic Functioning bit
 (38 7)  (674 199)  (674 199)  LC_3 Logic Functioning bit
 (39 7)  (675 199)  (675 199)  LC_3 Logic Functioning bit
 (3 8)  (639 200)  (639 200)  routing T_12_12.sp12_v_t_22 <X> T_12_12.sp12_v_b_1
 (15 8)  (651 200)  (651 200)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g2_1
 (16 8)  (652 200)  (652 200)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g2_1
 (17 8)  (653 200)  (653 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (657 200)  (657 200)  routing T_12_12.sp4_v_t_22 <X> T_12_12.lc_trk_g2_3
 (22 8)  (658 200)  (658 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (659 200)  (659 200)  routing T_12_12.sp4_v_t_22 <X> T_12_12.lc_trk_g2_3
 (29 8)  (665 200)  (665 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (668 200)  (668 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (672 200)  (672 200)  LC_4 Logic Functioning bit
 (37 8)  (673 200)  (673 200)  LC_4 Logic Functioning bit
 (38 8)  (674 200)  (674 200)  LC_4 Logic Functioning bit
 (39 8)  (675 200)  (675 200)  LC_4 Logic Functioning bit
 (44 8)  (680 200)  (680 200)  LC_4 Logic Functioning bit
 (46 8)  (682 200)  (682 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (9 9)  (645 201)  (645 201)  routing T_12_12.sp4_v_t_42 <X> T_12_12.sp4_v_b_7
 (21 9)  (657 201)  (657 201)  routing T_12_12.sp4_v_t_22 <X> T_12_12.lc_trk_g2_3
 (36 9)  (672 201)  (672 201)  LC_4 Logic Functioning bit
 (37 9)  (673 201)  (673 201)  LC_4 Logic Functioning bit
 (38 9)  (674 201)  (674 201)  LC_4 Logic Functioning bit
 (39 9)  (675 201)  (675 201)  LC_4 Logic Functioning bit
 (16 10)  (652 202)  (652 202)  routing T_12_12.sp4_v_b_37 <X> T_12_12.lc_trk_g2_5
 (17 10)  (653 202)  (653 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (654 202)  (654 202)  routing T_12_12.sp4_v_b_37 <X> T_12_12.lc_trk_g2_5
 (32 10)  (668 202)  (668 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (672 202)  (672 202)  LC_5 Logic Functioning bit
 (37 10)  (673 202)  (673 202)  LC_5 Logic Functioning bit
 (38 10)  (674 202)  (674 202)  LC_5 Logic Functioning bit
 (39 10)  (675 202)  (675 202)  LC_5 Logic Functioning bit
 (44 10)  (680 202)  (680 202)  LC_5 Logic Functioning bit
 (18 11)  (654 203)  (654 203)  routing T_12_12.sp4_v_b_37 <X> T_12_12.lc_trk_g2_5
 (32 11)  (668 203)  (668 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (669 203)  (669 203)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.input_2_5
 (35 11)  (671 203)  (671 203)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.input_2_5
 (36 11)  (672 203)  (672 203)  LC_5 Logic Functioning bit
 (37 11)  (673 203)  (673 203)  LC_5 Logic Functioning bit
 (38 11)  (674 203)  (674 203)  LC_5 Logic Functioning bit
 (39 11)  (675 203)  (675 203)  LC_5 Logic Functioning bit
 (22 12)  (658 204)  (658 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (659 204)  (659 204)  routing T_12_12.sp4_v_t_30 <X> T_12_12.lc_trk_g3_3
 (24 12)  (660 204)  (660 204)  routing T_12_12.sp4_v_t_30 <X> T_12_12.lc_trk_g3_3
 (29 12)  (665 204)  (665 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (668 204)  (668 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (672 204)  (672 204)  LC_6 Logic Functioning bit
 (37 12)  (673 204)  (673 204)  LC_6 Logic Functioning bit
 (38 12)  (674 204)  (674 204)  LC_6 Logic Functioning bit
 (39 12)  (675 204)  (675 204)  LC_6 Logic Functioning bit
 (44 12)  (680 204)  (680 204)  LC_6 Logic Functioning bit
 (30 13)  (666 205)  (666 205)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (668 205)  (668 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (672 205)  (672 205)  LC_6 Logic Functioning bit
 (37 13)  (673 205)  (673 205)  LC_6 Logic Functioning bit
 (38 13)  (674 205)  (674 205)  LC_6 Logic Functioning bit
 (39 13)  (675 205)  (675 205)  LC_6 Logic Functioning bit
 (16 14)  (652 206)  (652 206)  routing T_12_12.sp12_v_b_21 <X> T_12_12.lc_trk_g3_5
 (17 14)  (653 206)  (653 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (657 206)  (657 206)  routing T_12_12.sp4_v_t_26 <X> T_12_12.lc_trk_g3_7
 (22 14)  (658 206)  (658 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (659 206)  (659 206)  routing T_12_12.sp4_v_t_26 <X> T_12_12.lc_trk_g3_7
 (27 14)  (663 206)  (663 206)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (664 206)  (664 206)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 206)  (665 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (666 206)  (666 206)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (668 206)  (668 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (672 206)  (672 206)  LC_7 Logic Functioning bit
 (37 14)  (673 206)  (673 206)  LC_7 Logic Functioning bit
 (38 14)  (674 206)  (674 206)  LC_7 Logic Functioning bit
 (39 14)  (675 206)  (675 206)  LC_7 Logic Functioning bit
 (44 14)  (680 206)  (680 206)  LC_7 Logic Functioning bit
 (46 14)  (682 206)  (682 206)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (18 15)  (654 207)  (654 207)  routing T_12_12.sp12_v_b_21 <X> T_12_12.lc_trk_g3_5
 (21 15)  (657 207)  (657 207)  routing T_12_12.sp4_v_t_26 <X> T_12_12.lc_trk_g3_7
 (36 15)  (672 207)  (672 207)  LC_7 Logic Functioning bit
 (37 15)  (673 207)  (673 207)  LC_7 Logic Functioning bit
 (38 15)  (674 207)  (674 207)  LC_7 Logic Functioning bit
 (39 15)  (675 207)  (675 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (14 0)  (708 192)  (708 192)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g0_0
 (26 0)  (720 192)  (720 192)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (721 192)  (721 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (722 192)  (722 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 192)  (723 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (725 192)  (725 192)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 192)  (726 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 192)  (727 192)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 192)  (730 192)  LC_0 Logic Functioning bit
 (37 0)  (731 192)  (731 192)  LC_0 Logic Functioning bit
 (38 0)  (732 192)  (732 192)  LC_0 Logic Functioning bit
 (39 0)  (733 192)  (733 192)  LC_0 Logic Functioning bit
 (42 0)  (736 192)  (736 192)  LC_0 Logic Functioning bit
 (43 0)  (737 192)  (737 192)  LC_0 Logic Functioning bit
 (45 0)  (739 192)  (739 192)  LC_0 Logic Functioning bit
 (12 1)  (706 193)  (706 193)  routing T_13_12.sp4_h_r_2 <X> T_13_12.sp4_v_b_2
 (17 1)  (711 193)  (711 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (723 193)  (723 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (725 193)  (725 193)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (726 193)  (726 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (736 193)  (736 193)  LC_0 Logic Functioning bit
 (43 1)  (737 193)  (737 193)  LC_0 Logic Functioning bit
 (44 1)  (738 193)  (738 193)  LC_0 Logic Functioning bit
 (48 1)  (742 193)  (742 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (745 193)  (745 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (694 194)  (694 194)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (695 194)  (695 194)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (696 194)  (696 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (716 194)  (716 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (717 194)  (717 194)  routing T_13_12.sp4_v_b_23 <X> T_13_12.lc_trk_g0_7
 (24 2)  (718 194)  (718 194)  routing T_13_12.sp4_v_b_23 <X> T_13_12.lc_trk_g0_7
 (31 2)  (725 194)  (725 194)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 194)  (726 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 194)  (727 194)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 194)  (730 194)  LC_1 Logic Functioning bit
 (37 2)  (731 194)  (731 194)  LC_1 Logic Functioning bit
 (38 2)  (732 194)  (732 194)  LC_1 Logic Functioning bit
 (39 2)  (733 194)  (733 194)  LC_1 Logic Functioning bit
 (45 2)  (739 194)  (739 194)  LC_1 Logic Functioning bit
 (52 2)  (746 194)  (746 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (694 195)  (694 195)  routing T_13_12.glb_netwk_7 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (14 3)  (708 195)  (708 195)  routing T_13_12.sp4_r_v_b_28 <X> T_13_12.lc_trk_g0_4
 (17 3)  (711 195)  (711 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (31 3)  (725 195)  (725 195)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (730 195)  (730 195)  LC_1 Logic Functioning bit
 (37 3)  (731 195)  (731 195)  LC_1 Logic Functioning bit
 (38 3)  (732 195)  (732 195)  LC_1 Logic Functioning bit
 (39 3)  (733 195)  (733 195)  LC_1 Logic Functioning bit
 (3 4)  (697 196)  (697 196)  routing T_13_12.sp12_v_t_23 <X> T_13_12.sp12_h_r_0
 (21 4)  (715 196)  (715 196)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g1_3
 (22 4)  (716 196)  (716 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (719 196)  (719 196)  routing T_13_12.lft_op_2 <X> T_13_12.lc_trk_g1_2
 (22 5)  (716 197)  (716 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (718 197)  (718 197)  routing T_13_12.lft_op_2 <X> T_13_12.lc_trk_g1_2
 (21 6)  (715 198)  (715 198)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g1_7
 (22 6)  (716 198)  (716 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (720 198)  (720 198)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (721 198)  (721 198)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (722 198)  (722 198)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 198)  (723 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 198)  (726 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (728 198)  (728 198)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (729 198)  (729 198)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_3
 (38 6)  (732 198)  (732 198)  LC_3 Logic Functioning bit
 (39 6)  (733 198)  (733 198)  LC_3 Logic Functioning bit
 (45 6)  (739 198)  (739 198)  LC_3 Logic Functioning bit
 (9 7)  (703 199)  (703 199)  routing T_13_12.sp4_v_b_4 <X> T_13_12.sp4_v_t_41
 (12 7)  (706 199)  (706 199)  routing T_13_12.sp4_h_l_40 <X> T_13_12.sp4_v_t_40
 (26 7)  (720 199)  (720 199)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (721 199)  (721 199)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (722 199)  (722 199)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 199)  (723 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 199)  (724 199)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (725 199)  (725 199)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (726 199)  (726 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (727 199)  (727 199)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_3
 (35 7)  (729 199)  (729 199)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_3
 (36 7)  (730 199)  (730 199)  LC_3 Logic Functioning bit
 (37 7)  (731 199)  (731 199)  LC_3 Logic Functioning bit
 (38 7)  (732 199)  (732 199)  LC_3 Logic Functioning bit
 (39 7)  (733 199)  (733 199)  LC_3 Logic Functioning bit
 (42 7)  (736 199)  (736 199)  LC_3 Logic Functioning bit
 (43 7)  (737 199)  (737 199)  LC_3 Logic Functioning bit
 (29 8)  (723 200)  (723 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 200)  (724 200)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (725 200)  (725 200)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 200)  (726 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 200)  (727 200)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (729 200)  (729 200)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.input_2_4
 (36 8)  (730 200)  (730 200)  LC_4 Logic Functioning bit
 (37 8)  (731 200)  (731 200)  LC_4 Logic Functioning bit
 (38 8)  (732 200)  (732 200)  LC_4 Logic Functioning bit
 (39 8)  (733 200)  (733 200)  LC_4 Logic Functioning bit
 (42 8)  (736 200)  (736 200)  LC_4 Logic Functioning bit
 (43 8)  (737 200)  (737 200)  LC_4 Logic Functioning bit
 (45 8)  (739 200)  (739 200)  LC_4 Logic Functioning bit
 (15 9)  (709 201)  (709 201)  routing T_13_12.sp4_v_t_29 <X> T_13_12.lc_trk_g2_0
 (16 9)  (710 201)  (710 201)  routing T_13_12.sp4_v_t_29 <X> T_13_12.lc_trk_g2_0
 (17 9)  (711 201)  (711 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (721 201)  (721 201)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (722 201)  (722 201)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 201)  (723 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (724 201)  (724 201)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (725 201)  (725 201)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (726 201)  (726 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (727 201)  (727 201)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.input_2_4
 (42 9)  (736 201)  (736 201)  LC_4 Logic Functioning bit
 (43 9)  (737 201)  (737 201)  LC_4 Logic Functioning bit
 (44 9)  (738 201)  (738 201)  LC_4 Logic Functioning bit
 (46 9)  (740 201)  (740 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (708 202)  (708 202)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g2_4
 (22 10)  (716 202)  (716 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (717 202)  (717 202)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (24 10)  (718 202)  (718 202)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (25 10)  (719 202)  (719 202)  routing T_13_12.sp4_v_b_38 <X> T_13_12.lc_trk_g2_6
 (17 11)  (711 203)  (711 203)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (715 203)  (715 203)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (22 11)  (716 203)  (716 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (717 203)  (717 203)  routing T_13_12.sp4_v_b_38 <X> T_13_12.lc_trk_g2_6
 (25 11)  (719 203)  (719 203)  routing T_13_12.sp4_v_b_38 <X> T_13_12.lc_trk_g2_6
 (14 12)  (708 204)  (708 204)  routing T_13_12.sp4_v_b_24 <X> T_13_12.lc_trk_g3_0
 (15 12)  (709 204)  (709 204)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g3_1
 (16 12)  (710 204)  (710 204)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g3_1
 (17 12)  (711 204)  (711 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (712 204)  (712 204)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g3_1
 (22 12)  (716 204)  (716 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (718 204)  (718 204)  routing T_13_12.tnl_op_3 <X> T_13_12.lc_trk_g3_3
 (13 13)  (707 205)  (707 205)  routing T_13_12.sp4_v_t_43 <X> T_13_12.sp4_h_r_11
 (16 13)  (710 205)  (710 205)  routing T_13_12.sp4_v_b_24 <X> T_13_12.lc_trk_g3_0
 (17 13)  (711 205)  (711 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (712 205)  (712 205)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g3_1
 (21 13)  (715 205)  (715 205)  routing T_13_12.tnl_op_3 <X> T_13_12.lc_trk_g3_3
 (0 14)  (694 206)  (694 206)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 206)  (695 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (722 206)  (722 206)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 206)  (723 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (725 206)  (725 206)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 206)  (726 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (728 206)  (728 206)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (729 206)  (729 206)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (38 14)  (732 206)  (732 206)  LC_7 Logic Functioning bit
 (39 14)  (733 206)  (733 206)  LC_7 Logic Functioning bit
 (45 14)  (739 206)  (739 206)  LC_7 Logic Functioning bit
 (0 15)  (694 207)  (694 207)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (716 207)  (716 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (717 207)  (717 207)  routing T_13_12.sp4_v_b_46 <X> T_13_12.lc_trk_g3_6
 (24 15)  (718 207)  (718 207)  routing T_13_12.sp4_v_b_46 <X> T_13_12.lc_trk_g3_6
 (26 15)  (720 207)  (720 207)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (721 207)  (721 207)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 207)  (723 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (725 207)  (725 207)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (726 207)  (726 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (727 207)  (727 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (35 15)  (729 207)  (729 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (36 15)  (730 207)  (730 207)  LC_7 Logic Functioning bit
 (37 15)  (731 207)  (731 207)  LC_7 Logic Functioning bit
 (38 15)  (732 207)  (732 207)  LC_7 Logic Functioning bit
 (39 15)  (733 207)  (733 207)  LC_7 Logic Functioning bit
 (42 15)  (736 207)  (736 207)  LC_7 Logic Functioning bit
 (43 15)  (737 207)  (737 207)  LC_7 Logic Functioning bit
 (44 15)  (738 207)  (738 207)  LC_7 Logic Functioning bit
 (51 15)  (745 207)  (745 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_12

 (21 0)  (769 192)  (769 192)  routing T_14_12.sp12_h_r_3 <X> T_14_12.lc_trk_g0_3
 (22 0)  (770 192)  (770 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (772 192)  (772 192)  routing T_14_12.sp12_h_r_3 <X> T_14_12.lc_trk_g0_3
 (25 0)  (773 192)  (773 192)  routing T_14_12.wire_logic_cluster/lc_2/out <X> T_14_12.lc_trk_g0_2
 (29 0)  (777 192)  (777 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 192)  (778 192)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (780 192)  (780 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 192)  (781 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (782 192)  (782 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (783 192)  (783 192)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.input_2_0
 (37 0)  (785 192)  (785 192)  LC_0 Logic Functioning bit
 (39 0)  (787 192)  (787 192)  LC_0 Logic Functioning bit
 (40 0)  (788 192)  (788 192)  LC_0 Logic Functioning bit
 (41 0)  (789 192)  (789 192)  LC_0 Logic Functioning bit
 (42 0)  (790 192)  (790 192)  LC_0 Logic Functioning bit
 (11 1)  (759 193)  (759 193)  routing T_14_12.sp4_h_l_43 <X> T_14_12.sp4_h_r_2
 (13 1)  (761 193)  (761 193)  routing T_14_12.sp4_h_l_43 <X> T_14_12.sp4_h_r_2
 (21 1)  (769 193)  (769 193)  routing T_14_12.sp12_h_r_3 <X> T_14_12.lc_trk_g0_3
 (22 1)  (770 193)  (770 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (774 193)  (774 193)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (775 193)  (775 193)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 193)  (777 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (780 193)  (780 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (781 193)  (781 193)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.input_2_0
 (39 1)  (787 193)  (787 193)  LC_0 Logic Functioning bit
 (40 1)  (788 193)  (788 193)  LC_0 Logic Functioning bit
 (41 1)  (789 193)  (789 193)  LC_0 Logic Functioning bit
 (43 1)  (791 193)  (791 193)  LC_0 Logic Functioning bit
 (0 2)  (748 194)  (748 194)  routing T_14_12.glb_netwk_7 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (749 194)  (749 194)  routing T_14_12.glb_netwk_7 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (750 194)  (750 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (763 194)  (763 194)  routing T_14_12.sp4_v_b_21 <X> T_14_12.lc_trk_g0_5
 (16 2)  (764 194)  (764 194)  routing T_14_12.sp4_v_b_21 <X> T_14_12.lc_trk_g0_5
 (17 2)  (765 194)  (765 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (32 2)  (780 194)  (780 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (786 194)  (786 194)  LC_1 Logic Functioning bit
 (39 2)  (787 194)  (787 194)  LC_1 Logic Functioning bit
 (40 2)  (788 194)  (788 194)  LC_1 Logic Functioning bit
 (41 2)  (789 194)  (789 194)  LC_1 Logic Functioning bit
 (42 2)  (790 194)  (790 194)  LC_1 Logic Functioning bit
 (43 2)  (791 194)  (791 194)  LC_1 Logic Functioning bit
 (50 2)  (798 194)  (798 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (748 195)  (748 195)  routing T_14_12.glb_netwk_7 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (26 3)  (774 195)  (774 195)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (775 195)  (775 195)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (776 195)  (776 195)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 195)  (777 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (779 195)  (779 195)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (38 3)  (786 195)  (786 195)  LC_1 Logic Functioning bit
 (39 3)  (787 195)  (787 195)  LC_1 Logic Functioning bit
 (40 3)  (788 195)  (788 195)  LC_1 Logic Functioning bit
 (41 3)  (789 195)  (789 195)  LC_1 Logic Functioning bit
 (42 3)  (790 195)  (790 195)  LC_1 Logic Functioning bit
 (43 3)  (791 195)  (791 195)  LC_1 Logic Functioning bit
 (5 4)  (753 196)  (753 196)  routing T_14_12.sp4_h_l_37 <X> T_14_12.sp4_h_r_3
 (10 4)  (758 196)  (758 196)  routing T_14_12.sp4_v_t_46 <X> T_14_12.sp4_h_r_4
 (15 4)  (763 196)  (763 196)  routing T_14_12.sp4_h_l_4 <X> T_14_12.lc_trk_g1_1
 (16 4)  (764 196)  (764 196)  routing T_14_12.sp4_h_l_4 <X> T_14_12.lc_trk_g1_1
 (17 4)  (765 196)  (765 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (766 196)  (766 196)  routing T_14_12.sp4_h_l_4 <X> T_14_12.lc_trk_g1_1
 (21 4)  (769 196)  (769 196)  routing T_14_12.lft_op_3 <X> T_14_12.lc_trk_g1_3
 (22 4)  (770 196)  (770 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (772 196)  (772 196)  routing T_14_12.lft_op_3 <X> T_14_12.lc_trk_g1_3
 (26 4)  (774 196)  (774 196)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (776 196)  (776 196)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 196)  (777 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 196)  (778 196)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (779 196)  (779 196)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 196)  (780 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 196)  (781 196)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (782 196)  (782 196)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (785 196)  (785 196)  LC_2 Logic Functioning bit
 (39 4)  (787 196)  (787 196)  LC_2 Logic Functioning bit
 (40 4)  (788 196)  (788 196)  LC_2 Logic Functioning bit
 (41 4)  (789 196)  (789 196)  LC_2 Logic Functioning bit
 (42 4)  (790 196)  (790 196)  LC_2 Logic Functioning bit
 (4 5)  (752 197)  (752 197)  routing T_14_12.sp4_h_l_37 <X> T_14_12.sp4_h_r_3
 (18 5)  (766 197)  (766 197)  routing T_14_12.sp4_h_l_4 <X> T_14_12.lc_trk_g1_1
 (22 5)  (770 197)  (770 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (774 197)  (774 197)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (776 197)  (776 197)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 197)  (777 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (780 197)  (780 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (782 197)  (782 197)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.input_2_2
 (38 5)  (786 197)  (786 197)  LC_2 Logic Functioning bit
 (40 5)  (788 197)  (788 197)  LC_2 Logic Functioning bit
 (41 5)  (789 197)  (789 197)  LC_2 Logic Functioning bit
 (42 5)  (790 197)  (790 197)  LC_2 Logic Functioning bit
 (27 6)  (775 198)  (775 198)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 198)  (777 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (779 198)  (779 198)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 198)  (780 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 198)  (781 198)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (784 198)  (784 198)  LC_3 Logic Functioning bit
 (38 6)  (786 198)  (786 198)  LC_3 Logic Functioning bit
 (22 7)  (770 199)  (770 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (771 199)  (771 199)  routing T_14_12.sp4_h_r_6 <X> T_14_12.lc_trk_g1_6
 (24 7)  (772 199)  (772 199)  routing T_14_12.sp4_h_r_6 <X> T_14_12.lc_trk_g1_6
 (25 7)  (773 199)  (773 199)  routing T_14_12.sp4_h_r_6 <X> T_14_12.lc_trk_g1_6
 (28 7)  (776 199)  (776 199)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 199)  (777 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (778 199)  (778 199)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (779 199)  (779 199)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (784 199)  (784 199)  LC_3 Logic Functioning bit
 (37 7)  (785 199)  (785 199)  LC_3 Logic Functioning bit
 (38 7)  (786 199)  (786 199)  LC_3 Logic Functioning bit
 (39 7)  (787 199)  (787 199)  LC_3 Logic Functioning bit
 (41 7)  (789 199)  (789 199)  LC_3 Logic Functioning bit
 (43 7)  (791 199)  (791 199)  LC_3 Logic Functioning bit
 (17 8)  (765 200)  (765 200)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (766 200)  (766 200)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g2_1
 (27 8)  (775 200)  (775 200)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 200)  (777 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 200)  (778 200)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (779 200)  (779 200)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 200)  (780 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 200)  (781 200)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (784 200)  (784 200)  LC_4 Logic Functioning bit
 (37 8)  (785 200)  (785 200)  LC_4 Logic Functioning bit
 (39 8)  (787 200)  (787 200)  LC_4 Logic Functioning bit
 (43 8)  (791 200)  (791 200)  LC_4 Logic Functioning bit
 (47 8)  (795 200)  (795 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (798 200)  (798 200)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (766 201)  (766 201)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g2_1
 (22 9)  (770 201)  (770 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (771 201)  (771 201)  routing T_14_12.sp12_v_t_9 <X> T_14_12.lc_trk_g2_2
 (30 9)  (778 201)  (778 201)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (784 201)  (784 201)  LC_4 Logic Functioning bit
 (37 9)  (785 201)  (785 201)  LC_4 Logic Functioning bit
 (39 9)  (787 201)  (787 201)  LC_4 Logic Functioning bit
 (43 9)  (791 201)  (791 201)  LC_4 Logic Functioning bit
 (4 10)  (752 202)  (752 202)  routing T_14_12.sp4_h_r_6 <X> T_14_12.sp4_v_t_43
 (17 10)  (765 202)  (765 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (766 202)  (766 202)  routing T_14_12.wire_logic_cluster/lc_5/out <X> T_14_12.lc_trk_g2_5
 (25 10)  (773 202)  (773 202)  routing T_14_12.wire_logic_cluster/lc_6/out <X> T_14_12.lc_trk_g2_6
 (26 10)  (774 202)  (774 202)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (776 202)  (776 202)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 202)  (777 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (779 202)  (779 202)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 202)  (780 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 202)  (781 202)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (782 202)  (782 202)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (785 202)  (785 202)  LC_5 Logic Functioning bit
 (38 10)  (786 202)  (786 202)  LC_5 Logic Functioning bit
 (41 10)  (789 202)  (789 202)  LC_5 Logic Functioning bit
 (43 10)  (791 202)  (791 202)  LC_5 Logic Functioning bit
 (45 10)  (793 202)  (793 202)  LC_5 Logic Functioning bit
 (5 11)  (753 203)  (753 203)  routing T_14_12.sp4_h_r_6 <X> T_14_12.sp4_v_t_43
 (14 11)  (762 203)  (762 203)  routing T_14_12.sp4_r_v_b_36 <X> T_14_12.lc_trk_g2_4
 (17 11)  (765 203)  (765 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (770 203)  (770 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (776 203)  (776 203)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 203)  (777 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (778 203)  (778 203)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (780 203)  (780 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (782 203)  (782 203)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.input_2_5
 (35 11)  (783 203)  (783 203)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.input_2_5
 (37 11)  (785 203)  (785 203)  LC_5 Logic Functioning bit
 (39 11)  (787 203)  (787 203)  LC_5 Logic Functioning bit
 (40 11)  (788 203)  (788 203)  LC_5 Logic Functioning bit
 (43 11)  (791 203)  (791 203)  LC_5 Logic Functioning bit
 (44 11)  (792 203)  (792 203)  LC_5 Logic Functioning bit
 (6 12)  (754 204)  (754 204)  routing T_14_12.sp4_v_t_43 <X> T_14_12.sp4_v_b_9
 (12 12)  (760 204)  (760 204)  routing T_14_12.sp4_v_b_5 <X> T_14_12.sp4_h_r_11
 (14 12)  (762 204)  (762 204)  routing T_14_12.sp4_h_l_21 <X> T_14_12.lc_trk_g3_0
 (22 12)  (770 204)  (770 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (774 204)  (774 204)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (775 204)  (775 204)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 204)  (777 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (780 204)  (780 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (786 204)  (786 204)  LC_6 Logic Functioning bit
 (43 12)  (791 204)  (791 204)  LC_6 Logic Functioning bit
 (45 12)  (793 204)  (793 204)  LC_6 Logic Functioning bit
 (5 13)  (753 205)  (753 205)  routing T_14_12.sp4_v_t_43 <X> T_14_12.sp4_v_b_9
 (11 13)  (759 205)  (759 205)  routing T_14_12.sp4_v_b_5 <X> T_14_12.sp4_h_r_11
 (13 13)  (761 205)  (761 205)  routing T_14_12.sp4_v_b_5 <X> T_14_12.sp4_h_r_11
 (15 13)  (763 205)  (763 205)  routing T_14_12.sp4_h_l_21 <X> T_14_12.lc_trk_g3_0
 (16 13)  (764 205)  (764 205)  routing T_14_12.sp4_h_l_21 <X> T_14_12.lc_trk_g3_0
 (17 13)  (765 205)  (765 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (769 205)  (769 205)  routing T_14_12.sp4_r_v_b_43 <X> T_14_12.lc_trk_g3_3
 (22 13)  (770 205)  (770 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (774 205)  (774 205)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 205)  (776 205)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 205)  (777 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 205)  (778 205)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (779 205)  (779 205)  routing T_14_12.lc_trk_g0_3 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (780 205)  (780 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (781 205)  (781 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_6
 (34 13)  (782 205)  (782 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_6
 (35 13)  (783 205)  (783 205)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_6
 (37 13)  (785 205)  (785 205)  LC_6 Logic Functioning bit
 (38 13)  (786 205)  (786 205)  LC_6 Logic Functioning bit
 (39 13)  (787 205)  (787 205)  LC_6 Logic Functioning bit
 (40 13)  (788 205)  (788 205)  LC_6 Logic Functioning bit
 (42 13)  (790 205)  (790 205)  LC_6 Logic Functioning bit
 (43 13)  (791 205)  (791 205)  LC_6 Logic Functioning bit
 (44 13)  (792 205)  (792 205)  LC_6 Logic Functioning bit
 (0 14)  (748 206)  (748 206)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 206)  (749 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (764 206)  (764 206)  routing T_14_12.sp12_v_t_10 <X> T_14_12.lc_trk_g3_5
 (17 14)  (765 206)  (765 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (748 207)  (748 207)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (14 15)  (762 207)  (762 207)  routing T_14_12.sp4_h_l_17 <X> T_14_12.lc_trk_g3_4
 (15 15)  (763 207)  (763 207)  routing T_14_12.sp4_h_l_17 <X> T_14_12.lc_trk_g3_4
 (16 15)  (764 207)  (764 207)  routing T_14_12.sp4_h_l_17 <X> T_14_12.lc_trk_g3_4
 (17 15)  (765 207)  (765 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_15_12

 (13 0)  (815 192)  (815 192)  routing T_15_12.sp4_v_t_39 <X> T_15_12.sp4_v_b_2
 (14 0)  (816 192)  (816 192)  routing T_15_12.sp4_h_l_5 <X> T_15_12.lc_trk_g0_0
 (15 0)  (817 192)  (817 192)  routing T_15_12.lft_op_1 <X> T_15_12.lc_trk_g0_1
 (17 0)  (819 192)  (819 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (820 192)  (820 192)  routing T_15_12.lft_op_1 <X> T_15_12.lc_trk_g0_1
 (27 0)  (829 192)  (829 192)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 192)  (831 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 192)  (832 192)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (834 192)  (834 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (838 192)  (838 192)  LC_0 Logic Functioning bit
 (39 0)  (841 192)  (841 192)  LC_0 Logic Functioning bit
 (41 0)  (843 192)  (843 192)  LC_0 Logic Functioning bit
 (42 0)  (844 192)  (844 192)  LC_0 Logic Functioning bit
 (44 0)  (846 192)  (846 192)  LC_0 Logic Functioning bit
 (9 1)  (811 193)  (811 193)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_v_b_1
 (10 1)  (812 193)  (812 193)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_v_b_1
 (14 1)  (816 193)  (816 193)  routing T_15_12.sp4_h_l_5 <X> T_15_12.lc_trk_g0_0
 (15 1)  (817 193)  (817 193)  routing T_15_12.sp4_h_l_5 <X> T_15_12.lc_trk_g0_0
 (16 1)  (818 193)  (818 193)  routing T_15_12.sp4_h_l_5 <X> T_15_12.lc_trk_g0_0
 (17 1)  (819 193)  (819 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (32 1)  (834 193)  (834 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (835 193)  (835 193)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_0
 (34 1)  (836 193)  (836 193)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_0
 (36 1)  (838 193)  (838 193)  LC_0 Logic Functioning bit
 (39 1)  (841 193)  (841 193)  LC_0 Logic Functioning bit
 (41 1)  (843 193)  (843 193)  LC_0 Logic Functioning bit
 (42 1)  (844 193)  (844 193)  LC_0 Logic Functioning bit
 (48 1)  (850 193)  (850 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (851 193)  (851 193)  Carry_In_Mux bit 

 (15 2)  (817 194)  (817 194)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g0_5
 (17 2)  (819 194)  (819 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (824 194)  (824 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (826 194)  (826 194)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g0_7
 (27 2)  (829 194)  (829 194)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 194)  (831 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 194)  (834 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (837 194)  (837 194)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.input_2_1
 (36 2)  (838 194)  (838 194)  LC_1 Logic Functioning bit
 (39 2)  (841 194)  (841 194)  LC_1 Logic Functioning bit
 (41 2)  (843 194)  (843 194)  LC_1 Logic Functioning bit
 (42 2)  (844 194)  (844 194)  LC_1 Logic Functioning bit
 (44 2)  (846 194)  (846 194)  LC_1 Logic Functioning bit
 (18 3)  (820 195)  (820 195)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g0_5
 (21 3)  (823 195)  (823 195)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g0_7
 (22 3)  (824 195)  (824 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (826 195)  (826 195)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g0_6
 (25 3)  (827 195)  (827 195)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g0_6
 (30 3)  (832 195)  (832 195)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (834 195)  (834 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (835 195)  (835 195)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.input_2_1
 (35 3)  (837 195)  (837 195)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.input_2_1
 (36 3)  (838 195)  (838 195)  LC_1 Logic Functioning bit
 (39 3)  (841 195)  (841 195)  LC_1 Logic Functioning bit
 (41 3)  (843 195)  (843 195)  LC_1 Logic Functioning bit
 (42 3)  (844 195)  (844 195)  LC_1 Logic Functioning bit
 (51 3)  (853 195)  (853 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (819 196)  (819 196)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (820 196)  (820 196)  routing T_15_12.bnr_op_1 <X> T_15_12.lc_trk_g1_1
 (22 4)  (824 196)  (824 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (825 196)  (825 196)  routing T_15_12.sp4_v_b_19 <X> T_15_12.lc_trk_g1_3
 (24 4)  (826 196)  (826 196)  routing T_15_12.sp4_v_b_19 <X> T_15_12.lc_trk_g1_3
 (29 4)  (831 196)  (831 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 196)  (832 196)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (834 196)  (834 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (837 196)  (837 196)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.input_2_2
 (36 4)  (838 196)  (838 196)  LC_2 Logic Functioning bit
 (39 4)  (841 196)  (841 196)  LC_2 Logic Functioning bit
 (41 4)  (843 196)  (843 196)  LC_2 Logic Functioning bit
 (42 4)  (844 196)  (844 196)  LC_2 Logic Functioning bit
 (44 4)  (846 196)  (846 196)  LC_2 Logic Functioning bit
 (18 5)  (820 197)  (820 197)  routing T_15_12.bnr_op_1 <X> T_15_12.lc_trk_g1_1
 (22 5)  (824 197)  (824 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (32 5)  (834 197)  (834 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (835 197)  (835 197)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.input_2_2
 (36 5)  (838 197)  (838 197)  LC_2 Logic Functioning bit
 (39 5)  (841 197)  (841 197)  LC_2 Logic Functioning bit
 (41 5)  (843 197)  (843 197)  LC_2 Logic Functioning bit
 (42 5)  (844 197)  (844 197)  LC_2 Logic Functioning bit
 (14 6)  (816 198)  (816 198)  routing T_15_12.sp4_h_l_9 <X> T_15_12.lc_trk_g1_4
 (27 6)  (829 198)  (829 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (830 198)  (830 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 198)  (831 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 198)  (832 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (834 198)  (834 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (838 198)  (838 198)  LC_3 Logic Functioning bit
 (39 6)  (841 198)  (841 198)  LC_3 Logic Functioning bit
 (41 6)  (843 198)  (843 198)  LC_3 Logic Functioning bit
 (42 6)  (844 198)  (844 198)  LC_3 Logic Functioning bit
 (44 6)  (846 198)  (846 198)  LC_3 Logic Functioning bit
 (48 6)  (850 198)  (850 198)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (816 199)  (816 199)  routing T_15_12.sp4_h_l_9 <X> T_15_12.lc_trk_g1_4
 (15 7)  (817 199)  (817 199)  routing T_15_12.sp4_h_l_9 <X> T_15_12.lc_trk_g1_4
 (16 7)  (818 199)  (818 199)  routing T_15_12.sp4_h_l_9 <X> T_15_12.lc_trk_g1_4
 (17 7)  (819 199)  (819 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (19 7)  (821 199)  (821 199)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (32 7)  (834 199)  (834 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (838 199)  (838 199)  LC_3 Logic Functioning bit
 (39 7)  (841 199)  (841 199)  LC_3 Logic Functioning bit
 (41 7)  (843 199)  (843 199)  LC_3 Logic Functioning bit
 (42 7)  (844 199)  (844 199)  LC_3 Logic Functioning bit
 (15 8)  (817 200)  (817 200)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g2_1
 (17 8)  (819 200)  (819 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (827 200)  (827 200)  routing T_15_12.rgt_op_2 <X> T_15_12.lc_trk_g2_2
 (28 8)  (830 200)  (830 200)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 200)  (831 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (834 200)  (834 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (837 200)  (837 200)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.input_2_4
 (36 8)  (838 200)  (838 200)  LC_4 Logic Functioning bit
 (39 8)  (841 200)  (841 200)  LC_4 Logic Functioning bit
 (41 8)  (843 200)  (843 200)  LC_4 Logic Functioning bit
 (42 8)  (844 200)  (844 200)  LC_4 Logic Functioning bit
 (44 8)  (846 200)  (846 200)  LC_4 Logic Functioning bit
 (18 9)  (820 201)  (820 201)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g2_1
 (22 9)  (824 201)  (824 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (826 201)  (826 201)  routing T_15_12.rgt_op_2 <X> T_15_12.lc_trk_g2_2
 (32 9)  (834 201)  (834 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (837 201)  (837 201)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.input_2_4
 (36 9)  (838 201)  (838 201)  LC_4 Logic Functioning bit
 (39 9)  (841 201)  (841 201)  LC_4 Logic Functioning bit
 (41 9)  (843 201)  (843 201)  LC_4 Logic Functioning bit
 (42 9)  (844 201)  (844 201)  LC_4 Logic Functioning bit
 (48 9)  (850 201)  (850 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (10 10)  (812 202)  (812 202)  routing T_15_12.sp4_v_b_2 <X> T_15_12.sp4_h_l_42
 (21 10)  (823 202)  (823 202)  routing T_15_12.sp4_v_t_26 <X> T_15_12.lc_trk_g2_7
 (22 10)  (824 202)  (824 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (825 202)  (825 202)  routing T_15_12.sp4_v_t_26 <X> T_15_12.lc_trk_g2_7
 (27 10)  (829 202)  (829 202)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 202)  (831 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (834 202)  (834 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (838 202)  (838 202)  LC_5 Logic Functioning bit
 (39 10)  (841 202)  (841 202)  LC_5 Logic Functioning bit
 (41 10)  (843 202)  (843 202)  LC_5 Logic Functioning bit
 (42 10)  (844 202)  (844 202)  LC_5 Logic Functioning bit
 (44 10)  (846 202)  (846 202)  LC_5 Logic Functioning bit
 (16 11)  (818 203)  (818 203)  routing T_15_12.sp12_v_b_12 <X> T_15_12.lc_trk_g2_4
 (17 11)  (819 203)  (819 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (823 203)  (823 203)  routing T_15_12.sp4_v_t_26 <X> T_15_12.lc_trk_g2_7
 (32 11)  (834 203)  (834 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (835 203)  (835 203)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.input_2_5
 (34 11)  (836 203)  (836 203)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.input_2_5
 (35 11)  (837 203)  (837 203)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.input_2_5
 (36 11)  (838 203)  (838 203)  LC_5 Logic Functioning bit
 (39 11)  (841 203)  (841 203)  LC_5 Logic Functioning bit
 (41 11)  (843 203)  (843 203)  LC_5 Logic Functioning bit
 (42 11)  (844 203)  (844 203)  LC_5 Logic Functioning bit
 (9 12)  (811 204)  (811 204)  routing T_15_12.sp4_v_t_47 <X> T_15_12.sp4_h_r_10
 (12 12)  (814 204)  (814 204)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_h_r_11
 (15 12)  (817 204)  (817 204)  routing T_15_12.tnr_op_1 <X> T_15_12.lc_trk_g3_1
 (17 12)  (819 204)  (819 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (29 12)  (831 204)  (831 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 204)  (832 204)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (834 204)  (834 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (838 204)  (838 204)  LC_6 Logic Functioning bit
 (39 12)  (841 204)  (841 204)  LC_6 Logic Functioning bit
 (41 12)  (843 204)  (843 204)  LC_6 Logic Functioning bit
 (42 12)  (844 204)  (844 204)  LC_6 Logic Functioning bit
 (44 12)  (846 204)  (846 204)  LC_6 Logic Functioning bit
 (11 13)  (813 205)  (813 205)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_h_r_11
 (13 13)  (815 205)  (815 205)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_h_r_11
 (22 13)  (824 205)  (824 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (832 205)  (832 205)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (834 205)  (834 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (838 205)  (838 205)  LC_6 Logic Functioning bit
 (39 13)  (841 205)  (841 205)  LC_6 Logic Functioning bit
 (41 13)  (843 205)  (843 205)  LC_6 Logic Functioning bit
 (42 13)  (844 205)  (844 205)  LC_6 Logic Functioning bit
 (16 14)  (818 206)  (818 206)  routing T_15_12.sp12_v_t_10 <X> T_15_12.lc_trk_g3_5
 (17 14)  (819 206)  (819 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (28 14)  (830 206)  (830 206)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 206)  (831 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (834 206)  (834 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (838 206)  (838 206)  LC_7 Logic Functioning bit
 (39 14)  (841 206)  (841 206)  LC_7 Logic Functioning bit
 (41 14)  (843 206)  (843 206)  LC_7 Logic Functioning bit
 (42 14)  (844 206)  (844 206)  LC_7 Logic Functioning bit
 (44 14)  (846 206)  (846 206)  LC_7 Logic Functioning bit
 (3 15)  (805 207)  (805 207)  routing T_15_12.sp12_h_l_22 <X> T_15_12.sp12_v_t_22
 (30 15)  (832 207)  (832 207)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (834 207)  (834 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (836 207)  (836 207)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.input_2_7
 (35 15)  (837 207)  (837 207)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.input_2_7
 (36 15)  (838 207)  (838 207)  LC_7 Logic Functioning bit
 (39 15)  (841 207)  (841 207)  LC_7 Logic Functioning bit
 (41 15)  (843 207)  (843 207)  LC_7 Logic Functioning bit
 (42 15)  (844 207)  (844 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (16 0)  (872 192)  (872 192)  routing T_16_12.sp4_v_b_1 <X> T_16_12.lc_trk_g0_1
 (17 0)  (873 192)  (873 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (874 192)  (874 192)  routing T_16_12.sp4_v_b_1 <X> T_16_12.lc_trk_g0_1
 (21 0)  (877 192)  (877 192)  routing T_16_12.wire_logic_cluster/lc_3/out <X> T_16_12.lc_trk_g0_3
 (22 0)  (878 192)  (878 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (881 192)  (881 192)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g0_2
 (26 0)  (882 192)  (882 192)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (883 192)  (883 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (884 192)  (884 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 192)  (885 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (887 192)  (887 192)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 192)  (888 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (890 192)  (890 192)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (41 0)  (897 192)  (897 192)  LC_0 Logic Functioning bit
 (42 0)  (898 192)  (898 192)  LC_0 Logic Functioning bit
 (43 0)  (899 192)  (899 192)  LC_0 Logic Functioning bit
 (45 0)  (901 192)  (901 192)  LC_0 Logic Functioning bit
 (46 0)  (902 192)  (902 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (878 193)  (878 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (880 193)  (880 193)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g0_2
 (26 1)  (882 193)  (882 193)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (883 193)  (883 193)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 193)  (885 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (888 193)  (888 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (889 193)  (889 193)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.input_2_0
 (43 1)  (899 193)  (899 193)  LC_0 Logic Functioning bit
 (44 1)  (900 193)  (900 193)  LC_0 Logic Functioning bit
 (48 1)  (904 193)  (904 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (856 194)  (856 194)  routing T_16_12.glb_netwk_7 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (857 194)  (857 194)  routing T_16_12.glb_netwk_7 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (858 194)  (858 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (860 194)  (860 194)  routing T_16_12.sp4_v_b_0 <X> T_16_12.sp4_v_t_37
 (21 2)  (877 194)  (877 194)  routing T_16_12.bnr_op_7 <X> T_16_12.lc_trk_g0_7
 (22 2)  (878 194)  (878 194)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (883 194)  (883 194)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 194)  (885 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (887 194)  (887 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 194)  (888 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 194)  (889 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (890 194)  (890 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (41 2)  (897 194)  (897 194)  LC_1 Logic Functioning bit
 (43 2)  (899 194)  (899 194)  LC_1 Logic Functioning bit
 (0 3)  (856 195)  (856 195)  routing T_16_12.glb_netwk_7 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (21 3)  (877 195)  (877 195)  routing T_16_12.bnr_op_7 <X> T_16_12.lc_trk_g0_7
 (27 3)  (883 195)  (883 195)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 195)  (885 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (887 195)  (887 195)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (892 195)  (892 195)  LC_1 Logic Functioning bit
 (37 3)  (893 195)  (893 195)  LC_1 Logic Functioning bit
 (38 3)  (894 195)  (894 195)  LC_1 Logic Functioning bit
 (39 3)  (895 195)  (895 195)  LC_1 Logic Functioning bit
 (40 3)  (896 195)  (896 195)  LC_1 Logic Functioning bit
 (42 3)  (898 195)  (898 195)  LC_1 Logic Functioning bit
 (53 3)  (909 195)  (909 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (870 196)  (870 196)  routing T_16_12.wire_logic_cluster/lc_0/out <X> T_16_12.lc_trk_g1_0
 (17 4)  (873 196)  (873 196)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (874 196)  (874 196)  routing T_16_12.bnr_op_1 <X> T_16_12.lc_trk_g1_1
 (26 4)  (882 196)  (882 196)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (36 4)  (892 196)  (892 196)  LC_2 Logic Functioning bit
 (43 4)  (899 196)  (899 196)  LC_2 Logic Functioning bit
 (9 5)  (865 197)  (865 197)  routing T_16_12.sp4_v_t_41 <X> T_16_12.sp4_v_b_4
 (17 5)  (873 197)  (873 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (874 197)  (874 197)  routing T_16_12.bnr_op_1 <X> T_16_12.lc_trk_g1_1
 (26 5)  (882 197)  (882 197)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (883 197)  (883 197)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (884 197)  (884 197)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 197)  (885 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (888 197)  (888 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (890 197)  (890 197)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.input_2_2
 (37 5)  (893 197)  (893 197)  LC_2 Logic Functioning bit
 (42 5)  (898 197)  (898 197)  LC_2 Logic Functioning bit
 (4 6)  (860 198)  (860 198)  routing T_16_12.sp4_h_r_3 <X> T_16_12.sp4_v_t_38
 (14 6)  (870 198)  (870 198)  routing T_16_12.sp4_v_b_4 <X> T_16_12.lc_trk_g1_4
 (21 6)  (877 198)  (877 198)  routing T_16_12.bnr_op_7 <X> T_16_12.lc_trk_g1_7
 (22 6)  (878 198)  (878 198)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (881 198)  (881 198)  routing T_16_12.wire_logic_cluster/lc_6/out <X> T_16_12.lc_trk_g1_6
 (26 6)  (882 198)  (882 198)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (884 198)  (884 198)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 198)  (885 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 198)  (888 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 198)  (889 198)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (890 198)  (890 198)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (891 198)  (891 198)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.input_2_3
 (37 6)  (893 198)  (893 198)  LC_3 Logic Functioning bit
 (45 6)  (901 198)  (901 198)  LC_3 Logic Functioning bit
 (5 7)  (861 199)  (861 199)  routing T_16_12.sp4_h_r_3 <X> T_16_12.sp4_v_t_38
 (16 7)  (872 199)  (872 199)  routing T_16_12.sp4_v_b_4 <X> T_16_12.lc_trk_g1_4
 (17 7)  (873 199)  (873 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (877 199)  (877 199)  routing T_16_12.bnr_op_7 <X> T_16_12.lc_trk_g1_7
 (22 7)  (878 199)  (878 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (883 199)  (883 199)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 199)  (885 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 199)  (886 199)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (888 199)  (888 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (891 199)  (891 199)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.input_2_3
 (36 7)  (892 199)  (892 199)  LC_3 Logic Functioning bit
 (38 7)  (894 199)  (894 199)  LC_3 Logic Functioning bit
 (41 7)  (897 199)  (897 199)  LC_3 Logic Functioning bit
 (44 7)  (900 199)  (900 199)  LC_3 Logic Functioning bit
 (14 8)  (870 200)  (870 200)  routing T_16_12.rgt_op_0 <X> T_16_12.lc_trk_g2_0
 (26 8)  (882 200)  (882 200)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (32 8)  (888 200)  (888 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (893 200)  (893 200)  LC_4 Logic Functioning bit
 (38 8)  (894 200)  (894 200)  LC_4 Logic Functioning bit
 (39 8)  (895 200)  (895 200)  LC_4 Logic Functioning bit
 (43 8)  (899 200)  (899 200)  LC_4 Logic Functioning bit
 (52 8)  (908 200)  (908 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (871 201)  (871 201)  routing T_16_12.rgt_op_0 <X> T_16_12.lc_trk_g2_0
 (17 9)  (873 201)  (873 201)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (878 201)  (878 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (879 201)  (879 201)  routing T_16_12.sp12_v_t_9 <X> T_16_12.lc_trk_g2_2
 (26 9)  (882 201)  (882 201)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (883 201)  (883 201)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 201)  (884 201)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 201)  (885 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (887 201)  (887 201)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (888 201)  (888 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (890 201)  (890 201)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.input_2_4
 (36 9)  (892 201)  (892 201)  LC_4 Logic Functioning bit
 (38 9)  (894 201)  (894 201)  LC_4 Logic Functioning bit
 (39 9)  (895 201)  (895 201)  LC_4 Logic Functioning bit
 (42 9)  (898 201)  (898 201)  LC_4 Logic Functioning bit
 (12 10)  (868 202)  (868 202)  routing T_16_12.sp4_v_t_45 <X> T_16_12.sp4_h_l_45
 (27 10)  (883 202)  (883 202)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 202)  (885 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (887 202)  (887 202)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 202)  (888 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 202)  (889 202)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (890 202)  (890 202)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (41 10)  (897 202)  (897 202)  LC_5 Logic Functioning bit
 (43 10)  (899 202)  (899 202)  LC_5 Logic Functioning bit
 (11 11)  (867 203)  (867 203)  routing T_16_12.sp4_v_t_45 <X> T_16_12.sp4_h_l_45
 (26 11)  (882 203)  (882 203)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 203)  (885 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (887 203)  (887 203)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (892 203)  (892 203)  LC_5 Logic Functioning bit
 (37 11)  (893 203)  (893 203)  LC_5 Logic Functioning bit
 (38 11)  (894 203)  (894 203)  LC_5 Logic Functioning bit
 (39 11)  (895 203)  (895 203)  LC_5 Logic Functioning bit
 (40 11)  (896 203)  (896 203)  LC_5 Logic Functioning bit
 (42 11)  (898 203)  (898 203)  LC_5 Logic Functioning bit
 (48 11)  (904 203)  (904 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (870 204)  (870 204)  routing T_16_12.sp4_h_l_21 <X> T_16_12.lc_trk_g3_0
 (17 12)  (873 204)  (873 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (874 204)  (874 204)  routing T_16_12.bnl_op_1 <X> T_16_12.lc_trk_g3_1
 (26 12)  (882 204)  (882 204)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (885 204)  (885 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (887 204)  (887 204)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 204)  (888 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (890 204)  (890 204)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (43 12)  (899 204)  (899 204)  LC_6 Logic Functioning bit
 (45 12)  (901 204)  (901 204)  LC_6 Logic Functioning bit
 (15 13)  (871 205)  (871 205)  routing T_16_12.sp4_h_l_21 <X> T_16_12.lc_trk_g3_0
 (16 13)  (872 205)  (872 205)  routing T_16_12.sp4_h_l_21 <X> T_16_12.lc_trk_g3_0
 (17 13)  (873 205)  (873 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (874 205)  (874 205)  routing T_16_12.bnl_op_1 <X> T_16_12.lc_trk_g3_1
 (26 13)  (882 205)  (882 205)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (883 205)  (883 205)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 205)  (885 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (888 205)  (888 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (891 205)  (891 205)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.input_2_6
 (41 13)  (897 205)  (897 205)  LC_6 Logic Functioning bit
 (42 13)  (898 205)  (898 205)  LC_6 Logic Functioning bit
 (43 13)  (899 205)  (899 205)  LC_6 Logic Functioning bit
 (0 14)  (856 206)  (856 206)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 206)  (857 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (877 206)  (877 206)  routing T_16_12.sp4_h_r_39 <X> T_16_12.lc_trk_g3_7
 (22 14)  (878 206)  (878 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (879 206)  (879 206)  routing T_16_12.sp4_h_r_39 <X> T_16_12.lc_trk_g3_7
 (24 14)  (880 206)  (880 206)  routing T_16_12.sp4_h_r_39 <X> T_16_12.lc_trk_g3_7
 (26 14)  (882 206)  (882 206)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (883 206)  (883 206)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 206)  (885 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (887 206)  (887 206)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 206)  (888 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 206)  (889 206)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (890 206)  (890 206)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (41 14)  (897 206)  (897 206)  LC_7 Logic Functioning bit
 (43 14)  (899 206)  (899 206)  LC_7 Logic Functioning bit
 (52 14)  (908 206)  (908 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (856 207)  (856 207)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (26 15)  (882 207)  (882 207)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (883 207)  (883 207)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 207)  (885 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (887 207)  (887 207)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (892 207)  (892 207)  LC_7 Logic Functioning bit
 (37 15)  (893 207)  (893 207)  LC_7 Logic Functioning bit
 (38 15)  (894 207)  (894 207)  LC_7 Logic Functioning bit
 (39 15)  (895 207)  (895 207)  LC_7 Logic Functioning bit
 (40 15)  (896 207)  (896 207)  LC_7 Logic Functioning bit
 (42 15)  (898 207)  (898 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (15 0)  (925 192)  (925 192)  routing T_17_12.bot_op_1 <X> T_17_12.lc_trk_g0_1
 (17 0)  (927 192)  (927 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (931 192)  (931 192)  routing T_17_12.sp4_v_b_11 <X> T_17_12.lc_trk_g0_3
 (22 0)  (932 192)  (932 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (933 192)  (933 192)  routing T_17_12.sp4_v_b_11 <X> T_17_12.lc_trk_g0_3
 (26 0)  (936 192)  (936 192)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (938 192)  (938 192)  routing T_17_12.lc_trk_g2_1 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 192)  (939 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 192)  (942 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (945 192)  (945 192)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.input_2_0
 (36 0)  (946 192)  (946 192)  LC_0 Logic Functioning bit
 (37 0)  (947 192)  (947 192)  LC_0 Logic Functioning bit
 (41 0)  (951 192)  (951 192)  LC_0 Logic Functioning bit
 (42 0)  (952 192)  (952 192)  LC_0 Logic Functioning bit
 (15 1)  (925 193)  (925 193)  routing T_17_12.bot_op_0 <X> T_17_12.lc_trk_g0_0
 (17 1)  (927 193)  (927 193)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (931 193)  (931 193)  routing T_17_12.sp4_v_b_11 <X> T_17_12.lc_trk_g0_3
 (27 1)  (937 193)  (937 193)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 193)  (939 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (941 193)  (941 193)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (942 193)  (942 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (943 193)  (943 193)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.input_2_0
 (34 1)  (944 193)  (944 193)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.input_2_0
 (38 1)  (948 193)  (948 193)  LC_0 Logic Functioning bit
 (39 1)  (949 193)  (949 193)  LC_0 Logic Functioning bit
 (40 1)  (950 193)  (950 193)  LC_0 Logic Functioning bit
 (43 1)  (953 193)  (953 193)  LC_0 Logic Functioning bit
 (0 2)  (910 194)  (910 194)  routing T_17_12.glb_netwk_7 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (911 194)  (911 194)  routing T_17_12.glb_netwk_7 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (912 194)  (912 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (921 194)  (921 194)  routing T_17_12.sp4_h_r_8 <X> T_17_12.sp4_v_t_39
 (12 2)  (922 194)  (922 194)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_h_l_39
 (13 2)  (923 194)  (923 194)  routing T_17_12.sp4_h_r_8 <X> T_17_12.sp4_v_t_39
 (15 2)  (925 194)  (925 194)  routing T_17_12.bot_op_5 <X> T_17_12.lc_trk_g0_5
 (17 2)  (927 194)  (927 194)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (932 194)  (932 194)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (937 194)  (937 194)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 194)  (939 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (940 194)  (940 194)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (941 194)  (941 194)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (942 194)  (942 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 194)  (943 194)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (945 194)  (945 194)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.input_2_1
 (37 2)  (947 194)  (947 194)  LC_1 Logic Functioning bit
 (42 2)  (952 194)  (952 194)  LC_1 Logic Functioning bit
 (48 2)  (958 194)  (958 194)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (910 195)  (910 195)  routing T_17_12.glb_netwk_7 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (10 3)  (920 195)  (920 195)  routing T_17_12.sp4_h_l_45 <X> T_17_12.sp4_v_t_36
 (11 3)  (921 195)  (921 195)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_h_l_39
 (12 3)  (922 195)  (922 195)  routing T_17_12.sp4_h_r_8 <X> T_17_12.sp4_v_t_39
 (13 3)  (923 195)  (923 195)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_h_l_39
 (29 3)  (939 195)  (939 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 195)  (940 195)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (942 195)  (942 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (943 195)  (943 195)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.input_2_1
 (36 3)  (946 195)  (946 195)  LC_1 Logic Functioning bit
 (41 3)  (951 195)  (951 195)  LC_1 Logic Functioning bit
 (43 3)  (953 195)  (953 195)  LC_1 Logic Functioning bit
 (17 4)  (927 196)  (927 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (32 4)  (942 196)  (942 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (946 196)  (946 196)  LC_2 Logic Functioning bit
 (37 4)  (947 196)  (947 196)  LC_2 Logic Functioning bit
 (48 4)  (958 196)  (958 196)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (960 196)  (960 196)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (928 197)  (928 197)  routing T_17_12.sp4_r_v_b_25 <X> T_17_12.lc_trk_g1_1
 (31 5)  (941 197)  (941 197)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (946 197)  (946 197)  LC_2 Logic Functioning bit
 (37 5)  (947 197)  (947 197)  LC_2 Logic Functioning bit
 (8 6)  (918 198)  (918 198)  routing T_17_12.sp4_v_t_47 <X> T_17_12.sp4_h_l_41
 (9 6)  (919 198)  (919 198)  routing T_17_12.sp4_v_t_47 <X> T_17_12.sp4_h_l_41
 (10 6)  (920 198)  (920 198)  routing T_17_12.sp4_v_t_47 <X> T_17_12.sp4_h_l_41
 (15 6)  (925 198)  (925 198)  routing T_17_12.sp4_v_b_21 <X> T_17_12.lc_trk_g1_5
 (16 6)  (926 198)  (926 198)  routing T_17_12.sp4_v_b_21 <X> T_17_12.lc_trk_g1_5
 (17 6)  (927 198)  (927 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (931 198)  (931 198)  routing T_17_12.wire_logic_cluster/lc_7/out <X> T_17_12.lc_trk_g1_7
 (22 6)  (932 198)  (932 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (935 198)  (935 198)  routing T_17_12.lft_op_6 <X> T_17_12.lc_trk_g1_6
 (26 6)  (936 198)  (936 198)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (937 198)  (937 198)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (938 198)  (938 198)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 198)  (939 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 198)  (942 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 198)  (943 198)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (944 198)  (944 198)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (945 198)  (945 198)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.input_2_3
 (40 6)  (950 198)  (950 198)  LC_3 Logic Functioning bit
 (15 7)  (925 199)  (925 199)  routing T_17_12.bot_op_4 <X> T_17_12.lc_trk_g1_4
 (17 7)  (927 199)  (927 199)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (932 199)  (932 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (934 199)  (934 199)  routing T_17_12.lft_op_6 <X> T_17_12.lc_trk_g1_6
 (26 7)  (936 199)  (936 199)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 199)  (938 199)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 199)  (939 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (940 199)  (940 199)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (942 199)  (942 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (943 199)  (943 199)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.input_2_3
 (8 8)  (918 200)  (918 200)  routing T_17_12.sp4_h_l_46 <X> T_17_12.sp4_h_r_7
 (10 8)  (920 200)  (920 200)  routing T_17_12.sp4_h_l_46 <X> T_17_12.sp4_h_r_7
 (13 8)  (923 200)  (923 200)  routing T_17_12.sp4_h_l_45 <X> T_17_12.sp4_v_b_8
 (17 8)  (927 200)  (927 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (928 200)  (928 200)  routing T_17_12.wire_logic_cluster/lc_1/out <X> T_17_12.lc_trk_g2_1
 (29 8)  (939 200)  (939 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 200)  (940 200)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (942 200)  (942 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (946 200)  (946 200)  LC_4 Logic Functioning bit
 (37 8)  (947 200)  (947 200)  LC_4 Logic Functioning bit
 (38 8)  (948 200)  (948 200)  LC_4 Logic Functioning bit
 (39 8)  (949 200)  (949 200)  LC_4 Logic Functioning bit
 (41 8)  (951 200)  (951 200)  LC_4 Logic Functioning bit
 (43 8)  (953 200)  (953 200)  LC_4 Logic Functioning bit
 (47 8)  (957 200)  (957 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (961 200)  (961 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (922 201)  (922 201)  routing T_17_12.sp4_h_l_45 <X> T_17_12.sp4_v_b_8
 (30 9)  (940 201)  (940 201)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (941 201)  (941 201)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (946 201)  (946 201)  LC_4 Logic Functioning bit
 (37 9)  (947 201)  (947 201)  LC_4 Logic Functioning bit
 (38 9)  (948 201)  (948 201)  LC_4 Logic Functioning bit
 (39 9)  (949 201)  (949 201)  LC_4 Logic Functioning bit
 (41 9)  (951 201)  (951 201)  LC_4 Logic Functioning bit
 (43 9)  (953 201)  (953 201)  LC_4 Logic Functioning bit
 (46 9)  (956 201)  (956 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (961 201)  (961 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (924 202)  (924 202)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (15 10)  (925 202)  (925 202)  routing T_17_12.sp4_v_t_32 <X> T_17_12.lc_trk_g2_5
 (16 10)  (926 202)  (926 202)  routing T_17_12.sp4_v_t_32 <X> T_17_12.lc_trk_g2_5
 (17 10)  (927 202)  (927 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (931 202)  (931 202)  routing T_17_12.wire_logic_cluster/lc_7/out <X> T_17_12.lc_trk_g2_7
 (22 10)  (932 202)  (932 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (936 202)  (936 202)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (939 202)  (939 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (941 202)  (941 202)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 202)  (942 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 202)  (943 202)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (944 202)  (944 202)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (945 202)  (945 202)  routing T_17_12.lc_trk_g0_5 <X> T_17_12.input_2_5
 (36 10)  (946 202)  (946 202)  LC_5 Logic Functioning bit
 (38 10)  (948 202)  (948 202)  LC_5 Logic Functioning bit
 (39 10)  (949 202)  (949 202)  LC_5 Logic Functioning bit
 (40 10)  (950 202)  (950 202)  LC_5 Logic Functioning bit
 (41 10)  (951 202)  (951 202)  LC_5 Logic Functioning bit
 (43 10)  (953 202)  (953 202)  LC_5 Logic Functioning bit
 (51 10)  (961 202)  (961 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (919 203)  (919 203)  routing T_17_12.sp4_v_b_7 <X> T_17_12.sp4_v_t_42
 (14 11)  (924 203)  (924 203)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (16 11)  (926 203)  (926 203)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (17 11)  (927 203)  (927 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (937 203)  (937 203)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (938 203)  (938 203)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 203)  (939 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (941 203)  (941 203)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (942 203)  (942 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (946 203)  (946 203)  LC_5 Logic Functioning bit
 (38 11)  (948 203)  (948 203)  LC_5 Logic Functioning bit
 (39 11)  (949 203)  (949 203)  LC_5 Logic Functioning bit
 (40 11)  (950 203)  (950 203)  LC_5 Logic Functioning bit
 (0 12)  (910 204)  (910 204)  routing T_17_12.glb_netwk_6 <X> T_17_12.glb2local_3
 (1 12)  (911 204)  (911 204)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (11 12)  (921 204)  (921 204)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_v_b_11
 (16 12)  (926 204)  (926 204)  routing T_17_12.sp12_v_t_14 <X> T_17_12.lc_trk_g3_1
 (17 12)  (927 204)  (927 204)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (932 204)  (932 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (933 204)  (933 204)  routing T_17_12.sp4_v_t_30 <X> T_17_12.lc_trk_g3_3
 (24 12)  (934 204)  (934 204)  routing T_17_12.sp4_v_t_30 <X> T_17_12.lc_trk_g3_3
 (27 12)  (937 204)  (937 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 204)  (939 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 204)  (940 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (941 204)  (941 204)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 204)  (942 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 204)  (943 204)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (944 204)  (944 204)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (945 204)  (945 204)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_6
 (36 12)  (946 204)  (946 204)  LC_6 Logic Functioning bit
 (38 12)  (948 204)  (948 204)  LC_6 Logic Functioning bit
 (41 12)  (951 204)  (951 204)  LC_6 Logic Functioning bit
 (1 13)  (911 205)  (911 205)  routing T_17_12.glb_netwk_6 <X> T_17_12.glb2local_3
 (12 13)  (922 205)  (922 205)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_v_b_11
 (18 13)  (928 205)  (928 205)  routing T_17_12.sp12_v_t_14 <X> T_17_12.lc_trk_g3_1
 (29 13)  (939 205)  (939 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (940 205)  (940 205)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (941 205)  (941 205)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (942 205)  (942 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (943 205)  (943 205)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_6
 (34 13)  (944 205)  (944 205)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_6
 (35 13)  (945 205)  (945 205)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_6
 (37 13)  (947 205)  (947 205)  LC_6 Logic Functioning bit
 (15 14)  (925 206)  (925 206)  routing T_17_12.sp4_h_l_16 <X> T_17_12.lc_trk_g3_5
 (16 14)  (926 206)  (926 206)  routing T_17_12.sp4_h_l_16 <X> T_17_12.lc_trk_g3_5
 (17 14)  (927 206)  (927 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (932 206)  (932 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (935 206)  (935 206)  routing T_17_12.sp4_h_r_46 <X> T_17_12.lc_trk_g3_6
 (27 14)  (937 206)  (937 206)  routing T_17_12.lc_trk_g1_1 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 206)  (939 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (941 206)  (941 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (942 206)  (942 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (944 206)  (944 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (945 206)  (945 206)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.input_2_7
 (37 14)  (947 206)  (947 206)  LC_7 Logic Functioning bit
 (39 14)  (949 206)  (949 206)  LC_7 Logic Functioning bit
 (45 14)  (955 206)  (955 206)  LC_7 Logic Functioning bit
 (16 15)  (926 207)  (926 207)  routing T_17_12.sp12_v_b_12 <X> T_17_12.lc_trk_g3_4
 (17 15)  (927 207)  (927 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (928 207)  (928 207)  routing T_17_12.sp4_h_l_16 <X> T_17_12.lc_trk_g3_5
 (21 15)  (931 207)  (931 207)  routing T_17_12.sp4_r_v_b_47 <X> T_17_12.lc_trk_g3_7
 (22 15)  (932 207)  (932 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (933 207)  (933 207)  routing T_17_12.sp4_h_r_46 <X> T_17_12.lc_trk_g3_6
 (24 15)  (934 207)  (934 207)  routing T_17_12.sp4_h_r_46 <X> T_17_12.lc_trk_g3_6
 (25 15)  (935 207)  (935 207)  routing T_17_12.sp4_h_r_46 <X> T_17_12.lc_trk_g3_6
 (26 15)  (936 207)  (936 207)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 207)  (939 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (941 207)  (941 207)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (942 207)  (942 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (944 207)  (944 207)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.input_2_7
 (37 15)  (947 207)  (947 207)  LC_7 Logic Functioning bit
 (42 15)  (952 207)  (952 207)  LC_7 Logic Functioning bit
 (46 15)  (956 207)  (956 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_12

 (16 1)  (980 193)  (980 193)  routing T_18_12.sp12_h_r_8 <X> T_18_12.lc_trk_g0_0
 (17 1)  (981 193)  (981 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (964 194)  (964 194)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (965 194)  (965 194)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (966 194)  (966 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (989 194)  (989 194)  routing T_18_12.lft_op_6 <X> T_18_12.lc_trk_g0_6
 (28 2)  (992 194)  (992 194)  routing T_18_12.lc_trk_g2_0 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 194)  (993 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (995 194)  (995 194)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (996 194)  (996 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (998 194)  (998 194)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 194)  (1000 194)  LC_1 Logic Functioning bit
 (37 2)  (1001 194)  (1001 194)  LC_1 Logic Functioning bit
 (38 2)  (1002 194)  (1002 194)  LC_1 Logic Functioning bit
 (39 2)  (1003 194)  (1003 194)  LC_1 Logic Functioning bit
 (41 2)  (1005 194)  (1005 194)  LC_1 Logic Functioning bit
 (43 2)  (1007 194)  (1007 194)  LC_1 Logic Functioning bit
 (45 2)  (1009 194)  (1009 194)  LC_1 Logic Functioning bit
 (52 2)  (1016 194)  (1016 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (964 195)  (964 195)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (22 3)  (986 195)  (986 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (988 195)  (988 195)  routing T_18_12.lft_op_6 <X> T_18_12.lc_trk_g0_6
 (28 3)  (992 195)  (992 195)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 195)  (993 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1000 195)  (1000 195)  LC_1 Logic Functioning bit
 (38 3)  (1002 195)  (1002 195)  LC_1 Logic Functioning bit
 (1 4)  (965 196)  (965 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (972 196)  (972 196)  routing T_18_12.sp4_h_l_41 <X> T_18_12.sp4_h_r_4
 (21 4)  (985 196)  (985 196)  routing T_18_12.sp12_h_r_3 <X> T_18_12.lc_trk_g1_3
 (22 4)  (986 196)  (986 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (988 196)  (988 196)  routing T_18_12.sp12_h_r_3 <X> T_18_12.lc_trk_g1_3
 (25 4)  (989 196)  (989 196)  routing T_18_12.sp4_h_l_7 <X> T_18_12.lc_trk_g1_2
 (26 4)  (990 196)  (990 196)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (991 196)  (991 196)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 196)  (993 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 196)  (996 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 196)  (997 196)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 196)  (1000 196)  LC_2 Logic Functioning bit
 (38 4)  (1002 196)  (1002 196)  LC_2 Logic Functioning bit
 (41 4)  (1005 196)  (1005 196)  LC_2 Logic Functioning bit
 (43 4)  (1007 196)  (1007 196)  LC_2 Logic Functioning bit
 (45 4)  (1009 196)  (1009 196)  LC_2 Logic Functioning bit
 (0 5)  (964 197)  (964 197)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 5)  (965 197)  (965 197)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (21 5)  (985 197)  (985 197)  routing T_18_12.sp12_h_r_3 <X> T_18_12.lc_trk_g1_3
 (22 5)  (986 197)  (986 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (987 197)  (987 197)  routing T_18_12.sp4_h_l_7 <X> T_18_12.lc_trk_g1_2
 (24 5)  (988 197)  (988 197)  routing T_18_12.sp4_h_l_7 <X> T_18_12.lc_trk_g1_2
 (25 5)  (989 197)  (989 197)  routing T_18_12.sp4_h_l_7 <X> T_18_12.lc_trk_g1_2
 (26 5)  (990 197)  (990 197)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (991 197)  (991 197)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 197)  (993 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (994 197)  (994 197)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (1000 197)  (1000 197)  LC_2 Logic Functioning bit
 (38 5)  (1002 197)  (1002 197)  LC_2 Logic Functioning bit
 (40 5)  (1004 197)  (1004 197)  LC_2 Logic Functioning bit
 (42 5)  (1006 197)  (1006 197)  LC_2 Logic Functioning bit
 (51 5)  (1015 197)  (1015 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (976 198)  (976 198)  routing T_18_12.sp4_v_t_46 <X> T_18_12.sp4_h_l_40
 (15 6)  (979 198)  (979 198)  routing T_18_12.sp4_v_b_21 <X> T_18_12.lc_trk_g1_5
 (16 6)  (980 198)  (980 198)  routing T_18_12.sp4_v_b_21 <X> T_18_12.lc_trk_g1_5
 (17 6)  (981 198)  (981 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (986 198)  (986 198)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (988 198)  (988 198)  routing T_18_12.bot_op_7 <X> T_18_12.lc_trk_g1_7
 (27 6)  (991 198)  (991 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (992 198)  (992 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 198)  (993 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (994 198)  (994 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (995 198)  (995 198)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (996 198)  (996 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 198)  (1000 198)  LC_3 Logic Functioning bit
 (37 6)  (1001 198)  (1001 198)  LC_3 Logic Functioning bit
 (38 6)  (1002 198)  (1002 198)  LC_3 Logic Functioning bit
 (39 6)  (1003 198)  (1003 198)  LC_3 Logic Functioning bit
 (41 6)  (1005 198)  (1005 198)  LC_3 Logic Functioning bit
 (43 6)  (1007 198)  (1007 198)  LC_3 Logic Functioning bit
 (45 6)  (1009 198)  (1009 198)  LC_3 Logic Functioning bit
 (5 7)  (969 199)  (969 199)  routing T_18_12.sp4_h_l_38 <X> T_18_12.sp4_v_t_38
 (11 7)  (975 199)  (975 199)  routing T_18_12.sp4_v_t_46 <X> T_18_12.sp4_h_l_40
 (13 7)  (977 199)  (977 199)  routing T_18_12.sp4_v_t_46 <X> T_18_12.sp4_h_l_40
 (14 7)  (978 199)  (978 199)  routing T_18_12.sp4_h_r_4 <X> T_18_12.lc_trk_g1_4
 (15 7)  (979 199)  (979 199)  routing T_18_12.sp4_h_r_4 <X> T_18_12.lc_trk_g1_4
 (16 7)  (980 199)  (980 199)  routing T_18_12.sp4_h_r_4 <X> T_18_12.lc_trk_g1_4
 (17 7)  (981 199)  (981 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (28 7)  (992 199)  (992 199)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 199)  (993 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (994 199)  (994 199)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (995 199)  (995 199)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (1000 199)  (1000 199)  LC_3 Logic Functioning bit
 (38 7)  (1002 199)  (1002 199)  LC_3 Logic Functioning bit
 (51 7)  (1015 199)  (1015 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (981 200)  (981 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (14 9)  (978 201)  (978 201)  routing T_18_12.sp12_v_b_16 <X> T_18_12.lc_trk_g2_0
 (16 9)  (980 201)  (980 201)  routing T_18_12.sp12_v_b_16 <X> T_18_12.lc_trk_g2_0
 (17 9)  (981 201)  (981 201)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (4 10)  (968 202)  (968 202)  routing T_18_12.sp4_v_b_6 <X> T_18_12.sp4_v_t_43
 (5 10)  (969 202)  (969 202)  routing T_18_12.sp4_v_b_6 <X> T_18_12.sp4_h_l_43
 (12 10)  (976 202)  (976 202)  routing T_18_12.sp4_v_t_45 <X> T_18_12.sp4_h_l_45
 (25 10)  (989 202)  (989 202)  routing T_18_12.sp4_h_r_46 <X> T_18_12.lc_trk_g2_6
 (29 10)  (993 202)  (993 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (995 202)  (995 202)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 202)  (996 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 202)  (997 202)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 202)  (1000 202)  LC_5 Logic Functioning bit
 (37 10)  (1001 202)  (1001 202)  LC_5 Logic Functioning bit
 (38 10)  (1002 202)  (1002 202)  LC_5 Logic Functioning bit
 (39 10)  (1003 202)  (1003 202)  LC_5 Logic Functioning bit
 (41 10)  (1005 202)  (1005 202)  LC_5 Logic Functioning bit
 (43 10)  (1007 202)  (1007 202)  LC_5 Logic Functioning bit
 (45 10)  (1009 202)  (1009 202)  LC_5 Logic Functioning bit
 (51 10)  (1015 202)  (1015 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (10 11)  (974 203)  (974 203)  routing T_18_12.sp4_h_l_39 <X> T_18_12.sp4_v_t_42
 (11 11)  (975 203)  (975 203)  routing T_18_12.sp4_v_t_45 <X> T_18_12.sp4_h_l_45
 (22 11)  (986 203)  (986 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (987 203)  (987 203)  routing T_18_12.sp4_h_r_46 <X> T_18_12.lc_trk_g2_6
 (24 11)  (988 203)  (988 203)  routing T_18_12.sp4_h_r_46 <X> T_18_12.lc_trk_g2_6
 (25 11)  (989 203)  (989 203)  routing T_18_12.sp4_h_r_46 <X> T_18_12.lc_trk_g2_6
 (28 11)  (992 203)  (992 203)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 203)  (993 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (995 203)  (995 203)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (1000 203)  (1000 203)  LC_5 Logic Functioning bit
 (38 11)  (1002 203)  (1002 203)  LC_5 Logic Functioning bit
 (21 12)  (985 204)  (985 204)  routing T_18_12.sp12_v_t_0 <X> T_18_12.lc_trk_g3_3
 (22 12)  (986 204)  (986 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (988 204)  (988 204)  routing T_18_12.sp12_v_t_0 <X> T_18_12.lc_trk_g3_3
 (28 12)  (992 204)  (992 204)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 204)  (993 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (995 204)  (995 204)  routing T_18_12.lc_trk_g1_4 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (996 204)  (996 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (998 204)  (998 204)  routing T_18_12.lc_trk_g1_4 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 204)  (1000 204)  LC_6 Logic Functioning bit
 (37 12)  (1001 204)  (1001 204)  LC_6 Logic Functioning bit
 (38 12)  (1002 204)  (1002 204)  LC_6 Logic Functioning bit
 (39 12)  (1003 204)  (1003 204)  LC_6 Logic Functioning bit
 (41 12)  (1005 204)  (1005 204)  LC_6 Logic Functioning bit
 (43 12)  (1007 204)  (1007 204)  LC_6 Logic Functioning bit
 (45 12)  (1009 204)  (1009 204)  LC_6 Logic Functioning bit
 (51 12)  (1015 204)  (1015 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (985 205)  (985 205)  routing T_18_12.sp12_v_t_0 <X> T_18_12.lc_trk_g3_3
 (26 13)  (990 205)  (990 205)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (991 205)  (991 205)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (992 205)  (992 205)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 205)  (993 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (1001 205)  (1001 205)  LC_6 Logic Functioning bit
 (39 13)  (1003 205)  (1003 205)  LC_6 Logic Functioning bit
 (0 14)  (964 206)  (964 206)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 206)  (965 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (985 206)  (985 206)  routing T_18_12.sp4_h_l_34 <X> T_18_12.lc_trk_g3_7
 (22 14)  (986 206)  (986 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (987 206)  (987 206)  routing T_18_12.sp4_h_l_34 <X> T_18_12.lc_trk_g3_7
 (24 14)  (988 206)  (988 206)  routing T_18_12.sp4_h_l_34 <X> T_18_12.lc_trk_g3_7
 (0 15)  (964 207)  (964 207)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (4 15)  (968 207)  (968 207)  routing T_18_12.sp4_v_b_4 <X> T_18_12.sp4_h_l_44
 (21 15)  (985 207)  (985 207)  routing T_18_12.sp4_h_l_34 <X> T_18_12.lc_trk_g3_7


DSP_Tile_0_11

 (7 0)  (7 176)  (7 176)  MAC16 functional bit: MULT1_bram_cbit_1

 (32 0)  (32 176)  (32 176)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g2_3 wire_mult/lc_0/in_3
 (33 0)  (33 176)  (33 176)  routing T_0_11.lc_trk_g2_3 <X> T_0_11.wire_mult/lc_0/in_3
 (36 0)  (36 176)  (36 176)  LC_0 Logic Functioning bit
 (37 0)  (37 176)  (37 176)  LC_0 Logic Functioning bit
 (42 0)  (42 176)  (42 176)  LC_0 Logic Functioning bit
 (43 0)  (43 176)  (43 176)  LC_0 Logic Functioning bit
 (50 0)  (50 176)  (50 176)  Cascade buffer Enable bit: MULT1_LC00_inmux02_5

 (7 1)  (7 177)  (7 177)  MAC16 functional bit: MULT1_bram_cbit_0

 (26 1)  (26 177)  (26 177)  routing T_0_11.lc_trk_g3_3 <X> T_0_11.wire_mult/lc_0/in_0
 (27 1)  (27 177)  (27 177)  routing T_0_11.lc_trk_g3_3 <X> T_0_11.wire_mult/lc_0/in_0
 (28 1)  (28 177)  (28 177)  routing T_0_11.lc_trk_g3_3 <X> T_0_11.wire_mult/lc_0/in_0
 (29 1)  (29 177)  (29 177)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g3_3 wire_mult/lc_0/in_0
 (31 1)  (31 177)  (31 177)  routing T_0_11.lc_trk_g2_3 <X> T_0_11.wire_mult/lc_0/in_3
 (36 1)  (36 177)  (36 177)  LC_0 Logic Functioning bit
 (37 1)  (37 177)  (37 177)  LC_0 Logic Functioning bit
 (42 1)  (42 177)  (42 177)  LC_0 Logic Functioning bit
 (43 1)  (43 177)  (43 177)  LC_0 Logic Functioning bit
 (31 2)  (31 178)  (31 178)  routing T_0_11.lc_trk_g3_5 <X> T_0_11.wire_mult/lc_1/in_3
 (32 2)  (32 178)  (32 178)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g3_5 wire_mult/lc_1/in_3
 (33 2)  (33 178)  (33 178)  routing T_0_11.lc_trk_g3_5 <X> T_0_11.wire_mult/lc_1/in_3
 (34 2)  (34 178)  (34 178)  routing T_0_11.lc_trk_g3_5 <X> T_0_11.wire_mult/lc_1/in_3
 (36 2)  (36 178)  (36 178)  LC_1 Logic Functioning bit
 (37 2)  (37 178)  (37 178)  LC_1 Logic Functioning bit
 (42 2)  (42 178)  (42 178)  LC_1 Logic Functioning bit
 (43 2)  (43 178)  (43 178)  LC_1 Logic Functioning bit
 (50 2)  (50 178)  (50 178)  Cascade buffer Enable bit: MULT1_LC01_inmux02_5

 (36 3)  (36 179)  (36 179)  LC_1 Logic Functioning bit
 (37 3)  (37 179)  (37 179)  LC_1 Logic Functioning bit
 (42 3)  (42 179)  (42 179)  LC_1 Logic Functioning bit
 (43 3)  (43 179)  (43 179)  LC_1 Logic Functioning bit
 (31 4)  (31 180)  (31 180)  routing T_0_11.lc_trk_g2_5 <X> T_0_11.wire_mult/lc_2/in_3
 (32 4)  (32 180)  (32 180)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g2_5 wire_mult/lc_2/in_3
 (33 4)  (33 180)  (33 180)  routing T_0_11.lc_trk_g2_5 <X> T_0_11.wire_mult/lc_2/in_3
 (36 4)  (36 180)  (36 180)  LC_2 Logic Functioning bit
 (37 4)  (37 180)  (37 180)  LC_2 Logic Functioning bit
 (42 4)  (42 180)  (42 180)  LC_2 Logic Functioning bit
 (43 4)  (43 180)  (43 180)  LC_2 Logic Functioning bit
 (50 4)  (50 180)  (50 180)  Cascade buffer Enable bit: MULT1_LC02_inmux02_5

 (36 5)  (36 181)  (36 181)  LC_2 Logic Functioning bit
 (37 5)  (37 181)  (37 181)  LC_2 Logic Functioning bit
 (42 5)  (42 181)  (42 181)  LC_2 Logic Functioning bit
 (43 5)  (43 181)  (43 181)  LC_2 Logic Functioning bit
 (7 6)  (7 182)  (7 182)  MAC16 functional bit: MULT1_bram_cbit_7

 (13 6)  (13 182)  (13 182)  routing T_0_11.sp4_h_r_5 <X> T_0_11.sp4_v_t_40
 (31 6)  (31 182)  (31 182)  routing T_0_11.lc_trk_g2_6 <X> T_0_11.wire_mult/lc_3/in_3
 (32 6)  (32 182)  (32 182)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g2_6 wire_mult/lc_3/in_3
 (33 6)  (33 182)  (33 182)  routing T_0_11.lc_trk_g2_6 <X> T_0_11.wire_mult/lc_3/in_3
 (36 6)  (36 182)  (36 182)  LC_3 Logic Functioning bit
 (37 6)  (37 182)  (37 182)  LC_3 Logic Functioning bit
 (42 6)  (42 182)  (42 182)  LC_3 Logic Functioning bit
 (43 6)  (43 182)  (43 182)  LC_3 Logic Functioning bit
 (50 6)  (50 182)  (50 182)  Cascade buffer Enable bit: MULT1_LC03_inmux02_5

 (12 7)  (12 183)  (12 183)  routing T_0_11.sp4_h_r_5 <X> T_0_11.sp4_v_t_40
 (31 7)  (31 183)  (31 183)  routing T_0_11.lc_trk_g2_6 <X> T_0_11.wire_mult/lc_3/in_3
 (36 7)  (36 183)  (36 183)  LC_3 Logic Functioning bit
 (37 7)  (37 183)  (37 183)  LC_3 Logic Functioning bit
 (42 7)  (42 183)  (42 183)  LC_3 Logic Functioning bit
 (43 7)  (43 183)  (43 183)  LC_3 Logic Functioning bit
 (14 8)  (14 184)  (14 184)  routing T_0_11.sp4_h_l_21 <X> T_0_11.lc_trk_g2_0
 (22 8)  (22 184)  (22 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (32 8)  (32 184)  (32 184)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g3_2 wire_mult/lc_4/in_3
 (33 8)  (33 184)  (33 184)  routing T_0_11.lc_trk_g3_2 <X> T_0_11.wire_mult/lc_4/in_3
 (34 8)  (34 184)  (34 184)  routing T_0_11.lc_trk_g3_2 <X> T_0_11.wire_mult/lc_4/in_3
 (36 8)  (36 184)  (36 184)  LC_4 Logic Functioning bit
 (37 8)  (37 184)  (37 184)  LC_4 Logic Functioning bit
 (42 8)  (42 184)  (42 184)  LC_4 Logic Functioning bit
 (43 8)  (43 184)  (43 184)  LC_4 Logic Functioning bit
 (50 8)  (50 184)  (50 184)  Cascade buffer Enable bit: MULT1_LC04_inmux02_5

 (15 9)  (15 185)  (15 185)  routing T_0_11.sp4_h_l_21 <X> T_0_11.lc_trk_g2_0
 (16 9)  (16 185)  (16 185)  routing T_0_11.sp4_h_l_21 <X> T_0_11.lc_trk_g2_0
 (17 9)  (17 185)  (17 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (21 185)  (21 185)  routing T_0_11.sp4_r_v_b_35 <X> T_0_11.lc_trk_g2_3
 (31 9)  (31 185)  (31 185)  routing T_0_11.lc_trk_g3_2 <X> T_0_11.wire_mult/lc_4/in_3
 (36 9)  (36 185)  (36 185)  LC_4 Logic Functioning bit
 (37 9)  (37 185)  (37 185)  LC_4 Logic Functioning bit
 (42 9)  (42 185)  (42 185)  LC_4 Logic Functioning bit
 (43 9)  (43 185)  (43 185)  LC_4 Logic Functioning bit
 (14 10)  (14 186)  (14 186)  routing T_0_11.sp4_h_r_44 <X> T_0_11.lc_trk_g2_4
 (15 10)  (15 186)  (15 186)  routing T_0_11.sp4_v_b_45 <X> T_0_11.lc_trk_g2_5
 (16 10)  (16 186)  (16 186)  routing T_0_11.sp4_v_b_45 <X> T_0_11.lc_trk_g2_5
 (17 10)  (17 186)  (17 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_45 lc_trk_g2_5
 (22 10)  (22 186)  (22 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (23 186)  (23 186)  routing T_0_11.sp12_v_b_23 <X> T_0_11.lc_trk_g2_7
 (32 10)  (32 186)  (32 186)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g2_0 wire_mult/lc_5/in_3
 (33 10)  (33 186)  (33 186)  routing T_0_11.lc_trk_g2_0 <X> T_0_11.wire_mult/lc_5/in_3
 (36 10)  (36 186)  (36 186)  LC_5 Logic Functioning bit
 (37 10)  (37 186)  (37 186)  LC_5 Logic Functioning bit
 (42 10)  (42 186)  (42 186)  LC_5 Logic Functioning bit
 (43 10)  (43 186)  (43 186)  LC_5 Logic Functioning bit
 (50 10)  (50 186)  (50 186)  Cascade buffer Enable bit: MULT1_LC05_inmux02_5

 (14 11)  (14 187)  (14 187)  routing T_0_11.sp4_h_r_44 <X> T_0_11.lc_trk_g2_4
 (15 11)  (15 187)  (15 187)  routing T_0_11.sp4_h_r_44 <X> T_0_11.lc_trk_g2_4
 (16 11)  (16 187)  (16 187)  routing T_0_11.sp4_h_r_44 <X> T_0_11.lc_trk_g2_4
 (17 11)  (17 187)  (17 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (21 187)  (21 187)  routing T_0_11.sp12_v_b_23 <X> T_0_11.lc_trk_g2_7
 (22 11)  (22 187)  (22 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (23 187)  (23 187)  routing T_0_11.sp4_h_r_30 <X> T_0_11.lc_trk_g2_6
 (24 11)  (24 187)  (24 187)  routing T_0_11.sp4_h_r_30 <X> T_0_11.lc_trk_g2_6
 (25 11)  (25 187)  (25 187)  routing T_0_11.sp4_h_r_30 <X> T_0_11.lc_trk_g2_6
 (36 11)  (36 187)  (36 187)  LC_5 Logic Functioning bit
 (37 11)  (37 187)  (37 187)  LC_5 Logic Functioning bit
 (42 11)  (42 187)  (42 187)  LC_5 Logic Functioning bit
 (43 11)  (43 187)  (43 187)  LC_5 Logic Functioning bit
 (52 11)  (52 187)  (52 187)  Enable bit of Mux _out_links/OutMux9_5 => wire_mult/mult/O_13 sp4_r_v_b_11
 (21 12)  (21 188)  (21 188)  routing T_0_11.sp4_v_b_35 <X> T_0_11.lc_trk_g3_3
 (22 12)  (22 188)  (22 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_35 lc_trk_g3_3
 (23 12)  (23 188)  (23 188)  routing T_0_11.sp4_v_b_35 <X> T_0_11.lc_trk_g3_3
 (25 12)  (25 188)  (25 188)  routing T_0_11.sp4_h_r_34 <X> T_0_11.lc_trk_g3_2
 (31 12)  (31 188)  (31 188)  routing T_0_11.lc_trk_g2_7 <X> T_0_11.wire_mult/lc_6/in_3
 (32 12)  (32 188)  (32 188)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g2_7 wire_mult/lc_6/in_3
 (33 12)  (33 188)  (33 188)  routing T_0_11.lc_trk_g2_7 <X> T_0_11.wire_mult/lc_6/in_3
 (36 12)  (36 188)  (36 188)  LC_6 Logic Functioning bit
 (37 12)  (37 188)  (37 188)  LC_6 Logic Functioning bit
 (42 12)  (42 188)  (42 188)  LC_6 Logic Functioning bit
 (43 12)  (43 188)  (43 188)  LC_6 Logic Functioning bit
 (50 12)  (50 188)  (50 188)  Cascade buffer Enable bit: MULT1_LC06_inmux02_5

 (9 13)  (9 189)  (9 189)  routing T_0_11.sp4_v_t_39 <X> T_0_11.sp4_v_b_10
 (10 13)  (10 189)  (10 189)  routing T_0_11.sp4_v_t_39 <X> T_0_11.sp4_v_b_10
 (21 13)  (21 189)  (21 189)  routing T_0_11.sp4_v_b_35 <X> T_0_11.lc_trk_g3_3
 (22 13)  (22 189)  (22 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (23 189)  (23 189)  routing T_0_11.sp4_h_r_34 <X> T_0_11.lc_trk_g3_2
 (24 13)  (24 189)  (24 189)  routing T_0_11.sp4_h_r_34 <X> T_0_11.lc_trk_g3_2
 (31 13)  (31 189)  (31 189)  routing T_0_11.lc_trk_g2_7 <X> T_0_11.wire_mult/lc_6/in_3
 (36 13)  (36 189)  (36 189)  LC_6 Logic Functioning bit
 (37 13)  (37 189)  (37 189)  LC_6 Logic Functioning bit
 (42 13)  (42 189)  (42 189)  LC_6 Logic Functioning bit
 (43 13)  (43 189)  (43 189)  LC_6 Logic Functioning bit
 (13 14)  (13 190)  (13 190)  routing T_0_11.sp4_h_r_11 <X> T_0_11.sp4_v_t_46
 (16 14)  (16 190)  (16 190)  routing T_0_11.sp4_v_b_37 <X> T_0_11.lc_trk_g3_5
 (17 14)  (17 190)  (17 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (18 190)  (18 190)  routing T_0_11.sp4_v_b_37 <X> T_0_11.lc_trk_g3_5
 (31 14)  (31 190)  (31 190)  routing T_0_11.lc_trk_g2_4 <X> T_0_11.wire_mult/lc_7/in_3
 (32 14)  (32 190)  (32 190)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g2_4 wire_mult/lc_7/in_3
 (33 14)  (33 190)  (33 190)  routing T_0_11.lc_trk_g2_4 <X> T_0_11.wire_mult/lc_7/in_3
 (36 14)  (36 190)  (36 190)  LC_7 Logic Functioning bit
 (37 14)  (37 190)  (37 190)  LC_7 Logic Functioning bit
 (42 14)  (42 190)  (42 190)  LC_7 Logic Functioning bit
 (43 14)  (43 190)  (43 190)  LC_7 Logic Functioning bit
 (50 14)  (50 190)  (50 190)  Cascade buffer Enable bit: MULT1_LC07_inmux02_5

 (12 15)  (12 191)  (12 191)  routing T_0_11.sp4_h_r_11 <X> T_0_11.sp4_v_t_46
 (18 15)  (18 191)  (18 191)  routing T_0_11.sp4_v_b_37 <X> T_0_11.lc_trk_g3_5
 (36 15)  (36 191)  (36 191)  LC_7 Logic Functioning bit
 (37 15)  (37 191)  (37 191)  LC_7 Logic Functioning bit
 (42 15)  (42 191)  (42 191)  LC_7 Logic Functioning bit
 (43 15)  (43 191)  (43 191)  LC_7 Logic Functioning bit


LogicTile_1_11

 (32 0)  (86 176)  (86 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 176)  (87 176)  routing T_1_11.lc_trk_g2_1 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 176)  (90 176)  LC_0 Logic Functioning bit
 (37 0)  (91 176)  (91 176)  LC_0 Logic Functioning bit
 (38 0)  (92 176)  (92 176)  LC_0 Logic Functioning bit
 (39 0)  (93 176)  (93 176)  LC_0 Logic Functioning bit
 (45 0)  (99 176)  (99 176)  LC_0 Logic Functioning bit
 (46 0)  (100 176)  (100 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (90 177)  (90 177)  LC_0 Logic Functioning bit
 (37 1)  (91 177)  (91 177)  LC_0 Logic Functioning bit
 (38 1)  (92 177)  (92 177)  LC_0 Logic Functioning bit
 (39 1)  (93 177)  (93 177)  LC_0 Logic Functioning bit
 (0 2)  (54 178)  (54 178)  routing T_1_11.glb_netwk_7 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (1 2)  (55 178)  (55 178)  routing T_1_11.glb_netwk_7 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (2 2)  (56 178)  (56 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (68 178)  (68 178)  routing T_1_11.lft_op_4 <X> T_1_11.lc_trk_g0_4
 (15 2)  (69 178)  (69 178)  routing T_1_11.sp4_v_b_21 <X> T_1_11.lc_trk_g0_5
 (16 2)  (70 178)  (70 178)  routing T_1_11.sp4_v_b_21 <X> T_1_11.lc_trk_g0_5
 (17 2)  (71 178)  (71 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (54 179)  (54 179)  routing T_1_11.glb_netwk_7 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (15 3)  (69 179)  (69 179)  routing T_1_11.lft_op_4 <X> T_1_11.lc_trk_g0_4
 (17 3)  (71 179)  (71 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (1 4)  (55 180)  (55 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (31 4)  (85 180)  (85 180)  routing T_1_11.lc_trk_g0_5 <X> T_1_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 180)  (86 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (90 180)  (90 180)  LC_2 Logic Functioning bit
 (37 4)  (91 180)  (91 180)  LC_2 Logic Functioning bit
 (38 4)  (92 180)  (92 180)  LC_2 Logic Functioning bit
 (39 4)  (93 180)  (93 180)  LC_2 Logic Functioning bit
 (45 4)  (99 180)  (99 180)  LC_2 Logic Functioning bit
 (52 4)  (106 180)  (106 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (54 181)  (54 181)  routing T_1_11.glb_netwk_3 <X> T_1_11.wire_logic_cluster/lc_7/cen
 (36 5)  (90 181)  (90 181)  LC_2 Logic Functioning bit
 (37 5)  (91 181)  (91 181)  LC_2 Logic Functioning bit
 (38 5)  (92 181)  (92 181)  LC_2 Logic Functioning bit
 (39 5)  (93 181)  (93 181)  LC_2 Logic Functioning bit
 (21 6)  (75 182)  (75 182)  routing T_1_11.lft_op_7 <X> T_1_11.lc_trk_g1_7
 (22 6)  (76 182)  (76 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (78 182)  (78 182)  routing T_1_11.lft_op_7 <X> T_1_11.lc_trk_g1_7
 (25 6)  (79 182)  (79 182)  routing T_1_11.lft_op_6 <X> T_1_11.lc_trk_g1_6
 (31 6)  (85 182)  (85 182)  routing T_1_11.lc_trk_g0_4 <X> T_1_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 182)  (86 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (90 182)  (90 182)  LC_3 Logic Functioning bit
 (37 6)  (91 182)  (91 182)  LC_3 Logic Functioning bit
 (38 6)  (92 182)  (92 182)  LC_3 Logic Functioning bit
 (39 6)  (93 182)  (93 182)  LC_3 Logic Functioning bit
 (45 6)  (99 182)  (99 182)  LC_3 Logic Functioning bit
 (46 6)  (100 182)  (100 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (62 183)  (62 183)  routing T_1_11.sp4_h_r_10 <X> T_1_11.sp4_v_t_41
 (9 7)  (63 183)  (63 183)  routing T_1_11.sp4_h_r_10 <X> T_1_11.sp4_v_t_41
 (10 7)  (64 183)  (64 183)  routing T_1_11.sp4_h_r_10 <X> T_1_11.sp4_v_t_41
 (22 7)  (76 183)  (76 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (78 183)  (78 183)  routing T_1_11.lft_op_6 <X> T_1_11.lc_trk_g1_6
 (36 7)  (90 183)  (90 183)  LC_3 Logic Functioning bit
 (37 7)  (91 183)  (91 183)  LC_3 Logic Functioning bit
 (38 7)  (92 183)  (92 183)  LC_3 Logic Functioning bit
 (39 7)  (93 183)  (93 183)  LC_3 Logic Functioning bit
 (11 8)  (65 184)  (65 184)  routing T_1_11.sp4_v_t_37 <X> T_1_11.sp4_v_b_8
 (13 8)  (67 184)  (67 184)  routing T_1_11.sp4_v_t_37 <X> T_1_11.sp4_v_b_8
 (15 8)  (69 184)  (69 184)  routing T_1_11.tnl_op_1 <X> T_1_11.lc_trk_g2_1
 (17 8)  (71 184)  (71 184)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (72 185)  (72 185)  routing T_1_11.tnl_op_1 <X> T_1_11.lc_trk_g2_1
 (32 10)  (86 186)  (86 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 186)  (87 186)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (88 186)  (88 186)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 186)  (90 186)  LC_5 Logic Functioning bit
 (37 10)  (91 186)  (91 186)  LC_5 Logic Functioning bit
 (38 10)  (92 186)  (92 186)  LC_5 Logic Functioning bit
 (39 10)  (93 186)  (93 186)  LC_5 Logic Functioning bit
 (45 10)  (99 186)  (99 186)  LC_5 Logic Functioning bit
 (31 11)  (85 187)  (85 187)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 187)  (90 187)  LC_5 Logic Functioning bit
 (37 11)  (91 187)  (91 187)  LC_5 Logic Functioning bit
 (38 11)  (92 187)  (92 187)  LC_5 Logic Functioning bit
 (39 11)  (93 187)  (93 187)  LC_5 Logic Functioning bit
 (46 11)  (100 187)  (100 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (76 188)  (76 188)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (78 188)  (78 188)  routing T_1_11.tnl_op_3 <X> T_1_11.lc_trk_g3_3
 (31 12)  (85 188)  (85 188)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 188)  (86 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 188)  (88 188)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 188)  (90 188)  LC_6 Logic Functioning bit
 (37 12)  (91 188)  (91 188)  LC_6 Logic Functioning bit
 (38 12)  (92 188)  (92 188)  LC_6 Logic Functioning bit
 (39 12)  (93 188)  (93 188)  LC_6 Logic Functioning bit
 (45 12)  (99 188)  (99 188)  LC_6 Logic Functioning bit
 (21 13)  (75 189)  (75 189)  routing T_1_11.tnl_op_3 <X> T_1_11.lc_trk_g3_3
 (31 13)  (85 189)  (85 189)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 189)  (90 189)  LC_6 Logic Functioning bit
 (37 13)  (91 189)  (91 189)  LC_6 Logic Functioning bit
 (38 13)  (92 189)  (92 189)  LC_6 Logic Functioning bit
 (39 13)  (93 189)  (93 189)  LC_6 Logic Functioning bit
 (46 13)  (100 189)  (100 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (55 190)  (55 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (59 190)  (59 190)  routing T_1_11.sp4_v_t_44 <X> T_1_11.sp4_h_l_44
 (11 14)  (65 190)  (65 190)  routing T_1_11.sp4_v_b_3 <X> T_1_11.sp4_v_t_46
 (13 14)  (67 190)  (67 190)  routing T_1_11.sp4_v_b_3 <X> T_1_11.sp4_v_t_46
 (31 14)  (85 190)  (85 190)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 190)  (86 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (88 190)  (88 190)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 190)  (90 190)  LC_7 Logic Functioning bit
 (37 14)  (91 190)  (91 190)  LC_7 Logic Functioning bit
 (38 14)  (92 190)  (92 190)  LC_7 Logic Functioning bit
 (39 14)  (93 190)  (93 190)  LC_7 Logic Functioning bit
 (45 14)  (99 190)  (99 190)  LC_7 Logic Functioning bit
 (46 14)  (100 190)  (100 190)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (54 191)  (54 191)  routing T_1_11.glb_netwk_2 <X> T_1_11.wire_logic_cluster/lc_7/s_r
 (6 15)  (60 191)  (60 191)  routing T_1_11.sp4_v_t_44 <X> T_1_11.sp4_h_l_44
 (31 15)  (85 191)  (85 191)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 191)  (90 191)  LC_7 Logic Functioning bit
 (37 15)  (91 191)  (91 191)  LC_7 Logic Functioning bit
 (38 15)  (92 191)  (92 191)  LC_7 Logic Functioning bit
 (39 15)  (93 191)  (93 191)  LC_7 Logic Functioning bit


LogicTile_2_11

 (0 2)  (108 178)  (108 178)  routing T_2_11.glb_netwk_7 <X> T_2_11.wire_logic_cluster/lc_7/clk
 (1 2)  (109 178)  (109 178)  routing T_2_11.glb_netwk_7 <X> T_2_11.wire_logic_cluster/lc_7/clk
 (2 2)  (110 178)  (110 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (108 179)  (108 179)  routing T_2_11.glb_netwk_7 <X> T_2_11.wire_logic_cluster/lc_7/clk
 (0 4)  (108 180)  (108 180)  routing T_2_11.glb_netwk_5 <X> T_2_11.wire_logic_cluster/lc_7/cen
 (1 4)  (109 180)  (109 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 10)  (122 186)  (122 186)  routing T_2_11.sp4_v_t_17 <X> T_2_11.lc_trk_g2_4
 (4 11)  (112 187)  (112 187)  routing T_2_11.sp4_v_b_1 <X> T_2_11.sp4_h_l_43
 (13 11)  (121 187)  (121 187)  routing T_2_11.sp4_v_b_3 <X> T_2_11.sp4_h_l_45
 (16 11)  (124 187)  (124 187)  routing T_2_11.sp4_v_t_17 <X> T_2_11.lc_trk_g2_4
 (17 11)  (125 187)  (125 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (0 14)  (108 190)  (108 190)  routing T_2_11.glb_netwk_6 <X> T_2_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (109 190)  (109 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (112 190)  (112 190)  routing T_2_11.sp4_v_b_9 <X> T_2_11.sp4_v_t_44
 (10 14)  (118 190)  (118 190)  routing T_2_11.sp4_v_b_5 <X> T_2_11.sp4_h_l_47
 (31 14)  (139 190)  (139 190)  routing T_2_11.lc_trk_g2_4 <X> T_2_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 190)  (140 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 190)  (141 190)  routing T_2_11.lc_trk_g2_4 <X> T_2_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 190)  (144 190)  LC_7 Logic Functioning bit
 (37 14)  (145 190)  (145 190)  LC_7 Logic Functioning bit
 (38 14)  (146 190)  (146 190)  LC_7 Logic Functioning bit
 (39 14)  (147 190)  (147 190)  LC_7 Logic Functioning bit
 (45 14)  (153 190)  (153 190)  LC_7 Logic Functioning bit
 (51 14)  (159 190)  (159 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (161 190)  (161 190)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (108 191)  (108 191)  routing T_2_11.glb_netwk_6 <X> T_2_11.wire_logic_cluster/lc_7/s_r
 (36 15)  (144 191)  (144 191)  LC_7 Logic Functioning bit
 (37 15)  (145 191)  (145 191)  LC_7 Logic Functioning bit
 (38 15)  (146 191)  (146 191)  LC_7 Logic Functioning bit
 (39 15)  (147 191)  (147 191)  LC_7 Logic Functioning bit


LogicTile_3_11

 (0 2)  (162 178)  (162 178)  routing T_3_11.glb_netwk_7 <X> T_3_11.wire_logic_cluster/lc_7/clk
 (1 2)  (163 178)  (163 178)  routing T_3_11.glb_netwk_7 <X> T_3_11.wire_logic_cluster/lc_7/clk
 (2 2)  (164 178)  (164 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (162 179)  (162 179)  routing T_3_11.glb_netwk_7 <X> T_3_11.wire_logic_cluster/lc_7/clk
 (0 4)  (162 180)  (162 180)  routing T_3_11.lc_trk_g3_3 <X> T_3_11.wire_logic_cluster/lc_7/cen
 (1 4)  (163 180)  (163 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (173 180)  (173 180)  routing T_3_11.sp4_v_t_44 <X> T_3_11.sp4_v_b_5
 (13 4)  (175 180)  (175 180)  routing T_3_11.sp4_v_t_44 <X> T_3_11.sp4_v_b_5
 (0 5)  (162 181)  (162 181)  routing T_3_11.lc_trk_g3_3 <X> T_3_11.wire_logic_cluster/lc_7/cen
 (1 5)  (163 181)  (163 181)  routing T_3_11.lc_trk_g3_3 <X> T_3_11.wire_logic_cluster/lc_7/cen
 (4 6)  (166 182)  (166 182)  routing T_3_11.sp4_v_b_7 <X> T_3_11.sp4_v_t_38
 (6 6)  (168 182)  (168 182)  routing T_3_11.sp4_v_b_7 <X> T_3_11.sp4_v_t_38
 (4 8)  (166 184)  (166 184)  routing T_3_11.sp4_v_t_47 <X> T_3_11.sp4_v_b_6
 (6 8)  (168 184)  (168 184)  routing T_3_11.sp4_v_t_47 <X> T_3_11.sp4_v_b_6
 (10 9)  (172 185)  (172 185)  routing T_3_11.sp4_h_r_2 <X> T_3_11.sp4_v_b_7
 (31 10)  (193 186)  (193 186)  routing T_3_11.lc_trk_g2_4 <X> T_3_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 186)  (194 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 186)  (195 186)  routing T_3_11.lc_trk_g2_4 <X> T_3_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 186)  (198 186)  LC_5 Logic Functioning bit
 (37 10)  (199 186)  (199 186)  LC_5 Logic Functioning bit
 (38 10)  (200 186)  (200 186)  LC_5 Logic Functioning bit
 (39 10)  (201 186)  (201 186)  LC_5 Logic Functioning bit
 (45 10)  (207 186)  (207 186)  LC_5 Logic Functioning bit
 (17 11)  (179 187)  (179 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (198 187)  (198 187)  LC_5 Logic Functioning bit
 (37 11)  (199 187)  (199 187)  LC_5 Logic Functioning bit
 (38 11)  (200 187)  (200 187)  LC_5 Logic Functioning bit
 (39 11)  (201 187)  (201 187)  LC_5 Logic Functioning bit
 (51 11)  (213 187)  (213 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (184 188)  (184 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (9 13)  (171 189)  (171 189)  routing T_3_11.sp4_v_t_39 <X> T_3_11.sp4_v_b_10
 (10 13)  (172 189)  (172 189)  routing T_3_11.sp4_v_t_39 <X> T_3_11.sp4_v_b_10
 (0 14)  (162 190)  (162 190)  routing T_3_11.glb_netwk_6 <X> T_3_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (163 190)  (163 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (173 190)  (173 190)  routing T_3_11.sp4_h_l_43 <X> T_3_11.sp4_v_t_46
 (0 15)  (162 191)  (162 191)  routing T_3_11.glb_netwk_6 <X> T_3_11.wire_logic_cluster/lc_7/s_r


LogicTile_4_11

 (0 2)  (216 178)  (216 178)  routing T_4_11.glb_netwk_7 <X> T_4_11.wire_logic_cluster/lc_7/clk
 (1 2)  (217 178)  (217 178)  routing T_4_11.glb_netwk_7 <X> T_4_11.wire_logic_cluster/lc_7/clk
 (2 2)  (218 178)  (218 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (220 178)  (220 178)  routing T_4_11.sp4_v_b_4 <X> T_4_11.sp4_v_t_37
 (6 2)  (222 178)  (222 178)  routing T_4_11.sp4_v_b_4 <X> T_4_11.sp4_v_t_37
 (0 3)  (216 179)  (216 179)  routing T_4_11.glb_netwk_7 <X> T_4_11.wire_logic_cluster/lc_7/clk
 (8 3)  (224 179)  (224 179)  routing T_4_11.sp4_h_l_36 <X> T_4_11.sp4_v_t_36
 (22 6)  (238 182)  (238 182)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (239 182)  (239 182)  routing T_4_11.sp12_h_l_12 <X> T_4_11.lc_trk_g1_7
 (8 9)  (224 185)  (224 185)  routing T_4_11.sp4_v_t_41 <X> T_4_11.sp4_v_b_7
 (10 9)  (226 185)  (226 185)  routing T_4_11.sp4_v_t_41 <X> T_4_11.sp4_v_b_7
 (21 10)  (237 186)  (237 186)  routing T_4_11.wire_logic_cluster/lc_7/out <X> T_4_11.lc_trk_g2_7
 (22 10)  (238 186)  (238 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 11)  (238 187)  (238 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 12)  (242 188)  (242 188)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (36 12)  (252 188)  (252 188)  LC_6 Logic Functioning bit
 (38 12)  (254 188)  (254 188)  LC_6 Logic Functioning bit
 (41 12)  (257 188)  (257 188)  LC_6 Logic Functioning bit
 (43 12)  (259 188)  (259 188)  LC_6 Logic Functioning bit
 (45 12)  (261 188)  (261 188)  LC_6 Logic Functioning bit
 (46 12)  (262 188)  (262 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (267 188)  (267 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (242 189)  (242 189)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 189)  (244 189)  routing T_4_11.lc_trk_g2_6 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 189)  (245 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (253 189)  (253 189)  LC_6 Logic Functioning bit
 (39 13)  (255 189)  (255 189)  LC_6 Logic Functioning bit
 (40 13)  (256 189)  (256 189)  LC_6 Logic Functioning bit
 (42 13)  (258 189)  (258 189)  LC_6 Logic Functioning bit
 (53 13)  (269 189)  (269 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (216 190)  (216 190)  routing T_4_11.glb_netwk_6 <X> T_4_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 190)  (217 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (233 190)  (233 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (242 190)  (242 190)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (243 190)  (243 190)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 190)  (245 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 190)  (246 190)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 190)  (247 190)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 190)  (248 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 190)  (249 190)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 190)  (250 190)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 190)  (252 190)  LC_7 Logic Functioning bit
 (38 14)  (254 190)  (254 190)  LC_7 Logic Functioning bit
 (41 14)  (257 190)  (257 190)  LC_7 Logic Functioning bit
 (43 14)  (259 190)  (259 190)  LC_7 Logic Functioning bit
 (45 14)  (261 190)  (261 190)  LC_7 Logic Functioning bit
 (0 15)  (216 191)  (216 191)  routing T_4_11.glb_netwk_6 <X> T_4_11.wire_logic_cluster/lc_7/s_r
 (26 15)  (242 191)  (242 191)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 191)  (244 191)  routing T_4_11.lc_trk_g2_7 <X> T_4_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 191)  (245 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 191)  (246 191)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (252 191)  (252 191)  LC_7 Logic Functioning bit
 (37 15)  (253 191)  (253 191)  LC_7 Logic Functioning bit
 (38 15)  (254 191)  (254 191)  LC_7 Logic Functioning bit
 (39 15)  (255 191)  (255 191)  LC_7 Logic Functioning bit
 (41 15)  (257 191)  (257 191)  LC_7 Logic Functioning bit
 (43 15)  (259 191)  (259 191)  LC_7 Logic Functioning bit


LogicTile_5_11

 (22 1)  (292 177)  (292 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (293 177)  (293 177)  routing T_5_11.sp4_h_r_2 <X> T_5_11.lc_trk_g0_2
 (24 1)  (294 177)  (294 177)  routing T_5_11.sp4_h_r_2 <X> T_5_11.lc_trk_g0_2
 (25 1)  (295 177)  (295 177)  routing T_5_11.sp4_h_r_2 <X> T_5_11.lc_trk_g0_2
 (0 2)  (270 178)  (270 178)  routing T_5_11.glb_netwk_7 <X> T_5_11.wire_logic_cluster/lc_7/clk
 (1 2)  (271 178)  (271 178)  routing T_5_11.glb_netwk_7 <X> T_5_11.wire_logic_cluster/lc_7/clk
 (2 2)  (272 178)  (272 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (287 178)  (287 178)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (297 178)  (297 178)  routing T_5_11.lc_trk_g1_7 <X> T_5_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 178)  (299 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 178)  (300 178)  routing T_5_11.lc_trk_g1_7 <X> T_5_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (302 178)  (302 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (306 178)  (306 178)  LC_1 Logic Functioning bit
 (38 2)  (308 178)  (308 178)  LC_1 Logic Functioning bit
 (46 2)  (316 178)  (316 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (270 179)  (270 179)  routing T_5_11.glb_netwk_7 <X> T_5_11.wire_logic_cluster/lc_7/clk
 (19 3)  (289 179)  (289 179)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (30 3)  (300 179)  (300 179)  routing T_5_11.lc_trk_g1_7 <X> T_5_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (301 179)  (301 179)  routing T_5_11.lc_trk_g0_2 <X> T_5_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (306 179)  (306 179)  LC_1 Logic Functioning bit
 (38 3)  (308 179)  (308 179)  LC_1 Logic Functioning bit
 (15 4)  (285 180)  (285 180)  routing T_5_11.sp4_h_r_9 <X> T_5_11.lc_trk_g1_1
 (16 4)  (286 180)  (286 180)  routing T_5_11.sp4_h_r_9 <X> T_5_11.lc_trk_g1_1
 (17 4)  (287 180)  (287 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (288 180)  (288 180)  routing T_5_11.sp4_h_r_9 <X> T_5_11.lc_trk_g1_1
 (31 4)  (301 180)  (301 180)  routing T_5_11.lc_trk_g0_5 <X> T_5_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 180)  (302 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (306 180)  (306 180)  LC_2 Logic Functioning bit
 (37 4)  (307 180)  (307 180)  LC_2 Logic Functioning bit
 (38 4)  (308 180)  (308 180)  LC_2 Logic Functioning bit
 (39 4)  (309 180)  (309 180)  LC_2 Logic Functioning bit
 (42 4)  (312 180)  (312 180)  LC_2 Logic Functioning bit
 (43 4)  (313 180)  (313 180)  LC_2 Logic Functioning bit
 (46 4)  (316 180)  (316 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (320 180)  (320 180)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (292 181)  (292 181)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (293 181)  (293 181)  routing T_5_11.sp12_h_l_17 <X> T_5_11.lc_trk_g1_2
 (25 5)  (295 181)  (295 181)  routing T_5_11.sp12_h_l_17 <X> T_5_11.lc_trk_g1_2
 (36 5)  (306 181)  (306 181)  LC_2 Logic Functioning bit
 (37 5)  (307 181)  (307 181)  LC_2 Logic Functioning bit
 (38 5)  (308 181)  (308 181)  LC_2 Logic Functioning bit
 (39 5)  (309 181)  (309 181)  LC_2 Logic Functioning bit
 (42 5)  (312 181)  (312 181)  LC_2 Logic Functioning bit
 (43 5)  (313 181)  (313 181)  LC_2 Logic Functioning bit
 (17 6)  (287 182)  (287 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 182)  (288 182)  routing T_5_11.wire_logic_cluster/lc_5/out <X> T_5_11.lc_trk_g1_5
 (21 6)  (291 182)  (291 182)  routing T_5_11.lft_op_7 <X> T_5_11.lc_trk_g1_7
 (22 6)  (292 182)  (292 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (294 182)  (294 182)  routing T_5_11.lft_op_7 <X> T_5_11.lc_trk_g1_7
 (0 8)  (270 184)  (270 184)  routing T_5_11.glb_netwk_6 <X> T_5_11.glb2local_1
 (1 8)  (271 184)  (271 184)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (22 8)  (292 184)  (292 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (1 9)  (271 185)  (271 185)  routing T_5_11.glb_netwk_6 <X> T_5_11.glb2local_1
 (10 9)  (280 185)  (280 185)  routing T_5_11.sp4_h_r_2 <X> T_5_11.sp4_v_b_7
 (21 9)  (291 185)  (291 185)  routing T_5_11.sp4_r_v_b_35 <X> T_5_11.lc_trk_g2_3
 (27 10)  (297 186)  (297 186)  routing T_5_11.lc_trk_g1_1 <X> T_5_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 186)  (299 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (301 186)  (301 186)  routing T_5_11.lc_trk_g1_5 <X> T_5_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 186)  (302 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 186)  (304 186)  routing T_5_11.lc_trk_g1_5 <X> T_5_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (307 186)  (307 186)  LC_5 Logic Functioning bit
 (39 10)  (309 186)  (309 186)  LC_5 Logic Functioning bit
 (45 10)  (315 186)  (315 186)  LC_5 Logic Functioning bit
 (46 10)  (316 186)  (316 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (317 186)  (317 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (322 186)  (322 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (297 187)  (297 187)  routing T_5_11.lc_trk_g3_0 <X> T_5_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 187)  (298 187)  routing T_5_11.lc_trk_g3_0 <X> T_5_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 187)  (299 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (302 187)  (302 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (303 187)  (303 187)  routing T_5_11.lc_trk_g2_3 <X> T_5_11.input_2_5
 (35 11)  (305 187)  (305 187)  routing T_5_11.lc_trk_g2_3 <X> T_5_11.input_2_5
 (36 11)  (306 187)  (306 187)  LC_5 Logic Functioning bit
 (37 11)  (307 187)  (307 187)  LC_5 Logic Functioning bit
 (38 11)  (308 187)  (308 187)  LC_5 Logic Functioning bit
 (42 11)  (312 187)  (312 187)  LC_5 Logic Functioning bit
 (27 12)  (297 188)  (297 188)  routing T_5_11.lc_trk_g1_2 <X> T_5_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 188)  (299 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (301 188)  (301 188)  routing T_5_11.lc_trk_g0_5 <X> T_5_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 188)  (302 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (306 188)  (306 188)  LC_6 Logic Functioning bit
 (37 12)  (307 188)  (307 188)  LC_6 Logic Functioning bit
 (38 12)  (308 188)  (308 188)  LC_6 Logic Functioning bit
 (39 12)  (309 188)  (309 188)  LC_6 Logic Functioning bit
 (41 12)  (311 188)  (311 188)  LC_6 Logic Functioning bit
 (43 12)  (313 188)  (313 188)  LC_6 Logic Functioning bit
 (14 13)  (284 189)  (284 189)  routing T_5_11.sp4_r_v_b_40 <X> T_5_11.lc_trk_g3_0
 (17 13)  (287 189)  (287 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (296 189)  (296 189)  routing T_5_11.lc_trk_g0_2 <X> T_5_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 189)  (299 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 189)  (300 189)  routing T_5_11.lc_trk_g1_2 <X> T_5_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (306 189)  (306 189)  LC_6 Logic Functioning bit
 (37 13)  (307 189)  (307 189)  LC_6 Logic Functioning bit
 (38 13)  (308 189)  (308 189)  LC_6 Logic Functioning bit
 (39 13)  (309 189)  (309 189)  LC_6 Logic Functioning bit
 (53 13)  (323 189)  (323 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


RAM_Tile_6_11

 (6 14)  (330 190)  (330 190)  routing T_6_11.sp4_h_l_41 <X> T_6_11.sp4_v_t_44


LogicTile_7_11

 (13 0)  (379 176)  (379 176)  routing T_7_11.sp4_h_l_39 <X> T_7_11.sp4_v_b_2
 (12 1)  (378 177)  (378 177)  routing T_7_11.sp4_h_l_39 <X> T_7_11.sp4_v_b_2
 (0 2)  (366 178)  (366 178)  routing T_7_11.glb_netwk_7 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (1 2)  (367 178)  (367 178)  routing T_7_11.glb_netwk_7 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (2 2)  (368 178)  (368 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (393 178)  (393 178)  routing T_7_11.lc_trk_g3_1 <X> T_7_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 178)  (394 178)  routing T_7_11.lc_trk_g3_1 <X> T_7_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 178)  (395 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (397 178)  (397 178)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 178)  (398 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (400 178)  (400 178)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 178)  (402 178)  LC_1 Logic Functioning bit
 (38 2)  (404 178)  (404 178)  LC_1 Logic Functioning bit
 (41 2)  (407 178)  (407 178)  LC_1 Logic Functioning bit
 (43 2)  (409 178)  (409 178)  LC_1 Logic Functioning bit
 (45 2)  (411 178)  (411 178)  LC_1 Logic Functioning bit
 (52 2)  (418 178)  (418 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (419 178)  (419 178)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (366 179)  (366 179)  routing T_7_11.glb_netwk_7 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (14 3)  (380 179)  (380 179)  routing T_7_11.sp4_h_r_4 <X> T_7_11.lc_trk_g0_4
 (15 3)  (381 179)  (381 179)  routing T_7_11.sp4_h_r_4 <X> T_7_11.lc_trk_g0_4
 (16 3)  (382 179)  (382 179)  routing T_7_11.sp4_h_r_4 <X> T_7_11.lc_trk_g0_4
 (17 3)  (383 179)  (383 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (392 179)  (392 179)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (393 179)  (393 179)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 179)  (394 179)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 179)  (395 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (397 179)  (397 179)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (402 179)  (402 179)  LC_1 Logic Functioning bit
 (37 3)  (403 179)  (403 179)  LC_1 Logic Functioning bit
 (38 3)  (404 179)  (404 179)  LC_1 Logic Functioning bit
 (39 3)  (405 179)  (405 179)  LC_1 Logic Functioning bit
 (40 3)  (406 179)  (406 179)  LC_1 Logic Functioning bit
 (42 3)  (408 179)  (408 179)  LC_1 Logic Functioning bit
 (17 4)  (383 180)  (383 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 6)  (387 182)  (387 182)  routing T_7_11.sp4_v_b_7 <X> T_7_11.lc_trk_g1_7
 (22 6)  (388 182)  (388 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (389 182)  (389 182)  routing T_7_11.sp4_v_b_7 <X> T_7_11.lc_trk_g1_7
 (25 8)  (391 184)  (391 184)  routing T_7_11.sp4_v_t_23 <X> T_7_11.lc_trk_g2_2
 (22 9)  (388 185)  (388 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (389 185)  (389 185)  routing T_7_11.sp4_v_t_23 <X> T_7_11.lc_trk_g2_2
 (25 9)  (391 185)  (391 185)  routing T_7_11.sp4_v_t_23 <X> T_7_11.lc_trk_g2_2
 (17 10)  (383 186)  (383 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (384 186)  (384 186)  routing T_7_11.wire_logic_cluster/lc_5/out <X> T_7_11.lc_trk_g2_5
 (21 10)  (387 186)  (387 186)  routing T_7_11.wire_logic_cluster/lc_7/out <X> T_7_11.lc_trk_g2_7
 (22 10)  (388 186)  (388 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (393 186)  (393 186)  routing T_7_11.lc_trk_g1_1 <X> T_7_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 186)  (395 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (397 186)  (397 186)  routing T_7_11.lc_trk_g0_4 <X> T_7_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 186)  (398 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (402 186)  (402 186)  LC_5 Logic Functioning bit
 (38 10)  (404 186)  (404 186)  LC_5 Logic Functioning bit
 (45 10)  (411 186)  (411 186)  LC_5 Logic Functioning bit
 (46 10)  (412 186)  (412 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (417 186)  (417 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (418 186)  (418 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (9 11)  (375 187)  (375 187)  routing T_7_11.sp4_v_b_7 <X> T_7_11.sp4_v_t_42
 (36 11)  (402 187)  (402 187)  LC_5 Logic Functioning bit
 (38 11)  (404 187)  (404 187)  LC_5 Logic Functioning bit
 (48 11)  (414 187)  (414 187)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (419 187)  (419 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (383 188)  (383 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (384 188)  (384 188)  routing T_7_11.wire_logic_cluster/lc_1/out <X> T_7_11.lc_trk_g3_1
 (25 12)  (391 188)  (391 188)  routing T_7_11.sp4_h_r_42 <X> T_7_11.lc_trk_g3_2
 (28 12)  (394 188)  (394 188)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 188)  (395 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 188)  (396 188)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (397 188)  (397 188)  routing T_7_11.lc_trk_g2_5 <X> T_7_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 188)  (398 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 188)  (399 188)  routing T_7_11.lc_trk_g2_5 <X> T_7_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 188)  (402 188)  LC_6 Logic Functioning bit
 (38 12)  (404 188)  (404 188)  LC_6 Logic Functioning bit
 (48 12)  (414 188)  (414 188)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (388 189)  (388 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (389 189)  (389 189)  routing T_7_11.sp4_h_r_42 <X> T_7_11.lc_trk_g3_2
 (24 13)  (390 189)  (390 189)  routing T_7_11.sp4_h_r_42 <X> T_7_11.lc_trk_g3_2
 (25 13)  (391 189)  (391 189)  routing T_7_11.sp4_h_r_42 <X> T_7_11.lc_trk_g3_2
 (30 13)  (396 189)  (396 189)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (402 189)  (402 189)  LC_6 Logic Functioning bit
 (38 13)  (404 189)  (404 189)  LC_6 Logic Functioning bit
 (51 13)  (417 189)  (417 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (366 190)  (366 190)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 190)  (367 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (392 190)  (392 190)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (394 190)  (394 190)  routing T_7_11.lc_trk_g2_2 <X> T_7_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 190)  (395 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 190)  (397 190)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 190)  (398 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (400 190)  (400 190)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 190)  (402 190)  LC_7 Logic Functioning bit
 (38 14)  (404 190)  (404 190)  LC_7 Logic Functioning bit
 (41 14)  (407 190)  (407 190)  LC_7 Logic Functioning bit
 (43 14)  (409 190)  (409 190)  LC_7 Logic Functioning bit
 (45 14)  (411 190)  (411 190)  LC_7 Logic Functioning bit
 (0 15)  (366 191)  (366 191)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/s_r
 (26 15)  (392 191)  (392 191)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 191)  (394 191)  routing T_7_11.lc_trk_g2_7 <X> T_7_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 191)  (395 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 191)  (396 191)  routing T_7_11.lc_trk_g2_2 <X> T_7_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (397 191)  (397 191)  routing T_7_11.lc_trk_g1_7 <X> T_7_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (402 191)  (402 191)  LC_7 Logic Functioning bit
 (37 15)  (403 191)  (403 191)  LC_7 Logic Functioning bit
 (38 15)  (404 191)  (404 191)  LC_7 Logic Functioning bit
 (39 15)  (405 191)  (405 191)  LC_7 Logic Functioning bit
 (41 15)  (407 191)  (407 191)  LC_7 Logic Functioning bit
 (43 15)  (409 191)  (409 191)  LC_7 Logic Functioning bit


LogicTile_8_11

 (27 0)  (447 176)  (447 176)  routing T_8_11.lc_trk_g1_0 <X> T_8_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 176)  (449 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (451 176)  (451 176)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 176)  (452 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 176)  (453 176)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 176)  (454 176)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (455 176)  (455 176)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.input_2_0
 (36 0)  (456 176)  (456 176)  LC_0 Logic Functioning bit
 (37 0)  (457 176)  (457 176)  LC_0 Logic Functioning bit
 (38 0)  (458 176)  (458 176)  LC_0 Logic Functioning bit
 (39 0)  (459 176)  (459 176)  LC_0 Logic Functioning bit
 (44 0)  (464 176)  (464 176)  LC_0 Logic Functioning bit
 (45 0)  (465 176)  (465 176)  LC_0 Logic Functioning bit
 (32 1)  (452 177)  (452 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (453 177)  (453 177)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.input_2_0
 (40 1)  (460 177)  (460 177)  LC_0 Logic Functioning bit
 (41 1)  (461 177)  (461 177)  LC_0 Logic Functioning bit
 (42 1)  (462 177)  (462 177)  LC_0 Logic Functioning bit
 (43 1)  (463 177)  (463 177)  LC_0 Logic Functioning bit
 (0 2)  (420 178)  (420 178)  routing T_8_11.glb_netwk_7 <X> T_8_11.wire_logic_cluster/lc_7/clk
 (1 2)  (421 178)  (421 178)  routing T_8_11.glb_netwk_7 <X> T_8_11.wire_logic_cluster/lc_7/clk
 (2 2)  (422 178)  (422 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (447 178)  (447 178)  routing T_8_11.lc_trk_g3_1 <X> T_8_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 178)  (448 178)  routing T_8_11.lc_trk_g3_1 <X> T_8_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 178)  (449 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 178)  (452 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 178)  (456 178)  LC_1 Logic Functioning bit
 (37 2)  (457 178)  (457 178)  LC_1 Logic Functioning bit
 (38 2)  (458 178)  (458 178)  LC_1 Logic Functioning bit
 (39 2)  (459 178)  (459 178)  LC_1 Logic Functioning bit
 (44 2)  (464 178)  (464 178)  LC_1 Logic Functioning bit
 (45 2)  (465 178)  (465 178)  LC_1 Logic Functioning bit
 (0 3)  (420 179)  (420 179)  routing T_8_11.glb_netwk_7 <X> T_8_11.wire_logic_cluster/lc_7/clk
 (8 3)  (428 179)  (428 179)  routing T_8_11.sp4_h_r_7 <X> T_8_11.sp4_v_t_36
 (9 3)  (429 179)  (429 179)  routing T_8_11.sp4_h_r_7 <X> T_8_11.sp4_v_t_36
 (10 3)  (430 179)  (430 179)  routing T_8_11.sp4_h_r_7 <X> T_8_11.sp4_v_t_36
 (14 3)  (434 179)  (434 179)  routing T_8_11.sp4_h_r_4 <X> T_8_11.lc_trk_g0_4
 (15 3)  (435 179)  (435 179)  routing T_8_11.sp4_h_r_4 <X> T_8_11.lc_trk_g0_4
 (16 3)  (436 179)  (436 179)  routing T_8_11.sp4_h_r_4 <X> T_8_11.lc_trk_g0_4
 (17 3)  (437 179)  (437 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (40 3)  (460 179)  (460 179)  LC_1 Logic Functioning bit
 (41 3)  (461 179)  (461 179)  LC_1 Logic Functioning bit
 (42 3)  (462 179)  (462 179)  LC_1 Logic Functioning bit
 (43 3)  (463 179)  (463 179)  LC_1 Logic Functioning bit
 (8 4)  (428 180)  (428 180)  routing T_8_11.sp4_h_l_45 <X> T_8_11.sp4_h_r_4
 (10 4)  (430 180)  (430 180)  routing T_8_11.sp4_h_l_45 <X> T_8_11.sp4_h_r_4
 (14 4)  (434 180)  (434 180)  routing T_8_11.wire_logic_cluster/lc_0/out <X> T_8_11.lc_trk_g1_0
 (21 4)  (441 180)  (441 180)  routing T_8_11.wire_logic_cluster/lc_3/out <X> T_8_11.lc_trk_g1_3
 (22 4)  (442 180)  (442 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (445 180)  (445 180)  routing T_8_11.wire_logic_cluster/lc_2/out <X> T_8_11.lc_trk_g1_2
 (27 4)  (447 180)  (447 180)  routing T_8_11.lc_trk_g1_2 <X> T_8_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 180)  (449 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 180)  (452 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 180)  (456 180)  LC_2 Logic Functioning bit
 (37 4)  (457 180)  (457 180)  LC_2 Logic Functioning bit
 (38 4)  (458 180)  (458 180)  LC_2 Logic Functioning bit
 (39 4)  (459 180)  (459 180)  LC_2 Logic Functioning bit
 (44 4)  (464 180)  (464 180)  LC_2 Logic Functioning bit
 (45 4)  (465 180)  (465 180)  LC_2 Logic Functioning bit
 (17 5)  (437 181)  (437 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (442 181)  (442 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (450 181)  (450 181)  routing T_8_11.lc_trk_g1_2 <X> T_8_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (460 181)  (460 181)  LC_2 Logic Functioning bit
 (41 5)  (461 181)  (461 181)  LC_2 Logic Functioning bit
 (42 5)  (462 181)  (462 181)  LC_2 Logic Functioning bit
 (43 5)  (463 181)  (463 181)  LC_2 Logic Functioning bit
 (14 6)  (434 182)  (434 182)  routing T_8_11.wire_logic_cluster/lc_4/out <X> T_8_11.lc_trk_g1_4
 (17 6)  (437 182)  (437 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (438 182)  (438 182)  routing T_8_11.wire_logic_cluster/lc_5/out <X> T_8_11.lc_trk_g1_5
 (25 6)  (445 182)  (445 182)  routing T_8_11.wire_logic_cluster/lc_6/out <X> T_8_11.lc_trk_g1_6
 (27 6)  (447 182)  (447 182)  routing T_8_11.lc_trk_g1_3 <X> T_8_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 182)  (449 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 182)  (452 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 182)  (456 182)  LC_3 Logic Functioning bit
 (37 6)  (457 182)  (457 182)  LC_3 Logic Functioning bit
 (38 6)  (458 182)  (458 182)  LC_3 Logic Functioning bit
 (39 6)  (459 182)  (459 182)  LC_3 Logic Functioning bit
 (44 6)  (464 182)  (464 182)  LC_3 Logic Functioning bit
 (45 6)  (465 182)  (465 182)  LC_3 Logic Functioning bit
 (17 7)  (437 183)  (437 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (442 183)  (442 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (450 183)  (450 183)  routing T_8_11.lc_trk_g1_3 <X> T_8_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (460 183)  (460 183)  LC_3 Logic Functioning bit
 (41 7)  (461 183)  (461 183)  LC_3 Logic Functioning bit
 (42 7)  (462 183)  (462 183)  LC_3 Logic Functioning bit
 (43 7)  (463 183)  (463 183)  LC_3 Logic Functioning bit
 (27 8)  (447 184)  (447 184)  routing T_8_11.lc_trk_g1_4 <X> T_8_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 184)  (449 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 184)  (450 184)  routing T_8_11.lc_trk_g1_4 <X> T_8_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 184)  (452 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (456 184)  (456 184)  LC_4 Logic Functioning bit
 (37 8)  (457 184)  (457 184)  LC_4 Logic Functioning bit
 (38 8)  (458 184)  (458 184)  LC_4 Logic Functioning bit
 (39 8)  (459 184)  (459 184)  LC_4 Logic Functioning bit
 (44 8)  (464 184)  (464 184)  LC_4 Logic Functioning bit
 (45 8)  (465 184)  (465 184)  LC_4 Logic Functioning bit
 (40 9)  (460 185)  (460 185)  LC_4 Logic Functioning bit
 (41 9)  (461 185)  (461 185)  LC_4 Logic Functioning bit
 (42 9)  (462 185)  (462 185)  LC_4 Logic Functioning bit
 (43 9)  (463 185)  (463 185)  LC_4 Logic Functioning bit
 (3 10)  (423 186)  (423 186)  routing T_8_11.sp12_v_t_22 <X> T_8_11.sp12_h_l_22
 (12 10)  (432 186)  (432 186)  routing T_8_11.sp4_v_t_39 <X> T_8_11.sp4_h_l_45
 (27 10)  (447 186)  (447 186)  routing T_8_11.lc_trk_g1_5 <X> T_8_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 186)  (449 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 186)  (450 186)  routing T_8_11.lc_trk_g1_5 <X> T_8_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 186)  (452 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (456 186)  (456 186)  LC_5 Logic Functioning bit
 (37 10)  (457 186)  (457 186)  LC_5 Logic Functioning bit
 (38 10)  (458 186)  (458 186)  LC_5 Logic Functioning bit
 (39 10)  (459 186)  (459 186)  LC_5 Logic Functioning bit
 (44 10)  (464 186)  (464 186)  LC_5 Logic Functioning bit
 (45 10)  (465 186)  (465 186)  LC_5 Logic Functioning bit
 (11 11)  (431 187)  (431 187)  routing T_8_11.sp4_v_t_39 <X> T_8_11.sp4_h_l_45
 (13 11)  (433 187)  (433 187)  routing T_8_11.sp4_v_t_39 <X> T_8_11.sp4_h_l_45
 (14 11)  (434 187)  (434 187)  routing T_8_11.tnl_op_4 <X> T_8_11.lc_trk_g2_4
 (15 11)  (435 187)  (435 187)  routing T_8_11.tnl_op_4 <X> T_8_11.lc_trk_g2_4
 (17 11)  (437 187)  (437 187)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (40 11)  (460 187)  (460 187)  LC_5 Logic Functioning bit
 (41 11)  (461 187)  (461 187)  LC_5 Logic Functioning bit
 (42 11)  (462 187)  (462 187)  LC_5 Logic Functioning bit
 (43 11)  (463 187)  (463 187)  LC_5 Logic Functioning bit
 (4 12)  (424 188)  (424 188)  routing T_8_11.sp4_h_l_44 <X> T_8_11.sp4_v_b_9
 (17 12)  (437 188)  (437 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 188)  (438 188)  routing T_8_11.wire_logic_cluster/lc_1/out <X> T_8_11.lc_trk_g3_1
 (27 12)  (447 188)  (447 188)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 188)  (449 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 188)  (450 188)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 188)  (452 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (456 188)  (456 188)  LC_6 Logic Functioning bit
 (37 12)  (457 188)  (457 188)  LC_6 Logic Functioning bit
 (38 12)  (458 188)  (458 188)  LC_6 Logic Functioning bit
 (39 12)  (459 188)  (459 188)  LC_6 Logic Functioning bit
 (44 12)  (464 188)  (464 188)  LC_6 Logic Functioning bit
 (45 12)  (465 188)  (465 188)  LC_6 Logic Functioning bit
 (5 13)  (425 189)  (425 189)  routing T_8_11.sp4_h_l_44 <X> T_8_11.sp4_v_b_9
 (30 13)  (450 189)  (450 189)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (460 189)  (460 189)  LC_6 Logic Functioning bit
 (41 13)  (461 189)  (461 189)  LC_6 Logic Functioning bit
 (42 13)  (462 189)  (462 189)  LC_6 Logic Functioning bit
 (43 13)  (463 189)  (463 189)  LC_6 Logic Functioning bit
 (1 14)  (421 190)  (421 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (441 190)  (441 190)  routing T_8_11.wire_logic_cluster/lc_7/out <X> T_8_11.lc_trk_g3_7
 (22 14)  (442 190)  (442 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (447 190)  (447 190)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 190)  (448 190)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 190)  (449 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 190)  (450 190)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 190)  (452 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (456 190)  (456 190)  LC_7 Logic Functioning bit
 (37 14)  (457 190)  (457 190)  LC_7 Logic Functioning bit
 (38 14)  (458 190)  (458 190)  LC_7 Logic Functioning bit
 (39 14)  (459 190)  (459 190)  LC_7 Logic Functioning bit
 (44 14)  (464 190)  (464 190)  LC_7 Logic Functioning bit
 (45 14)  (465 190)  (465 190)  LC_7 Logic Functioning bit
 (1 15)  (421 191)  (421 191)  routing T_8_11.lc_trk_g0_4 <X> T_8_11.wire_logic_cluster/lc_7/s_r
 (14 15)  (434 191)  (434 191)  routing T_8_11.tnl_op_4 <X> T_8_11.lc_trk_g3_4
 (15 15)  (435 191)  (435 191)  routing T_8_11.tnl_op_4 <X> T_8_11.lc_trk_g3_4
 (17 15)  (437 191)  (437 191)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (30 15)  (450 191)  (450 191)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (460 191)  (460 191)  LC_7 Logic Functioning bit
 (41 15)  (461 191)  (461 191)  LC_7 Logic Functioning bit
 (42 15)  (462 191)  (462 191)  LC_7 Logic Functioning bit
 (43 15)  (463 191)  (463 191)  LC_7 Logic Functioning bit


LogicTile_9_11

 (13 0)  (487 176)  (487 176)  routing T_9_11.sp4_h_l_39 <X> T_9_11.sp4_v_b_2
 (25 0)  (499 176)  (499 176)  routing T_9_11.sp4_h_r_10 <X> T_9_11.lc_trk_g0_2
 (27 0)  (501 176)  (501 176)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 176)  (502 176)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 176)  (503 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 176)  (506 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (510 176)  (510 176)  LC_0 Logic Functioning bit
 (39 0)  (513 176)  (513 176)  LC_0 Logic Functioning bit
 (41 0)  (515 176)  (515 176)  LC_0 Logic Functioning bit
 (42 0)  (516 176)  (516 176)  LC_0 Logic Functioning bit
 (44 0)  (518 176)  (518 176)  LC_0 Logic Functioning bit
 (45 0)  (519 176)  (519 176)  LC_0 Logic Functioning bit
 (46 0)  (520 176)  (520 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (527 176)  (527 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (12 1)  (486 177)  (486 177)  routing T_9_11.sp4_h_l_39 <X> T_9_11.sp4_v_b_2
 (22 1)  (496 177)  (496 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (497 177)  (497 177)  routing T_9_11.sp4_h_r_10 <X> T_9_11.lc_trk_g0_2
 (24 1)  (498 177)  (498 177)  routing T_9_11.sp4_h_r_10 <X> T_9_11.lc_trk_g0_2
 (32 1)  (506 177)  (506 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (507 177)  (507 177)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.input_2_0
 (34 1)  (508 177)  (508 177)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.input_2_0
 (36 1)  (510 177)  (510 177)  LC_0 Logic Functioning bit
 (39 1)  (513 177)  (513 177)  LC_0 Logic Functioning bit
 (41 1)  (515 177)  (515 177)  LC_0 Logic Functioning bit
 (42 1)  (516 177)  (516 177)  LC_0 Logic Functioning bit
 (49 1)  (523 177)  (523 177)  Carry_In_Mux bit 

 (0 2)  (474 178)  (474 178)  routing T_9_11.glb_netwk_7 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (1 2)  (475 178)  (475 178)  routing T_9_11.glb_netwk_7 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (2 2)  (476 178)  (476 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (506 178)  (506 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 178)  (510 178)  LC_1 Logic Functioning bit
 (37 2)  (511 178)  (511 178)  LC_1 Logic Functioning bit
 (38 2)  (512 178)  (512 178)  LC_1 Logic Functioning bit
 (39 2)  (513 178)  (513 178)  LC_1 Logic Functioning bit
 (45 2)  (519 178)  (519 178)  LC_1 Logic Functioning bit
 (0 3)  (474 179)  (474 179)  routing T_9_11.glb_netwk_7 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (36 3)  (510 179)  (510 179)  LC_1 Logic Functioning bit
 (37 3)  (511 179)  (511 179)  LC_1 Logic Functioning bit
 (38 3)  (512 179)  (512 179)  LC_1 Logic Functioning bit
 (39 3)  (513 179)  (513 179)  LC_1 Logic Functioning bit
 (46 3)  (520 179)  (520 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (475 180)  (475 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (475 181)  (475 181)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (11 6)  (485 182)  (485 182)  routing T_9_11.sp4_v_b_9 <X> T_9_11.sp4_v_t_40
 (13 6)  (487 182)  (487 182)  routing T_9_11.sp4_v_b_9 <X> T_9_11.sp4_v_t_40
 (8 12)  (482 188)  (482 188)  routing T_9_11.sp4_v_b_4 <X> T_9_11.sp4_h_r_10
 (9 12)  (483 188)  (483 188)  routing T_9_11.sp4_v_b_4 <X> T_9_11.sp4_h_r_10
 (10 12)  (484 188)  (484 188)  routing T_9_11.sp4_v_b_4 <X> T_9_11.sp4_h_r_10
 (14 12)  (488 188)  (488 188)  routing T_9_11.bnl_op_0 <X> T_9_11.lc_trk_g3_0
 (17 12)  (491 188)  (491 188)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (492 188)  (492 188)  routing T_9_11.bnl_op_1 <X> T_9_11.lc_trk_g3_1
 (14 13)  (488 189)  (488 189)  routing T_9_11.bnl_op_0 <X> T_9_11.lc_trk_g3_0
 (17 13)  (491 189)  (491 189)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (492 189)  (492 189)  routing T_9_11.bnl_op_1 <X> T_9_11.lc_trk_g3_1
 (0 14)  (474 190)  (474 190)  routing T_9_11.glb_netwk_6 <X> T_9_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 190)  (475 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (479 190)  (479 190)  routing T_9_11.sp4_v_b_9 <X> T_9_11.sp4_h_l_44
 (0 15)  (474 191)  (474 191)  routing T_9_11.glb_netwk_6 <X> T_9_11.wire_logic_cluster/lc_7/s_r


LogicTile_10_11

 (26 4)  (554 180)  (554 180)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (556 180)  (556 180)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 180)  (557 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 180)  (558 180)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 180)  (560 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 180)  (561 180)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (562 180)  (562 180)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (28 5)  (556 181)  (556 181)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 181)  (557 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (559 181)  (559 181)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (40 5)  (568 181)  (568 181)  LC_2 Logic Functioning bit
 (42 5)  (570 181)  (570 181)  LC_2 Logic Functioning bit
 (46 5)  (574 181)  (574 181)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (31 6)  (559 182)  (559 182)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 182)  (560 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 182)  (561 182)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (563 182)  (563 182)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.input_2_3
 (38 6)  (566 182)  (566 182)  LC_3 Logic Functioning bit
 (26 7)  (554 183)  (554 183)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (555 183)  (555 183)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (556 183)  (556 183)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 183)  (557 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (560 183)  (560 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (561 183)  (561 183)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.input_2_3
 (39 7)  (567 183)  (567 183)  LC_3 Logic Functioning bit
 (26 8)  (554 184)  (554 184)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (556 184)  (556 184)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 184)  (557 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (558 184)  (558 184)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (560 184)  (560 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 184)  (561 184)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (562 184)  (562 184)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (28 9)  (556 185)  (556 185)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 185)  (557 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (559 185)  (559 185)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (41 9)  (569 185)  (569 185)  LC_4 Logic Functioning bit
 (43 9)  (571 185)  (571 185)  LC_4 Logic Functioning bit
 (51 9)  (579 185)  (579 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (542 186)  (542 186)  routing T_10_11.rgt_op_4 <X> T_10_11.lc_trk_g2_4
 (15 10)  (543 186)  (543 186)  routing T_10_11.rgt_op_5 <X> T_10_11.lc_trk_g2_5
 (17 10)  (545 186)  (545 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (546 186)  (546 186)  routing T_10_11.rgt_op_5 <X> T_10_11.lc_trk_g2_5
 (15 11)  (543 187)  (543 187)  routing T_10_11.rgt_op_4 <X> T_10_11.lc_trk_g2_4
 (17 11)  (545 187)  (545 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (6 12)  (534 188)  (534 188)  routing T_10_11.sp4_h_r_4 <X> T_10_11.sp4_v_b_9
 (25 12)  (553 188)  (553 188)  routing T_10_11.rgt_op_2 <X> T_10_11.lc_trk_g3_2
 (22 13)  (550 189)  (550 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (552 189)  (552 189)  routing T_10_11.rgt_op_2 <X> T_10_11.lc_trk_g3_2


LogicTile_11_11

 (25 0)  (607 176)  (607 176)  routing T_11_11.wire_logic_cluster/lc_2/out <X> T_11_11.lc_trk_g0_2
 (27 0)  (609 176)  (609 176)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (610 176)  (610 176)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 176)  (611 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (614 176)  (614 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (616 176)  (616 176)  routing T_11_11.lc_trk_g1_0 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (617 176)  (617 176)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.input_2_0
 (38 0)  (620 176)  (620 176)  LC_0 Logic Functioning bit
 (39 0)  (621 176)  (621 176)  LC_0 Logic Functioning bit
 (45 0)  (627 176)  (627 176)  LC_0 Logic Functioning bit
 (22 1)  (604 177)  (604 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (608 177)  (608 177)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (610 177)  (610 177)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (611 177)  (611 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (612 177)  (612 177)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (614 177)  (614 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (616 177)  (616 177)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.input_2_0
 (36 1)  (618 177)  (618 177)  LC_0 Logic Functioning bit
 (37 1)  (619 177)  (619 177)  LC_0 Logic Functioning bit
 (38 1)  (620 177)  (620 177)  LC_0 Logic Functioning bit
 (39 1)  (621 177)  (621 177)  LC_0 Logic Functioning bit
 (42 1)  (624 177)  (624 177)  LC_0 Logic Functioning bit
 (43 1)  (625 177)  (625 177)  LC_0 Logic Functioning bit
 (46 1)  (628 177)  (628 177)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (582 178)  (582 178)  routing T_11_11.glb_netwk_7 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (1 2)  (583 178)  (583 178)  routing T_11_11.glb_netwk_7 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (584 178)  (584 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (597 178)  (597 178)  routing T_11_11.sp4_v_b_21 <X> T_11_11.lc_trk_g0_5
 (16 2)  (598 178)  (598 178)  routing T_11_11.sp4_v_b_21 <X> T_11_11.lc_trk_g0_5
 (17 2)  (599 178)  (599 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (582 179)  (582 179)  routing T_11_11.glb_netwk_7 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (22 3)  (604 179)  (604 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (605 179)  (605 179)  routing T_11_11.sp4_v_b_22 <X> T_11_11.lc_trk_g0_6
 (24 3)  (606 179)  (606 179)  routing T_11_11.sp4_v_b_22 <X> T_11_11.lc_trk_g0_6
 (6 4)  (588 180)  (588 180)  routing T_11_11.sp4_v_t_37 <X> T_11_11.sp4_v_b_3
 (14 4)  (596 180)  (596 180)  routing T_11_11.wire_logic_cluster/lc_0/out <X> T_11_11.lc_trk_g1_0
 (15 4)  (597 180)  (597 180)  routing T_11_11.bot_op_1 <X> T_11_11.lc_trk_g1_1
 (17 4)  (599 180)  (599 180)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (607 180)  (607 180)  routing T_11_11.sp4_v_b_10 <X> T_11_11.lc_trk_g1_2
 (26 4)  (608 180)  (608 180)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (611 180)  (611 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (612 180)  (612 180)  routing T_11_11.lc_trk_g0_5 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (614 180)  (614 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (616 180)  (616 180)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (619 180)  (619 180)  LC_2 Logic Functioning bit
 (42 4)  (624 180)  (624 180)  LC_2 Logic Functioning bit
 (45 4)  (627 180)  (627 180)  LC_2 Logic Functioning bit
 (5 5)  (587 181)  (587 181)  routing T_11_11.sp4_v_t_37 <X> T_11_11.sp4_v_b_3
 (17 5)  (599 181)  (599 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (604 181)  (604 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (605 181)  (605 181)  routing T_11_11.sp4_v_b_10 <X> T_11_11.lc_trk_g1_2
 (25 5)  (607 181)  (607 181)  routing T_11_11.sp4_v_b_10 <X> T_11_11.lc_trk_g1_2
 (26 5)  (608 181)  (608 181)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 181)  (611 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (613 181)  (613 181)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (614 181)  (614 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (617 181)  (617 181)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.input_2_2
 (36 5)  (618 181)  (618 181)  LC_2 Logic Functioning bit
 (39 5)  (621 181)  (621 181)  LC_2 Logic Functioning bit
 (43 5)  (625 181)  (625 181)  LC_2 Logic Functioning bit
 (48 5)  (630 181)  (630 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (9 6)  (591 182)  (591 182)  routing T_11_11.sp4_v_b_4 <X> T_11_11.sp4_h_l_41
 (16 6)  (598 182)  (598 182)  routing T_11_11.sp4_v_b_13 <X> T_11_11.lc_trk_g1_5
 (17 6)  (599 182)  (599 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (600 182)  (600 182)  routing T_11_11.sp4_v_b_13 <X> T_11_11.lc_trk_g1_5
 (29 6)  (611 182)  (611 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (613 182)  (613 182)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (614 182)  (614 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (618 182)  (618 182)  LC_3 Logic Functioning bit
 (38 6)  (620 182)  (620 182)  LC_3 Logic Functioning bit
 (15 7)  (597 183)  (597 183)  routing T_11_11.sp4_v_t_9 <X> T_11_11.lc_trk_g1_4
 (16 7)  (598 183)  (598 183)  routing T_11_11.sp4_v_t_9 <X> T_11_11.lc_trk_g1_4
 (17 7)  (599 183)  (599 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (600 183)  (600 183)  routing T_11_11.sp4_v_b_13 <X> T_11_11.lc_trk_g1_5
 (30 7)  (612 183)  (612 183)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (613 183)  (613 183)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (618 183)  (618 183)  LC_3 Logic Functioning bit
 (38 7)  (620 183)  (620 183)  LC_3 Logic Functioning bit
 (27 8)  (609 184)  (609 184)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (610 184)  (610 184)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 184)  (611 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (612 184)  (612 184)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (613 184)  (613 184)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (614 184)  (614 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (615 184)  (615 184)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (619 184)  (619 184)  LC_4 Logic Functioning bit
 (45 8)  (627 184)  (627 184)  LC_4 Logic Functioning bit
 (50 8)  (632 184)  (632 184)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (604 185)  (604 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (605 185)  (605 185)  routing T_11_11.sp4_v_b_42 <X> T_11_11.lc_trk_g2_2
 (24 9)  (606 185)  (606 185)  routing T_11_11.sp4_v_b_42 <X> T_11_11.lc_trk_g2_2
 (27 9)  (609 185)  (609 185)  routing T_11_11.lc_trk_g1_1 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 185)  (611 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (38 9)  (620 185)  (620 185)  LC_4 Logic Functioning bit
 (41 9)  (623 185)  (623 185)  LC_4 Logic Functioning bit
 (43 9)  (625 185)  (625 185)  LC_4 Logic Functioning bit
 (48 9)  (630 185)  (630 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (599 186)  (599 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (600 186)  (600 186)  routing T_11_11.wire_logic_cluster/lc_5/out <X> T_11_11.lc_trk_g2_5
 (26 10)  (608 186)  (608 186)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (611 186)  (611 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (612 186)  (612 186)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (614 186)  (614 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (616 186)  (616 186)  routing T_11_11.lc_trk_g1_1 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (617 186)  (617 186)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.input_2_5
 (41 10)  (623 186)  (623 186)  LC_5 Logic Functioning bit
 (42 10)  (624 186)  (624 186)  LC_5 Logic Functioning bit
 (45 10)  (627 186)  (627 186)  LC_5 Logic Functioning bit
 (9 11)  (591 187)  (591 187)  routing T_11_11.sp4_v_b_11 <X> T_11_11.sp4_v_t_42
 (10 11)  (592 187)  (592 187)  routing T_11_11.sp4_v_b_11 <X> T_11_11.sp4_v_t_42
 (27 11)  (609 187)  (609 187)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (611 187)  (611 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (612 187)  (612 187)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (614 187)  (614 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (615 187)  (615 187)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.input_2_5
 (42 11)  (624 187)  (624 187)  LC_5 Logic Functioning bit
 (43 11)  (625 187)  (625 187)  LC_5 Logic Functioning bit
 (51 11)  (633 187)  (633 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (27 12)  (609 188)  (609 188)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (610 188)  (610 188)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 188)  (611 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (612 188)  (612 188)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (613 188)  (613 188)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (614 188)  (614 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 188)  (615 188)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (40 12)  (622 188)  (622 188)  LC_6 Logic Functioning bit
 (42 12)  (624 188)  (624 188)  LC_6 Logic Functioning bit
 (22 13)  (604 189)  (604 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (607 189)  (607 189)  routing T_11_11.sp4_r_v_b_42 <X> T_11_11.lc_trk_g3_2
 (26 13)  (608 189)  (608 189)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (611 189)  (611 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (51 13)  (633 189)  (633 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (582 190)  (582 190)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (583 190)  (583 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (596 190)  (596 190)  routing T_11_11.wire_logic_cluster/lc_4/out <X> T_11_11.lc_trk_g3_4
 (26 14)  (608 190)  (608 190)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (32 14)  (614 190)  (614 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (617 190)  (617 190)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.input_2_7
 (39 14)  (621 190)  (621 190)  LC_7 Logic Functioning bit
 (0 15)  (582 191)  (582 191)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (17 15)  (599 191)  (599 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (610 191)  (610 191)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 191)  (611 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (613 191)  (613 191)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (614 191)  (614 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (615 191)  (615 191)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.input_2_7
 (34 15)  (616 191)  (616 191)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.input_2_7
 (38 15)  (620 191)  (620 191)  LC_7 Logic Functioning bit


LogicTile_12_11

 (5 0)  (641 176)  (641 176)  routing T_12_11.sp4_v_t_37 <X> T_12_11.sp4_h_r_0
 (28 0)  (664 176)  (664 176)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 176)  (665 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (666 176)  (666 176)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (668 176)  (668 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (673 176)  (673 176)  LC_0 Logic Functioning bit
 (39 0)  (675 176)  (675 176)  LC_0 Logic Functioning bit
 (41 0)  (677 176)  (677 176)  LC_0 Logic Functioning bit
 (43 0)  (679 176)  (679 176)  LC_0 Logic Functioning bit
 (45 0)  (681 176)  (681 176)  LC_0 Logic Functioning bit
 (22 1)  (658 177)  (658 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (659 177)  (659 177)  routing T_12_11.sp4_v_b_18 <X> T_12_11.lc_trk_g0_2
 (24 1)  (660 177)  (660 177)  routing T_12_11.sp4_v_b_18 <X> T_12_11.lc_trk_g0_2
 (30 1)  (666 177)  (666 177)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (37 1)  (673 177)  (673 177)  LC_0 Logic Functioning bit
 (39 1)  (675 177)  (675 177)  LC_0 Logic Functioning bit
 (41 1)  (677 177)  (677 177)  LC_0 Logic Functioning bit
 (43 1)  (679 177)  (679 177)  LC_0 Logic Functioning bit
 (49 1)  (685 177)  (685 177)  Carry_In_Mux bit 

 (52 1)  (688 177)  (688 177)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (636 178)  (636 178)  routing T_12_11.glb_netwk_7 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (1 2)  (637 178)  (637 178)  routing T_12_11.glb_netwk_7 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (638 178)  (638 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 179)  (636 179)  routing T_12_11.glb_netwk_7 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (1 4)  (637 180)  (637 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (637 181)  (637 181)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (10 10)  (646 186)  (646 186)  routing T_12_11.sp4_v_b_2 <X> T_12_11.sp4_h_l_42
 (21 10)  (657 186)  (657 186)  routing T_12_11.sp4_h_r_39 <X> T_12_11.lc_trk_g2_7
 (22 10)  (658 186)  (658 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (659 186)  (659 186)  routing T_12_11.sp4_h_r_39 <X> T_12_11.lc_trk_g2_7
 (24 10)  (660 186)  (660 186)  routing T_12_11.sp4_h_r_39 <X> T_12_11.lc_trk_g2_7
 (11 12)  (647 188)  (647 188)  routing T_12_11.sp4_h_l_40 <X> T_12_11.sp4_v_b_11
 (13 12)  (649 188)  (649 188)  routing T_12_11.sp4_h_l_40 <X> T_12_11.sp4_v_b_11
 (12 13)  (648 189)  (648 189)  routing T_12_11.sp4_h_l_40 <X> T_12_11.sp4_v_b_11
 (0 14)  (636 190)  (636 190)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 190)  (637 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (636 191)  (636 191)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/s_r


LogicTile_13_11

 (0 2)  (694 178)  (694 178)  routing T_13_11.glb_netwk_7 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (1 2)  (695 178)  (695 178)  routing T_13_11.glb_netwk_7 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (696 178)  (696 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (723 178)  (723 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 178)  (724 178)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (725 178)  (725 178)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 178)  (726 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (728 178)  (728 178)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (729 178)  (729 178)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_1
 (37 2)  (731 178)  (731 178)  LC_1 Logic Functioning bit
 (45 2)  (739 178)  (739 178)  LC_1 Logic Functioning bit
 (46 2)  (740 178)  (740 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (741 178)  (741 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (746 178)  (746 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (694 179)  (694 179)  routing T_13_11.glb_netwk_7 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (17 3)  (711 179)  (711 179)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (720 179)  (720 179)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (721 179)  (721 179)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 179)  (723 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (725 179)  (725 179)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (726 179)  (726 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (727 179)  (727 179)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_1
 (34 3)  (728 179)  (728 179)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_1
 (39 3)  (733 179)  (733 179)  LC_1 Logic Functioning bit
 (40 3)  (734 179)  (734 179)  LC_1 Logic Functioning bit
 (42 3)  (736 179)  (736 179)  LC_1 Logic Functioning bit
 (53 3)  (747 179)  (747 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (719 180)  (719 180)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g1_2
 (22 5)  (716 181)  (716 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (717 181)  (717 181)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g1_2
 (24 5)  (718 181)  (718 181)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g1_2
 (25 5)  (719 181)  (719 181)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g1_2
 (0 6)  (694 182)  (694 182)  routing T_13_11.glb_netwk_6 <X> T_13_11.glb2local_0
 (1 6)  (695 182)  (695 182)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (3 6)  (697 182)  (697 182)  routing T_13_11.sp12_h_r_0 <X> T_13_11.sp12_v_t_23
 (4 6)  (698 182)  (698 182)  routing T_13_11.sp4_v_b_7 <X> T_13_11.sp4_v_t_38
 (6 6)  (700 182)  (700 182)  routing T_13_11.sp4_v_b_7 <X> T_13_11.sp4_v_t_38
 (21 6)  (715 182)  (715 182)  routing T_13_11.sp4_v_b_15 <X> T_13_11.lc_trk_g1_7
 (22 6)  (716 182)  (716 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (717 182)  (717 182)  routing T_13_11.sp4_v_b_15 <X> T_13_11.lc_trk_g1_7
 (1 7)  (695 183)  (695 183)  routing T_13_11.glb_netwk_6 <X> T_13_11.glb2local_0
 (3 7)  (697 183)  (697 183)  routing T_13_11.sp12_h_r_0 <X> T_13_11.sp12_v_t_23
 (21 7)  (715 183)  (715 183)  routing T_13_11.sp4_v_b_15 <X> T_13_11.lc_trk_g1_7
 (5 8)  (699 184)  (699 184)  routing T_13_11.sp4_v_t_43 <X> T_13_11.sp4_h_r_6
 (8 8)  (702 184)  (702 184)  routing T_13_11.sp4_v_b_1 <X> T_13_11.sp4_h_r_7
 (9 8)  (703 184)  (703 184)  routing T_13_11.sp4_v_b_1 <X> T_13_11.sp4_h_r_7
 (10 8)  (704 184)  (704 184)  routing T_13_11.sp4_v_b_1 <X> T_13_11.sp4_h_r_7
 (11 12)  (705 188)  (705 188)  routing T_13_11.sp4_v_t_45 <X> T_13_11.sp4_v_b_11
 (12 13)  (706 189)  (706 189)  routing T_13_11.sp4_v_t_45 <X> T_13_11.sp4_v_b_11
 (3 14)  (697 190)  (697 190)  routing T_13_11.sp12_v_b_1 <X> T_13_11.sp12_v_t_22
 (17 15)  (711 191)  (711 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_14_11

 (14 0)  (762 176)  (762 176)  routing T_14_11.wire_logic_cluster/lc_0/out <X> T_14_11.lc_trk_g0_0
 (26 0)  (774 176)  (774 176)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (776 176)  (776 176)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 176)  (777 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 176)  (778 176)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (779 176)  (779 176)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 176)  (780 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 176)  (781 176)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (42 0)  (790 176)  (790 176)  LC_0 Logic Functioning bit
 (43 0)  (791 176)  (791 176)  LC_0 Logic Functioning bit
 (45 0)  (793 176)  (793 176)  LC_0 Logic Functioning bit
 (17 1)  (765 177)  (765 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (774 177)  (774 177)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (776 177)  (776 177)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 177)  (777 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (779 177)  (779 177)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (780 177)  (780 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (784 177)  (784 177)  LC_0 Logic Functioning bit
 (37 1)  (785 177)  (785 177)  LC_0 Logic Functioning bit
 (38 1)  (786 177)  (786 177)  LC_0 Logic Functioning bit
 (39 1)  (787 177)  (787 177)  LC_0 Logic Functioning bit
 (42 1)  (790 177)  (790 177)  LC_0 Logic Functioning bit
 (43 1)  (791 177)  (791 177)  LC_0 Logic Functioning bit
 (48 1)  (796 177)  (796 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (801 177)  (801 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (748 178)  (748 178)  routing T_14_11.glb_netwk_7 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (1 2)  (749 178)  (749 178)  routing T_14_11.glb_netwk_7 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (750 178)  (750 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (773 178)  (773 178)  routing T_14_11.sp4_h_r_14 <X> T_14_11.lc_trk_g0_6
 (0 3)  (748 179)  (748 179)  routing T_14_11.glb_netwk_7 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (22 3)  (770 179)  (770 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (771 179)  (771 179)  routing T_14_11.sp4_h_r_14 <X> T_14_11.lc_trk_g0_6
 (24 3)  (772 179)  (772 179)  routing T_14_11.sp4_h_r_14 <X> T_14_11.lc_trk_g0_6
 (15 4)  (763 180)  (763 180)  routing T_14_11.sp12_h_r_1 <X> T_14_11.lc_trk_g1_1
 (17 4)  (765 180)  (765 180)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (766 180)  (766 180)  routing T_14_11.sp12_h_r_1 <X> T_14_11.lc_trk_g1_1
 (21 4)  (769 180)  (769 180)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g1_3
 (22 4)  (770 180)  (770 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (771 180)  (771 180)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g1_3
 (24 4)  (772 180)  (772 180)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g1_3
 (9 5)  (757 181)  (757 181)  routing T_14_11.sp4_v_t_41 <X> T_14_11.sp4_v_b_4
 (12 5)  (760 181)  (760 181)  routing T_14_11.sp4_h_r_5 <X> T_14_11.sp4_v_b_5
 (18 5)  (766 181)  (766 181)  routing T_14_11.sp12_h_r_1 <X> T_14_11.lc_trk_g1_1
 (21 5)  (769 181)  (769 181)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g1_3
 (15 6)  (763 182)  (763 182)  routing T_14_11.sp4_h_r_5 <X> T_14_11.lc_trk_g1_5
 (16 6)  (764 182)  (764 182)  routing T_14_11.sp4_h_r_5 <X> T_14_11.lc_trk_g1_5
 (17 6)  (765 182)  (765 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (766 183)  (766 183)  routing T_14_11.sp4_h_r_5 <X> T_14_11.lc_trk_g1_5
 (15 8)  (763 184)  (763 184)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g2_1
 (16 8)  (764 184)  (764 184)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g2_1
 (17 8)  (765 184)  (765 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (766 184)  (766 184)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g2_1
 (26 8)  (774 184)  (774 184)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (776 184)  (776 184)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 184)  (777 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (779 184)  (779 184)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 184)  (780 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 184)  (781 184)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (782 184)  (782 184)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (785 184)  (785 184)  LC_4 Logic Functioning bit
 (45 8)  (793 184)  (793 184)  LC_4 Logic Functioning bit
 (53 8)  (801 184)  (801 184)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (27 9)  (775 185)  (775 185)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 185)  (777 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (779 185)  (779 185)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (780 185)  (780 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (782 185)  (782 185)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.input_2_4
 (36 9)  (784 185)  (784 185)  LC_4 Logic Functioning bit
 (38 9)  (786 185)  (786 185)  LC_4 Logic Functioning bit
 (41 9)  (789 185)  (789 185)  LC_4 Logic Functioning bit
 (16 10)  (764 186)  (764 186)  routing T_14_11.sp4_v_b_37 <X> T_14_11.lc_trk_g2_5
 (17 10)  (765 186)  (765 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (766 186)  (766 186)  routing T_14_11.sp4_v_b_37 <X> T_14_11.lc_trk_g2_5
 (22 10)  (770 186)  (770 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (773 186)  (773 186)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g2_6
 (18 11)  (766 187)  (766 187)  routing T_14_11.sp4_v_b_37 <X> T_14_11.lc_trk_g2_5
 (22 11)  (770 187)  (770 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (771 187)  (771 187)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g2_6
 (25 11)  (773 187)  (773 187)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g2_6
 (5 12)  (753 188)  (753 188)  routing T_14_11.sp4_v_b_9 <X> T_14_11.sp4_h_r_9
 (6 13)  (754 189)  (754 189)  routing T_14_11.sp4_v_b_9 <X> T_14_11.sp4_h_r_9
 (0 14)  (748 190)  (748 190)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 190)  (749 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (773 190)  (773 190)  routing T_14_11.rgt_op_6 <X> T_14_11.lc_trk_g3_6
 (26 14)  (774 190)  (774 190)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (775 190)  (775 190)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 190)  (777 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (779 190)  (779 190)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 190)  (780 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (785 190)  (785 190)  LC_7 Logic Functioning bit
 (39 14)  (787 190)  (787 190)  LC_7 Logic Functioning bit
 (45 14)  (793 190)  (793 190)  LC_7 Logic Functioning bit
 (0 15)  (748 191)  (748 191)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (22 15)  (770 191)  (770 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (772 191)  (772 191)  routing T_14_11.rgt_op_6 <X> T_14_11.lc_trk_g3_6
 (26 15)  (774 191)  (774 191)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (776 191)  (776 191)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 191)  (777 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (778 191)  (778 191)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (779 191)  (779 191)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (784 191)  (784 191)  LC_7 Logic Functioning bit
 (37 15)  (785 191)  (785 191)  LC_7 Logic Functioning bit
 (38 15)  (786 191)  (786 191)  LC_7 Logic Functioning bit
 (39 15)  (787 191)  (787 191)  LC_7 Logic Functioning bit
 (40 15)  (788 191)  (788 191)  LC_7 Logic Functioning bit
 (42 15)  (790 191)  (790 191)  LC_7 Logic Functioning bit
 (44 15)  (792 191)  (792 191)  LC_7 Logic Functioning bit
 (46 15)  (794 191)  (794 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_11

 (28 0)  (830 176)  (830 176)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 176)  (831 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (837 176)  (837 176)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_0
 (44 0)  (846 176)  (846 176)  LC_0 Logic Functioning bit
 (22 1)  (824 177)  (824 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (827 177)  (827 177)  routing T_15_11.sp4_r_v_b_33 <X> T_15_11.lc_trk_g0_2
 (32 1)  (834 177)  (834 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (835 177)  (835 177)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_0
 (35 1)  (837 177)  (837 177)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_0
 (14 2)  (816 178)  (816 178)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (15 2)  (817 178)  (817 178)  routing T_15_11.sp4_h_r_21 <X> T_15_11.lc_trk_g0_5
 (16 2)  (818 178)  (818 178)  routing T_15_11.sp4_h_r_21 <X> T_15_11.lc_trk_g0_5
 (17 2)  (819 178)  (819 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (820 178)  (820 178)  routing T_15_11.sp4_h_r_21 <X> T_15_11.lc_trk_g0_5
 (22 2)  (824 178)  (824 178)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (826 178)  (826 178)  routing T_15_11.bot_op_7 <X> T_15_11.lc_trk_g0_7
 (28 2)  (830 178)  (830 178)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 178)  (831 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 178)  (832 178)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (834 178)  (834 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (838 178)  (838 178)  LC_1 Logic Functioning bit
 (39 2)  (841 178)  (841 178)  LC_1 Logic Functioning bit
 (41 2)  (843 178)  (843 178)  LC_1 Logic Functioning bit
 (42 2)  (844 178)  (844 178)  LC_1 Logic Functioning bit
 (44 2)  (846 178)  (846 178)  LC_1 Logic Functioning bit
 (15 3)  (817 179)  (817 179)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (16 3)  (818 179)  (818 179)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (17 3)  (819 179)  (819 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (820 179)  (820 179)  routing T_15_11.sp4_h_r_21 <X> T_15_11.lc_trk_g0_5
 (32 3)  (834 179)  (834 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (835 179)  (835 179)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.input_2_1
 (35 3)  (837 179)  (837 179)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.input_2_1
 (36 3)  (838 179)  (838 179)  LC_1 Logic Functioning bit
 (39 3)  (841 179)  (841 179)  LC_1 Logic Functioning bit
 (41 3)  (843 179)  (843 179)  LC_1 Logic Functioning bit
 (42 3)  (844 179)  (844 179)  LC_1 Logic Functioning bit
 (6 4)  (808 180)  (808 180)  routing T_15_11.sp4_h_r_10 <X> T_15_11.sp4_v_b_3
 (29 4)  (831 180)  (831 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 180)  (832 180)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (834 180)  (834 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (837 180)  (837 180)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.input_2_2
 (36 4)  (838 180)  (838 180)  LC_2 Logic Functioning bit
 (39 4)  (841 180)  (841 180)  LC_2 Logic Functioning bit
 (41 4)  (843 180)  (843 180)  LC_2 Logic Functioning bit
 (42 4)  (844 180)  (844 180)  LC_2 Logic Functioning bit
 (44 4)  (846 180)  (846 180)  LC_2 Logic Functioning bit
 (30 5)  (832 181)  (832 181)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (834 181)  (834 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (835 181)  (835 181)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.input_2_2
 (34 5)  (836 181)  (836 181)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.input_2_2
 (35 5)  (837 181)  (837 181)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.input_2_2
 (36 5)  (838 181)  (838 181)  LC_2 Logic Functioning bit
 (39 5)  (841 181)  (841 181)  LC_2 Logic Functioning bit
 (41 5)  (843 181)  (843 181)  LC_2 Logic Functioning bit
 (42 5)  (844 181)  (844 181)  LC_2 Logic Functioning bit
 (11 6)  (813 182)  (813 182)  routing T_15_11.sp4_h_l_37 <X> T_15_11.sp4_v_t_40
 (28 6)  (830 182)  (830 182)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 182)  (831 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (834 182)  (834 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (837 182)  (837 182)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_3
 (36 6)  (838 182)  (838 182)  LC_3 Logic Functioning bit
 (39 6)  (841 182)  (841 182)  LC_3 Logic Functioning bit
 (41 6)  (843 182)  (843 182)  LC_3 Logic Functioning bit
 (42 6)  (844 182)  (844 182)  LC_3 Logic Functioning bit
 (44 6)  (846 182)  (846 182)  LC_3 Logic Functioning bit
 (8 7)  (810 183)  (810 183)  routing T_15_11.sp4_h_r_10 <X> T_15_11.sp4_v_t_41
 (9 7)  (811 183)  (811 183)  routing T_15_11.sp4_h_r_10 <X> T_15_11.sp4_v_t_41
 (10 7)  (812 183)  (812 183)  routing T_15_11.sp4_h_r_10 <X> T_15_11.sp4_v_t_41
 (22 7)  (824 183)  (824 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (825 183)  (825 183)  routing T_15_11.sp4_v_b_22 <X> T_15_11.lc_trk_g1_6
 (24 7)  (826 183)  (826 183)  routing T_15_11.sp4_v_b_22 <X> T_15_11.lc_trk_g1_6
 (30 7)  (832 183)  (832 183)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (834 183)  (834 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (835 183)  (835 183)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_3
 (35 7)  (837 183)  (837 183)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_3
 (36 7)  (838 183)  (838 183)  LC_3 Logic Functioning bit
 (39 7)  (841 183)  (841 183)  LC_3 Logic Functioning bit
 (41 7)  (843 183)  (843 183)  LC_3 Logic Functioning bit
 (42 7)  (844 183)  (844 183)  LC_3 Logic Functioning bit
 (51 7)  (853 183)  (853 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (810 184)  (810 184)  routing T_15_11.sp4_v_b_1 <X> T_15_11.sp4_h_r_7
 (9 8)  (811 184)  (811 184)  routing T_15_11.sp4_v_b_1 <X> T_15_11.sp4_h_r_7
 (10 8)  (812 184)  (812 184)  routing T_15_11.sp4_v_b_1 <X> T_15_11.sp4_h_r_7
 (15 8)  (817 184)  (817 184)  routing T_15_11.tnr_op_1 <X> T_15_11.lc_trk_g2_1
 (17 8)  (819 184)  (819 184)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (823 184)  (823 184)  routing T_15_11.sp4_h_r_43 <X> T_15_11.lc_trk_g2_3
 (22 8)  (824 184)  (824 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (825 184)  (825 184)  routing T_15_11.sp4_h_r_43 <X> T_15_11.lc_trk_g2_3
 (24 8)  (826 184)  (826 184)  routing T_15_11.sp4_h_r_43 <X> T_15_11.lc_trk_g2_3
 (27 8)  (829 184)  (829 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (830 184)  (830 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 184)  (831 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 184)  (832 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (834 184)  (834 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (838 184)  (838 184)  LC_4 Logic Functioning bit
 (39 8)  (841 184)  (841 184)  LC_4 Logic Functioning bit
 (41 8)  (843 184)  (843 184)  LC_4 Logic Functioning bit
 (42 8)  (844 184)  (844 184)  LC_4 Logic Functioning bit
 (44 8)  (846 184)  (846 184)  LC_4 Logic Functioning bit
 (51 8)  (853 184)  (853 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (814 185)  (814 185)  routing T_15_11.sp4_h_r_8 <X> T_15_11.sp4_v_b_8
 (21 9)  (823 185)  (823 185)  routing T_15_11.sp4_h_r_43 <X> T_15_11.lc_trk_g2_3
 (22 9)  (824 185)  (824 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (825 185)  (825 185)  routing T_15_11.sp4_h_l_15 <X> T_15_11.lc_trk_g2_2
 (24 9)  (826 185)  (826 185)  routing T_15_11.sp4_h_l_15 <X> T_15_11.lc_trk_g2_2
 (25 9)  (827 185)  (827 185)  routing T_15_11.sp4_h_l_15 <X> T_15_11.lc_trk_g2_2
 (32 9)  (834 185)  (834 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (835 185)  (835 185)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.input_2_4
 (34 9)  (836 185)  (836 185)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.input_2_4
 (36 9)  (838 185)  (838 185)  LC_4 Logic Functioning bit
 (39 9)  (841 185)  (841 185)  LC_4 Logic Functioning bit
 (41 9)  (843 185)  (843 185)  LC_4 Logic Functioning bit
 (42 9)  (844 185)  (844 185)  LC_4 Logic Functioning bit
 (21 10)  (823 186)  (823 186)  routing T_15_11.sp4_h_r_39 <X> T_15_11.lc_trk_g2_7
 (22 10)  (824 186)  (824 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (825 186)  (825 186)  routing T_15_11.sp4_h_r_39 <X> T_15_11.lc_trk_g2_7
 (24 10)  (826 186)  (826 186)  routing T_15_11.sp4_h_r_39 <X> T_15_11.lc_trk_g2_7
 (25 10)  (827 186)  (827 186)  routing T_15_11.sp4_h_r_38 <X> T_15_11.lc_trk_g2_6
 (27 10)  (829 186)  (829 186)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (830 186)  (830 186)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 186)  (831 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (834 186)  (834 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (838 186)  (838 186)  LC_5 Logic Functioning bit
 (39 10)  (841 186)  (841 186)  LC_5 Logic Functioning bit
 (41 10)  (843 186)  (843 186)  LC_5 Logic Functioning bit
 (42 10)  (844 186)  (844 186)  LC_5 Logic Functioning bit
 (44 10)  (846 186)  (846 186)  LC_5 Logic Functioning bit
 (51 10)  (853 186)  (853 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (817 187)  (817 187)  routing T_15_11.tnr_op_4 <X> T_15_11.lc_trk_g2_4
 (17 11)  (819 187)  (819 187)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (824 187)  (824 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (825 187)  (825 187)  routing T_15_11.sp4_h_r_38 <X> T_15_11.lc_trk_g2_6
 (24 11)  (826 187)  (826 187)  routing T_15_11.sp4_h_r_38 <X> T_15_11.lc_trk_g2_6
 (30 11)  (832 187)  (832 187)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (834 187)  (834 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (835 187)  (835 187)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_5
 (34 11)  (836 187)  (836 187)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_5
 (35 11)  (837 187)  (837 187)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_5
 (36 11)  (838 187)  (838 187)  LC_5 Logic Functioning bit
 (39 11)  (841 187)  (841 187)  LC_5 Logic Functioning bit
 (41 11)  (843 187)  (843 187)  LC_5 Logic Functioning bit
 (42 11)  (844 187)  (844 187)  LC_5 Logic Functioning bit
 (17 12)  (819 188)  (819 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (824 188)  (824 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (829 188)  (829 188)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 188)  (831 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 188)  (832 188)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (834 188)  (834 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (838 188)  (838 188)  LC_6 Logic Functioning bit
 (39 12)  (841 188)  (841 188)  LC_6 Logic Functioning bit
 (41 12)  (843 188)  (843 188)  LC_6 Logic Functioning bit
 (42 12)  (844 188)  (844 188)  LC_6 Logic Functioning bit
 (44 12)  (846 188)  (846 188)  LC_6 Logic Functioning bit
 (8 13)  (810 189)  (810 189)  routing T_15_11.sp4_h_r_10 <X> T_15_11.sp4_v_b_10
 (18 13)  (820 189)  (820 189)  routing T_15_11.sp4_r_v_b_41 <X> T_15_11.lc_trk_g3_1
 (21 13)  (823 189)  (823 189)  routing T_15_11.sp4_r_v_b_43 <X> T_15_11.lc_trk_g3_3
 (22 13)  (824 189)  (824 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (827 189)  (827 189)  routing T_15_11.sp4_r_v_b_42 <X> T_15_11.lc_trk_g3_2
 (30 13)  (832 189)  (832 189)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (834 189)  (834 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (837 189)  (837 189)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.input_2_6
 (36 13)  (838 189)  (838 189)  LC_6 Logic Functioning bit
 (39 13)  (841 189)  (841 189)  LC_6 Logic Functioning bit
 (41 13)  (843 189)  (843 189)  LC_6 Logic Functioning bit
 (42 13)  (844 189)  (844 189)  LC_6 Logic Functioning bit
 (4 14)  (806 190)  (806 190)  routing T_15_11.sp4_h_r_9 <X> T_15_11.sp4_v_t_44
 (11 14)  (813 190)  (813 190)  routing T_15_11.sp4_v_b_8 <X> T_15_11.sp4_v_t_46
 (22 14)  (824 190)  (824 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (29 14)  (831 190)  (831 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 190)  (832 190)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (834 190)  (834 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (837 190)  (837 190)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.input_2_7
 (36 14)  (838 190)  (838 190)  LC_7 Logic Functioning bit
 (39 14)  (841 190)  (841 190)  LC_7 Logic Functioning bit
 (41 14)  (843 190)  (843 190)  LC_7 Logic Functioning bit
 (42 14)  (844 190)  (844 190)  LC_7 Logic Functioning bit
 (44 14)  (846 190)  (846 190)  LC_7 Logic Functioning bit
 (5 15)  (807 191)  (807 191)  routing T_15_11.sp4_h_r_9 <X> T_15_11.sp4_v_t_44
 (12 15)  (814 191)  (814 191)  routing T_15_11.sp4_v_b_8 <X> T_15_11.sp4_v_t_46
 (14 15)  (816 191)  (816 191)  routing T_15_11.sp4_r_v_b_44 <X> T_15_11.lc_trk_g3_4
 (17 15)  (819 191)  (819 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (823 191)  (823 191)  routing T_15_11.sp4_r_v_b_47 <X> T_15_11.lc_trk_g3_7
 (32 15)  (834 191)  (834 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (838 191)  (838 191)  LC_7 Logic Functioning bit
 (39 15)  (841 191)  (841 191)  LC_7 Logic Functioning bit
 (41 15)  (843 191)  (843 191)  LC_7 Logic Functioning bit
 (42 15)  (844 191)  (844 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (9 0)  (865 176)  (865 176)  routing T_16_11.sp4_v_t_36 <X> T_16_11.sp4_h_r_1
 (12 0)  (868 176)  (868 176)  routing T_16_11.sp4_v_t_39 <X> T_16_11.sp4_h_r_2
 (13 0)  (869 176)  (869 176)  routing T_16_11.sp4_v_t_39 <X> T_16_11.sp4_v_b_2
 (15 0)  (871 176)  (871 176)  routing T_16_11.sp4_v_b_17 <X> T_16_11.lc_trk_g0_1
 (16 0)  (872 176)  (872 176)  routing T_16_11.sp4_v_b_17 <X> T_16_11.lc_trk_g0_1
 (17 0)  (873 176)  (873 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (881 176)  (881 176)  routing T_16_11.sp4_v_b_2 <X> T_16_11.lc_trk_g0_2
 (27 0)  (883 176)  (883 176)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 176)  (885 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (887 176)  (887 176)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 176)  (888 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 176)  (889 176)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (891 176)  (891 176)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.input_2_0
 (37 0)  (893 176)  (893 176)  LC_0 Logic Functioning bit
 (45 0)  (901 176)  (901 176)  LC_0 Logic Functioning bit
 (6 1)  (862 177)  (862 177)  routing T_16_11.sp4_h_l_37 <X> T_16_11.sp4_h_r_0
 (22 1)  (878 177)  (878 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (879 177)  (879 177)  routing T_16_11.sp4_v_b_2 <X> T_16_11.lc_trk_g0_2
 (27 1)  (883 177)  (883 177)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 177)  (885 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (886 177)  (886 177)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (888 177)  (888 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (890 177)  (890 177)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.input_2_0
 (36 1)  (892 177)  (892 177)  LC_0 Logic Functioning bit
 (38 1)  (894 177)  (894 177)  LC_0 Logic Functioning bit
 (41 1)  (897 177)  (897 177)  LC_0 Logic Functioning bit
 (44 1)  (900 177)  (900 177)  LC_0 Logic Functioning bit
 (52 1)  (908 177)  (908 177)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (856 178)  (856 178)  routing T_16_11.glb_netwk_7 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (857 178)  (857 178)  routing T_16_11.glb_netwk_7 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (858 178)  (858 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (862 178)  (862 178)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_v_t_37
 (12 2)  (868 178)  (868 178)  routing T_16_11.sp4_v_t_45 <X> T_16_11.sp4_h_l_39
 (31 2)  (887 178)  (887 178)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 178)  (888 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 178)  (889 178)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (893 178)  (893 178)  LC_1 Logic Functioning bit
 (38 2)  (894 178)  (894 178)  LC_1 Logic Functioning bit
 (41 2)  (897 178)  (897 178)  LC_1 Logic Functioning bit
 (43 2)  (899 178)  (899 178)  LC_1 Logic Functioning bit
 (0 3)  (856 179)  (856 179)  routing T_16_11.glb_netwk_7 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (11 3)  (867 179)  (867 179)  routing T_16_11.sp4_v_t_45 <X> T_16_11.sp4_h_l_39
 (13 3)  (869 179)  (869 179)  routing T_16_11.sp4_v_t_45 <X> T_16_11.sp4_h_l_39
 (22 3)  (878 179)  (878 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (879 179)  (879 179)  routing T_16_11.sp4_v_b_22 <X> T_16_11.lc_trk_g0_6
 (24 3)  (880 179)  (880 179)  routing T_16_11.sp4_v_b_22 <X> T_16_11.lc_trk_g0_6
 (27 3)  (883 179)  (883 179)  routing T_16_11.lc_trk_g1_0 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 179)  (885 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (887 179)  (887 179)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (888 179)  (888 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (889 179)  (889 179)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.input_2_1
 (36 3)  (892 179)  (892 179)  LC_1 Logic Functioning bit
 (39 3)  (895 179)  (895 179)  LC_1 Logic Functioning bit
 (40 3)  (896 179)  (896 179)  LC_1 Logic Functioning bit
 (42 3)  (898 179)  (898 179)  LC_1 Logic Functioning bit
 (53 3)  (909 179)  (909 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (870 180)  (870 180)  routing T_16_11.wire_logic_cluster/lc_0/out <X> T_16_11.lc_trk_g1_0
 (15 4)  (871 180)  (871 180)  routing T_16_11.sp4_v_b_17 <X> T_16_11.lc_trk_g1_1
 (16 4)  (872 180)  (872 180)  routing T_16_11.sp4_v_b_17 <X> T_16_11.lc_trk_g1_1
 (17 4)  (873 180)  (873 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (883 180)  (883 180)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 180)  (885 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 180)  (886 180)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (887 180)  (887 180)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 180)  (888 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 180)  (889 180)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (890 180)  (890 180)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (891 180)  (891 180)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.input_2_2
 (37 4)  (893 180)  (893 180)  LC_2 Logic Functioning bit
 (45 4)  (901 180)  (901 180)  LC_2 Logic Functioning bit
 (46 4)  (902 180)  (902 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (873 181)  (873 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (878 181)  (878 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (879 181)  (879 181)  routing T_16_11.sp4_v_b_18 <X> T_16_11.lc_trk_g1_2
 (24 5)  (880 181)  (880 181)  routing T_16_11.sp4_v_b_18 <X> T_16_11.lc_trk_g1_2
 (27 5)  (883 181)  (883 181)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 181)  (885 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (887 181)  (887 181)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (888 181)  (888 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (890 181)  (890 181)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.input_2_2
 (36 5)  (892 181)  (892 181)  LC_2 Logic Functioning bit
 (38 5)  (894 181)  (894 181)  LC_2 Logic Functioning bit
 (41 5)  (897 181)  (897 181)  LC_2 Logic Functioning bit
 (44 5)  (900 181)  (900 181)  LC_2 Logic Functioning bit
 (5 6)  (861 182)  (861 182)  routing T_16_11.sp4_v_t_38 <X> T_16_11.sp4_h_l_38
 (15 6)  (871 182)  (871 182)  routing T_16_11.sp12_h_r_5 <X> T_16_11.lc_trk_g1_5
 (17 6)  (873 182)  (873 182)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (874 182)  (874 182)  routing T_16_11.sp12_h_r_5 <X> T_16_11.lc_trk_g1_5
 (6 7)  (862 183)  (862 183)  routing T_16_11.sp4_v_t_38 <X> T_16_11.sp4_h_l_38
 (15 7)  (871 183)  (871 183)  routing T_16_11.sp4_v_t_9 <X> T_16_11.lc_trk_g1_4
 (16 7)  (872 183)  (872 183)  routing T_16_11.sp4_v_t_9 <X> T_16_11.lc_trk_g1_4
 (17 7)  (873 183)  (873 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (874 183)  (874 183)  routing T_16_11.sp12_h_r_5 <X> T_16_11.lc_trk_g1_5
 (15 8)  (871 184)  (871 184)  routing T_16_11.rgt_op_1 <X> T_16_11.lc_trk_g2_1
 (17 8)  (873 184)  (873 184)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (874 184)  (874 184)  routing T_16_11.rgt_op_1 <X> T_16_11.lc_trk_g2_1
 (25 8)  (881 184)  (881 184)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (26 8)  (882 184)  (882 184)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (884 184)  (884 184)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 184)  (885 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (888 184)  (888 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 184)  (889 184)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (890 184)  (890 184)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (893 184)  (893 184)  LC_4 Logic Functioning bit
 (39 8)  (895 184)  (895 184)  LC_4 Logic Functioning bit
 (41 8)  (897 184)  (897 184)  LC_4 Logic Functioning bit
 (43 8)  (899 184)  (899 184)  LC_4 Logic Functioning bit
 (22 9)  (878 185)  (878 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (879 185)  (879 185)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (24 9)  (880 185)  (880 185)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (25 9)  (881 185)  (881 185)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (26 9)  (882 185)  (882 185)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 185)  (884 185)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 185)  (885 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (887 185)  (887 185)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (892 185)  (892 185)  LC_4 Logic Functioning bit
 (37 9)  (893 185)  (893 185)  LC_4 Logic Functioning bit
 (38 9)  (894 185)  (894 185)  LC_4 Logic Functioning bit
 (39 9)  (895 185)  (895 185)  LC_4 Logic Functioning bit
 (48 9)  (904 185)  (904 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (861 186)  (861 186)  routing T_16_11.sp4_v_t_43 <X> T_16_11.sp4_h_l_43
 (15 10)  (871 186)  (871 186)  routing T_16_11.tnl_op_5 <X> T_16_11.lc_trk_g2_5
 (17 10)  (873 186)  (873 186)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (877 186)  (877 186)  routing T_16_11.rgt_op_7 <X> T_16_11.lc_trk_g2_7
 (22 10)  (878 186)  (878 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (880 186)  (880 186)  routing T_16_11.rgt_op_7 <X> T_16_11.lc_trk_g2_7
 (29 10)  (885 186)  (885 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (888 186)  (888 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 186)  (889 186)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (892 186)  (892 186)  LC_5 Logic Functioning bit
 (6 11)  (862 187)  (862 187)  routing T_16_11.sp4_v_t_43 <X> T_16_11.sp4_h_l_43
 (18 11)  (874 187)  (874 187)  routing T_16_11.tnl_op_5 <X> T_16_11.lc_trk_g2_5
 (22 11)  (878 187)  (878 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (881 187)  (881 187)  routing T_16_11.sp4_r_v_b_38 <X> T_16_11.lc_trk_g2_6
 (26 11)  (882 187)  (882 187)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (883 187)  (883 187)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (884 187)  (884 187)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 187)  (885 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (886 187)  (886 187)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (887 187)  (887 187)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (888 187)  (888 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (889 187)  (889 187)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.input_2_5
 (34 11)  (890 187)  (890 187)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.input_2_5
 (36 11)  (892 187)  (892 187)  LC_5 Logic Functioning bit
 (37 11)  (893 187)  (893 187)  LC_5 Logic Functioning bit
 (42 11)  (898 187)  (898 187)  LC_5 Logic Functioning bit
 (53 11)  (909 187)  (909 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (870 188)  (870 188)  routing T_16_11.rgt_op_0 <X> T_16_11.lc_trk_g3_0
 (25 12)  (881 188)  (881 188)  routing T_16_11.wire_logic_cluster/lc_2/out <X> T_16_11.lc_trk_g3_2
 (26 12)  (882 188)  (882 188)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (883 188)  (883 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (884 188)  (884 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 188)  (885 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (888 188)  (888 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (890 188)  (890 188)  routing T_16_11.lc_trk_g1_0 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (892 188)  (892 188)  LC_6 Logic Functioning bit
 (37 12)  (893 188)  (893 188)  LC_6 Logic Functioning bit
 (38 12)  (894 188)  (894 188)  LC_6 Logic Functioning bit
 (39 12)  (895 188)  (895 188)  LC_6 Logic Functioning bit
 (40 12)  (896 188)  (896 188)  LC_6 Logic Functioning bit
 (42 12)  (898 188)  (898 188)  LC_6 Logic Functioning bit
 (43 12)  (899 188)  (899 188)  LC_6 Logic Functioning bit
 (15 13)  (871 189)  (871 189)  routing T_16_11.rgt_op_0 <X> T_16_11.lc_trk_g3_0
 (17 13)  (873 189)  (873 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (878 189)  (878 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (883 189)  (883 189)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (884 189)  (884 189)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 189)  (885 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (888 189)  (888 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (891 189)  (891 189)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.input_2_6
 (37 13)  (893 189)  (893 189)  LC_6 Logic Functioning bit
 (38 13)  (894 189)  (894 189)  LC_6 Logic Functioning bit
 (39 13)  (895 189)  (895 189)  LC_6 Logic Functioning bit
 (40 13)  (896 189)  (896 189)  LC_6 Logic Functioning bit
 (42 13)  (898 189)  (898 189)  LC_6 Logic Functioning bit
 (53 13)  (909 189)  (909 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (856 190)  (856 190)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 190)  (857 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (861 190)  (861 190)  routing T_16_11.sp4_v_b_9 <X> T_16_11.sp4_h_l_44
 (17 14)  (873 190)  (873 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (878 190)  (878 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (880 190)  (880 190)  routing T_16_11.tnl_op_7 <X> T_16_11.lc_trk_g3_7
 (26 14)  (882 190)  (882 190)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (885 190)  (885 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 190)  (886 190)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (887 190)  (887 190)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 190)  (888 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 190)  (889 190)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (890 190)  (890 190)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (38 14)  (894 190)  (894 190)  LC_7 Logic Functioning bit
 (45 14)  (901 190)  (901 190)  LC_7 Logic Functioning bit
 (0 15)  (856 191)  (856 191)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (3 15)  (859 191)  (859 191)  routing T_16_11.sp12_h_l_22 <X> T_16_11.sp12_v_t_22
 (21 15)  (877 191)  (877 191)  routing T_16_11.tnl_op_7 <X> T_16_11.lc_trk_g3_7
 (22 15)  (878 191)  (878 191)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (880 191)  (880 191)  routing T_16_11.tnl_op_6 <X> T_16_11.lc_trk_g3_6
 (25 15)  (881 191)  (881 191)  routing T_16_11.tnl_op_6 <X> T_16_11.lc_trk_g3_6
 (26 15)  (882 191)  (882 191)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 191)  (884 191)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 191)  (885 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (886 191)  (886 191)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (887 191)  (887 191)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (888 191)  (888 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (38 15)  (894 191)  (894 191)  LC_7 Logic Functioning bit
 (39 15)  (895 191)  (895 191)  LC_7 Logic Functioning bit
 (41 15)  (897 191)  (897 191)  LC_7 Logic Functioning bit
 (46 15)  (902 191)  (902 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_11

 (14 0)  (924 176)  (924 176)  routing T_17_11.wire_logic_cluster/lc_0/out <X> T_17_11.lc_trk_g0_0
 (27 0)  (937 176)  (937 176)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 176)  (938 176)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 176)  (939 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 176)  (942 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 176)  (943 176)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (944 176)  (944 176)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (40 0)  (950 176)  (950 176)  LC_0 Logic Functioning bit
 (42 0)  (952 176)  (952 176)  LC_0 Logic Functioning bit
 (47 0)  (957 176)  (957 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (927 177)  (927 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (932 177)  (932 177)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (933 177)  (933 177)  routing T_17_11.sp12_h_l_17 <X> T_17_11.lc_trk_g0_2
 (25 1)  (935 177)  (935 177)  routing T_17_11.sp12_h_l_17 <X> T_17_11.lc_trk_g0_2
 (26 1)  (936 177)  (936 177)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 177)  (939 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (941 177)  (941 177)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (47 1)  (957 177)  (957 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (963 177)  (963 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (6 2)  (916 178)  (916 178)  routing T_17_11.sp4_h_l_42 <X> T_17_11.sp4_v_t_37
 (14 2)  (924 178)  (924 178)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g0_4
 (21 2)  (931 178)  (931 178)  routing T_17_11.sp4_h_l_2 <X> T_17_11.lc_trk_g0_7
 (22 2)  (932 178)  (932 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (933 178)  (933 178)  routing T_17_11.sp4_h_l_2 <X> T_17_11.lc_trk_g0_7
 (24 2)  (934 178)  (934 178)  routing T_17_11.sp4_h_l_2 <X> T_17_11.lc_trk_g0_7
 (27 2)  (937 178)  (937 178)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 178)  (939 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (940 178)  (940 178)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (941 178)  (941 178)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (942 178)  (942 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (946 178)  (946 178)  LC_1 Logic Functioning bit
 (38 2)  (948 178)  (948 178)  LC_1 Logic Functioning bit
 (13 3)  (923 179)  (923 179)  routing T_17_11.sp4_v_b_9 <X> T_17_11.sp4_h_l_39
 (15 3)  (925 179)  (925 179)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g0_4
 (16 3)  (926 179)  (926 179)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g0_4
 (17 3)  (927 179)  (927 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (30 3)  (940 179)  (940 179)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (946 179)  (946 179)  LC_1 Logic Functioning bit
 (38 3)  (948 179)  (948 179)  LC_1 Logic Functioning bit
 (47 3)  (957 179)  (957 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (958 179)  (958 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (963 179)  (963 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (925 180)  (925 180)  routing T_17_11.top_op_1 <X> T_17_11.lc_trk_g1_1
 (17 4)  (927 180)  (927 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (932 180)  (932 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (934 180)  (934 180)  routing T_17_11.top_op_3 <X> T_17_11.lc_trk_g1_3
 (27 4)  (937 180)  (937 180)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (938 180)  (938 180)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 180)  (939 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (940 180)  (940 180)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (941 180)  (941 180)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 180)  (942 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 180)  (943 180)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (944 180)  (944 180)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (947 180)  (947 180)  LC_2 Logic Functioning bit
 (38 4)  (948 180)  (948 180)  LC_2 Logic Functioning bit
 (41 4)  (951 180)  (951 180)  LC_2 Logic Functioning bit
 (43 4)  (953 180)  (953 180)  LC_2 Logic Functioning bit
 (50 4)  (960 180)  (960 180)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (916 181)  (916 181)  routing T_17_11.sp4_h_l_38 <X> T_17_11.sp4_h_r_3
 (8 5)  (918 181)  (918 181)  routing T_17_11.sp4_v_t_36 <X> T_17_11.sp4_v_b_4
 (10 5)  (920 181)  (920 181)  routing T_17_11.sp4_v_t_36 <X> T_17_11.sp4_v_b_4
 (18 5)  (928 181)  (928 181)  routing T_17_11.top_op_1 <X> T_17_11.lc_trk_g1_1
 (21 5)  (931 181)  (931 181)  routing T_17_11.top_op_3 <X> T_17_11.lc_trk_g1_3
 (31 5)  (941 181)  (941 181)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (947 181)  (947 181)  LC_2 Logic Functioning bit
 (38 5)  (948 181)  (948 181)  LC_2 Logic Functioning bit
 (41 5)  (951 181)  (951 181)  LC_2 Logic Functioning bit
 (43 5)  (953 181)  (953 181)  LC_2 Logic Functioning bit
 (47 5)  (957 181)  (957 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (963 181)  (963 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (932 182)  (932 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (934 182)  (934 182)  routing T_17_11.top_op_7 <X> T_17_11.lc_trk_g1_7
 (26 6)  (936 182)  (936 182)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (939 182)  (939 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 182)  (942 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 182)  (943 182)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (944 182)  (944 182)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (945 182)  (945 182)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.input_2_3
 (36 6)  (946 182)  (946 182)  LC_3 Logic Functioning bit
 (37 6)  (947 182)  (947 182)  LC_3 Logic Functioning bit
 (38 6)  (948 182)  (948 182)  LC_3 Logic Functioning bit
 (39 6)  (949 182)  (949 182)  LC_3 Logic Functioning bit
 (40 6)  (950 182)  (950 182)  LC_3 Logic Functioning bit
 (42 6)  (952 182)  (952 182)  LC_3 Logic Functioning bit
 (43 6)  (953 182)  (953 182)  LC_3 Logic Functioning bit
 (21 7)  (931 183)  (931 183)  routing T_17_11.top_op_7 <X> T_17_11.lc_trk_g1_7
 (28 7)  (938 183)  (938 183)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 183)  (939 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (941 183)  (941 183)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (942 183)  (942 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (945 183)  (945 183)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.input_2_3
 (36 7)  (946 183)  (946 183)  LC_3 Logic Functioning bit
 (38 7)  (948 183)  (948 183)  LC_3 Logic Functioning bit
 (43 7)  (953 183)  (953 183)  LC_3 Logic Functioning bit
 (53 7)  (963 183)  (963 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (915 184)  (915 184)  routing T_17_11.sp4_v_t_43 <X> T_17_11.sp4_h_r_6
 (17 8)  (927 184)  (927 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (928 184)  (928 184)  routing T_17_11.wire_logic_cluster/lc_1/out <X> T_17_11.lc_trk_g2_1
 (29 8)  (939 184)  (939 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 184)  (940 184)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (942 184)  (942 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 184)  (943 184)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (945 184)  (945 184)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.input_2_4
 (41 8)  (951 184)  (951 184)  LC_4 Logic Functioning bit
 (46 8)  (956 184)  (956 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (936 185)  (936 185)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 185)  (939 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (940 185)  (940 185)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (942 185)  (942 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (943 185)  (943 185)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.input_2_4
 (41 9)  (951 185)  (951 185)  LC_4 Logic Functioning bit
 (42 9)  (952 185)  (952 185)  LC_4 Logic Functioning bit
 (43 9)  (953 185)  (953 185)  LC_4 Logic Functioning bit
 (14 10)  (924 186)  (924 186)  routing T_17_11.sp4_v_t_17 <X> T_17_11.lc_trk_g2_4
 (17 10)  (927 186)  (927 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (928 186)  (928 186)  routing T_17_11.wire_logic_cluster/lc_5/out <X> T_17_11.lc_trk_g2_5
 (22 10)  (932 186)  (932 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (933 186)  (933 186)  routing T_17_11.sp4_h_r_31 <X> T_17_11.lc_trk_g2_7
 (24 10)  (934 186)  (934 186)  routing T_17_11.sp4_h_r_31 <X> T_17_11.lc_trk_g2_7
 (32 10)  (942 186)  (942 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (39 10)  (949 186)  (949 186)  LC_5 Logic Functioning bit
 (40 10)  (950 186)  (950 186)  LC_5 Logic Functioning bit
 (41 10)  (951 186)  (951 186)  LC_5 Logic Functioning bit
 (16 11)  (926 187)  (926 187)  routing T_17_11.sp4_v_t_17 <X> T_17_11.lc_trk_g2_4
 (17 11)  (927 187)  (927 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (931 187)  (931 187)  routing T_17_11.sp4_h_r_31 <X> T_17_11.lc_trk_g2_7
 (26 11)  (936 187)  (936 187)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (937 187)  (937 187)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (938 187)  (938 187)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 187)  (939 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (941 187)  (941 187)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (942 187)  (942 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (943 187)  (943 187)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.input_2_5
 (34 11)  (944 187)  (944 187)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.input_2_5
 (38 11)  (948 187)  (948 187)  LC_5 Logic Functioning bit
 (40 11)  (950 187)  (950 187)  LC_5 Logic Functioning bit
 (41 11)  (951 187)  (951 187)  LC_5 Logic Functioning bit
 (51 11)  (961 187)  (961 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (932 188)  (932 188)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (934 188)  (934 188)  routing T_17_11.tnl_op_3 <X> T_17_11.lc_trk_g3_3
 (29 12)  (939 188)  (939 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 188)  (940 188)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (941 188)  (941 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 188)  (942 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 188)  (943 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (947 188)  (947 188)  LC_6 Logic Functioning bit
 (42 12)  (952 188)  (952 188)  LC_6 Logic Functioning bit
 (50 12)  (960 188)  (960 188)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (961 188)  (961 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (925 189)  (925 189)  routing T_17_11.sp4_v_t_29 <X> T_17_11.lc_trk_g3_0
 (16 13)  (926 189)  (926 189)  routing T_17_11.sp4_v_t_29 <X> T_17_11.lc_trk_g3_0
 (17 13)  (927 189)  (927 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (931 189)  (931 189)  routing T_17_11.tnl_op_3 <X> T_17_11.lc_trk_g3_3
 (22 13)  (932 189)  (932 189)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (933 189)  (933 189)  routing T_17_11.sp12_v_b_18 <X> T_17_11.lc_trk_g3_2
 (25 13)  (935 189)  (935 189)  routing T_17_11.sp12_v_b_18 <X> T_17_11.lc_trk_g3_2
 (29 13)  (939 189)  (939 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (940 189)  (940 189)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (941 189)  (941 189)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (946 189)  (946 189)  LC_6 Logic Functioning bit
 (37 13)  (947 189)  (947 189)  LC_6 Logic Functioning bit
 (39 13)  (949 189)  (949 189)  LC_6 Logic Functioning bit
 (43 13)  (953 189)  (953 189)  LC_6 Logic Functioning bit
 (4 14)  (914 190)  (914 190)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_v_t_44
 (6 14)  (916 190)  (916 190)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_v_t_44
 (13 14)  (923 190)  (923 190)  routing T_17_11.sp4_h_r_11 <X> T_17_11.sp4_v_t_46
 (14 14)  (924 190)  (924 190)  routing T_17_11.sp4_h_r_44 <X> T_17_11.lc_trk_g3_4
 (25 14)  (935 190)  (935 190)  routing T_17_11.sp4_v_b_38 <X> T_17_11.lc_trk_g3_6
 (26 14)  (936 190)  (936 190)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (937 190)  (937 190)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 190)  (939 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (942 190)  (942 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (944 190)  (944 190)  routing T_17_11.lc_trk_g1_1 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (47 14)  (957 190)  (957 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (915 191)  (915 191)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_v_t_44
 (12 15)  (922 191)  (922 191)  routing T_17_11.sp4_h_r_11 <X> T_17_11.sp4_v_t_46
 (14 15)  (924 191)  (924 191)  routing T_17_11.sp4_h_r_44 <X> T_17_11.lc_trk_g3_4
 (15 15)  (925 191)  (925 191)  routing T_17_11.sp4_h_r_44 <X> T_17_11.lc_trk_g3_4
 (16 15)  (926 191)  (926 191)  routing T_17_11.sp4_h_r_44 <X> T_17_11.lc_trk_g3_4
 (17 15)  (927 191)  (927 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (932 191)  (932 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (933 191)  (933 191)  routing T_17_11.sp4_v_b_38 <X> T_17_11.lc_trk_g3_6
 (25 15)  (935 191)  (935 191)  routing T_17_11.sp4_v_b_38 <X> T_17_11.lc_trk_g3_6
 (26 15)  (936 191)  (936 191)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (937 191)  (937 191)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (938 191)  (938 191)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 191)  (939 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (940 191)  (940 191)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (950 191)  (950 191)  LC_7 Logic Functioning bit
 (42 15)  (952 191)  (952 191)  LC_7 Logic Functioning bit
 (51 15)  (961 191)  (961 191)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (963 191)  (963 191)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_11

 (14 0)  (978 176)  (978 176)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g0_0
 (21 0)  (985 176)  (985 176)  routing T_18_11.sp4_h_r_19 <X> T_18_11.lc_trk_g0_3
 (22 0)  (986 176)  (986 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (987 176)  (987 176)  routing T_18_11.sp4_h_r_19 <X> T_18_11.lc_trk_g0_3
 (24 0)  (988 176)  (988 176)  routing T_18_11.sp4_h_r_19 <X> T_18_11.lc_trk_g0_3
 (8 1)  (972 177)  (972 177)  routing T_18_11.sp4_v_t_47 <X> T_18_11.sp4_v_b_1
 (10 1)  (974 177)  (974 177)  routing T_18_11.sp4_v_t_47 <X> T_18_11.sp4_v_b_1
 (15 1)  (979 177)  (979 177)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g0_0
 (17 1)  (981 177)  (981 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (985 177)  (985 177)  routing T_18_11.sp4_h_r_19 <X> T_18_11.lc_trk_g0_3
 (0 2)  (964 178)  (964 178)  routing T_18_11.glb_netwk_7 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (965 178)  (965 178)  routing T_18_11.glb_netwk_7 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (966 178)  (966 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (989 178)  (989 178)  routing T_18_11.sp4_h_r_14 <X> T_18_11.lc_trk_g0_6
 (0 3)  (964 179)  (964 179)  routing T_18_11.glb_netwk_7 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (22 3)  (986 179)  (986 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (987 179)  (987 179)  routing T_18_11.sp4_h_r_14 <X> T_18_11.lc_trk_g0_6
 (24 3)  (988 179)  (988 179)  routing T_18_11.sp4_h_r_14 <X> T_18_11.lc_trk_g0_6
 (22 4)  (986 180)  (986 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (987 180)  (987 180)  routing T_18_11.sp4_v_b_19 <X> T_18_11.lc_trk_g1_3
 (24 4)  (988 180)  (988 180)  routing T_18_11.sp4_v_b_19 <X> T_18_11.lc_trk_g1_3
 (12 6)  (976 182)  (976 182)  routing T_18_11.sp4_v_t_40 <X> T_18_11.sp4_h_l_40
 (22 6)  (986 182)  (986 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (989 182)  (989 182)  routing T_18_11.sp4_h_l_11 <X> T_18_11.lc_trk_g1_6
 (26 6)  (990 182)  (990 182)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (991 182)  (991 182)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (992 182)  (992 182)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 182)  (993 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 182)  (996 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (997 182)  (997 182)  routing T_18_11.lc_trk_g2_0 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (41 6)  (1005 182)  (1005 182)  LC_3 Logic Functioning bit
 (43 6)  (1007 182)  (1007 182)  LC_3 Logic Functioning bit
 (45 6)  (1009 182)  (1009 182)  LC_3 Logic Functioning bit
 (46 6)  (1010 182)  (1010 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (975 183)  (975 183)  routing T_18_11.sp4_v_t_40 <X> T_18_11.sp4_h_l_40
 (22 7)  (986 183)  (986 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (987 183)  (987 183)  routing T_18_11.sp4_h_l_11 <X> T_18_11.lc_trk_g1_6
 (24 7)  (988 183)  (988 183)  routing T_18_11.sp4_h_l_11 <X> T_18_11.lc_trk_g1_6
 (25 7)  (989 183)  (989 183)  routing T_18_11.sp4_h_l_11 <X> T_18_11.lc_trk_g1_6
 (26 7)  (990 183)  (990 183)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (991 183)  (991 183)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (993 183)  (993 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (1001 183)  (1001 183)  LC_3 Logic Functioning bit
 (39 7)  (1003 183)  (1003 183)  LC_3 Logic Functioning bit
 (40 7)  (1004 183)  (1004 183)  LC_3 Logic Functioning bit
 (41 7)  (1005 183)  (1005 183)  LC_3 Logic Functioning bit
 (42 7)  (1006 183)  (1006 183)  LC_3 Logic Functioning bit
 (43 7)  (1007 183)  (1007 183)  LC_3 Logic Functioning bit
 (44 7)  (1008 183)  (1008 183)  LC_3 Logic Functioning bit
 (11 8)  (975 184)  (975 184)  routing T_18_11.sp4_v_t_40 <X> T_18_11.sp4_v_b_8
 (26 8)  (990 184)  (990 184)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (991 184)  (991 184)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 184)  (993 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 184)  (994 184)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (996 184)  (996 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 184)  (1000 184)  LC_4 Logic Functioning bit
 (38 8)  (1002 184)  (1002 184)  LC_4 Logic Functioning bit
 (41 8)  (1005 184)  (1005 184)  LC_4 Logic Functioning bit
 (43 8)  (1007 184)  (1007 184)  LC_4 Logic Functioning bit
 (12 9)  (976 185)  (976 185)  routing T_18_11.sp4_v_t_40 <X> T_18_11.sp4_v_b_8
 (14 9)  (978 185)  (978 185)  routing T_18_11.sp4_h_r_24 <X> T_18_11.lc_trk_g2_0
 (15 9)  (979 185)  (979 185)  routing T_18_11.sp4_h_r_24 <X> T_18_11.lc_trk_g2_0
 (16 9)  (980 185)  (980 185)  routing T_18_11.sp4_h_r_24 <X> T_18_11.lc_trk_g2_0
 (17 9)  (981 185)  (981 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (990 185)  (990 185)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 185)  (993 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (994 185)  (994 185)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (995 185)  (995 185)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (37 9)  (1001 185)  (1001 185)  LC_4 Logic Functioning bit
 (39 9)  (1003 185)  (1003 185)  LC_4 Logic Functioning bit
 (41 9)  (1005 185)  (1005 185)  LC_4 Logic Functioning bit
 (43 9)  (1007 185)  (1007 185)  LC_4 Logic Functioning bit
 (12 10)  (976 186)  (976 186)  routing T_18_11.sp4_v_t_39 <X> T_18_11.sp4_h_l_45
 (21 10)  (985 186)  (985 186)  routing T_18_11.bnl_op_7 <X> T_18_11.lc_trk_g2_7
 (22 10)  (986 186)  (986 186)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (991 186)  (991 186)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 186)  (993 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (995 186)  (995 186)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 186)  (996 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 186)  (997 186)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (998 186)  (998 186)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 186)  (1000 186)  LC_5 Logic Functioning bit
 (37 10)  (1001 186)  (1001 186)  LC_5 Logic Functioning bit
 (39 10)  (1003 186)  (1003 186)  LC_5 Logic Functioning bit
 (43 10)  (1007 186)  (1007 186)  LC_5 Logic Functioning bit
 (50 10)  (1014 186)  (1014 186)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1015 186)  (1015 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (975 187)  (975 187)  routing T_18_11.sp4_v_t_39 <X> T_18_11.sp4_h_l_45
 (13 11)  (977 187)  (977 187)  routing T_18_11.sp4_v_t_39 <X> T_18_11.sp4_h_l_45
 (21 11)  (985 187)  (985 187)  routing T_18_11.bnl_op_7 <X> T_18_11.lc_trk_g2_7
 (30 11)  (994 187)  (994 187)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (995 187)  (995 187)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (1000 187)  (1000 187)  LC_5 Logic Functioning bit
 (37 11)  (1001 187)  (1001 187)  LC_5 Logic Functioning bit
 (39 11)  (1003 187)  (1003 187)  LC_5 Logic Functioning bit
 (43 11)  (1007 187)  (1007 187)  LC_5 Logic Functioning bit
 (15 12)  (979 188)  (979 188)  routing T_18_11.sp4_v_t_28 <X> T_18_11.lc_trk_g3_1
 (16 12)  (980 188)  (980 188)  routing T_18_11.sp4_v_t_28 <X> T_18_11.lc_trk_g3_1
 (17 12)  (981 188)  (981 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 13)  (986 189)  (986 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (987 189)  (987 189)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g3_2
 (24 13)  (988 189)  (988 189)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g3_2
 (25 13)  (989 189)  (989 189)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g3_2
 (0 14)  (964 190)  (964 190)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 190)  (965 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (986 190)  (986 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (990 190)  (990 190)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (993 190)  (993 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (995 190)  (995 190)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (996 190)  (996 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (998 190)  (998 190)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1000 190)  (1000 190)  LC_7 Logic Functioning bit
 (38 14)  (1002 190)  (1002 190)  LC_7 Logic Functioning bit
 (41 14)  (1005 190)  (1005 190)  LC_7 Logic Functioning bit
 (0 15)  (964 191)  (964 191)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (21 15)  (985 191)  (985 191)  routing T_18_11.sp4_r_v_b_47 <X> T_18_11.lc_trk_g3_7
 (26 15)  (990 191)  (990 191)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (992 191)  (992 191)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 191)  (993 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (995 191)  (995 191)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (996 191)  (996 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (997 191)  (997 191)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.input_2_7
 (34 15)  (998 191)  (998 191)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.input_2_7
 (35 15)  (999 191)  (999 191)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.input_2_7
 (36 15)  (1000 191)  (1000 191)  LC_7 Logic Functioning bit


RAM_Tile_19_11

 (4 4)  (1022 180)  (1022 180)  routing T_19_11.sp4_h_l_38 <X> T_19_11.sp4_v_b_3
 (5 5)  (1023 181)  (1023 181)  routing T_19_11.sp4_h_l_38 <X> T_19_11.sp4_v_b_3
 (11 6)  (1029 182)  (1029 182)  routing T_19_11.sp4_h_l_37 <X> T_19_11.sp4_v_t_40
 (11 10)  (1029 186)  (1029 186)  routing T_19_11.sp4_h_l_38 <X> T_19_11.sp4_v_t_45


DSP_Tile_0_10

 (36 0)  (36 160)  (36 160)  LC_0 Logic Functioning bit
 (37 0)  (37 160)  (37 160)  LC_0 Logic Functioning bit
 (42 0)  (42 160)  (42 160)  LC_0 Logic Functioning bit
 (43 0)  (43 160)  (43 160)  LC_0 Logic Functioning bit
 (50 0)  (50 160)  (50 160)  Cascade buffer Enable bit: MULT0_LC00_inmux02_5

 (36 1)  (36 161)  (36 161)  LC_0 Logic Functioning bit
 (37 1)  (37 161)  (37 161)  LC_0 Logic Functioning bit
 (42 1)  (42 161)  (42 161)  LC_0 Logic Functioning bit
 (43 1)  (43 161)  (43 161)  LC_0 Logic Functioning bit
 (4 2)  (4 162)  (4 162)  routing T_0_10.sp4_h_r_0 <X> T_0_10.sp4_v_t_37
 (36 2)  (36 162)  (36 162)  LC_1 Logic Functioning bit
 (37 2)  (37 162)  (37 162)  LC_1 Logic Functioning bit
 (42 2)  (42 162)  (42 162)  LC_1 Logic Functioning bit
 (43 2)  (43 162)  (43 162)  LC_1 Logic Functioning bit
 (50 2)  (50 162)  (50 162)  Cascade buffer Enable bit: MULT0_LC01_inmux02_5

 (5 3)  (5 163)  (5 163)  routing T_0_10.sp4_h_r_0 <X> T_0_10.sp4_v_t_37
 (36 3)  (36 163)  (36 163)  LC_1 Logic Functioning bit
 (37 3)  (37 163)  (37 163)  LC_1 Logic Functioning bit
 (42 3)  (42 163)  (42 163)  LC_1 Logic Functioning bit
 (43 3)  (43 163)  (43 163)  LC_1 Logic Functioning bit
 (36 4)  (36 164)  (36 164)  LC_2 Logic Functioning bit
 (37 4)  (37 164)  (37 164)  LC_2 Logic Functioning bit
 (42 4)  (42 164)  (42 164)  LC_2 Logic Functioning bit
 (43 4)  (43 164)  (43 164)  LC_2 Logic Functioning bit
 (50 4)  (50 164)  (50 164)  Cascade buffer Enable bit: MULT0_LC02_inmux02_5

 (36 5)  (36 165)  (36 165)  LC_2 Logic Functioning bit
 (37 5)  (37 165)  (37 165)  LC_2 Logic Functioning bit
 (42 5)  (42 165)  (42 165)  LC_2 Logic Functioning bit
 (43 5)  (43 165)  (43 165)  LC_2 Logic Functioning bit
 (36 6)  (36 166)  (36 166)  LC_3 Logic Functioning bit
 (37 6)  (37 166)  (37 166)  LC_3 Logic Functioning bit
 (42 6)  (42 166)  (42 166)  LC_3 Logic Functioning bit
 (43 6)  (43 166)  (43 166)  LC_3 Logic Functioning bit
 (50 6)  (50 166)  (50 166)  Cascade buffer Enable bit: MULT0_LC03_inmux02_5

 (36 7)  (36 167)  (36 167)  LC_3 Logic Functioning bit
 (37 7)  (37 167)  (37 167)  LC_3 Logic Functioning bit
 (42 7)  (42 167)  (42 167)  LC_3 Logic Functioning bit
 (43 7)  (43 167)  (43 167)  LC_3 Logic Functioning bit
 (36 8)  (36 168)  (36 168)  LC_4 Logic Functioning bit
 (37 8)  (37 168)  (37 168)  LC_4 Logic Functioning bit
 (42 8)  (42 168)  (42 168)  LC_4 Logic Functioning bit
 (43 8)  (43 168)  (43 168)  LC_4 Logic Functioning bit
 (50 8)  (50 168)  (50 168)  Cascade buffer Enable bit: MULT0_LC04_inmux02_5

 (51 8)  (51 168)  (51 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_mult/mult/O_4 sp4_v_t_29
 (9 9)  (9 169)  (9 169)  routing T_0_10.sp4_v_t_46 <X> T_0_10.sp4_v_b_7
 (10 9)  (10 169)  (10 169)  routing T_0_10.sp4_v_t_46 <X> T_0_10.sp4_v_b_7
 (36 9)  (36 169)  (36 169)  LC_4 Logic Functioning bit
 (37 9)  (37 169)  (37 169)  LC_4 Logic Functioning bit
 (42 9)  (42 169)  (42 169)  LC_4 Logic Functioning bit
 (43 9)  (43 169)  (43 169)  LC_4 Logic Functioning bit
 (11 10)  (11 170)  (11 170)  routing T_0_10.sp4_h_r_2 <X> T_0_10.sp4_v_t_45
 (13 10)  (13 170)  (13 170)  routing T_0_10.sp4_h_r_2 <X> T_0_10.sp4_v_t_45
 (36 10)  (36 170)  (36 170)  LC_5 Logic Functioning bit
 (37 10)  (37 170)  (37 170)  LC_5 Logic Functioning bit
 (42 10)  (42 170)  (42 170)  LC_5 Logic Functioning bit
 (43 10)  (43 170)  (43 170)  LC_5 Logic Functioning bit
 (50 10)  (50 170)  (50 170)  Cascade buffer Enable bit: MULT0_LC05_inmux02_5

 (12 11)  (12 171)  (12 171)  routing T_0_10.sp4_h_r_2 <X> T_0_10.sp4_v_t_45
 (36 11)  (36 171)  (36 171)  LC_5 Logic Functioning bit
 (37 11)  (37 171)  (37 171)  LC_5 Logic Functioning bit
 (42 11)  (42 171)  (42 171)  LC_5 Logic Functioning bit
 (43 11)  (43 171)  (43 171)  LC_5 Logic Functioning bit
 (51 11)  (51 171)  (51 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_mult/mult/O_5 sp4_v_t_15
 (36 12)  (36 172)  (36 172)  LC_6 Logic Functioning bit
 (37 12)  (37 172)  (37 172)  LC_6 Logic Functioning bit
 (42 12)  (42 172)  (42 172)  LC_6 Logic Functioning bit
 (43 12)  (43 172)  (43 172)  LC_6 Logic Functioning bit
 (47 12)  (47 172)  (47 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_mult/mult/O_6 sp12_h_l_3
 (50 12)  (50 172)  (50 172)  Cascade buffer Enable bit: MULT0_LC06_inmux02_5

 (9 13)  (9 173)  (9 173)  routing T_0_10.sp4_v_t_39 <X> T_0_10.sp4_v_b_10
 (10 13)  (10 173)  (10 173)  routing T_0_10.sp4_v_t_39 <X> T_0_10.sp4_v_b_10
 (12 13)  (12 173)  (12 173)  routing T_0_10.sp4_h_r_11 <X> T_0_10.sp4_v_b_11
 (36 13)  (36 173)  (36 173)  LC_6 Logic Functioning bit
 (37 13)  (37 173)  (37 173)  LC_6 Logic Functioning bit
 (42 13)  (42 173)  (42 173)  LC_6 Logic Functioning bit
 (43 13)  (43 173)  (43 173)  LC_6 Logic Functioning bit
 (36 14)  (36 174)  (36 174)  LC_7 Logic Functioning bit
 (37 14)  (37 174)  (37 174)  LC_7 Logic Functioning bit
 (42 14)  (42 174)  (42 174)  LC_7 Logic Functioning bit
 (43 14)  (43 174)  (43 174)  LC_7 Logic Functioning bit
 (50 14)  (50 174)  (50 174)  Cascade buffer Enable bit: MULT0_LC07_inmux02_5

 (36 15)  (36 175)  (36 175)  LC_7 Logic Functioning bit
 (37 15)  (37 175)  (37 175)  LC_7 Logic Functioning bit
 (42 15)  (42 175)  (42 175)  LC_7 Logic Functioning bit
 (43 15)  (43 175)  (43 175)  LC_7 Logic Functioning bit


LogicTile_1_10

 (32 0)  (86 160)  (86 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 160)  (87 160)  routing T_1_10.lc_trk_g2_3 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 160)  (90 160)  LC_0 Logic Functioning bit
 (37 0)  (91 160)  (91 160)  LC_0 Logic Functioning bit
 (38 0)  (92 160)  (92 160)  LC_0 Logic Functioning bit
 (39 0)  (93 160)  (93 160)  LC_0 Logic Functioning bit
 (45 0)  (99 160)  (99 160)  LC_0 Logic Functioning bit
 (31 1)  (85 161)  (85 161)  routing T_1_10.lc_trk_g2_3 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (90 161)  (90 161)  LC_0 Logic Functioning bit
 (37 1)  (91 161)  (91 161)  LC_0 Logic Functioning bit
 (38 1)  (92 161)  (92 161)  LC_0 Logic Functioning bit
 (39 1)  (93 161)  (93 161)  LC_0 Logic Functioning bit
 (47 1)  (101 161)  (101 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (54 162)  (54 162)  routing T_1_10.glb_netwk_7 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (1 2)  (55 162)  (55 162)  routing T_1_10.glb_netwk_7 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (2 2)  (56 162)  (56 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (75 162)  (75 162)  routing T_1_10.lft_op_7 <X> T_1_10.lc_trk_g0_7
 (22 2)  (76 162)  (76 162)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (78 162)  (78 162)  routing T_1_10.lft_op_7 <X> T_1_10.lc_trk_g0_7
 (31 2)  (85 162)  (85 162)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 162)  (86 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 162)  (87 162)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 162)  (90 162)  LC_1 Logic Functioning bit
 (37 2)  (91 162)  (91 162)  LC_1 Logic Functioning bit
 (38 2)  (92 162)  (92 162)  LC_1 Logic Functioning bit
 (39 2)  (93 162)  (93 162)  LC_1 Logic Functioning bit
 (45 2)  (99 162)  (99 162)  LC_1 Logic Functioning bit
 (0 3)  (54 163)  (54 163)  routing T_1_10.glb_netwk_7 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (36 3)  (90 163)  (90 163)  LC_1 Logic Functioning bit
 (37 3)  (91 163)  (91 163)  LC_1 Logic Functioning bit
 (38 3)  (92 163)  (92 163)  LC_1 Logic Functioning bit
 (39 3)  (93 163)  (93 163)  LC_1 Logic Functioning bit
 (51 3)  (105 163)  (105 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (55 164)  (55 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (31 4)  (85 164)  (85 164)  routing T_1_10.lc_trk_g0_7 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 164)  (86 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (90 164)  (90 164)  LC_2 Logic Functioning bit
 (37 4)  (91 164)  (91 164)  LC_2 Logic Functioning bit
 (38 4)  (92 164)  (92 164)  LC_2 Logic Functioning bit
 (39 4)  (93 164)  (93 164)  LC_2 Logic Functioning bit
 (45 4)  (99 164)  (99 164)  LC_2 Logic Functioning bit
 (46 4)  (100 164)  (100 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (54 165)  (54 165)  routing T_1_10.glb_netwk_3 <X> T_1_10.wire_logic_cluster/lc_7/cen
 (31 5)  (85 165)  (85 165)  routing T_1_10.lc_trk_g0_7 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 165)  (90 165)  LC_2 Logic Functioning bit
 (37 5)  (91 165)  (91 165)  LC_2 Logic Functioning bit
 (38 5)  (92 165)  (92 165)  LC_2 Logic Functioning bit
 (39 5)  (93 165)  (93 165)  LC_2 Logic Functioning bit
 (32 6)  (86 166)  (86 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 166)  (87 166)  routing T_1_10.lc_trk_g2_0 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 166)  (90 166)  LC_3 Logic Functioning bit
 (37 6)  (91 166)  (91 166)  LC_3 Logic Functioning bit
 (38 6)  (92 166)  (92 166)  LC_3 Logic Functioning bit
 (39 6)  (93 166)  (93 166)  LC_3 Logic Functioning bit
 (45 6)  (99 166)  (99 166)  LC_3 Logic Functioning bit
 (36 7)  (90 167)  (90 167)  LC_3 Logic Functioning bit
 (37 7)  (91 167)  (91 167)  LC_3 Logic Functioning bit
 (38 7)  (92 167)  (92 167)  LC_3 Logic Functioning bit
 (39 7)  (93 167)  (93 167)  LC_3 Logic Functioning bit
 (46 7)  (100 167)  (100 167)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (15 8)  (69 168)  (69 168)  routing T_1_10.tnl_op_1 <X> T_1_10.lc_trk_g2_1
 (17 8)  (71 168)  (71 168)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (76 168)  (76 168)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (78 168)  (78 168)  routing T_1_10.tnl_op_3 <X> T_1_10.lc_trk_g2_3
 (31 8)  (85 168)  (85 168)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 168)  (86 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 168)  (87 168)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 168)  (90 168)  LC_4 Logic Functioning bit
 (37 8)  (91 168)  (91 168)  LC_4 Logic Functioning bit
 (38 8)  (92 168)  (92 168)  LC_4 Logic Functioning bit
 (39 8)  (93 168)  (93 168)  LC_4 Logic Functioning bit
 (45 8)  (99 168)  (99 168)  LC_4 Logic Functioning bit
 (14 9)  (68 169)  (68 169)  routing T_1_10.tnl_op_0 <X> T_1_10.lc_trk_g2_0
 (15 9)  (69 169)  (69 169)  routing T_1_10.tnl_op_0 <X> T_1_10.lc_trk_g2_0
 (17 9)  (71 169)  (71 169)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (72 169)  (72 169)  routing T_1_10.tnl_op_1 <X> T_1_10.lc_trk_g2_1
 (21 9)  (75 169)  (75 169)  routing T_1_10.tnl_op_3 <X> T_1_10.lc_trk_g2_3
 (22 9)  (76 169)  (76 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (78 169)  (78 169)  routing T_1_10.tnl_op_2 <X> T_1_10.lc_trk_g2_2
 (25 9)  (79 169)  (79 169)  routing T_1_10.tnl_op_2 <X> T_1_10.lc_trk_g2_2
 (31 9)  (85 169)  (85 169)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (90 169)  (90 169)  LC_4 Logic Functioning bit
 (37 9)  (91 169)  (91 169)  LC_4 Logic Functioning bit
 (38 9)  (92 169)  (92 169)  LC_4 Logic Functioning bit
 (39 9)  (93 169)  (93 169)  LC_4 Logic Functioning bit
 (51 9)  (105 169)  (105 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (58 170)  (58 170)  routing T_1_10.sp4_h_r_6 <X> T_1_10.sp4_v_t_43
 (14 10)  (68 170)  (68 170)  routing T_1_10.sp4_v_b_36 <X> T_1_10.lc_trk_g2_4
 (21 10)  (75 170)  (75 170)  routing T_1_10.sp4_v_t_26 <X> T_1_10.lc_trk_g2_7
 (22 10)  (76 170)  (76 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (77 170)  (77 170)  routing T_1_10.sp4_v_t_26 <X> T_1_10.lc_trk_g2_7
 (32 10)  (86 170)  (86 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 170)  (87 170)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 170)  (90 170)  LC_5 Logic Functioning bit
 (37 10)  (91 170)  (91 170)  LC_5 Logic Functioning bit
 (38 10)  (92 170)  (92 170)  LC_5 Logic Functioning bit
 (39 10)  (93 170)  (93 170)  LC_5 Logic Functioning bit
 (45 10)  (99 170)  (99 170)  LC_5 Logic Functioning bit
 (46 10)  (100 170)  (100 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (59 171)  (59 171)  routing T_1_10.sp4_h_r_6 <X> T_1_10.sp4_v_t_43
 (14 11)  (68 171)  (68 171)  routing T_1_10.sp4_v_b_36 <X> T_1_10.lc_trk_g2_4
 (16 11)  (70 171)  (70 171)  routing T_1_10.sp4_v_b_36 <X> T_1_10.lc_trk_g2_4
 (17 11)  (71 171)  (71 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (75 171)  (75 171)  routing T_1_10.sp4_v_t_26 <X> T_1_10.lc_trk_g2_7
 (31 11)  (85 171)  (85 171)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (90 171)  (90 171)  LC_5 Logic Functioning bit
 (37 11)  (91 171)  (91 171)  LC_5 Logic Functioning bit
 (38 11)  (92 171)  (92 171)  LC_5 Logic Functioning bit
 (39 11)  (93 171)  (93 171)  LC_5 Logic Functioning bit
 (2 12)  (56 172)  (56 172)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (69 172)  (69 172)  routing T_1_10.sp4_v_t_28 <X> T_1_10.lc_trk_g3_1
 (16 12)  (70 172)  (70 172)  routing T_1_10.sp4_v_t_28 <X> T_1_10.lc_trk_g3_1
 (17 12)  (71 172)  (71 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (32 12)  (86 172)  (86 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 172)  (87 172)  routing T_1_10.lc_trk_g2_1 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 172)  (90 172)  LC_6 Logic Functioning bit
 (37 12)  (91 172)  (91 172)  LC_6 Logic Functioning bit
 (38 12)  (92 172)  (92 172)  LC_6 Logic Functioning bit
 (39 12)  (93 172)  (93 172)  LC_6 Logic Functioning bit
 (45 12)  (99 172)  (99 172)  LC_6 Logic Functioning bit
 (36 13)  (90 173)  (90 173)  LC_6 Logic Functioning bit
 (37 13)  (91 173)  (91 173)  LC_6 Logic Functioning bit
 (38 13)  (92 173)  (92 173)  LC_6 Logic Functioning bit
 (39 13)  (93 173)  (93 173)  LC_6 Logic Functioning bit
 (46 13)  (100 173)  (100 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (55 174)  (55 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (32 14)  (86 174)  (86 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 174)  (87 174)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 174)  (88 174)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 174)  (90 174)  LC_7 Logic Functioning bit
 (37 14)  (91 174)  (91 174)  LC_7 Logic Functioning bit
 (38 14)  (92 174)  (92 174)  LC_7 Logic Functioning bit
 (39 14)  (93 174)  (93 174)  LC_7 Logic Functioning bit
 (45 14)  (99 174)  (99 174)  LC_7 Logic Functioning bit
 (0 15)  (54 175)  (54 175)  routing T_1_10.glb_netwk_2 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (36 15)  (90 175)  (90 175)  LC_7 Logic Functioning bit
 (37 15)  (91 175)  (91 175)  LC_7 Logic Functioning bit
 (38 15)  (92 175)  (92 175)  LC_7 Logic Functioning bit
 (39 15)  (93 175)  (93 175)  LC_7 Logic Functioning bit
 (48 15)  (102 175)  (102 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_2_10

 (27 0)  (135 160)  (135 160)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 160)  (137 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 160)  (138 160)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (139 160)  (139 160)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 160)  (140 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (149 160)  (149 160)  LC_0 Logic Functioning bit
 (43 0)  (151 160)  (151 160)  LC_0 Logic Functioning bit
 (45 0)  (153 160)  (153 160)  LC_0 Logic Functioning bit
 (22 1)  (130 161)  (130 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (131 161)  (131 161)  routing T_2_10.sp4_h_r_2 <X> T_2_10.lc_trk_g0_2
 (24 1)  (132 161)  (132 161)  routing T_2_10.sp4_h_r_2 <X> T_2_10.lc_trk_g0_2
 (25 1)  (133 161)  (133 161)  routing T_2_10.sp4_h_r_2 <X> T_2_10.lc_trk_g0_2
 (31 1)  (139 161)  (139 161)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_0/in_3
 (41 1)  (149 161)  (149 161)  LC_0 Logic Functioning bit
 (43 1)  (151 161)  (151 161)  LC_0 Logic Functioning bit
 (48 1)  (156 161)  (156 161)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (108 162)  (108 162)  routing T_2_10.glb_netwk_7 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (1 2)  (109 162)  (109 162)  routing T_2_10.glb_netwk_7 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (2 2)  (110 162)  (110 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (124 162)  (124 162)  routing T_2_10.sp12_h_r_13 <X> T_2_10.lc_trk_g0_5
 (17 2)  (125 162)  (125 162)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (130 162)  (130 162)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (108 163)  (108 163)  routing T_2_10.glb_netwk_7 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (1 4)  (109 164)  (109 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (133 164)  (133 164)  routing T_2_10.sp4_h_r_10 <X> T_2_10.lc_trk_g1_2
 (29 4)  (137 164)  (137 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 164)  (138 164)  routing T_2_10.lc_trk_g0_5 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 164)  (140 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (142 164)  (142 164)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (144 164)  (144 164)  LC_2 Logic Functioning bit
 (38 4)  (146 164)  (146 164)  LC_2 Logic Functioning bit
 (40 4)  (148 164)  (148 164)  LC_2 Logic Functioning bit
 (42 4)  (150 164)  (150 164)  LC_2 Logic Functioning bit
 (47 4)  (155 164)  (155 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (109 165)  (109 165)  routing T_2_10.lc_trk_g0_2 <X> T_2_10.wire_logic_cluster/lc_7/cen
 (22 5)  (130 165)  (130 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (131 165)  (131 165)  routing T_2_10.sp4_h_r_10 <X> T_2_10.lc_trk_g1_2
 (24 5)  (132 165)  (132 165)  routing T_2_10.sp4_h_r_10 <X> T_2_10.lc_trk_g1_2
 (31 5)  (139 165)  (139 165)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (144 165)  (144 165)  LC_2 Logic Functioning bit
 (38 5)  (146 165)  (146 165)  LC_2 Logic Functioning bit
 (40 5)  (148 165)  (148 165)  LC_2 Logic Functioning bit
 (42 5)  (150 165)  (150 165)  LC_2 Logic Functioning bit
 (14 6)  (122 166)  (122 166)  routing T_2_10.sp4_h_l_9 <X> T_2_10.lc_trk_g1_4
 (25 6)  (133 166)  (133 166)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g1_6
 (14 7)  (122 167)  (122 167)  routing T_2_10.sp4_h_l_9 <X> T_2_10.lc_trk_g1_4
 (15 7)  (123 167)  (123 167)  routing T_2_10.sp4_h_l_9 <X> T_2_10.lc_trk_g1_4
 (16 7)  (124 167)  (124 167)  routing T_2_10.sp4_h_l_9 <X> T_2_10.lc_trk_g1_4
 (17 7)  (125 167)  (125 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (130 167)  (130 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (131 167)  (131 167)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g1_6
 (24 7)  (132 167)  (132 167)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g1_6
 (25 7)  (133 167)  (133 167)  routing T_2_10.sp4_h_l_11 <X> T_2_10.lc_trk_g1_6
 (27 8)  (135 168)  (135 168)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 168)  (136 168)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 168)  (137 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (139 168)  (139 168)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 168)  (140 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (149 168)  (149 168)  LC_4 Logic Functioning bit
 (43 8)  (151 168)  (151 168)  LC_4 Logic Functioning bit
 (45 8)  (153 168)  (153 168)  LC_4 Logic Functioning bit
 (46 8)  (154 168)  (154 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (10 9)  (118 169)  (118 169)  routing T_2_10.sp4_h_r_2 <X> T_2_10.sp4_v_b_7
 (30 9)  (138 169)  (138 169)  routing T_2_10.lc_trk_g3_2 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 169)  (139 169)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (41 9)  (149 169)  (149 169)  LC_4 Logic Functioning bit
 (43 9)  (151 169)  (151 169)  LC_4 Logic Functioning bit
 (26 10)  (134 170)  (134 170)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (31 10)  (139 170)  (139 170)  routing T_2_10.lc_trk_g2_4 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 170)  (140 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 170)  (141 170)  routing T_2_10.lc_trk_g2_4 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (145 170)  (145 170)  LC_5 Logic Functioning bit
 (39 10)  (147 170)  (147 170)  LC_5 Logic Functioning bit
 (45 10)  (153 170)  (153 170)  LC_5 Logic Functioning bit
 (46 10)  (154 170)  (154 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (122 171)  (122 171)  routing T_2_10.sp4_h_l_17 <X> T_2_10.lc_trk_g2_4
 (15 11)  (123 171)  (123 171)  routing T_2_10.sp4_h_l_17 <X> T_2_10.lc_trk_g2_4
 (16 11)  (124 171)  (124 171)  routing T_2_10.sp4_h_l_17 <X> T_2_10.lc_trk_g2_4
 (17 11)  (125 171)  (125 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (19 11)  (127 171)  (127 171)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (26 11)  (134 171)  (134 171)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 171)  (137 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (144 171)  (144 171)  LC_5 Logic Functioning bit
 (38 11)  (146 171)  (146 171)  LC_5 Logic Functioning bit
 (0 12)  (108 172)  (108 172)  routing T_2_10.glb_netwk_2 <X> T_2_10.glb2local_3
 (1 12)  (109 172)  (109 172)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (25 12)  (133 172)  (133 172)  routing T_2_10.sp4_h_r_42 <X> T_2_10.lc_trk_g3_2
 (27 12)  (135 172)  (135 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 172)  (137 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 172)  (138 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 172)  (139 172)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 172)  (140 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (149 172)  (149 172)  LC_6 Logic Functioning bit
 (43 12)  (151 172)  (151 172)  LC_6 Logic Functioning bit
 (45 12)  (153 172)  (153 172)  LC_6 Logic Functioning bit
 (22 13)  (130 173)  (130 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (131 173)  (131 173)  routing T_2_10.sp4_h_r_42 <X> T_2_10.lc_trk_g3_2
 (24 13)  (132 173)  (132 173)  routing T_2_10.sp4_h_r_42 <X> T_2_10.lc_trk_g3_2
 (25 13)  (133 173)  (133 173)  routing T_2_10.sp4_h_r_42 <X> T_2_10.lc_trk_g3_2
 (30 13)  (138 173)  (138 173)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (139 173)  (139 173)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (41 13)  (149 173)  (149 173)  LC_6 Logic Functioning bit
 (43 13)  (151 173)  (151 173)  LC_6 Logic Functioning bit
 (48 13)  (156 173)  (156 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (130 174)  (130 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (131 174)  (131 174)  routing T_2_10.sp4_h_r_31 <X> T_2_10.lc_trk_g3_7
 (24 14)  (132 174)  (132 174)  routing T_2_10.sp4_h_r_31 <X> T_2_10.lc_trk_g3_7
 (26 14)  (134 174)  (134 174)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_7/in_0
 (31 14)  (139 174)  (139 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 174)  (140 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 174)  (141 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 174)  (142 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (145 174)  (145 174)  LC_7 Logic Functioning bit
 (39 14)  (147 174)  (147 174)  LC_7 Logic Functioning bit
 (45 14)  (153 174)  (153 174)  LC_7 Logic Functioning bit
 (21 15)  (129 175)  (129 175)  routing T_2_10.sp4_h_r_31 <X> T_2_10.lc_trk_g3_7
 (26 15)  (134 175)  (134 175)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 175)  (137 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (139 175)  (139 175)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (144 175)  (144 175)  LC_7 Logic Functioning bit
 (38 15)  (146 175)  (146 175)  LC_7 Logic Functioning bit
 (48 15)  (156 175)  (156 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_10

 (0 2)  (162 162)  (162 162)  routing T_3_10.glb_netwk_7 <X> T_3_10.wire_logic_cluster/lc_7/clk
 (1 2)  (163 162)  (163 162)  routing T_3_10.glb_netwk_7 <X> T_3_10.wire_logic_cluster/lc_7/clk
 (2 2)  (164 162)  (164 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (3 2)  (165 162)  (165 162)  routing T_3_10.sp12_v_t_23 <X> T_3_10.sp12_h_l_23
 (32 2)  (194 162)  (194 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 162)  (196 162)  routing T_3_10.lc_trk_g1_3 <X> T_3_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 162)  (198 162)  LC_1 Logic Functioning bit
 (37 2)  (199 162)  (199 162)  LC_1 Logic Functioning bit
 (38 2)  (200 162)  (200 162)  LC_1 Logic Functioning bit
 (39 2)  (201 162)  (201 162)  LC_1 Logic Functioning bit
 (45 2)  (207 162)  (207 162)  LC_1 Logic Functioning bit
 (0 3)  (162 163)  (162 163)  routing T_3_10.glb_netwk_7 <X> T_3_10.wire_logic_cluster/lc_7/clk
 (10 3)  (172 163)  (172 163)  routing T_3_10.sp4_h_l_45 <X> T_3_10.sp4_v_t_36
 (12 3)  (174 163)  (174 163)  routing T_3_10.sp4_h_l_39 <X> T_3_10.sp4_v_t_39
 (31 3)  (193 163)  (193 163)  routing T_3_10.lc_trk_g1_3 <X> T_3_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (198 163)  (198 163)  LC_1 Logic Functioning bit
 (37 3)  (199 163)  (199 163)  LC_1 Logic Functioning bit
 (38 3)  (200 163)  (200 163)  LC_1 Logic Functioning bit
 (39 3)  (201 163)  (201 163)  LC_1 Logic Functioning bit
 (46 3)  (208 163)  (208 163)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (163 164)  (163 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (184 164)  (184 164)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (185 164)  (185 164)  routing T_3_10.sp12_h_r_11 <X> T_3_10.lc_trk_g1_3
 (0 5)  (162 165)  (162 165)  routing T_3_10.glb_netwk_3 <X> T_3_10.wire_logic_cluster/lc_7/cen
 (8 5)  (170 165)  (170 165)  routing T_3_10.sp4_h_r_4 <X> T_3_10.sp4_v_b_4
 (9 10)  (171 170)  (171 170)  routing T_3_10.sp4_h_r_4 <X> T_3_10.sp4_h_l_42
 (10 10)  (172 170)  (172 170)  routing T_3_10.sp4_h_r_4 <X> T_3_10.sp4_h_l_42
 (11 10)  (173 170)  (173 170)  routing T_3_10.sp4_h_r_2 <X> T_3_10.sp4_v_t_45
 (13 10)  (175 170)  (175 170)  routing T_3_10.sp4_h_r_2 <X> T_3_10.sp4_v_t_45
 (12 11)  (174 171)  (174 171)  routing T_3_10.sp4_h_r_2 <X> T_3_10.sp4_v_t_45
 (19 11)  (181 171)  (181 171)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (1 14)  (163 174)  (163 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (162 175)  (162 175)  routing T_3_10.glb_netwk_2 <X> T_3_10.wire_logic_cluster/lc_7/s_r
 (9 15)  (171 175)  (171 175)  routing T_3_10.sp4_v_b_10 <X> T_3_10.sp4_v_t_47


LogicTile_4_10

 (14 0)  (230 160)  (230 160)  routing T_4_10.sp4_h_r_8 <X> T_4_10.lc_trk_g0_0
 (8 1)  (224 161)  (224 161)  routing T_4_10.sp4_h_r_1 <X> T_4_10.sp4_v_b_1
 (13 1)  (229 161)  (229 161)  routing T_4_10.sp4_v_t_44 <X> T_4_10.sp4_h_r_2
 (15 1)  (231 161)  (231 161)  routing T_4_10.sp4_h_r_8 <X> T_4_10.lc_trk_g0_0
 (16 1)  (232 161)  (232 161)  routing T_4_10.sp4_h_r_8 <X> T_4_10.lc_trk_g0_0
 (17 1)  (233 161)  (233 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (216 162)  (216 162)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (1 2)  (217 162)  (217 162)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (2 2)  (218 162)  (218 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (227 162)  (227 162)  routing T_4_10.sp4_h_l_44 <X> T_4_10.sp4_v_t_39
 (29 2)  (245 162)  (245 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (252 162)  (252 162)  LC_1 Logic Functioning bit
 (38 2)  (254 162)  (254 162)  LC_1 Logic Functioning bit
 (41 2)  (257 162)  (257 162)  LC_1 Logic Functioning bit
 (43 2)  (259 162)  (259 162)  LC_1 Logic Functioning bit
 (45 2)  (261 162)  (261 162)  LC_1 Logic Functioning bit
 (0 3)  (216 163)  (216 163)  routing T_4_10.glb_netwk_7 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (8 3)  (224 163)  (224 163)  routing T_4_10.sp4_h_l_36 <X> T_4_10.sp4_v_t_36
 (36 3)  (252 163)  (252 163)  LC_1 Logic Functioning bit
 (38 3)  (254 163)  (254 163)  LC_1 Logic Functioning bit
 (41 3)  (257 163)  (257 163)  LC_1 Logic Functioning bit
 (43 3)  (259 163)  (259 163)  LC_1 Logic Functioning bit
 (44 3)  (260 163)  (260 163)  LC_1 Logic Functioning bit
 (47 3)  (263 163)  (263 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (216 164)  (216 164)  routing T_4_10.lc_trk_g2_2 <X> T_4_10.wire_logic_cluster/lc_7/cen
 (1 4)  (217 164)  (217 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (237 164)  (237 164)  routing T_4_10.sp4_h_r_11 <X> T_4_10.lc_trk_g1_3
 (22 4)  (238 164)  (238 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (239 164)  (239 164)  routing T_4_10.sp4_h_r_11 <X> T_4_10.lc_trk_g1_3
 (24 4)  (240 164)  (240 164)  routing T_4_10.sp4_h_r_11 <X> T_4_10.lc_trk_g1_3
 (1 5)  (217 165)  (217 165)  routing T_4_10.lc_trk_g2_2 <X> T_4_10.wire_logic_cluster/lc_7/cen
 (9 6)  (225 166)  (225 166)  routing T_4_10.sp4_h_r_1 <X> T_4_10.sp4_h_l_41
 (10 6)  (226 166)  (226 166)  routing T_4_10.sp4_h_r_1 <X> T_4_10.sp4_h_l_41
 (12 9)  (228 169)  (228 169)  routing T_4_10.sp4_h_r_8 <X> T_4_10.sp4_v_b_8
 (22 9)  (238 169)  (238 169)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (240 169)  (240 169)  routing T_4_10.tnr_op_2 <X> T_4_10.lc_trk_g2_2
 (8 10)  (224 170)  (224 170)  routing T_4_10.sp4_h_r_11 <X> T_4_10.sp4_h_l_42
 (10 10)  (226 170)  (226 170)  routing T_4_10.sp4_h_r_11 <X> T_4_10.sp4_h_l_42
 (32 10)  (248 170)  (248 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 170)  (250 170)  routing T_4_10.lc_trk_g1_3 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 170)  (252 170)  LC_5 Logic Functioning bit
 (37 10)  (253 170)  (253 170)  LC_5 Logic Functioning bit
 (38 10)  (254 170)  (254 170)  LC_5 Logic Functioning bit
 (39 10)  (255 170)  (255 170)  LC_5 Logic Functioning bit
 (45 10)  (261 170)  (261 170)  LC_5 Logic Functioning bit
 (8 11)  (224 171)  (224 171)  routing T_4_10.sp4_h_r_1 <X> T_4_10.sp4_v_t_42
 (9 11)  (225 171)  (225 171)  routing T_4_10.sp4_h_r_1 <X> T_4_10.sp4_v_t_42
 (10 11)  (226 171)  (226 171)  routing T_4_10.sp4_h_r_1 <X> T_4_10.sp4_v_t_42
 (31 11)  (247 171)  (247 171)  routing T_4_10.lc_trk_g1_3 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (252 171)  (252 171)  LC_5 Logic Functioning bit
 (37 11)  (253 171)  (253 171)  LC_5 Logic Functioning bit
 (38 11)  (254 171)  (254 171)  LC_5 Logic Functioning bit
 (39 11)  (255 171)  (255 171)  LC_5 Logic Functioning bit
 (53 11)  (269 171)  (269 171)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 13)  (228 173)  (228 173)  routing T_4_10.sp4_h_r_11 <X> T_4_10.sp4_v_b_11
 (0 14)  (216 174)  (216 174)  routing T_4_10.glb_netwk_6 <X> T_4_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 174)  (217 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (216 175)  (216 175)  routing T_4_10.glb_netwk_6 <X> T_4_10.wire_logic_cluster/lc_7/s_r


LogicTile_5_10

 (15 0)  (285 160)  (285 160)  routing T_5_10.sp4_h_r_9 <X> T_5_10.lc_trk_g0_1
 (16 0)  (286 160)  (286 160)  routing T_5_10.sp4_h_r_9 <X> T_5_10.lc_trk_g0_1
 (17 0)  (287 160)  (287 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (288 160)  (288 160)  routing T_5_10.sp4_h_r_9 <X> T_5_10.lc_trk_g0_1
 (21 0)  (291 160)  (291 160)  routing T_5_10.sp12_h_r_3 <X> T_5_10.lc_trk_g0_3
 (22 0)  (292 160)  (292 160)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (294 160)  (294 160)  routing T_5_10.sp12_h_r_3 <X> T_5_10.lc_trk_g0_3
 (21 1)  (291 161)  (291 161)  routing T_5_10.sp12_h_r_3 <X> T_5_10.lc_trk_g0_3
 (0 2)  (270 162)  (270 162)  routing T_5_10.glb_netwk_7 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (1 2)  (271 162)  (271 162)  routing T_5_10.glb_netwk_7 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (2 2)  (272 162)  (272 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (285 162)  (285 162)  routing T_5_10.top_op_5 <X> T_5_10.lc_trk_g0_5
 (17 2)  (287 162)  (287 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (295 162)  (295 162)  routing T_5_10.sp4_h_l_11 <X> T_5_10.lc_trk_g0_6
 (0 3)  (270 163)  (270 163)  routing T_5_10.glb_netwk_7 <X> T_5_10.wire_logic_cluster/lc_7/clk
 (18 3)  (288 163)  (288 163)  routing T_5_10.top_op_5 <X> T_5_10.lc_trk_g0_5
 (22 3)  (292 163)  (292 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (293 163)  (293 163)  routing T_5_10.sp4_h_l_11 <X> T_5_10.lc_trk_g0_6
 (24 3)  (294 163)  (294 163)  routing T_5_10.sp4_h_l_11 <X> T_5_10.lc_trk_g0_6
 (25 3)  (295 163)  (295 163)  routing T_5_10.sp4_h_l_11 <X> T_5_10.lc_trk_g0_6
 (21 4)  (291 164)  (291 164)  routing T_5_10.sp4_v_b_11 <X> T_5_10.lc_trk_g1_3
 (22 4)  (292 164)  (292 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (293 164)  (293 164)  routing T_5_10.sp4_v_b_11 <X> T_5_10.lc_trk_g1_3
 (27 4)  (297 164)  (297 164)  routing T_5_10.lc_trk_g1_2 <X> T_5_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 164)  (299 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (301 164)  (301 164)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 164)  (302 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 164)  (303 164)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 164)  (306 164)  LC_2 Logic Functioning bit
 (37 4)  (307 164)  (307 164)  LC_2 Logic Functioning bit
 (38 4)  (308 164)  (308 164)  LC_2 Logic Functioning bit
 (39 4)  (309 164)  (309 164)  LC_2 Logic Functioning bit
 (41 4)  (311 164)  (311 164)  LC_2 Logic Functioning bit
 (43 4)  (313 164)  (313 164)  LC_2 Logic Functioning bit
 (21 5)  (291 165)  (291 165)  routing T_5_10.sp4_v_b_11 <X> T_5_10.lc_trk_g1_3
 (22 5)  (292 165)  (292 165)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (293 165)  (293 165)  routing T_5_10.sp12_h_l_17 <X> T_5_10.lc_trk_g1_2
 (25 5)  (295 165)  (295 165)  routing T_5_10.sp12_h_l_17 <X> T_5_10.lc_trk_g1_2
 (30 5)  (300 165)  (300 165)  routing T_5_10.lc_trk_g1_2 <X> T_5_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (301 165)  (301 165)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 165)  (306 165)  LC_2 Logic Functioning bit
 (37 5)  (307 165)  (307 165)  LC_2 Logic Functioning bit
 (38 5)  (308 165)  (308 165)  LC_2 Logic Functioning bit
 (39 5)  (309 165)  (309 165)  LC_2 Logic Functioning bit
 (41 5)  (311 165)  (311 165)  LC_2 Logic Functioning bit
 (43 5)  (313 165)  (313 165)  LC_2 Logic Functioning bit
 (46 5)  (316 165)  (316 165)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (25 6)  (295 166)  (295 166)  routing T_5_10.wire_logic_cluster/lc_6/out <X> T_5_10.lc_trk_g1_6
 (26 6)  (296 166)  (296 166)  routing T_5_10.lc_trk_g0_5 <X> T_5_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (297 166)  (297 166)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 166)  (298 166)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 166)  (299 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (301 166)  (301 166)  routing T_5_10.lc_trk_g0_6 <X> T_5_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 166)  (302 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (305 166)  (305 166)  routing T_5_10.lc_trk_g1_6 <X> T_5_10.input_2_3
 (36 6)  (306 166)  (306 166)  LC_3 Logic Functioning bit
 (22 7)  (292 167)  (292 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (299 167)  (299 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (301 167)  (301 167)  routing T_5_10.lc_trk_g0_6 <X> T_5_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (302 167)  (302 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (304 167)  (304 167)  routing T_5_10.lc_trk_g1_6 <X> T_5_10.input_2_3
 (35 7)  (305 167)  (305 167)  routing T_5_10.lc_trk_g1_6 <X> T_5_10.input_2_3
 (48 7)  (318 167)  (318 167)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (284 168)  (284 168)  routing T_5_10.sp4_h_r_40 <X> T_5_10.lc_trk_g2_0
 (31 8)  (301 168)  (301 168)  routing T_5_10.lc_trk_g0_5 <X> T_5_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 168)  (302 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (40 8)  (310 168)  (310 168)  LC_4 Logic Functioning bit
 (42 8)  (312 168)  (312 168)  LC_4 Logic Functioning bit
 (14 9)  (284 169)  (284 169)  routing T_5_10.sp4_h_r_40 <X> T_5_10.lc_trk_g2_0
 (15 9)  (285 169)  (285 169)  routing T_5_10.sp4_h_r_40 <X> T_5_10.lc_trk_g2_0
 (16 9)  (286 169)  (286 169)  routing T_5_10.sp4_h_r_40 <X> T_5_10.lc_trk_g2_0
 (17 9)  (287 169)  (287 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (297 169)  (297 169)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 169)  (298 169)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 169)  (299 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (41 9)  (311 169)  (311 169)  LC_4 Logic Functioning bit
 (43 9)  (313 169)  (313 169)  LC_4 Logic Functioning bit
 (4 10)  (274 170)  (274 170)  routing T_5_10.sp4_v_b_6 <X> T_5_10.sp4_v_t_43
 (21 10)  (291 170)  (291 170)  routing T_5_10.sp4_h_l_34 <X> T_5_10.lc_trk_g2_7
 (22 10)  (292 170)  (292 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (293 170)  (293 170)  routing T_5_10.sp4_h_l_34 <X> T_5_10.lc_trk_g2_7
 (24 10)  (294 170)  (294 170)  routing T_5_10.sp4_h_l_34 <X> T_5_10.lc_trk_g2_7
 (25 10)  (295 170)  (295 170)  routing T_5_10.wire_logic_cluster/lc_6/out <X> T_5_10.lc_trk_g2_6
 (26 10)  (296 170)  (296 170)  routing T_5_10.lc_trk_g1_6 <X> T_5_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 170)  (297 170)  routing T_5_10.lc_trk_g1_3 <X> T_5_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 170)  (299 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (301 170)  (301 170)  routing T_5_10.lc_trk_g0_6 <X> T_5_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 170)  (302 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (50 10)  (320 170)  (320 170)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (291 171)  (291 171)  routing T_5_10.sp4_h_l_34 <X> T_5_10.lc_trk_g2_7
 (22 11)  (292 171)  (292 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (296 171)  (296 171)  routing T_5_10.lc_trk_g1_6 <X> T_5_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 171)  (297 171)  routing T_5_10.lc_trk_g1_6 <X> T_5_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 171)  (299 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 171)  (300 171)  routing T_5_10.lc_trk_g1_3 <X> T_5_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (301 171)  (301 171)  routing T_5_10.lc_trk_g0_6 <X> T_5_10.wire_logic_cluster/lc_5/in_3
 (43 11)  (313 171)  (313 171)  LC_5 Logic Functioning bit
 (48 11)  (318 171)  (318 171)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (285 172)  (285 172)  routing T_5_10.sp4_h_r_33 <X> T_5_10.lc_trk_g3_1
 (16 12)  (286 172)  (286 172)  routing T_5_10.sp4_h_r_33 <X> T_5_10.lc_trk_g3_1
 (17 12)  (287 172)  (287 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (288 172)  (288 172)  routing T_5_10.sp4_h_r_33 <X> T_5_10.lc_trk_g3_1
 (29 12)  (299 172)  (299 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (302 172)  (302 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (305 172)  (305 172)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.input_2_6
 (37 12)  (307 172)  (307 172)  LC_6 Logic Functioning bit
 (42 12)  (312 172)  (312 172)  LC_6 Logic Functioning bit
 (45 12)  (315 172)  (315 172)  LC_6 Logic Functioning bit
 (52 12)  (322 172)  (322 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (298 173)  (298 173)  routing T_5_10.lc_trk_g2_0 <X> T_5_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 173)  (299 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 173)  (301 173)  routing T_5_10.lc_trk_g0_3 <X> T_5_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (302 173)  (302 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (303 173)  (303 173)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.input_2_6
 (35 13)  (305 173)  (305 173)  routing T_5_10.lc_trk_g2_6 <X> T_5_10.input_2_6
 (36 13)  (306 173)  (306 173)  LC_6 Logic Functioning bit
 (37 13)  (307 173)  (307 173)  LC_6 Logic Functioning bit
 (39 13)  (309 173)  (309 173)  LC_6 Logic Functioning bit
 (43 13)  (313 173)  (313 173)  LC_6 Logic Functioning bit
 (46 13)  (316 173)  (316 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (321 173)  (321 173)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (275 174)  (275 174)  routing T_5_10.sp4_h_r_6 <X> T_5_10.sp4_h_l_44
 (4 15)  (274 175)  (274 175)  routing T_5_10.sp4_h_r_6 <X> T_5_10.sp4_h_l_44
 (11 15)  (281 175)  (281 175)  routing T_5_10.sp4_h_r_3 <X> T_5_10.sp4_h_l_46
 (13 15)  (283 175)  (283 175)  routing T_5_10.sp4_h_r_3 <X> T_5_10.sp4_h_l_46


RAM_Tile_6_10

 (12 2)  (336 162)  (336 162)  routing T_6_10.sp4_v_t_45 <X> T_6_10.sp4_h_l_39
 (11 3)  (335 163)  (335 163)  routing T_6_10.sp4_v_t_45 <X> T_6_10.sp4_h_l_39
 (13 3)  (337 163)  (337 163)  routing T_6_10.sp4_v_t_45 <X> T_6_10.sp4_h_l_39
 (12 6)  (336 166)  (336 166)  routing T_6_10.sp4_h_r_2 <X> T_6_10.sp4_h_l_40
 (12 7)  (336 167)  (336 167)  routing T_6_10.sp4_h_l_40 <X> T_6_10.sp4_v_t_40
 (13 7)  (337 167)  (337 167)  routing T_6_10.sp4_h_r_2 <X> T_6_10.sp4_h_l_40
 (9 11)  (333 171)  (333 171)  routing T_6_10.sp4_v_b_11 <X> T_6_10.sp4_v_t_42
 (10 11)  (334 171)  (334 171)  routing T_6_10.sp4_v_b_11 <X> T_6_10.sp4_v_t_42


LogicTile_7_10

 (31 0)  (397 160)  (397 160)  routing T_7_10.lc_trk_g0_7 <X> T_7_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 160)  (398 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (402 160)  (402 160)  LC_0 Logic Functioning bit
 (37 0)  (403 160)  (403 160)  LC_0 Logic Functioning bit
 (38 0)  (404 160)  (404 160)  LC_0 Logic Functioning bit
 (39 0)  (405 160)  (405 160)  LC_0 Logic Functioning bit
 (45 0)  (411 160)  (411 160)  LC_0 Logic Functioning bit
 (46 0)  (412 160)  (412 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (397 161)  (397 161)  routing T_7_10.lc_trk_g0_7 <X> T_7_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (402 161)  (402 161)  LC_0 Logic Functioning bit
 (37 1)  (403 161)  (403 161)  LC_0 Logic Functioning bit
 (38 1)  (404 161)  (404 161)  LC_0 Logic Functioning bit
 (39 1)  (405 161)  (405 161)  LC_0 Logic Functioning bit
 (0 2)  (366 162)  (366 162)  routing T_7_10.glb_netwk_7 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (1 2)  (367 162)  (367 162)  routing T_7_10.glb_netwk_7 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (2 2)  (368 162)  (368 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (387 162)  (387 162)  routing T_7_10.sp4_v_b_15 <X> T_7_10.lc_trk_g0_7
 (22 2)  (388 162)  (388 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (389 162)  (389 162)  routing T_7_10.sp4_v_b_15 <X> T_7_10.lc_trk_g0_7
 (32 2)  (398 162)  (398 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (400 162)  (400 162)  routing T_7_10.lc_trk_g1_1 <X> T_7_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 162)  (402 162)  LC_1 Logic Functioning bit
 (37 2)  (403 162)  (403 162)  LC_1 Logic Functioning bit
 (38 2)  (404 162)  (404 162)  LC_1 Logic Functioning bit
 (39 2)  (405 162)  (405 162)  LC_1 Logic Functioning bit
 (45 2)  (411 162)  (411 162)  LC_1 Logic Functioning bit
 (0 3)  (366 163)  (366 163)  routing T_7_10.glb_netwk_7 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (8 3)  (374 163)  (374 163)  routing T_7_10.sp4_h_r_1 <X> T_7_10.sp4_v_t_36
 (9 3)  (375 163)  (375 163)  routing T_7_10.sp4_h_r_1 <X> T_7_10.sp4_v_t_36
 (21 3)  (387 163)  (387 163)  routing T_7_10.sp4_v_b_15 <X> T_7_10.lc_trk_g0_7
 (36 3)  (402 163)  (402 163)  LC_1 Logic Functioning bit
 (37 3)  (403 163)  (403 163)  LC_1 Logic Functioning bit
 (38 3)  (404 163)  (404 163)  LC_1 Logic Functioning bit
 (39 3)  (405 163)  (405 163)  LC_1 Logic Functioning bit
 (0 4)  (366 164)  (366 164)  routing T_7_10.lc_trk_g2_2 <X> T_7_10.wire_logic_cluster/lc_7/cen
 (1 4)  (367 164)  (367 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (381 164)  (381 164)  routing T_7_10.sp4_h_r_1 <X> T_7_10.lc_trk_g1_1
 (16 4)  (382 164)  (382 164)  routing T_7_10.sp4_h_r_1 <X> T_7_10.lc_trk_g1_1
 (17 4)  (383 164)  (383 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (31 4)  (397 164)  (397 164)  routing T_7_10.lc_trk_g3_4 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 164)  (398 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 164)  (399 164)  routing T_7_10.lc_trk_g3_4 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 164)  (400 164)  routing T_7_10.lc_trk_g3_4 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 164)  (402 164)  LC_2 Logic Functioning bit
 (37 4)  (403 164)  (403 164)  LC_2 Logic Functioning bit
 (38 4)  (404 164)  (404 164)  LC_2 Logic Functioning bit
 (39 4)  (405 164)  (405 164)  LC_2 Logic Functioning bit
 (45 4)  (411 164)  (411 164)  LC_2 Logic Functioning bit
 (1 5)  (367 165)  (367 165)  routing T_7_10.lc_trk_g2_2 <X> T_7_10.wire_logic_cluster/lc_7/cen
 (18 5)  (384 165)  (384 165)  routing T_7_10.sp4_h_r_1 <X> T_7_10.lc_trk_g1_1
 (36 5)  (402 165)  (402 165)  LC_2 Logic Functioning bit
 (37 5)  (403 165)  (403 165)  LC_2 Logic Functioning bit
 (38 5)  (404 165)  (404 165)  LC_2 Logic Functioning bit
 (39 5)  (405 165)  (405 165)  LC_2 Logic Functioning bit
 (9 6)  (375 166)  (375 166)  routing T_7_10.sp4_h_r_1 <X> T_7_10.sp4_h_l_41
 (10 6)  (376 166)  (376 166)  routing T_7_10.sp4_h_r_1 <X> T_7_10.sp4_h_l_41
 (32 6)  (398 166)  (398 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 166)  (399 166)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 166)  (400 166)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 166)  (402 166)  LC_3 Logic Functioning bit
 (37 6)  (403 166)  (403 166)  LC_3 Logic Functioning bit
 (38 6)  (404 166)  (404 166)  LC_3 Logic Functioning bit
 (39 6)  (405 166)  (405 166)  LC_3 Logic Functioning bit
 (45 6)  (411 166)  (411 166)  LC_3 Logic Functioning bit
 (31 7)  (397 167)  (397 167)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (402 167)  (402 167)  LC_3 Logic Functioning bit
 (37 7)  (403 167)  (403 167)  LC_3 Logic Functioning bit
 (38 7)  (404 167)  (404 167)  LC_3 Logic Functioning bit
 (39 7)  (405 167)  (405 167)  LC_3 Logic Functioning bit
 (31 8)  (397 168)  (397 168)  routing T_7_10.lc_trk_g3_6 <X> T_7_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 168)  (398 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 168)  (399 168)  routing T_7_10.lc_trk_g3_6 <X> T_7_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 168)  (400 168)  routing T_7_10.lc_trk_g3_6 <X> T_7_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 168)  (402 168)  LC_4 Logic Functioning bit
 (37 8)  (403 168)  (403 168)  LC_4 Logic Functioning bit
 (38 8)  (404 168)  (404 168)  LC_4 Logic Functioning bit
 (39 8)  (405 168)  (405 168)  LC_4 Logic Functioning bit
 (45 8)  (411 168)  (411 168)  LC_4 Logic Functioning bit
 (22 9)  (388 169)  (388 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (391 169)  (391 169)  routing T_7_10.sp4_r_v_b_34 <X> T_7_10.lc_trk_g2_2
 (31 9)  (397 169)  (397 169)  routing T_7_10.lc_trk_g3_6 <X> T_7_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 169)  (402 169)  LC_4 Logic Functioning bit
 (37 9)  (403 169)  (403 169)  LC_4 Logic Functioning bit
 (38 9)  (404 169)  (404 169)  LC_4 Logic Functioning bit
 (39 9)  (405 169)  (405 169)  LC_4 Logic Functioning bit
 (31 10)  (397 170)  (397 170)  routing T_7_10.lc_trk_g3_7 <X> T_7_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 170)  (398 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 170)  (399 170)  routing T_7_10.lc_trk_g3_7 <X> T_7_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (400 170)  (400 170)  routing T_7_10.lc_trk_g3_7 <X> T_7_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 170)  (402 170)  LC_5 Logic Functioning bit
 (37 10)  (403 170)  (403 170)  LC_5 Logic Functioning bit
 (38 10)  (404 170)  (404 170)  LC_5 Logic Functioning bit
 (39 10)  (405 170)  (405 170)  LC_5 Logic Functioning bit
 (45 10)  (411 170)  (411 170)  LC_5 Logic Functioning bit
 (31 11)  (397 171)  (397 171)  routing T_7_10.lc_trk_g3_7 <X> T_7_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (402 171)  (402 171)  LC_5 Logic Functioning bit
 (37 11)  (403 171)  (403 171)  LC_5 Logic Functioning bit
 (38 11)  (404 171)  (404 171)  LC_5 Logic Functioning bit
 (39 11)  (405 171)  (405 171)  LC_5 Logic Functioning bit
 (22 12)  (388 172)  (388 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (389 172)  (389 172)  routing T_7_10.sp4_h_r_27 <X> T_7_10.lc_trk_g3_3
 (24 12)  (390 172)  (390 172)  routing T_7_10.sp4_h_r_27 <X> T_7_10.lc_trk_g3_3
 (8 13)  (374 173)  (374 173)  routing T_7_10.sp4_v_t_42 <X> T_7_10.sp4_v_b_10
 (10 13)  (376 173)  (376 173)  routing T_7_10.sp4_v_t_42 <X> T_7_10.sp4_v_b_10
 (21 13)  (387 173)  (387 173)  routing T_7_10.sp4_h_r_27 <X> T_7_10.lc_trk_g3_3
 (0 14)  (366 174)  (366 174)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 174)  (367 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (371 174)  (371 174)  routing T_7_10.sp4_v_t_44 <X> T_7_10.sp4_h_l_44
 (14 14)  (380 174)  (380 174)  routing T_7_10.sp4_h_r_36 <X> T_7_10.lc_trk_g3_4
 (15 14)  (381 174)  (381 174)  routing T_7_10.sp4_h_r_45 <X> T_7_10.lc_trk_g3_5
 (16 14)  (382 174)  (382 174)  routing T_7_10.sp4_h_r_45 <X> T_7_10.lc_trk_g3_5
 (17 14)  (383 174)  (383 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (384 174)  (384 174)  routing T_7_10.sp4_h_r_45 <X> T_7_10.lc_trk_g3_5
 (22 14)  (388 174)  (388 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (31 14)  (397 174)  (397 174)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 174)  (398 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 174)  (399 174)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 174)  (400 174)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 174)  (402 174)  LC_7 Logic Functioning bit
 (37 14)  (403 174)  (403 174)  LC_7 Logic Functioning bit
 (38 14)  (404 174)  (404 174)  LC_7 Logic Functioning bit
 (39 14)  (405 174)  (405 174)  LC_7 Logic Functioning bit
 (45 14)  (411 174)  (411 174)  LC_7 Logic Functioning bit
 (48 14)  (414 174)  (414 174)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (366 175)  (366 175)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/s_r
 (6 15)  (372 175)  (372 175)  routing T_7_10.sp4_v_t_44 <X> T_7_10.sp4_h_l_44
 (15 15)  (381 175)  (381 175)  routing T_7_10.sp4_h_r_36 <X> T_7_10.lc_trk_g3_4
 (16 15)  (382 175)  (382 175)  routing T_7_10.sp4_h_r_36 <X> T_7_10.lc_trk_g3_4
 (17 15)  (383 175)  (383 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (384 175)  (384 175)  routing T_7_10.sp4_h_r_45 <X> T_7_10.lc_trk_g3_5
 (22 15)  (388 175)  (388 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (389 175)  (389 175)  routing T_7_10.sp4_h_r_30 <X> T_7_10.lc_trk_g3_6
 (24 15)  (390 175)  (390 175)  routing T_7_10.sp4_h_r_30 <X> T_7_10.lc_trk_g3_6
 (25 15)  (391 175)  (391 175)  routing T_7_10.sp4_h_r_30 <X> T_7_10.lc_trk_g3_6
 (36 15)  (402 175)  (402 175)  LC_7 Logic Functioning bit
 (37 15)  (403 175)  (403 175)  LC_7 Logic Functioning bit
 (38 15)  (404 175)  (404 175)  LC_7 Logic Functioning bit
 (39 15)  (405 175)  (405 175)  LC_7 Logic Functioning bit
 (44 15)  (410 175)  (410 175)  LC_7 Logic Functioning bit


LogicTile_8_10

 (14 0)  (434 160)  (434 160)  routing T_8_10.lft_op_0 <X> T_8_10.lc_trk_g0_0
 (15 0)  (435 160)  (435 160)  routing T_8_10.bot_op_1 <X> T_8_10.lc_trk_g0_1
 (17 0)  (437 160)  (437 160)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (448 160)  (448 160)  routing T_8_10.lc_trk_g2_1 <X> T_8_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 160)  (449 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 160)  (452 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (455 160)  (455 160)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input_2_0
 (36 0)  (456 160)  (456 160)  LC_0 Logic Functioning bit
 (39 0)  (459 160)  (459 160)  LC_0 Logic Functioning bit
 (41 0)  (461 160)  (461 160)  LC_0 Logic Functioning bit
 (42 0)  (462 160)  (462 160)  LC_0 Logic Functioning bit
 (44 0)  (464 160)  (464 160)  LC_0 Logic Functioning bit
 (3 1)  (423 161)  (423 161)  routing T_8_10.sp12_h_l_23 <X> T_8_10.sp12_v_b_0
 (8 1)  (428 161)  (428 161)  routing T_8_10.sp4_h_l_36 <X> T_8_10.sp4_v_b_1
 (9 1)  (429 161)  (429 161)  routing T_8_10.sp4_h_l_36 <X> T_8_10.sp4_v_b_1
 (15 1)  (435 161)  (435 161)  routing T_8_10.lft_op_0 <X> T_8_10.lc_trk_g0_0
 (17 1)  (437 161)  (437 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (452 161)  (452 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (453 161)  (453 161)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input_2_0
 (34 1)  (454 161)  (454 161)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input_2_0
 (35 1)  (455 161)  (455 161)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input_2_0
 (36 1)  (456 161)  (456 161)  LC_0 Logic Functioning bit
 (39 1)  (459 161)  (459 161)  LC_0 Logic Functioning bit
 (41 1)  (461 161)  (461 161)  LC_0 Logic Functioning bit
 (42 1)  (462 161)  (462 161)  LC_0 Logic Functioning bit
 (49 1)  (469 161)  (469 161)  Carry_In_Mux bit 

 (0 2)  (420 162)  (420 162)  routing T_8_10.glb_netwk_7 <X> T_8_10.wire_logic_cluster/lc_7/clk
 (1 2)  (421 162)  (421 162)  routing T_8_10.glb_netwk_7 <X> T_8_10.wire_logic_cluster/lc_7/clk
 (2 2)  (422 162)  (422 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (445 162)  (445 162)  routing T_8_10.sp4_h_r_14 <X> T_8_10.lc_trk_g0_6
 (32 2)  (452 162)  (452 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (40 2)  (460 162)  (460 162)  LC_1 Logic Functioning bit
 (41 2)  (461 162)  (461 162)  LC_1 Logic Functioning bit
 (42 2)  (462 162)  (462 162)  LC_1 Logic Functioning bit
 (43 2)  (463 162)  (463 162)  LC_1 Logic Functioning bit
 (0 3)  (420 163)  (420 163)  routing T_8_10.glb_netwk_7 <X> T_8_10.wire_logic_cluster/lc_7/clk
 (17 3)  (437 163)  (437 163)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (442 163)  (442 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (443 163)  (443 163)  routing T_8_10.sp4_h_r_14 <X> T_8_10.lc_trk_g0_6
 (24 3)  (444 163)  (444 163)  routing T_8_10.sp4_h_r_14 <X> T_8_10.lc_trk_g0_6
 (40 3)  (460 163)  (460 163)  LC_1 Logic Functioning bit
 (41 3)  (461 163)  (461 163)  LC_1 Logic Functioning bit
 (42 3)  (462 163)  (462 163)  LC_1 Logic Functioning bit
 (43 3)  (463 163)  (463 163)  LC_1 Logic Functioning bit
 (0 6)  (420 166)  (420 166)  routing T_8_10.glb_netwk_6 <X> T_8_10.glb2local_0
 (1 6)  (421 166)  (421 166)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (4 6)  (424 166)  (424 166)  routing T_8_10.sp4_v_b_3 <X> T_8_10.sp4_v_t_38
 (1 7)  (421 167)  (421 167)  routing T_8_10.glb_netwk_6 <X> T_8_10.glb2local_0
 (11 8)  (431 168)  (431 168)  routing T_8_10.sp4_h_l_39 <X> T_8_10.sp4_v_b_8
 (12 8)  (432 168)  (432 168)  routing T_8_10.sp4_v_b_8 <X> T_8_10.sp4_h_r_8
 (13 8)  (433 168)  (433 168)  routing T_8_10.sp4_h_l_39 <X> T_8_10.sp4_v_b_8
 (14 8)  (434 168)  (434 168)  routing T_8_10.bnl_op_0 <X> T_8_10.lc_trk_g2_0
 (15 8)  (435 168)  (435 168)  routing T_8_10.sp4_h_r_41 <X> T_8_10.lc_trk_g2_1
 (16 8)  (436 168)  (436 168)  routing T_8_10.sp4_h_r_41 <X> T_8_10.lc_trk_g2_1
 (17 8)  (437 168)  (437 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (438 168)  (438 168)  routing T_8_10.sp4_h_r_41 <X> T_8_10.lc_trk_g2_1
 (11 9)  (431 169)  (431 169)  routing T_8_10.sp4_v_b_8 <X> T_8_10.sp4_h_r_8
 (12 9)  (432 169)  (432 169)  routing T_8_10.sp4_h_l_39 <X> T_8_10.sp4_v_b_8
 (14 9)  (434 169)  (434 169)  routing T_8_10.bnl_op_0 <X> T_8_10.lc_trk_g2_0
 (17 9)  (437 169)  (437 169)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (438 169)  (438 169)  routing T_8_10.sp4_h_r_41 <X> T_8_10.lc_trk_g2_1
 (22 9)  (442 169)  (442 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (443 169)  (443 169)  routing T_8_10.sp4_h_l_15 <X> T_8_10.lc_trk_g2_2
 (24 9)  (444 169)  (444 169)  routing T_8_10.sp4_h_l_15 <X> T_8_10.lc_trk_g2_2
 (25 9)  (445 169)  (445 169)  routing T_8_10.sp4_h_l_15 <X> T_8_10.lc_trk_g2_2
 (12 10)  (432 170)  (432 170)  routing T_8_10.sp4_v_t_45 <X> T_8_10.sp4_h_l_45
 (19 10)  (439 170)  (439 170)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (27 10)  (447 170)  (447 170)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 170)  (448 170)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 170)  (449 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 170)  (450 170)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 170)  (451 170)  routing T_8_10.lc_trk_g0_4 <X> T_8_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 170)  (452 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (456 170)  (456 170)  LC_5 Logic Functioning bit
 (37 10)  (457 170)  (457 170)  LC_5 Logic Functioning bit
 (38 10)  (458 170)  (458 170)  LC_5 Logic Functioning bit
 (39 10)  (459 170)  (459 170)  LC_5 Logic Functioning bit
 (41 10)  (461 170)  (461 170)  LC_5 Logic Functioning bit
 (43 10)  (463 170)  (463 170)  LC_5 Logic Functioning bit
 (53 10)  (473 170)  (473 170)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (11 11)  (431 171)  (431 171)  routing T_8_10.sp4_v_t_45 <X> T_8_10.sp4_h_l_45
 (36 11)  (456 171)  (456 171)  LC_5 Logic Functioning bit
 (37 11)  (457 171)  (457 171)  LC_5 Logic Functioning bit
 (38 11)  (458 171)  (458 171)  LC_5 Logic Functioning bit
 (39 11)  (459 171)  (459 171)  LC_5 Logic Functioning bit
 (41 11)  (461 171)  (461 171)  LC_5 Logic Functioning bit
 (43 11)  (463 171)  (463 171)  LC_5 Logic Functioning bit
 (27 12)  (447 172)  (447 172)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (448 172)  (448 172)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 172)  (449 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 172)  (450 172)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (451 172)  (451 172)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 172)  (452 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 172)  (453 172)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (454 172)  (454 172)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (455 172)  (455 172)  routing T_8_10.lc_trk_g0_6 <X> T_8_10.input_2_6
 (37 12)  (457 172)  (457 172)  LC_6 Logic Functioning bit
 (39 12)  (459 172)  (459 172)  LC_6 Logic Functioning bit
 (45 12)  (465 172)  (465 172)  LC_6 Logic Functioning bit
 (52 12)  (472 172)  (472 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (446 173)  (446 173)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 173)  (448 173)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 173)  (449 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (451 173)  (451 173)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (452 173)  (452 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (455 173)  (455 173)  routing T_8_10.lc_trk_g0_6 <X> T_8_10.input_2_6
 (36 13)  (456 173)  (456 173)  LC_6 Logic Functioning bit
 (37 13)  (457 173)  (457 173)  LC_6 Logic Functioning bit
 (38 13)  (458 173)  (458 173)  LC_6 Logic Functioning bit
 (42 13)  (462 173)  (462 173)  LC_6 Logic Functioning bit
 (46 13)  (466 173)  (466 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (472 173)  (472 173)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (3 14)  (423 174)  (423 174)  routing T_8_10.sp12_h_r_1 <X> T_8_10.sp12_v_t_22
 (12 14)  (432 174)  (432 174)  routing T_8_10.sp4_v_t_40 <X> T_8_10.sp4_h_l_46
 (15 14)  (435 174)  (435 174)  routing T_8_10.tnl_op_5 <X> T_8_10.lc_trk_g3_5
 (17 14)  (437 174)  (437 174)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (442 174)  (442 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (443 174)  (443 174)  routing T_8_10.sp4_v_b_47 <X> T_8_10.lc_trk_g3_7
 (24 14)  (444 174)  (444 174)  routing T_8_10.sp4_v_b_47 <X> T_8_10.lc_trk_g3_7
 (25 14)  (445 174)  (445 174)  routing T_8_10.wire_logic_cluster/lc_6/out <X> T_8_10.lc_trk_g3_6
 (29 14)  (449 174)  (449 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 174)  (452 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 174)  (453 174)  routing T_8_10.lc_trk_g2_0 <X> T_8_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (457 174)  (457 174)  LC_7 Logic Functioning bit
 (39 14)  (459 174)  (459 174)  LC_7 Logic Functioning bit
 (41 14)  (461 174)  (461 174)  LC_7 Logic Functioning bit
 (43 14)  (463 174)  (463 174)  LC_7 Logic Functioning bit
 (3 15)  (423 175)  (423 175)  routing T_8_10.sp12_h_r_1 <X> T_8_10.sp12_v_t_22
 (11 15)  (431 175)  (431 175)  routing T_8_10.sp4_v_t_40 <X> T_8_10.sp4_h_l_46
 (13 15)  (433 175)  (433 175)  routing T_8_10.sp4_v_t_40 <X> T_8_10.sp4_h_l_46
 (17 15)  (437 175)  (437 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (438 175)  (438 175)  routing T_8_10.tnl_op_5 <X> T_8_10.lc_trk_g3_5
 (22 15)  (442 175)  (442 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (449 175)  (449 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (457 175)  (457 175)  LC_7 Logic Functioning bit
 (39 15)  (459 175)  (459 175)  LC_7 Logic Functioning bit
 (41 15)  (461 175)  (461 175)  LC_7 Logic Functioning bit
 (43 15)  (463 175)  (463 175)  LC_7 Logic Functioning bit


LogicTile_9_10

 (14 0)  (488 160)  (488 160)  routing T_9_10.lft_op_0 <X> T_9_10.lc_trk_g0_0
 (28 0)  (502 160)  (502 160)  routing T_9_10.lc_trk_g2_1 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 160)  (503 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (509 160)  (509 160)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.input_2_0
 (44 0)  (518 160)  (518 160)  LC_0 Logic Functioning bit
 (15 1)  (489 161)  (489 161)  routing T_9_10.lft_op_0 <X> T_9_10.lc_trk_g0_0
 (17 1)  (491 161)  (491 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (506 161)  (506 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (508 161)  (508 161)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.input_2_0
 (35 1)  (509 161)  (509 161)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.input_2_0
 (0 2)  (474 162)  (474 162)  routing T_9_10.glb_netwk_7 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (1 2)  (475 162)  (475 162)  routing T_9_10.glb_netwk_7 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (2 2)  (476 162)  (476 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (485 162)  (485 162)  routing T_9_10.sp4_v_b_11 <X> T_9_10.sp4_v_t_39
 (28 2)  (502 162)  (502 162)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 162)  (503 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 162)  (506 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 162)  (510 162)  LC_1 Logic Functioning bit
 (39 2)  (513 162)  (513 162)  LC_1 Logic Functioning bit
 (41 2)  (515 162)  (515 162)  LC_1 Logic Functioning bit
 (42 2)  (516 162)  (516 162)  LC_1 Logic Functioning bit
 (44 2)  (518 162)  (518 162)  LC_1 Logic Functioning bit
 (45 2)  (519 162)  (519 162)  LC_1 Logic Functioning bit
 (46 2)  (520 162)  (520 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (474 163)  (474 163)  routing T_9_10.glb_netwk_7 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (12 3)  (486 163)  (486 163)  routing T_9_10.sp4_v_b_11 <X> T_9_10.sp4_v_t_39
 (30 3)  (504 163)  (504 163)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (506 163)  (506 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (507 163)  (507 163)  routing T_9_10.lc_trk_g2_1 <X> T_9_10.input_2_1
 (36 3)  (510 163)  (510 163)  LC_1 Logic Functioning bit
 (39 3)  (513 163)  (513 163)  LC_1 Logic Functioning bit
 (41 3)  (515 163)  (515 163)  LC_1 Logic Functioning bit
 (42 3)  (516 163)  (516 163)  LC_1 Logic Functioning bit
 (46 3)  (520 163)  (520 163)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (474 164)  (474 164)  routing T_9_10.lc_trk_g3_3 <X> T_9_10.wire_logic_cluster/lc_7/cen
 (1 4)  (475 164)  (475 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (28 4)  (502 164)  (502 164)  routing T_9_10.lc_trk_g2_3 <X> T_9_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 164)  (503 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 164)  (506 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (510 164)  (510 164)  LC_2 Logic Functioning bit
 (39 4)  (513 164)  (513 164)  LC_2 Logic Functioning bit
 (41 4)  (515 164)  (515 164)  LC_2 Logic Functioning bit
 (42 4)  (516 164)  (516 164)  LC_2 Logic Functioning bit
 (44 4)  (518 164)  (518 164)  LC_2 Logic Functioning bit
 (45 4)  (519 164)  (519 164)  LC_2 Logic Functioning bit
 (0 5)  (474 165)  (474 165)  routing T_9_10.lc_trk_g3_3 <X> T_9_10.wire_logic_cluster/lc_7/cen
 (1 5)  (475 165)  (475 165)  routing T_9_10.lc_trk_g3_3 <X> T_9_10.wire_logic_cluster/lc_7/cen
 (30 5)  (504 165)  (504 165)  routing T_9_10.lc_trk_g2_3 <X> T_9_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (506 165)  (506 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (507 165)  (507 165)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.input_2_2
 (35 5)  (509 165)  (509 165)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.input_2_2
 (36 5)  (510 165)  (510 165)  LC_2 Logic Functioning bit
 (39 5)  (513 165)  (513 165)  LC_2 Logic Functioning bit
 (41 5)  (515 165)  (515 165)  LC_2 Logic Functioning bit
 (42 5)  (516 165)  (516 165)  LC_2 Logic Functioning bit
 (46 5)  (520 165)  (520 165)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (495 166)  (495 166)  routing T_9_10.lft_op_7 <X> T_9_10.lc_trk_g1_7
 (22 6)  (496 166)  (496 166)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (498 166)  (498 166)  routing T_9_10.lft_op_7 <X> T_9_10.lc_trk_g1_7
 (28 6)  (502 166)  (502 166)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 166)  (503 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 166)  (504 166)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (506 166)  (506 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 166)  (510 166)  LC_3 Logic Functioning bit
 (39 6)  (513 166)  (513 166)  LC_3 Logic Functioning bit
 (41 6)  (515 166)  (515 166)  LC_3 Logic Functioning bit
 (42 6)  (516 166)  (516 166)  LC_3 Logic Functioning bit
 (44 6)  (518 166)  (518 166)  LC_3 Logic Functioning bit
 (45 6)  (519 166)  (519 166)  LC_3 Logic Functioning bit
 (4 7)  (478 167)  (478 167)  routing T_9_10.sp4_v_b_10 <X> T_9_10.sp4_h_l_38
 (32 7)  (506 167)  (506 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (507 167)  (507 167)  routing T_9_10.lc_trk_g2_3 <X> T_9_10.input_2_3
 (35 7)  (509 167)  (509 167)  routing T_9_10.lc_trk_g2_3 <X> T_9_10.input_2_3
 (36 7)  (510 167)  (510 167)  LC_3 Logic Functioning bit
 (39 7)  (513 167)  (513 167)  LC_3 Logic Functioning bit
 (41 7)  (515 167)  (515 167)  LC_3 Logic Functioning bit
 (42 7)  (516 167)  (516 167)  LC_3 Logic Functioning bit
 (46 7)  (520 167)  (520 167)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (491 168)  (491 168)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (492 168)  (492 168)  routing T_9_10.bnl_op_1 <X> T_9_10.lc_trk_g2_1
 (21 8)  (495 168)  (495 168)  routing T_9_10.bnl_op_3 <X> T_9_10.lc_trk_g2_3
 (22 8)  (496 168)  (496 168)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (499 168)  (499 168)  routing T_9_10.bnl_op_2 <X> T_9_10.lc_trk_g2_2
 (28 8)  (502 168)  (502 168)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 168)  (503 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 168)  (504 168)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 168)  (506 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (509 168)  (509 168)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.input_2_4
 (36 8)  (510 168)  (510 168)  LC_4 Logic Functioning bit
 (39 8)  (513 168)  (513 168)  LC_4 Logic Functioning bit
 (41 8)  (515 168)  (515 168)  LC_4 Logic Functioning bit
 (42 8)  (516 168)  (516 168)  LC_4 Logic Functioning bit
 (44 8)  (518 168)  (518 168)  LC_4 Logic Functioning bit
 (45 8)  (519 168)  (519 168)  LC_4 Logic Functioning bit
 (18 9)  (492 169)  (492 169)  routing T_9_10.bnl_op_1 <X> T_9_10.lc_trk_g2_1
 (21 9)  (495 169)  (495 169)  routing T_9_10.bnl_op_3 <X> T_9_10.lc_trk_g2_3
 (22 9)  (496 169)  (496 169)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (499 169)  (499 169)  routing T_9_10.bnl_op_2 <X> T_9_10.lc_trk_g2_2
 (32 9)  (506 169)  (506 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (507 169)  (507 169)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.input_2_4
 (36 9)  (510 169)  (510 169)  LC_4 Logic Functioning bit
 (39 9)  (513 169)  (513 169)  LC_4 Logic Functioning bit
 (41 9)  (515 169)  (515 169)  LC_4 Logic Functioning bit
 (42 9)  (516 169)  (516 169)  LC_4 Logic Functioning bit
 (46 9)  (520 169)  (520 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (525 169)  (525 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (478 170)  (478 170)  routing T_9_10.sp4_v_b_6 <X> T_9_10.sp4_v_t_43
 (5 10)  (479 170)  (479 170)  routing T_9_10.sp4_v_t_43 <X> T_9_10.sp4_h_l_43
 (13 10)  (487 170)  (487 170)  routing T_9_10.sp4_v_b_8 <X> T_9_10.sp4_v_t_45
 (14 10)  (488 170)  (488 170)  routing T_9_10.bnl_op_4 <X> T_9_10.lc_trk_g2_4
 (17 10)  (491 170)  (491 170)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (492 170)  (492 170)  routing T_9_10.bnl_op_5 <X> T_9_10.lc_trk_g2_5
 (21 10)  (495 170)  (495 170)  routing T_9_10.bnl_op_7 <X> T_9_10.lc_trk_g2_7
 (22 10)  (496 170)  (496 170)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (499 170)  (499 170)  routing T_9_10.bnl_op_6 <X> T_9_10.lc_trk_g2_6
 (28 10)  (502 170)  (502 170)  routing T_9_10.lc_trk_g2_6 <X> T_9_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 170)  (503 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 170)  (504 170)  routing T_9_10.lc_trk_g2_6 <X> T_9_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 170)  (506 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (509 170)  (509 170)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.input_2_5
 (36 10)  (510 170)  (510 170)  LC_5 Logic Functioning bit
 (39 10)  (513 170)  (513 170)  LC_5 Logic Functioning bit
 (41 10)  (515 170)  (515 170)  LC_5 Logic Functioning bit
 (42 10)  (516 170)  (516 170)  LC_5 Logic Functioning bit
 (44 10)  (518 170)  (518 170)  LC_5 Logic Functioning bit
 (45 10)  (519 170)  (519 170)  LC_5 Logic Functioning bit
 (6 11)  (480 171)  (480 171)  routing T_9_10.sp4_v_t_43 <X> T_9_10.sp4_h_l_43
 (14 11)  (488 171)  (488 171)  routing T_9_10.bnl_op_4 <X> T_9_10.lc_trk_g2_4
 (17 11)  (491 171)  (491 171)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (492 171)  (492 171)  routing T_9_10.bnl_op_5 <X> T_9_10.lc_trk_g2_5
 (21 11)  (495 171)  (495 171)  routing T_9_10.bnl_op_7 <X> T_9_10.lc_trk_g2_7
 (22 11)  (496 171)  (496 171)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (499 171)  (499 171)  routing T_9_10.bnl_op_6 <X> T_9_10.lc_trk_g2_6
 (30 11)  (504 171)  (504 171)  routing T_9_10.lc_trk_g2_6 <X> T_9_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (506 171)  (506 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (507 171)  (507 171)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.input_2_5
 (36 11)  (510 171)  (510 171)  LC_5 Logic Functioning bit
 (39 11)  (513 171)  (513 171)  LC_5 Logic Functioning bit
 (41 11)  (515 171)  (515 171)  LC_5 Logic Functioning bit
 (42 11)  (516 171)  (516 171)  LC_5 Logic Functioning bit
 (46 11)  (520 171)  (520 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (521 171)  (521 171)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (12 12)  (486 172)  (486 172)  routing T_9_10.sp4_v_b_11 <X> T_9_10.sp4_h_r_11
 (21 12)  (495 172)  (495 172)  routing T_9_10.sp4_h_r_35 <X> T_9_10.lc_trk_g3_3
 (22 12)  (496 172)  (496 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (497 172)  (497 172)  routing T_9_10.sp4_h_r_35 <X> T_9_10.lc_trk_g3_3
 (24 12)  (498 172)  (498 172)  routing T_9_10.sp4_h_r_35 <X> T_9_10.lc_trk_g3_3
 (28 12)  (502 172)  (502 172)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 172)  (503 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 172)  (504 172)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 172)  (506 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (509 172)  (509 172)  routing T_9_10.lc_trk_g2_6 <X> T_9_10.input_2_6
 (36 12)  (510 172)  (510 172)  LC_6 Logic Functioning bit
 (39 12)  (513 172)  (513 172)  LC_6 Logic Functioning bit
 (41 12)  (515 172)  (515 172)  LC_6 Logic Functioning bit
 (42 12)  (516 172)  (516 172)  LC_6 Logic Functioning bit
 (44 12)  (518 172)  (518 172)  LC_6 Logic Functioning bit
 (45 12)  (519 172)  (519 172)  LC_6 Logic Functioning bit
 (47 12)  (521 172)  (521 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (11 13)  (485 173)  (485 173)  routing T_9_10.sp4_v_b_11 <X> T_9_10.sp4_h_r_11
 (30 13)  (504 173)  (504 173)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (506 173)  (506 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (507 173)  (507 173)  routing T_9_10.lc_trk_g2_6 <X> T_9_10.input_2_6
 (35 13)  (509 173)  (509 173)  routing T_9_10.lc_trk_g2_6 <X> T_9_10.input_2_6
 (36 13)  (510 173)  (510 173)  LC_6 Logic Functioning bit
 (39 13)  (513 173)  (513 173)  LC_6 Logic Functioning bit
 (41 13)  (515 173)  (515 173)  LC_6 Logic Functioning bit
 (42 13)  (516 173)  (516 173)  LC_6 Logic Functioning bit
 (0 14)  (474 174)  (474 174)  routing T_9_10.glb_netwk_6 <X> T_9_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 174)  (475 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (503 174)  (503 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 174)  (506 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (509 174)  (509 174)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.input_2_7
 (36 14)  (510 174)  (510 174)  LC_7 Logic Functioning bit
 (39 14)  (513 174)  (513 174)  LC_7 Logic Functioning bit
 (41 14)  (515 174)  (515 174)  LC_7 Logic Functioning bit
 (42 14)  (516 174)  (516 174)  LC_7 Logic Functioning bit
 (44 14)  (518 174)  (518 174)  LC_7 Logic Functioning bit
 (45 14)  (519 174)  (519 174)  LC_7 Logic Functioning bit
 (47 14)  (521 174)  (521 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (474 175)  (474 175)  routing T_9_10.glb_netwk_6 <X> T_9_10.wire_logic_cluster/lc_7/s_r
 (4 15)  (478 175)  (478 175)  routing T_9_10.sp4_v_b_4 <X> T_9_10.sp4_h_l_44
 (32 15)  (506 175)  (506 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (507 175)  (507 175)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.input_2_7
 (35 15)  (509 175)  (509 175)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.input_2_7
 (36 15)  (510 175)  (510 175)  LC_7 Logic Functioning bit
 (39 15)  (513 175)  (513 175)  LC_7 Logic Functioning bit
 (41 15)  (515 175)  (515 175)  LC_7 Logic Functioning bit
 (42 15)  (516 175)  (516 175)  LC_7 Logic Functioning bit


LogicTile_10_10

 (22 0)  (550 160)  (550 160)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (552 160)  (552 160)  routing T_10_10.top_op_3 <X> T_10_10.lc_trk_g0_3
 (25 0)  (553 160)  (553 160)  routing T_10_10.wire_logic_cluster/lc_2/out <X> T_10_10.lc_trk_g0_2
 (21 1)  (549 161)  (549 161)  routing T_10_10.top_op_3 <X> T_10_10.lc_trk_g0_3
 (22 1)  (550 161)  (550 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (528 162)  (528 162)  routing T_10_10.glb_netwk_7 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (1 2)  (529 162)  (529 162)  routing T_10_10.glb_netwk_7 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 2)  (530 162)  (530 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (540 162)  (540 162)  routing T_10_10.sp4_v_b_2 <X> T_10_10.sp4_h_l_39
 (14 2)  (542 162)  (542 162)  routing T_10_10.sp4_v_b_4 <X> T_10_10.lc_trk_g0_4
 (17 2)  (545 162)  (545 162)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (546 162)  (546 162)  routing T_10_10.wire_logic_cluster/lc_5/out <X> T_10_10.lc_trk_g0_5
 (21 2)  (549 162)  (549 162)  routing T_10_10.wire_logic_cluster/lc_7/out <X> T_10_10.lc_trk_g0_7
 (22 2)  (550 162)  (550 162)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (0 3)  (528 163)  (528 163)  routing T_10_10.glb_netwk_7 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (9 3)  (537 163)  (537 163)  routing T_10_10.sp4_v_b_5 <X> T_10_10.sp4_v_t_36
 (10 3)  (538 163)  (538 163)  routing T_10_10.sp4_v_b_5 <X> T_10_10.sp4_v_t_36
 (16 3)  (544 163)  (544 163)  routing T_10_10.sp4_v_b_4 <X> T_10_10.lc_trk_g0_4
 (17 3)  (545 163)  (545 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (28 4)  (556 164)  (556 164)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 164)  (557 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 164)  (558 164)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (559 164)  (559 164)  routing T_10_10.lc_trk_g1_4 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 164)  (560 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (562 164)  (562 164)  routing T_10_10.lc_trk_g1_4 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 164)  (564 164)  LC_2 Logic Functioning bit
 (37 4)  (565 164)  (565 164)  LC_2 Logic Functioning bit
 (42 4)  (570 164)  (570 164)  LC_2 Logic Functioning bit
 (43 4)  (571 164)  (571 164)  LC_2 Logic Functioning bit
 (45 4)  (573 164)  (573 164)  LC_2 Logic Functioning bit
 (47 4)  (575 164)  (575 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (532 165)  (532 165)  routing T_10_10.sp4_h_l_42 <X> T_10_10.sp4_h_r_3
 (6 5)  (534 165)  (534 165)  routing T_10_10.sp4_h_l_42 <X> T_10_10.sp4_h_r_3
 (22 5)  (550 165)  (550 165)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (552 165)  (552 165)  routing T_10_10.bot_op_2 <X> T_10_10.lc_trk_g1_2
 (28 5)  (556 165)  (556 165)  routing T_10_10.lc_trk_g2_0 <X> T_10_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 165)  (557 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (560 165)  (560 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (563 165)  (563 165)  routing T_10_10.lc_trk_g0_2 <X> T_10_10.input_2_2
 (36 5)  (564 165)  (564 165)  LC_2 Logic Functioning bit
 (37 5)  (565 165)  (565 165)  LC_2 Logic Functioning bit
 (38 5)  (566 165)  (566 165)  LC_2 Logic Functioning bit
 (42 5)  (570 165)  (570 165)  LC_2 Logic Functioning bit
 (14 6)  (542 166)  (542 166)  routing T_10_10.sp4_v_b_4 <X> T_10_10.lc_trk_g1_4
 (26 6)  (554 166)  (554 166)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (557 166)  (557 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 166)  (558 166)  routing T_10_10.lc_trk_g0_4 <X> T_10_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (560 166)  (560 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (561 166)  (561 166)  routing T_10_10.lc_trk_g2_0 <X> T_10_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (564 166)  (564 166)  LC_3 Logic Functioning bit
 (37 6)  (565 166)  (565 166)  LC_3 Logic Functioning bit
 (41 6)  (569 166)  (569 166)  LC_3 Logic Functioning bit
 (42 6)  (570 166)  (570 166)  LC_3 Logic Functioning bit
 (43 6)  (571 166)  (571 166)  LC_3 Logic Functioning bit
 (45 6)  (573 166)  (573 166)  LC_3 Logic Functioning bit
 (16 7)  (544 167)  (544 167)  routing T_10_10.sp4_v_b_4 <X> T_10_10.lc_trk_g1_4
 (17 7)  (545 167)  (545 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (26 7)  (554 167)  (554 167)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (556 167)  (556 167)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 167)  (557 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (560 167)  (560 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (561 167)  (561 167)  routing T_10_10.lc_trk_g2_3 <X> T_10_10.input_2_3
 (35 7)  (563 167)  (563 167)  routing T_10_10.lc_trk_g2_3 <X> T_10_10.input_2_3
 (36 7)  (564 167)  (564 167)  LC_3 Logic Functioning bit
 (37 7)  (565 167)  (565 167)  LC_3 Logic Functioning bit
 (43 7)  (571 167)  (571 167)  LC_3 Logic Functioning bit
 (47 7)  (575 167)  (575 167)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (21 8)  (549 168)  (549 168)  routing T_10_10.wire_logic_cluster/lc_3/out <X> T_10_10.lc_trk_g2_3
 (22 8)  (550 168)  (550 168)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (17 9)  (545 169)  (545 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (16 10)  (544 170)  (544 170)  routing T_10_10.sp4_v_b_37 <X> T_10_10.lc_trk_g2_5
 (17 10)  (545 170)  (545 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (546 170)  (546 170)  routing T_10_10.sp4_v_b_37 <X> T_10_10.lc_trk_g2_5
 (22 10)  (550 170)  (550 170)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (552 170)  (552 170)  routing T_10_10.tnr_op_7 <X> T_10_10.lc_trk_g2_7
 (29 10)  (557 170)  (557 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 170)  (558 170)  routing T_10_10.lc_trk_g0_4 <X> T_10_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (560 170)  (560 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 170)  (561 170)  routing T_10_10.lc_trk_g2_0 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (563 170)  (563 170)  routing T_10_10.lc_trk_g0_5 <X> T_10_10.input_2_5
 (36 10)  (564 170)  (564 170)  LC_5 Logic Functioning bit
 (37 10)  (565 170)  (565 170)  LC_5 Logic Functioning bit
 (41 10)  (569 170)  (569 170)  LC_5 Logic Functioning bit
 (42 10)  (570 170)  (570 170)  LC_5 Logic Functioning bit
 (43 10)  (571 170)  (571 170)  LC_5 Logic Functioning bit
 (45 10)  (573 170)  (573 170)  LC_5 Logic Functioning bit
 (18 11)  (546 171)  (546 171)  routing T_10_10.sp4_v_b_37 <X> T_10_10.lc_trk_g2_5
 (26 11)  (554 171)  (554 171)  routing T_10_10.lc_trk_g1_2 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (555 171)  (555 171)  routing T_10_10.lc_trk_g1_2 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 171)  (557 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (560 171)  (560 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (564 171)  (564 171)  LC_5 Logic Functioning bit
 (37 11)  (565 171)  (565 171)  LC_5 Logic Functioning bit
 (43 11)  (571 171)  (571 171)  LC_5 Logic Functioning bit
 (48 11)  (576 171)  (576 171)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (539 172)  (539 172)  routing T_10_10.sp4_h_l_40 <X> T_10_10.sp4_v_b_11
 (13 12)  (541 172)  (541 172)  routing T_10_10.sp4_h_l_40 <X> T_10_10.sp4_v_b_11
 (12 13)  (540 173)  (540 173)  routing T_10_10.sp4_h_l_40 <X> T_10_10.sp4_v_b_11
 (0 14)  (528 174)  (528 174)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 174)  (529 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (543 174)  (543 174)  routing T_10_10.sp4_h_l_24 <X> T_10_10.lc_trk_g3_5
 (16 14)  (544 174)  (544 174)  routing T_10_10.sp4_h_l_24 <X> T_10_10.lc_trk_g3_5
 (17 14)  (545 174)  (545 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (546 174)  (546 174)  routing T_10_10.sp4_h_l_24 <X> T_10_10.lc_trk_g3_5
 (29 14)  (557 174)  (557 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (558 174)  (558 174)  routing T_10_10.lc_trk_g0_4 <X> T_10_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (560 174)  (560 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 174)  (561 174)  routing T_10_10.lc_trk_g2_0 <X> T_10_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (563 174)  (563 174)  routing T_10_10.lc_trk_g0_7 <X> T_10_10.input_2_7
 (36 14)  (564 174)  (564 174)  LC_7 Logic Functioning bit
 (37 14)  (565 174)  (565 174)  LC_7 Logic Functioning bit
 (41 14)  (569 174)  (569 174)  LC_7 Logic Functioning bit
 (42 14)  (570 174)  (570 174)  LC_7 Logic Functioning bit
 (43 14)  (571 174)  (571 174)  LC_7 Logic Functioning bit
 (45 14)  (573 174)  (573 174)  LC_7 Logic Functioning bit
 (51 14)  (579 174)  (579 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (528 175)  (528 175)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (529 175)  (529 175)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (26 15)  (554 175)  (554 175)  routing T_10_10.lc_trk_g0_3 <X> T_10_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 175)  (557 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (560 175)  (560 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (563 175)  (563 175)  routing T_10_10.lc_trk_g0_7 <X> T_10_10.input_2_7
 (36 15)  (564 175)  (564 175)  LC_7 Logic Functioning bit
 (37 15)  (565 175)  (565 175)  LC_7 Logic Functioning bit
 (43 15)  (571 175)  (571 175)  LC_7 Logic Functioning bit


LogicTile_11_10

 (26 0)  (608 160)  (608 160)  routing T_11_10.lc_trk_g0_4 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (611 160)  (611 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (612 160)  (612 160)  routing T_11_10.lc_trk_g0_5 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (614 160)  (614 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (616 160)  (616 160)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 160)  (618 160)  LC_0 Logic Functioning bit
 (38 0)  (620 160)  (620 160)  LC_0 Logic Functioning bit
 (29 1)  (611 161)  (611 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (613 161)  (613 161)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (51 1)  (633 161)  (633 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (5 2)  (587 162)  (587 162)  routing T_11_10.sp4_v_b_0 <X> T_11_10.sp4_h_l_37
 (15 2)  (597 162)  (597 162)  routing T_11_10.top_op_5 <X> T_11_10.lc_trk_g0_5
 (17 2)  (599 162)  (599 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (609 162)  (609 162)  routing T_11_10.lc_trk_g1_7 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 162)  (611 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (612 162)  (612 162)  routing T_11_10.lc_trk_g1_7 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (614 162)  (614 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (616 162)  (616 162)  routing T_11_10.lc_trk_g1_1 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (618 162)  (618 162)  LC_1 Logic Functioning bit
 (41 2)  (623 162)  (623 162)  LC_1 Logic Functioning bit
 (43 2)  (625 162)  (625 162)  LC_1 Logic Functioning bit
 (50 2)  (632 162)  (632 162)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (596 163)  (596 163)  routing T_11_10.top_op_4 <X> T_11_10.lc_trk_g0_4
 (15 3)  (597 163)  (597 163)  routing T_11_10.top_op_4 <X> T_11_10.lc_trk_g0_4
 (17 3)  (599 163)  (599 163)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (600 163)  (600 163)  routing T_11_10.top_op_5 <X> T_11_10.lc_trk_g0_5
 (30 3)  (612 163)  (612 163)  routing T_11_10.lc_trk_g1_7 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (618 163)  (618 163)  LC_1 Logic Functioning bit
 (41 3)  (623 163)  (623 163)  LC_1 Logic Functioning bit
 (43 3)  (625 163)  (625 163)  LC_1 Logic Functioning bit
 (15 4)  (597 164)  (597 164)  routing T_11_10.bot_op_1 <X> T_11_10.lc_trk_g1_1
 (17 4)  (599 164)  (599 164)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 5)  (604 165)  (604 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (606 165)  (606 165)  routing T_11_10.top_op_2 <X> T_11_10.lc_trk_g1_2
 (25 5)  (607 165)  (607 165)  routing T_11_10.top_op_2 <X> T_11_10.lc_trk_g1_2
 (22 6)  (604 166)  (604 166)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (606 166)  (606 166)  routing T_11_10.bot_op_7 <X> T_11_10.lc_trk_g1_7
 (6 10)  (588 170)  (588 170)  routing T_11_10.sp4_h_l_36 <X> T_11_10.sp4_v_t_43
 (13 15)  (595 175)  (595 175)  routing T_11_10.sp4_v_b_6 <X> T_11_10.sp4_h_l_46


LogicTile_12_10

 (28 0)  (664 160)  (664 160)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 160)  (665 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (666 160)  (666 160)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (44 0)  (680 160)  (680 160)  LC_0 Logic Functioning bit
 (30 1)  (666 161)  (666 161)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (50 1)  (686 161)  (686 161)  Carry_In_Mux bit 

 (6 2)  (642 162)  (642 162)  routing T_12_10.sp4_h_l_42 <X> T_12_10.sp4_v_t_37
 (16 2)  (652 162)  (652 162)  routing T_12_10.sp12_h_r_13 <X> T_12_10.lc_trk_g0_5
 (17 2)  (653 162)  (653 162)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (663 162)  (663 162)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (664 162)  (664 162)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 162)  (665 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (668 162)  (668 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (672 162)  (672 162)  LC_1 Logic Functioning bit
 (37 2)  (673 162)  (673 162)  LC_1 Logic Functioning bit
 (38 2)  (674 162)  (674 162)  LC_1 Logic Functioning bit
 (39 2)  (675 162)  (675 162)  LC_1 Logic Functioning bit
 (44 2)  (680 162)  (680 162)  LC_1 Logic Functioning bit
 (22 3)  (658 163)  (658 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (659 163)  (659 163)  routing T_12_10.sp4_v_b_22 <X> T_12_10.lc_trk_g0_6
 (24 3)  (660 163)  (660 163)  routing T_12_10.sp4_v_b_22 <X> T_12_10.lc_trk_g0_6
 (36 3)  (672 163)  (672 163)  LC_1 Logic Functioning bit
 (37 3)  (673 163)  (673 163)  LC_1 Logic Functioning bit
 (38 3)  (674 163)  (674 163)  LC_1 Logic Functioning bit
 (39 3)  (675 163)  (675 163)  LC_1 Logic Functioning bit
 (22 4)  (658 164)  (658 164)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (659 164)  (659 164)  routing T_12_10.sp12_h_r_11 <X> T_12_10.lc_trk_g1_3
 (28 4)  (664 164)  (664 164)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 164)  (665 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (668 164)  (668 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (672 164)  (672 164)  LC_2 Logic Functioning bit
 (37 4)  (673 164)  (673 164)  LC_2 Logic Functioning bit
 (38 4)  (674 164)  (674 164)  LC_2 Logic Functioning bit
 (39 4)  (675 164)  (675 164)  LC_2 Logic Functioning bit
 (44 4)  (680 164)  (680 164)  LC_2 Logic Functioning bit
 (30 5)  (666 165)  (666 165)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (672 165)  (672 165)  LC_2 Logic Functioning bit
 (37 5)  (673 165)  (673 165)  LC_2 Logic Functioning bit
 (38 5)  (674 165)  (674 165)  LC_2 Logic Functioning bit
 (39 5)  (675 165)  (675 165)  LC_2 Logic Functioning bit
 (11 6)  (647 166)  (647 166)  routing T_12_10.sp4_h_r_11 <X> T_12_10.sp4_v_t_40
 (13 6)  (649 166)  (649 166)  routing T_12_10.sp4_h_r_11 <X> T_12_10.sp4_v_t_40
 (27 6)  (663 166)  (663 166)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (664 166)  (664 166)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 166)  (665 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (666 166)  (666 166)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (668 166)  (668 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (672 166)  (672 166)  LC_3 Logic Functioning bit
 (37 6)  (673 166)  (673 166)  LC_3 Logic Functioning bit
 (38 6)  (674 166)  (674 166)  LC_3 Logic Functioning bit
 (39 6)  (675 166)  (675 166)  LC_3 Logic Functioning bit
 (44 6)  (680 166)  (680 166)  LC_3 Logic Functioning bit
 (12 7)  (648 167)  (648 167)  routing T_12_10.sp4_h_r_11 <X> T_12_10.sp4_v_t_40
 (36 7)  (672 167)  (672 167)  LC_3 Logic Functioning bit
 (37 7)  (673 167)  (673 167)  LC_3 Logic Functioning bit
 (38 7)  (674 167)  (674 167)  LC_3 Logic Functioning bit
 (39 7)  (675 167)  (675 167)  LC_3 Logic Functioning bit
 (51 7)  (687 167)  (687 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (657 168)  (657 168)  routing T_12_10.sp4_h_r_43 <X> T_12_10.lc_trk_g2_3
 (22 8)  (658 168)  (658 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (659 168)  (659 168)  routing T_12_10.sp4_h_r_43 <X> T_12_10.lc_trk_g2_3
 (24 8)  (660 168)  (660 168)  routing T_12_10.sp4_h_r_43 <X> T_12_10.lc_trk_g2_3
 (32 8)  (668 168)  (668 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (671 168)  (671 168)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.input_2_4
 (36 8)  (672 168)  (672 168)  LC_4 Logic Functioning bit
 (37 8)  (673 168)  (673 168)  LC_4 Logic Functioning bit
 (38 8)  (674 168)  (674 168)  LC_4 Logic Functioning bit
 (39 8)  (675 168)  (675 168)  LC_4 Logic Functioning bit
 (44 8)  (680 168)  (680 168)  LC_4 Logic Functioning bit
 (46 8)  (682 168)  (682 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (657 169)  (657 169)  routing T_12_10.sp4_h_r_43 <X> T_12_10.lc_trk_g2_3
 (32 9)  (668 169)  (668 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (669 169)  (669 169)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.input_2_4
 (34 9)  (670 169)  (670 169)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.input_2_4
 (35 9)  (671 169)  (671 169)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.input_2_4
 (36 9)  (672 169)  (672 169)  LC_4 Logic Functioning bit
 (37 9)  (673 169)  (673 169)  LC_4 Logic Functioning bit
 (38 9)  (674 169)  (674 169)  LC_4 Logic Functioning bit
 (39 9)  (675 169)  (675 169)  LC_4 Logic Functioning bit
 (21 10)  (657 170)  (657 170)  routing T_12_10.sp4_h_r_39 <X> T_12_10.lc_trk_g2_7
 (22 10)  (658 170)  (658 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (659 170)  (659 170)  routing T_12_10.sp4_h_r_39 <X> T_12_10.lc_trk_g2_7
 (24 10)  (660 170)  (660 170)  routing T_12_10.sp4_h_r_39 <X> T_12_10.lc_trk_g2_7
 (27 10)  (663 170)  (663 170)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (665 170)  (665 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (668 170)  (668 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (672 170)  (672 170)  LC_5 Logic Functioning bit
 (37 10)  (673 170)  (673 170)  LC_5 Logic Functioning bit
 (38 10)  (674 170)  (674 170)  LC_5 Logic Functioning bit
 (39 10)  (675 170)  (675 170)  LC_5 Logic Functioning bit
 (44 10)  (680 170)  (680 170)  LC_5 Logic Functioning bit
 (12 11)  (648 171)  (648 171)  routing T_12_10.sp4_h_l_45 <X> T_12_10.sp4_v_t_45
 (30 11)  (666 171)  (666 171)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (36 11)  (672 171)  (672 171)  LC_5 Logic Functioning bit
 (37 11)  (673 171)  (673 171)  LC_5 Logic Functioning bit
 (38 11)  (674 171)  (674 171)  LC_5 Logic Functioning bit
 (39 11)  (675 171)  (675 171)  LC_5 Logic Functioning bit
 (15 12)  (651 172)  (651 172)  routing T_12_10.sp4_h_r_41 <X> T_12_10.lc_trk_g3_1
 (16 12)  (652 172)  (652 172)  routing T_12_10.sp4_h_r_41 <X> T_12_10.lc_trk_g3_1
 (17 12)  (653 172)  (653 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (654 172)  (654 172)  routing T_12_10.sp4_h_r_41 <X> T_12_10.lc_trk_g3_1
 (29 12)  (665 172)  (665 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (666 172)  (666 172)  routing T_12_10.lc_trk_g0_5 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (668 172)  (668 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (672 172)  (672 172)  LC_6 Logic Functioning bit
 (37 12)  (673 172)  (673 172)  LC_6 Logic Functioning bit
 (38 12)  (674 172)  (674 172)  LC_6 Logic Functioning bit
 (39 12)  (675 172)  (675 172)  LC_6 Logic Functioning bit
 (44 12)  (680 172)  (680 172)  LC_6 Logic Functioning bit
 (15 13)  (651 173)  (651 173)  routing T_12_10.sp4_v_t_29 <X> T_12_10.lc_trk_g3_0
 (16 13)  (652 173)  (652 173)  routing T_12_10.sp4_v_t_29 <X> T_12_10.lc_trk_g3_0
 (17 13)  (653 173)  (653 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (654 173)  (654 173)  routing T_12_10.sp4_h_r_41 <X> T_12_10.lc_trk_g3_1
 (36 13)  (672 173)  (672 173)  LC_6 Logic Functioning bit
 (37 13)  (673 173)  (673 173)  LC_6 Logic Functioning bit
 (38 13)  (674 173)  (674 173)  LC_6 Logic Functioning bit
 (39 13)  (675 173)  (675 173)  LC_6 Logic Functioning bit
 (15 14)  (651 174)  (651 174)  routing T_12_10.sp4_h_r_45 <X> T_12_10.lc_trk_g3_5
 (16 14)  (652 174)  (652 174)  routing T_12_10.sp4_h_r_45 <X> T_12_10.lc_trk_g3_5
 (17 14)  (653 174)  (653 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (654 174)  (654 174)  routing T_12_10.sp4_h_r_45 <X> T_12_10.lc_trk_g3_5
 (21 14)  (657 174)  (657 174)  routing T_12_10.sp4_h_l_34 <X> T_12_10.lc_trk_g3_7
 (22 14)  (658 174)  (658 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (659 174)  (659 174)  routing T_12_10.sp4_h_l_34 <X> T_12_10.lc_trk_g3_7
 (24 14)  (660 174)  (660 174)  routing T_12_10.sp4_h_l_34 <X> T_12_10.lc_trk_g3_7
 (29 14)  (665 174)  (665 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (666 174)  (666 174)  routing T_12_10.lc_trk_g0_6 <X> T_12_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (668 174)  (668 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (672 174)  (672 174)  LC_7 Logic Functioning bit
 (37 14)  (673 174)  (673 174)  LC_7 Logic Functioning bit
 (38 14)  (674 174)  (674 174)  LC_7 Logic Functioning bit
 (39 14)  (675 174)  (675 174)  LC_7 Logic Functioning bit
 (44 14)  (680 174)  (680 174)  LC_7 Logic Functioning bit
 (18 15)  (654 175)  (654 175)  routing T_12_10.sp4_h_r_45 <X> T_12_10.lc_trk_g3_5
 (21 15)  (657 175)  (657 175)  routing T_12_10.sp4_h_l_34 <X> T_12_10.lc_trk_g3_7
 (30 15)  (666 175)  (666 175)  routing T_12_10.lc_trk_g0_6 <X> T_12_10.wire_logic_cluster/lc_7/in_1
 (32 15)  (668 175)  (668 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (669 175)  (669 175)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.input_2_7
 (34 15)  (670 175)  (670 175)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.input_2_7
 (36 15)  (672 175)  (672 175)  LC_7 Logic Functioning bit
 (37 15)  (673 175)  (673 175)  LC_7 Logic Functioning bit
 (38 15)  (674 175)  (674 175)  LC_7 Logic Functioning bit
 (39 15)  (675 175)  (675 175)  LC_7 Logic Functioning bit
 (53 15)  (689 175)  (689 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_10

 (4 0)  (698 160)  (698 160)  routing T_13_10.sp4_h_l_43 <X> T_13_10.sp4_v_b_0
 (6 0)  (700 160)  (700 160)  routing T_13_10.sp4_h_l_43 <X> T_13_10.sp4_v_b_0
 (14 0)  (708 160)  (708 160)  routing T_13_10.sp4_v_b_0 <X> T_13_10.lc_trk_g0_0
 (17 0)  (711 160)  (711 160)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (712 160)  (712 160)  routing T_13_10.wire_logic_cluster/lc_1/out <X> T_13_10.lc_trk_g0_1
 (21 0)  (715 160)  (715 160)  routing T_13_10.wire_logic_cluster/lc_3/out <X> T_13_10.lc_trk_g0_3
 (22 0)  (716 160)  (716 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (719 160)  (719 160)  routing T_13_10.sp4_v_b_10 <X> T_13_10.lc_trk_g0_2
 (4 1)  (698 161)  (698 161)  routing T_13_10.sp4_h_l_41 <X> T_13_10.sp4_h_r_0
 (5 1)  (699 161)  (699 161)  routing T_13_10.sp4_h_l_43 <X> T_13_10.sp4_v_b_0
 (6 1)  (700 161)  (700 161)  routing T_13_10.sp4_h_l_41 <X> T_13_10.sp4_h_r_0
 (16 1)  (710 161)  (710 161)  routing T_13_10.sp4_v_b_0 <X> T_13_10.lc_trk_g0_0
 (17 1)  (711 161)  (711 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (716 161)  (716 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (717 161)  (717 161)  routing T_13_10.sp4_v_b_10 <X> T_13_10.lc_trk_g0_2
 (25 1)  (719 161)  (719 161)  routing T_13_10.sp4_v_b_10 <X> T_13_10.lc_trk_g0_2
 (0 2)  (694 162)  (694 162)  routing T_13_10.glb_netwk_7 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (1 2)  (695 162)  (695 162)  routing T_13_10.glb_netwk_7 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (696 162)  (696 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (709 162)  (709 162)  routing T_13_10.lft_op_5 <X> T_13_10.lc_trk_g0_5
 (17 2)  (711 162)  (711 162)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (712 162)  (712 162)  routing T_13_10.lft_op_5 <X> T_13_10.lc_trk_g0_5
 (27 2)  (721 162)  (721 162)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (722 162)  (722 162)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 162)  (723 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 162)  (724 162)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (725 162)  (725 162)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 162)  (726 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 162)  (727 162)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (45 2)  (739 162)  (739 162)  LC_1 Logic Functioning bit
 (51 2)  (745 162)  (745 162)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (694 163)  (694 163)  routing T_13_10.glb_netwk_7 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (16 3)  (710 163)  (710 163)  routing T_13_10.sp12_h_r_12 <X> T_13_10.lc_trk_g0_4
 (17 3)  (711 163)  (711 163)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (716 163)  (716 163)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (717 163)  (717 163)  routing T_13_10.sp12_h_r_14 <X> T_13_10.lc_trk_g0_6
 (29 3)  (723 163)  (723 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (724 163)  (724 163)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (725 163)  (725 163)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (41 3)  (735 163)  (735 163)  LC_1 Logic Functioning bit
 (43 3)  (737 163)  (737 163)  LC_1 Logic Functioning bit
 (48 3)  (742 163)  (742 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (709 164)  (709 164)  routing T_13_10.lft_op_1 <X> T_13_10.lc_trk_g1_1
 (17 4)  (711 164)  (711 164)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (712 164)  (712 164)  routing T_13_10.lft_op_1 <X> T_13_10.lc_trk_g1_1
 (25 4)  (719 164)  (719 164)  routing T_13_10.lft_op_2 <X> T_13_10.lc_trk_g1_2
 (26 4)  (720 164)  (720 164)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (721 164)  (721 164)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 164)  (723 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 164)  (724 164)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 164)  (726 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 164)  (727 164)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (728 164)  (728 164)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (38 4)  (732 164)  (732 164)  LC_2 Logic Functioning bit
 (39 4)  (733 164)  (733 164)  LC_2 Logic Functioning bit
 (45 4)  (739 164)  (739 164)  LC_2 Logic Functioning bit
 (52 4)  (746 164)  (746 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (708 165)  (708 165)  routing T_13_10.sp4_h_r_0 <X> T_13_10.lc_trk_g1_0
 (15 5)  (709 165)  (709 165)  routing T_13_10.sp4_h_r_0 <X> T_13_10.lc_trk_g1_0
 (16 5)  (710 165)  (710 165)  routing T_13_10.sp4_h_r_0 <X> T_13_10.lc_trk_g1_0
 (17 5)  (711 165)  (711 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (716 165)  (716 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (718 165)  (718 165)  routing T_13_10.lft_op_2 <X> T_13_10.lc_trk_g1_2
 (26 5)  (720 165)  (720 165)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 165)  (723 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 165)  (724 165)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (725 165)  (725 165)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (726 165)  (726 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (729 165)  (729 165)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.input_2_2
 (36 5)  (730 165)  (730 165)  LC_2 Logic Functioning bit
 (37 5)  (731 165)  (731 165)  LC_2 Logic Functioning bit
 (38 5)  (732 165)  (732 165)  LC_2 Logic Functioning bit
 (39 5)  (733 165)  (733 165)  LC_2 Logic Functioning bit
 (42 5)  (736 165)  (736 165)  LC_2 Logic Functioning bit
 (43 5)  (737 165)  (737 165)  LC_2 Logic Functioning bit
 (44 5)  (738 165)  (738 165)  LC_2 Logic Functioning bit
 (53 5)  (747 165)  (747 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (708 166)  (708 166)  routing T_13_10.wire_logic_cluster/lc_4/out <X> T_13_10.lc_trk_g1_4
 (25 6)  (719 166)  (719 166)  routing T_13_10.lft_op_6 <X> T_13_10.lc_trk_g1_6
 (29 6)  (723 166)  (723 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 166)  (726 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (42 6)  (736 166)  (736 166)  LC_3 Logic Functioning bit
 (43 6)  (737 166)  (737 166)  LC_3 Logic Functioning bit
 (45 6)  (739 166)  (739 166)  LC_3 Logic Functioning bit
 (46 6)  (740 166)  (740 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (10 7)  (704 167)  (704 167)  routing T_13_10.sp4_h_l_46 <X> T_13_10.sp4_v_t_41
 (17 7)  (711 167)  (711 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (716 167)  (716 167)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (718 167)  (718 167)  routing T_13_10.lft_op_6 <X> T_13_10.lc_trk_g1_6
 (26 7)  (720 167)  (720 167)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (721 167)  (721 167)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 167)  (723 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (725 167)  (725 167)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (726 167)  (726 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (729 167)  (729 167)  routing T_13_10.lc_trk_g0_3 <X> T_13_10.input_2_3
 (36 7)  (730 167)  (730 167)  LC_3 Logic Functioning bit
 (37 7)  (731 167)  (731 167)  LC_3 Logic Functioning bit
 (38 7)  (732 167)  (732 167)  LC_3 Logic Functioning bit
 (39 7)  (733 167)  (733 167)  LC_3 Logic Functioning bit
 (42 7)  (736 167)  (736 167)  LC_3 Logic Functioning bit
 (43 7)  (737 167)  (737 167)  LC_3 Logic Functioning bit
 (51 7)  (745 167)  (745 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (721 168)  (721 168)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 168)  (723 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (725 168)  (725 168)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 168)  (726 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (728 168)  (728 168)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.wire_logic_cluster/lc_4/in_3
 (38 8)  (732 168)  (732 168)  LC_4 Logic Functioning bit
 (39 8)  (733 168)  (733 168)  LC_4 Logic Functioning bit
 (45 8)  (739 168)  (739 168)  LC_4 Logic Functioning bit
 (27 9)  (721 169)  (721 169)  routing T_13_10.lc_trk_g1_1 <X> T_13_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 169)  (723 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (726 169)  (726 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (729 169)  (729 169)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.input_2_4
 (36 9)  (730 169)  (730 169)  LC_4 Logic Functioning bit
 (37 9)  (731 169)  (731 169)  LC_4 Logic Functioning bit
 (38 9)  (732 169)  (732 169)  LC_4 Logic Functioning bit
 (39 9)  (733 169)  (733 169)  LC_4 Logic Functioning bit
 (42 9)  (736 169)  (736 169)  LC_4 Logic Functioning bit
 (43 9)  (737 169)  (737 169)  LC_4 Logic Functioning bit
 (53 9)  (747 169)  (747 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 11)  (716 171)  (716 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (717 171)  (717 171)  routing T_13_10.sp12_v_t_21 <X> T_13_10.lc_trk_g2_6
 (25 11)  (719 171)  (719 171)  routing T_13_10.sp12_v_t_21 <X> T_13_10.lc_trk_g2_6
 (25 12)  (719 172)  (719 172)  routing T_13_10.wire_logic_cluster/lc_2/out <X> T_13_10.lc_trk_g3_2
 (26 12)  (720 172)  (720 172)  routing T_13_10.lc_trk_g0_4 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (29 12)  (723 172)  (723 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 172)  (724 172)  routing T_13_10.lc_trk_g0_5 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (725 172)  (725 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 172)  (726 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 172)  (727 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 172)  (728 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (38 12)  (732 172)  (732 172)  LC_6 Logic Functioning bit
 (39 12)  (733 172)  (733 172)  LC_6 Logic Functioning bit
 (45 12)  (739 172)  (739 172)  LC_6 Logic Functioning bit
 (22 13)  (716 173)  (716 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (723 173)  (723 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (725 173)  (725 173)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (726 173)  (726 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (729 173)  (729 173)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.input_2_6
 (36 13)  (730 173)  (730 173)  LC_6 Logic Functioning bit
 (37 13)  (731 173)  (731 173)  LC_6 Logic Functioning bit
 (38 13)  (732 173)  (732 173)  LC_6 Logic Functioning bit
 (39 13)  (733 173)  (733 173)  LC_6 Logic Functioning bit
 (42 13)  (736 173)  (736 173)  LC_6 Logic Functioning bit
 (43 13)  (737 173)  (737 173)  LC_6 Logic Functioning bit
 (44 13)  (738 173)  (738 173)  LC_6 Logic Functioning bit
 (53 13)  (747 173)  (747 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (694 174)  (694 174)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 174)  (695 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (715 174)  (715 174)  routing T_13_10.sp4_v_t_26 <X> T_13_10.lc_trk_g3_7
 (22 14)  (716 174)  (716 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (717 174)  (717 174)  routing T_13_10.sp4_v_t_26 <X> T_13_10.lc_trk_g3_7
 (25 14)  (719 174)  (719 174)  routing T_13_10.wire_logic_cluster/lc_6/out <X> T_13_10.lc_trk_g3_6
 (0 15)  (694 175)  (694 175)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (21 15)  (715 175)  (715 175)  routing T_13_10.sp4_v_t_26 <X> T_13_10.lc_trk_g3_7
 (22 15)  (716 175)  (716 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_10

 (25 0)  (773 160)  (773 160)  routing T_14_10.sp4_h_r_10 <X> T_14_10.lc_trk_g0_2
 (15 1)  (763 161)  (763 161)  routing T_14_10.sp4_v_t_5 <X> T_14_10.lc_trk_g0_0
 (16 1)  (764 161)  (764 161)  routing T_14_10.sp4_v_t_5 <X> T_14_10.lc_trk_g0_0
 (17 1)  (765 161)  (765 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (770 161)  (770 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (771 161)  (771 161)  routing T_14_10.sp4_h_r_10 <X> T_14_10.lc_trk_g0_2
 (24 1)  (772 161)  (772 161)  routing T_14_10.sp4_h_r_10 <X> T_14_10.lc_trk_g0_2
 (0 2)  (748 162)  (748 162)  routing T_14_10.glb_netwk_7 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (1 2)  (749 162)  (749 162)  routing T_14_10.glb_netwk_7 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (750 162)  (750 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (773 162)  (773 162)  routing T_14_10.sp4_h_r_14 <X> T_14_10.lc_trk_g0_6
 (26 2)  (774 162)  (774 162)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (776 162)  (776 162)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 162)  (777 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 162)  (778 162)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (779 162)  (779 162)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (780 162)  (780 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (789 162)  (789 162)  LC_1 Logic Functioning bit
 (43 2)  (791 162)  (791 162)  LC_1 Logic Functioning bit
 (46 2)  (794 162)  (794 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (748 163)  (748 163)  routing T_14_10.glb_netwk_7 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (5 3)  (753 163)  (753 163)  routing T_14_10.sp4_h_l_37 <X> T_14_10.sp4_v_t_37
 (22 3)  (770 163)  (770 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (771 163)  (771 163)  routing T_14_10.sp4_h_r_14 <X> T_14_10.lc_trk_g0_6
 (24 3)  (772 163)  (772 163)  routing T_14_10.sp4_h_r_14 <X> T_14_10.lc_trk_g0_6
 (27 3)  (775 163)  (775 163)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 163)  (777 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (778 163)  (778 163)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (779 163)  (779 163)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (784 163)  (784 163)  LC_1 Logic Functioning bit
 (37 3)  (785 163)  (785 163)  LC_1 Logic Functioning bit
 (38 3)  (786 163)  (786 163)  LC_1 Logic Functioning bit
 (39 3)  (787 163)  (787 163)  LC_1 Logic Functioning bit
 (40 3)  (788 163)  (788 163)  LC_1 Logic Functioning bit
 (42 3)  (790 163)  (790 163)  LC_1 Logic Functioning bit
 (53 3)  (801 163)  (801 163)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (763 164)  (763 164)  routing T_14_10.sp4_v_b_17 <X> T_14_10.lc_trk_g1_1
 (16 4)  (764 164)  (764 164)  routing T_14_10.sp4_v_b_17 <X> T_14_10.lc_trk_g1_1
 (17 4)  (765 164)  (765 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (773 164)  (773 164)  routing T_14_10.sp4_h_r_10 <X> T_14_10.lc_trk_g1_2
 (27 4)  (775 164)  (775 164)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (776 164)  (776 164)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 164)  (777 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 164)  (778 164)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (779 164)  (779 164)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 164)  (780 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 164)  (781 164)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (785 164)  (785 164)  LC_2 Logic Functioning bit
 (45 4)  (793 164)  (793 164)  LC_2 Logic Functioning bit
 (22 5)  (770 165)  (770 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (771 165)  (771 165)  routing T_14_10.sp4_h_r_10 <X> T_14_10.lc_trk_g1_2
 (24 5)  (772 165)  (772 165)  routing T_14_10.sp4_h_r_10 <X> T_14_10.lc_trk_g1_2
 (29 5)  (777 165)  (777 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 165)  (778 165)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (779 165)  (779 165)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (780 165)  (780 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (783 165)  (783 165)  routing T_14_10.lc_trk_g0_2 <X> T_14_10.input_2_2
 (36 5)  (784 165)  (784 165)  LC_2 Logic Functioning bit
 (38 5)  (786 165)  (786 165)  LC_2 Logic Functioning bit
 (41 5)  (789 165)  (789 165)  LC_2 Logic Functioning bit
 (48 5)  (796 165)  (796 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (761 166)  (761 166)  routing T_14_10.sp4_v_b_5 <X> T_14_10.sp4_v_t_40
 (5 7)  (753 167)  (753 167)  routing T_14_10.sp4_h_l_38 <X> T_14_10.sp4_v_t_38
 (14 7)  (762 167)  (762 167)  routing T_14_10.top_op_4 <X> T_14_10.lc_trk_g1_4
 (15 7)  (763 167)  (763 167)  routing T_14_10.top_op_4 <X> T_14_10.lc_trk_g1_4
 (17 7)  (765 167)  (765 167)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (15 8)  (763 168)  (763 168)  routing T_14_10.sp4_v_t_28 <X> T_14_10.lc_trk_g2_1
 (16 8)  (764 168)  (764 168)  routing T_14_10.sp4_v_t_28 <X> T_14_10.lc_trk_g2_1
 (17 8)  (765 168)  (765 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (770 168)  (770 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (771 168)  (771 168)  routing T_14_10.sp4_v_t_30 <X> T_14_10.lc_trk_g2_3
 (24 8)  (772 168)  (772 168)  routing T_14_10.sp4_v_t_30 <X> T_14_10.lc_trk_g2_3
 (25 8)  (773 168)  (773 168)  routing T_14_10.sp4_h_r_34 <X> T_14_10.lc_trk_g2_2
 (26 8)  (774 168)  (774 168)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_4/in_0
 (32 8)  (780 168)  (780 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 168)  (781 168)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (782 168)  (782 168)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (783 168)  (783 168)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.input_2_4
 (37 8)  (785 168)  (785 168)  LC_4 Logic Functioning bit
 (38 8)  (786 168)  (786 168)  LC_4 Logic Functioning bit
 (39 8)  (787 168)  (787 168)  LC_4 Logic Functioning bit
 (43 8)  (791 168)  (791 168)  LC_4 Logic Functioning bit
 (22 9)  (770 169)  (770 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (771 169)  (771 169)  routing T_14_10.sp4_h_r_34 <X> T_14_10.lc_trk_g2_2
 (24 9)  (772 169)  (772 169)  routing T_14_10.sp4_h_r_34 <X> T_14_10.lc_trk_g2_2
 (26 9)  (774 169)  (774 169)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 169)  (777 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (779 169)  (779 169)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (780 169)  (780 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (781 169)  (781 169)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.input_2_4
 (35 9)  (783 169)  (783 169)  routing T_14_10.lc_trk_g2_6 <X> T_14_10.input_2_4
 (36 9)  (784 169)  (784 169)  LC_4 Logic Functioning bit
 (38 9)  (786 169)  (786 169)  LC_4 Logic Functioning bit
 (39 9)  (787 169)  (787 169)  LC_4 Logic Functioning bit
 (42 9)  (790 169)  (790 169)  LC_4 Logic Functioning bit
 (51 9)  (799 169)  (799 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (770 170)  (770 170)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (772 170)  (772 170)  routing T_14_10.tnr_op_7 <X> T_14_10.lc_trk_g2_7
 (27 10)  (775 170)  (775 170)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (776 170)  (776 170)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 170)  (777 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 170)  (778 170)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 170)  (780 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 170)  (782 170)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (784 170)  (784 170)  LC_5 Logic Functioning bit
 (41 10)  (789 170)  (789 170)  LC_5 Logic Functioning bit
 (43 10)  (791 170)  (791 170)  LC_5 Logic Functioning bit
 (51 10)  (799 170)  (799 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (770 171)  (770 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (774 171)  (774 171)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (775 171)  (775 171)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (776 171)  (776 171)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 171)  (777 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (780 171)  (780 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (781 171)  (781 171)  routing T_14_10.lc_trk_g2_1 <X> T_14_10.input_2_5
 (36 11)  (784 171)  (784 171)  LC_5 Logic Functioning bit
 (25 12)  (773 172)  (773 172)  routing T_14_10.wire_logic_cluster/lc_2/out <X> T_14_10.lc_trk_g3_2
 (26 12)  (774 172)  (774 172)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (775 172)  (775 172)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 172)  (777 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 172)  (778 172)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (780 172)  (780 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 172)  (781 172)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (784 172)  (784 172)  LC_6 Logic Functioning bit
 (37 12)  (785 172)  (785 172)  LC_6 Logic Functioning bit
 (38 12)  (786 172)  (786 172)  LC_6 Logic Functioning bit
 (39 12)  (787 172)  (787 172)  LC_6 Logic Functioning bit
 (40 12)  (788 172)  (788 172)  LC_6 Logic Functioning bit
 (41 12)  (789 172)  (789 172)  LC_6 Logic Functioning bit
 (42 12)  (790 172)  (790 172)  LC_6 Logic Functioning bit
 (51 12)  (799 172)  (799 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (762 173)  (762 173)  routing T_14_10.sp4_r_v_b_40 <X> T_14_10.lc_trk_g3_0
 (17 13)  (765 173)  (765 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (770 173)  (770 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (775 173)  (775 173)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 173)  (776 173)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 173)  (777 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (779 173)  (779 173)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (780 173)  (780 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (782 173)  (782 173)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.input_2_6
 (36 13)  (784 173)  (784 173)  LC_6 Logic Functioning bit
 (37 13)  (785 173)  (785 173)  LC_6 Logic Functioning bit
 (38 13)  (786 173)  (786 173)  LC_6 Logic Functioning bit
 (41 13)  (789 173)  (789 173)  LC_6 Logic Functioning bit
 (43 13)  (791 173)  (791 173)  LC_6 Logic Functioning bit
 (0 14)  (748 174)  (748 174)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 174)  (749 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (765 174)  (765 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (29 14)  (777 174)  (777 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (780 174)  (780 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 174)  (781 174)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (785 174)  (785 174)  LC_7 Logic Functioning bit
 (39 14)  (787 174)  (787 174)  LC_7 Logic Functioning bit
 (45 14)  (793 174)  (793 174)  LC_7 Logic Functioning bit
 (47 14)  (795 174)  (795 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (748 175)  (748 175)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (770 175)  (770 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (771 175)  (771 175)  routing T_14_10.sp4_h_r_30 <X> T_14_10.lc_trk_g3_6
 (24 15)  (772 175)  (772 175)  routing T_14_10.sp4_h_r_30 <X> T_14_10.lc_trk_g3_6
 (25 15)  (773 175)  (773 175)  routing T_14_10.sp4_h_r_30 <X> T_14_10.lc_trk_g3_6
 (26 15)  (774 175)  (774 175)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (775 175)  (775 175)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 175)  (777 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (779 175)  (779 175)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (780 175)  (780 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (781 175)  (781 175)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.input_2_7
 (34 15)  (782 175)  (782 175)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.input_2_7
 (37 15)  (785 175)  (785 175)  LC_7 Logic Functioning bit
 (42 15)  (790 175)  (790 175)  LC_7 Logic Functioning bit
 (44 15)  (792 175)  (792 175)  LC_7 Logic Functioning bit
 (47 15)  (795 175)  (795 175)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_15_10

 (26 0)  (828 160)  (828 160)  routing T_15_10.lc_trk_g0_4 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (829 160)  (829 160)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (830 160)  (830 160)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 160)  (831 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (833 160)  (833 160)  routing T_15_10.lc_trk_g2_5 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 160)  (834 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 160)  (835 160)  routing T_15_10.lc_trk_g2_5 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (37 0)  (839 160)  (839 160)  LC_0 Logic Functioning bit
 (45 0)  (847 160)  (847 160)  LC_0 Logic Functioning bit
 (46 0)  (848 160)  (848 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (831 161)  (831 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (834 161)  (834 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (836 161)  (836 161)  routing T_15_10.lc_trk_g1_1 <X> T_15_10.input_2_0
 (36 1)  (838 161)  (838 161)  LC_0 Logic Functioning bit
 (38 1)  (840 161)  (840 161)  LC_0 Logic Functioning bit
 (41 1)  (843 161)  (843 161)  LC_0 Logic Functioning bit
 (0 2)  (802 162)  (802 162)  routing T_15_10.glb_netwk_7 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (1 2)  (803 162)  (803 162)  routing T_15_10.glb_netwk_7 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (804 162)  (804 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (823 162)  (823 162)  routing T_15_10.sp4_h_l_10 <X> T_15_10.lc_trk_g0_7
 (22 2)  (824 162)  (824 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (825 162)  (825 162)  routing T_15_10.sp4_h_l_10 <X> T_15_10.lc_trk_g0_7
 (24 2)  (826 162)  (826 162)  routing T_15_10.sp4_h_l_10 <X> T_15_10.lc_trk_g0_7
 (25 2)  (827 162)  (827 162)  routing T_15_10.sp4_v_t_3 <X> T_15_10.lc_trk_g0_6
 (29 2)  (831 162)  (831 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 162)  (832 162)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (834 162)  (834 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 162)  (835 162)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (836 162)  (836 162)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (41 2)  (843 162)  (843 162)  LC_1 Logic Functioning bit
 (43 2)  (845 162)  (845 162)  LC_1 Logic Functioning bit
 (0 3)  (802 163)  (802 163)  routing T_15_10.glb_netwk_7 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (14 3)  (816 163)  (816 163)  routing T_15_10.sp4_r_v_b_28 <X> T_15_10.lc_trk_g0_4
 (17 3)  (819 163)  (819 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (823 163)  (823 163)  routing T_15_10.sp4_h_l_10 <X> T_15_10.lc_trk_g0_7
 (22 3)  (824 163)  (824 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (825 163)  (825 163)  routing T_15_10.sp4_v_t_3 <X> T_15_10.lc_trk_g0_6
 (25 3)  (827 163)  (827 163)  routing T_15_10.sp4_v_t_3 <X> T_15_10.lc_trk_g0_6
 (27 3)  (829 163)  (829 163)  routing T_15_10.lc_trk_g1_0 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 163)  (831 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 163)  (832 163)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (833 163)  (833 163)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (838 163)  (838 163)  LC_1 Logic Functioning bit
 (37 3)  (839 163)  (839 163)  LC_1 Logic Functioning bit
 (38 3)  (840 163)  (840 163)  LC_1 Logic Functioning bit
 (39 3)  (841 163)  (841 163)  LC_1 Logic Functioning bit
 (40 3)  (842 163)  (842 163)  LC_1 Logic Functioning bit
 (42 3)  (844 163)  (844 163)  LC_1 Logic Functioning bit
 (14 4)  (816 164)  (816 164)  routing T_15_10.sp4_h_l_5 <X> T_15_10.lc_trk_g1_0
 (15 4)  (817 164)  (817 164)  routing T_15_10.sp4_h_l_4 <X> T_15_10.lc_trk_g1_1
 (16 4)  (818 164)  (818 164)  routing T_15_10.sp4_h_l_4 <X> T_15_10.lc_trk_g1_1
 (17 4)  (819 164)  (819 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (820 164)  (820 164)  routing T_15_10.sp4_h_l_4 <X> T_15_10.lc_trk_g1_1
 (26 4)  (828 164)  (828 164)  routing T_15_10.lc_trk_g0_4 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (830 164)  (830 164)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 164)  (831 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (833 164)  (833 164)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 164)  (834 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 164)  (835 164)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (839 164)  (839 164)  LC_2 Logic Functioning bit
 (45 4)  (847 164)  (847 164)  LC_2 Logic Functioning bit
 (4 5)  (806 165)  (806 165)  routing T_15_10.sp4_v_t_47 <X> T_15_10.sp4_h_r_3
 (14 5)  (816 165)  (816 165)  routing T_15_10.sp4_h_l_5 <X> T_15_10.lc_trk_g1_0
 (15 5)  (817 165)  (817 165)  routing T_15_10.sp4_h_l_5 <X> T_15_10.lc_trk_g1_0
 (16 5)  (818 165)  (818 165)  routing T_15_10.sp4_h_l_5 <X> T_15_10.lc_trk_g1_0
 (17 5)  (819 165)  (819 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (820 165)  (820 165)  routing T_15_10.sp4_h_l_4 <X> T_15_10.lc_trk_g1_1
 (22 5)  (824 165)  (824 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (826 165)  (826 165)  routing T_15_10.top_op_2 <X> T_15_10.lc_trk_g1_2
 (25 5)  (827 165)  (827 165)  routing T_15_10.top_op_2 <X> T_15_10.lc_trk_g1_2
 (29 5)  (831 165)  (831 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 165)  (833 165)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (834 165)  (834 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (836 165)  (836 165)  routing T_15_10.lc_trk_g1_1 <X> T_15_10.input_2_2
 (36 5)  (838 165)  (838 165)  LC_2 Logic Functioning bit
 (38 5)  (840 165)  (840 165)  LC_2 Logic Functioning bit
 (41 5)  (843 165)  (843 165)  LC_2 Logic Functioning bit
 (44 5)  (846 165)  (846 165)  LC_2 Logic Functioning bit
 (53 5)  (855 165)  (855 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (827 166)  (827 166)  routing T_15_10.wire_logic_cluster/lc_6/out <X> T_15_10.lc_trk_g1_6
 (29 6)  (831 166)  (831 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 166)  (832 166)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (834 166)  (834 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 166)  (835 166)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (836 166)  (836 166)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (41 6)  (843 166)  (843 166)  LC_3 Logic Functioning bit
 (43 6)  (845 166)  (845 166)  LC_3 Logic Functioning bit
 (14 7)  (816 167)  (816 167)  routing T_15_10.sp4_r_v_b_28 <X> T_15_10.lc_trk_g1_4
 (17 7)  (819 167)  (819 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (824 167)  (824 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (828 167)  (828 167)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (829 167)  (829 167)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (830 167)  (830 167)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 167)  (831 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 167)  (832 167)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (833 167)  (833 167)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (838 167)  (838 167)  LC_3 Logic Functioning bit
 (37 7)  (839 167)  (839 167)  LC_3 Logic Functioning bit
 (38 7)  (840 167)  (840 167)  LC_3 Logic Functioning bit
 (39 7)  (841 167)  (841 167)  LC_3 Logic Functioning bit
 (40 7)  (842 167)  (842 167)  LC_3 Logic Functioning bit
 (42 7)  (844 167)  (844 167)  LC_3 Logic Functioning bit
 (53 7)  (855 167)  (855 167)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (9 8)  (811 168)  (811 168)  routing T_15_10.sp4_v_t_42 <X> T_15_10.sp4_h_r_7
 (15 8)  (817 168)  (817 168)  routing T_15_10.rgt_op_1 <X> T_15_10.lc_trk_g2_1
 (17 8)  (819 168)  (819 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (820 168)  (820 168)  routing T_15_10.rgt_op_1 <X> T_15_10.lc_trk_g2_1
 (25 8)  (827 168)  (827 168)  routing T_15_10.rgt_op_2 <X> T_15_10.lc_trk_g2_2
 (32 8)  (834 168)  (834 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 168)  (835 168)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 168)  (836 168)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (837 168)  (837 168)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.input_2_4
 (37 8)  (839 168)  (839 168)  LC_4 Logic Functioning bit
 (38 8)  (840 168)  (840 168)  LC_4 Logic Functioning bit
 (39 8)  (841 168)  (841 168)  LC_4 Logic Functioning bit
 (43 8)  (845 168)  (845 168)  LC_4 Logic Functioning bit
 (13 9)  (815 169)  (815 169)  routing T_15_10.sp4_v_t_38 <X> T_15_10.sp4_h_r_8
 (22 9)  (824 169)  (824 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (826 169)  (826 169)  routing T_15_10.rgt_op_2 <X> T_15_10.lc_trk_g2_2
 (26 9)  (828 169)  (828 169)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (829 169)  (829 169)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (830 169)  (830 169)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 169)  (831 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (833 169)  (833 169)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (834 169)  (834 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (837 169)  (837 169)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.input_2_4
 (36 9)  (838 169)  (838 169)  LC_4 Logic Functioning bit
 (38 9)  (840 169)  (840 169)  LC_4 Logic Functioning bit
 (39 9)  (841 169)  (841 169)  LC_4 Logic Functioning bit
 (42 9)  (844 169)  (844 169)  LC_4 Logic Functioning bit
 (16 10)  (818 170)  (818 170)  routing T_15_10.sp4_v_b_37 <X> T_15_10.lc_trk_g2_5
 (17 10)  (819 170)  (819 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (820 170)  (820 170)  routing T_15_10.sp4_v_b_37 <X> T_15_10.lc_trk_g2_5
 (21 10)  (823 170)  (823 170)  routing T_15_10.sp4_v_t_26 <X> T_15_10.lc_trk_g2_7
 (22 10)  (824 170)  (824 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (825 170)  (825 170)  routing T_15_10.sp4_v_t_26 <X> T_15_10.lc_trk_g2_7
 (26 10)  (828 170)  (828 170)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (830 170)  (830 170)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 170)  (831 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (834 170)  (834 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 170)  (835 170)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (836 170)  (836 170)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (837 170)  (837 170)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.input_2_5
 (38 10)  (840 170)  (840 170)  LC_5 Logic Functioning bit
 (45 10)  (847 170)  (847 170)  LC_5 Logic Functioning bit
 (17 11)  (819 171)  (819 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (820 171)  (820 171)  routing T_15_10.sp4_v_b_37 <X> T_15_10.lc_trk_g2_5
 (21 11)  (823 171)  (823 171)  routing T_15_10.sp4_v_t_26 <X> T_15_10.lc_trk_g2_7
 (26 11)  (828 171)  (828 171)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 171)  (831 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (832 171)  (832 171)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (834 171)  (834 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (836 171)  (836 171)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.input_2_5
 (38 11)  (840 171)  (840 171)  LC_5 Logic Functioning bit
 (39 11)  (841 171)  (841 171)  LC_5 Logic Functioning bit
 (41 11)  (843 171)  (843 171)  LC_5 Logic Functioning bit
 (53 11)  (855 171)  (855 171)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 12)  (812 172)  (812 172)  routing T_15_10.sp4_v_t_40 <X> T_15_10.sp4_h_r_10
 (14 12)  (816 172)  (816 172)  routing T_15_10.rgt_op_0 <X> T_15_10.lc_trk_g3_0
 (15 12)  (817 172)  (817 172)  routing T_15_10.sp4_v_t_28 <X> T_15_10.lc_trk_g3_1
 (16 12)  (818 172)  (818 172)  routing T_15_10.sp4_v_t_28 <X> T_15_10.lc_trk_g3_1
 (17 12)  (819 172)  (819 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (824 172)  (824 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (825 172)  (825 172)  routing T_15_10.sp4_h_r_27 <X> T_15_10.lc_trk_g3_3
 (24 12)  (826 172)  (826 172)  routing T_15_10.sp4_h_r_27 <X> T_15_10.lc_trk_g3_3
 (25 12)  (827 172)  (827 172)  routing T_15_10.wire_logic_cluster/lc_2/out <X> T_15_10.lc_trk_g3_2
 (26 12)  (828 172)  (828 172)  routing T_15_10.lc_trk_g0_4 <X> T_15_10.wire_logic_cluster/lc_6/in_0
 (29 12)  (831 172)  (831 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 172)  (832 172)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (834 172)  (834 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (836 172)  (836 172)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (837 172)  (837 172)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.input_2_6
 (37 12)  (839 172)  (839 172)  LC_6 Logic Functioning bit
 (42 12)  (844 172)  (844 172)  LC_6 Logic Functioning bit
 (45 12)  (847 172)  (847 172)  LC_6 Logic Functioning bit
 (15 13)  (817 173)  (817 173)  routing T_15_10.rgt_op_0 <X> T_15_10.lc_trk_g3_0
 (17 13)  (819 173)  (819 173)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (823 173)  (823 173)  routing T_15_10.sp4_h_r_27 <X> T_15_10.lc_trk_g3_3
 (22 13)  (824 173)  (824 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (831 173)  (831 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (832 173)  (832 173)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (833 173)  (833 173)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (834 173)  (834 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (835 173)  (835 173)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.input_2_6
 (36 13)  (838 173)  (838 173)  LC_6 Logic Functioning bit
 (38 13)  (840 173)  (840 173)  LC_6 Logic Functioning bit
 (44 13)  (846 173)  (846 173)  LC_6 Logic Functioning bit
 (48 13)  (850 173)  (850 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (855 173)  (855 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (802 174)  (802 174)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 174)  (803 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (828 174)  (828 174)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (29 14)  (831 174)  (831 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 174)  (832 174)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (834 174)  (834 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 174)  (835 174)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (836 174)  (836 174)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (41 14)  (843 174)  (843 174)  LC_7 Logic Functioning bit
 (43 14)  (845 174)  (845 174)  LC_7 Logic Functioning bit
 (48 14)  (850 174)  (850 174)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (802 175)  (802 175)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (12 15)  (814 175)  (814 175)  routing T_15_10.sp4_h_l_46 <X> T_15_10.sp4_v_t_46
 (26 15)  (828 175)  (828 175)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (829 175)  (829 175)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 175)  (831 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (832 175)  (832 175)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (833 175)  (833 175)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (838 175)  (838 175)  LC_7 Logic Functioning bit
 (37 15)  (839 175)  (839 175)  LC_7 Logic Functioning bit
 (38 15)  (840 175)  (840 175)  LC_7 Logic Functioning bit
 (39 15)  (841 175)  (841 175)  LC_7 Logic Functioning bit
 (40 15)  (842 175)  (842 175)  LC_7 Logic Functioning bit
 (42 15)  (844 175)  (844 175)  LC_7 Logic Functioning bit


LogicTile_16_10

 (14 0)  (870 160)  (870 160)  routing T_16_10.sp4_h_r_8 <X> T_16_10.lc_trk_g0_0
 (15 0)  (871 160)  (871 160)  routing T_16_10.lft_op_1 <X> T_16_10.lc_trk_g0_1
 (17 0)  (873 160)  (873 160)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (874 160)  (874 160)  routing T_16_10.lft_op_1 <X> T_16_10.lc_trk_g0_1
 (29 0)  (885 160)  (885 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (888 160)  (888 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (892 160)  (892 160)  LC_0 Logic Functioning bit
 (37 0)  (893 160)  (893 160)  LC_0 Logic Functioning bit
 (38 0)  (894 160)  (894 160)  LC_0 Logic Functioning bit
 (39 0)  (895 160)  (895 160)  LC_0 Logic Functioning bit
 (44 0)  (900 160)  (900 160)  LC_0 Logic Functioning bit
 (15 1)  (871 161)  (871 161)  routing T_16_10.sp4_h_r_8 <X> T_16_10.lc_trk_g0_0
 (16 1)  (872 161)  (872 161)  routing T_16_10.sp4_h_r_8 <X> T_16_10.lc_trk_g0_0
 (17 1)  (873 161)  (873 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (878 161)  (878 161)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (879 161)  (879 161)  routing T_16_10.sp12_h_r_10 <X> T_16_10.lc_trk_g0_2
 (40 1)  (896 161)  (896 161)  LC_0 Logic Functioning bit
 (41 1)  (897 161)  (897 161)  LC_0 Logic Functioning bit
 (42 1)  (898 161)  (898 161)  LC_0 Logic Functioning bit
 (43 1)  (899 161)  (899 161)  LC_0 Logic Functioning bit
 (49 1)  (905 161)  (905 161)  Carry_In_Mux bit 

 (14 2)  (870 162)  (870 162)  routing T_16_10.lft_op_4 <X> T_16_10.lc_trk_g0_4
 (29 2)  (885 162)  (885 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (886 162)  (886 162)  routing T_16_10.lc_trk_g0_4 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (888 162)  (888 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (892 162)  (892 162)  LC_1 Logic Functioning bit
 (37 2)  (893 162)  (893 162)  LC_1 Logic Functioning bit
 (38 2)  (894 162)  (894 162)  LC_1 Logic Functioning bit
 (39 2)  (895 162)  (895 162)  LC_1 Logic Functioning bit
 (44 2)  (900 162)  (900 162)  LC_1 Logic Functioning bit
 (15 3)  (871 163)  (871 163)  routing T_16_10.lft_op_4 <X> T_16_10.lc_trk_g0_4
 (17 3)  (873 163)  (873 163)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (40 3)  (896 163)  (896 163)  LC_1 Logic Functioning bit
 (41 3)  (897 163)  (897 163)  LC_1 Logic Functioning bit
 (42 3)  (898 163)  (898 163)  LC_1 Logic Functioning bit
 (43 3)  (899 163)  (899 163)  LC_1 Logic Functioning bit
 (17 4)  (873 164)  (873 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (882 164)  (882 164)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (884 164)  (884 164)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 164)  (885 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (888 164)  (888 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (892 164)  (892 164)  LC_2 Logic Functioning bit
 (37 4)  (893 164)  (893 164)  LC_2 Logic Functioning bit
 (39 4)  (895 164)  (895 164)  LC_2 Logic Functioning bit
 (41 4)  (897 164)  (897 164)  LC_2 Logic Functioning bit
 (18 5)  (874 165)  (874 165)  routing T_16_10.sp4_r_v_b_25 <X> T_16_10.lc_trk_g1_1
 (27 5)  (883 165)  (883 165)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 165)  (885 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (886 165)  (886 165)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (888 165)  (888 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (889 165)  (889 165)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.input_2_2
 (34 5)  (890 165)  (890 165)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.input_2_2
 (38 5)  (894 165)  (894 165)  LC_2 Logic Functioning bit
 (40 5)  (896 165)  (896 165)  LC_2 Logic Functioning bit
 (42 5)  (898 165)  (898 165)  LC_2 Logic Functioning bit
 (43 5)  (899 165)  (899 165)  LC_2 Logic Functioning bit
 (15 6)  (871 166)  (871 166)  routing T_16_10.lft_op_5 <X> T_16_10.lc_trk_g1_5
 (17 6)  (873 166)  (873 166)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (874 166)  (874 166)  routing T_16_10.lft_op_5 <X> T_16_10.lc_trk_g1_5
 (22 6)  (878 166)  (878 166)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (880 166)  (880 166)  routing T_16_10.top_op_7 <X> T_16_10.lc_trk_g1_7
 (32 6)  (888 166)  (888 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (893 166)  (893 166)  LC_3 Logic Functioning bit
 (38 6)  (894 166)  (894 166)  LC_3 Logic Functioning bit
 (39 6)  (895 166)  (895 166)  LC_3 Logic Functioning bit
 (43 6)  (899 166)  (899 166)  LC_3 Logic Functioning bit
 (21 7)  (877 167)  (877 167)  routing T_16_10.top_op_7 <X> T_16_10.lc_trk_g1_7
 (26 7)  (882 167)  (882 167)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (884 167)  (884 167)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 167)  (885 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (887 167)  (887 167)  routing T_16_10.lc_trk_g0_2 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (888 167)  (888 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (889 167)  (889 167)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.input_2_3
 (36 7)  (892 167)  (892 167)  LC_3 Logic Functioning bit
 (38 7)  (894 167)  (894 167)  LC_3 Logic Functioning bit
 (39 7)  (895 167)  (895 167)  LC_3 Logic Functioning bit
 (42 7)  (898 167)  (898 167)  LC_3 Logic Functioning bit
 (8 8)  (864 168)  (864 168)  routing T_16_10.sp4_v_b_7 <X> T_16_10.sp4_h_r_7
 (9 8)  (865 168)  (865 168)  routing T_16_10.sp4_v_b_7 <X> T_16_10.sp4_h_r_7
 (15 8)  (871 168)  (871 168)  routing T_16_10.tnr_op_1 <X> T_16_10.lc_trk_g2_1
 (17 8)  (873 168)  (873 168)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (878 168)  (878 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (884 168)  (884 168)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 168)  (885 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (888 168)  (888 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 168)  (889 168)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (41 8)  (897 168)  (897 168)  LC_4 Logic Functioning bit
 (43 8)  (899 168)  (899 168)  LC_4 Logic Functioning bit
 (15 9)  (871 169)  (871 169)  routing T_16_10.sp4_v_t_29 <X> T_16_10.lc_trk_g2_0
 (16 9)  (872 169)  (872 169)  routing T_16_10.sp4_v_t_29 <X> T_16_10.lc_trk_g2_0
 (17 9)  (873 169)  (873 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (877 169)  (877 169)  routing T_16_10.sp4_r_v_b_35 <X> T_16_10.lc_trk_g2_3
 (29 9)  (885 169)  (885 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (887 169)  (887 169)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (892 169)  (892 169)  LC_4 Logic Functioning bit
 (37 9)  (893 169)  (893 169)  LC_4 Logic Functioning bit
 (38 9)  (894 169)  (894 169)  LC_4 Logic Functioning bit
 (39 9)  (895 169)  (895 169)  LC_4 Logic Functioning bit
 (40 9)  (896 169)  (896 169)  LC_4 Logic Functioning bit
 (42 9)  (898 169)  (898 169)  LC_4 Logic Functioning bit
 (4 10)  (860 170)  (860 170)  routing T_16_10.sp4_h_r_0 <X> T_16_10.sp4_v_t_43
 (5 10)  (861 170)  (861 170)  routing T_16_10.sp4_v_b_6 <X> T_16_10.sp4_h_l_43
 (6 10)  (862 170)  (862 170)  routing T_16_10.sp4_h_r_0 <X> T_16_10.sp4_v_t_43
 (13 10)  (869 170)  (869 170)  routing T_16_10.sp4_h_r_8 <X> T_16_10.sp4_v_t_45
 (25 10)  (881 170)  (881 170)  routing T_16_10.wire_logic_cluster/lc_6/out <X> T_16_10.lc_trk_g2_6
 (27 10)  (883 170)  (883 170)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 170)  (885 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 170)  (886 170)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (887 170)  (887 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 170)  (888 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 170)  (889 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (893 170)  (893 170)  LC_5 Logic Functioning bit
 (39 10)  (895 170)  (895 170)  LC_5 Logic Functioning bit
 (41 10)  (897 170)  (897 170)  LC_5 Logic Functioning bit
 (43 10)  (899 170)  (899 170)  LC_5 Logic Functioning bit
 (5 11)  (861 171)  (861 171)  routing T_16_10.sp4_h_r_0 <X> T_16_10.sp4_v_t_43
 (12 11)  (868 171)  (868 171)  routing T_16_10.sp4_h_r_8 <X> T_16_10.sp4_v_t_45
 (22 11)  (878 171)  (878 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (884 171)  (884 171)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 171)  (885 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (886 171)  (886 171)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (887 171)  (887 171)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (888 171)  (888 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (889 171)  (889 171)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.input_2_5
 (35 11)  (891 171)  (891 171)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.input_2_5
 (37 11)  (893 171)  (893 171)  LC_5 Logic Functioning bit
 (39 11)  (895 171)  (895 171)  LC_5 Logic Functioning bit
 (41 11)  (897 171)  (897 171)  LC_5 Logic Functioning bit
 (43 11)  (899 171)  (899 171)  LC_5 Logic Functioning bit
 (51 11)  (907 171)  (907 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (871 172)  (871 172)  routing T_16_10.tnr_op_1 <X> T_16_10.lc_trk_g3_1
 (17 12)  (873 172)  (873 172)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (28 12)  (884 172)  (884 172)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 172)  (885 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (888 172)  (888 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 172)  (889 172)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (892 172)  (892 172)  LC_6 Logic Functioning bit
 (38 12)  (894 172)  (894 172)  LC_6 Logic Functioning bit
 (31 13)  (887 173)  (887 173)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (892 173)  (892 173)  LC_6 Logic Functioning bit
 (38 13)  (894 173)  (894 173)  LC_6 Logic Functioning bit
 (53 13)  (909 173)  (909 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (860 174)  (860 174)  routing T_16_10.sp4_h_r_9 <X> T_16_10.sp4_v_t_44
 (10 14)  (866 174)  (866 174)  routing T_16_10.sp4_v_b_5 <X> T_16_10.sp4_h_l_47
 (28 14)  (884 174)  (884 174)  routing T_16_10.lc_trk_g2_0 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 174)  (885 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (888 174)  (888 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (890 174)  (890 174)  routing T_16_10.lc_trk_g1_1 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (893 174)  (893 174)  LC_7 Logic Functioning bit
 (38 14)  (894 174)  (894 174)  LC_7 Logic Functioning bit
 (41 14)  (897 174)  (897 174)  LC_7 Logic Functioning bit
 (42 14)  (898 174)  (898 174)  LC_7 Logic Functioning bit
 (50 14)  (906 174)  (906 174)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (859 175)  (859 175)  routing T_16_10.sp12_h_l_22 <X> T_16_10.sp12_v_t_22
 (5 15)  (861 175)  (861 175)  routing T_16_10.sp4_h_r_9 <X> T_16_10.sp4_v_t_44
 (26 15)  (882 175)  (882 175)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 175)  (884 175)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 175)  (885 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (893 175)  (893 175)  LC_7 Logic Functioning bit
 (38 15)  (894 175)  (894 175)  LC_7 Logic Functioning bit
 (41 15)  (897 175)  (897 175)  LC_7 Logic Functioning bit
 (42 15)  (898 175)  (898 175)  LC_7 Logic Functioning bit
 (48 15)  (904 175)  (904 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_10

 (14 0)  (924 160)  (924 160)  routing T_17_10.wire_logic_cluster/lc_0/out <X> T_17_10.lc_trk_g0_0
 (15 0)  (925 160)  (925 160)  routing T_17_10.top_op_1 <X> T_17_10.lc_trk_g0_1
 (17 0)  (927 160)  (927 160)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (932 160)  (932 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (933 160)  (933 160)  routing T_17_10.sp4_v_b_19 <X> T_17_10.lc_trk_g0_3
 (24 0)  (934 160)  (934 160)  routing T_17_10.sp4_v_b_19 <X> T_17_10.lc_trk_g0_3
 (29 0)  (939 160)  (939 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 160)  (940 160)  routing T_17_10.lc_trk_g0_7 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (942 160)  (942 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 160)  (943 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (944 160)  (944 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (945 160)  (945 160)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.input_2_0
 (37 0)  (947 160)  (947 160)  LC_0 Logic Functioning bit
 (45 0)  (955 160)  (955 160)  LC_0 Logic Functioning bit
 (52 0)  (962 160)  (962 160)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (927 161)  (927 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (928 161)  (928 161)  routing T_17_10.top_op_1 <X> T_17_10.lc_trk_g0_1
 (26 1)  (936 161)  (936 161)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (938 161)  (938 161)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 161)  (939 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (940 161)  (940 161)  routing T_17_10.lc_trk_g0_7 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (942 161)  (942 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (944 161)  (944 161)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.input_2_0
 (35 1)  (945 161)  (945 161)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.input_2_0
 (36 1)  (946 161)  (946 161)  LC_0 Logic Functioning bit
 (38 1)  (948 161)  (948 161)  LC_0 Logic Functioning bit
 (41 1)  (951 161)  (951 161)  LC_0 Logic Functioning bit
 (0 2)  (910 162)  (910 162)  routing T_17_10.glb_netwk_7 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (1 2)  (911 162)  (911 162)  routing T_17_10.glb_netwk_7 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (912 162)  (912 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (931 162)  (931 162)  routing T_17_10.sp4_v_b_15 <X> T_17_10.lc_trk_g0_7
 (22 2)  (932 162)  (932 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (933 162)  (933 162)  routing T_17_10.sp4_v_b_15 <X> T_17_10.lc_trk_g0_7
 (29 2)  (939 162)  (939 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (38 2)  (948 162)  (948 162)  LC_1 Logic Functioning bit
 (41 2)  (951 162)  (951 162)  LC_1 Logic Functioning bit
 (0 3)  (910 163)  (910 163)  routing T_17_10.glb_netwk_7 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (8 3)  (918 163)  (918 163)  routing T_17_10.sp4_h_r_1 <X> T_17_10.sp4_v_t_36
 (9 3)  (919 163)  (919 163)  routing T_17_10.sp4_h_r_1 <X> T_17_10.sp4_v_t_36
 (21 3)  (931 163)  (931 163)  routing T_17_10.sp4_v_b_15 <X> T_17_10.lc_trk_g0_7
 (26 3)  (936 163)  (936 163)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (938 163)  (938 163)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 163)  (939 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (942 163)  (942 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (946 163)  (946 163)  LC_1 Logic Functioning bit
 (37 3)  (947 163)  (947 163)  LC_1 Logic Functioning bit
 (38 3)  (948 163)  (948 163)  LC_1 Logic Functioning bit
 (41 3)  (951 163)  (951 163)  LC_1 Logic Functioning bit
 (42 3)  (952 163)  (952 163)  LC_1 Logic Functioning bit
 (43 3)  (953 163)  (953 163)  LC_1 Logic Functioning bit
 (48 3)  (958 163)  (958 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (16 4)  (926 164)  (926 164)  routing T_17_10.sp4_v_b_1 <X> T_17_10.lc_trk_g1_1
 (17 4)  (927 164)  (927 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (928 164)  (928 164)  routing T_17_10.sp4_v_b_1 <X> T_17_10.lc_trk_g1_1
 (29 4)  (939 164)  (939 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (942 164)  (942 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 164)  (943 164)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (41 4)  (951 164)  (951 164)  LC_2 Logic Functioning bit
 (43 4)  (953 164)  (953 164)  LC_2 Logic Functioning bit
 (52 4)  (962 164)  (962 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (924 165)  (924 165)  routing T_17_10.top_op_0 <X> T_17_10.lc_trk_g1_0
 (15 5)  (925 165)  (925 165)  routing T_17_10.top_op_0 <X> T_17_10.lc_trk_g1_0
 (17 5)  (927 165)  (927 165)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (29 5)  (939 165)  (939 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 165)  (941 165)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (946 165)  (946 165)  LC_2 Logic Functioning bit
 (37 5)  (947 165)  (947 165)  LC_2 Logic Functioning bit
 (38 5)  (948 165)  (948 165)  LC_2 Logic Functioning bit
 (39 5)  (949 165)  (949 165)  LC_2 Logic Functioning bit
 (40 5)  (950 165)  (950 165)  LC_2 Logic Functioning bit
 (42 5)  (952 165)  (952 165)  LC_2 Logic Functioning bit
 (48 5)  (958 165)  (958 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (915 166)  (915 166)  routing T_17_10.sp4_v_t_38 <X> T_17_10.sp4_h_l_38
 (22 6)  (932 166)  (932 166)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (934 166)  (934 166)  routing T_17_10.top_op_7 <X> T_17_10.lc_trk_g1_7
 (27 6)  (937 166)  (937 166)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 166)  (939 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 166)  (942 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 166)  (943 166)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (41 6)  (951 166)  (951 166)  LC_3 Logic Functioning bit
 (43 6)  (953 166)  (953 166)  LC_3 Logic Functioning bit
 (45 6)  (955 166)  (955 166)  LC_3 Logic Functioning bit
 (6 7)  (916 167)  (916 167)  routing T_17_10.sp4_v_t_38 <X> T_17_10.sp4_h_l_38
 (21 7)  (931 167)  (931 167)  routing T_17_10.top_op_7 <X> T_17_10.lc_trk_g1_7
 (26 7)  (936 167)  (936 167)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (937 167)  (937 167)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 167)  (938 167)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 167)  (939 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (941 167)  (941 167)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (942 167)  (942 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (943 167)  (943 167)  routing T_17_10.lc_trk_g2_1 <X> T_17_10.input_2_3
 (41 7)  (951 167)  (951 167)  LC_3 Logic Functioning bit
 (42 7)  (952 167)  (952 167)  LC_3 Logic Functioning bit
 (44 7)  (954 167)  (954 167)  LC_3 Logic Functioning bit
 (2 8)  (912 168)  (912 168)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 8)  (916 168)  (916 168)  routing T_17_10.sp4_v_t_38 <X> T_17_10.sp4_v_b_6
 (15 8)  (925 168)  (925 168)  routing T_17_10.sp4_h_r_41 <X> T_17_10.lc_trk_g2_1
 (16 8)  (926 168)  (926 168)  routing T_17_10.sp4_h_r_41 <X> T_17_10.lc_trk_g2_1
 (17 8)  (927 168)  (927 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (928 168)  (928 168)  routing T_17_10.sp4_h_r_41 <X> T_17_10.lc_trk_g2_1
 (21 8)  (931 168)  (931 168)  routing T_17_10.sp4_v_t_22 <X> T_17_10.lc_trk_g2_3
 (22 8)  (932 168)  (932 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (933 168)  (933 168)  routing T_17_10.sp4_v_t_22 <X> T_17_10.lc_trk_g2_3
 (29 8)  (939 168)  (939 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (942 168)  (942 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 168)  (943 168)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_4/in_3
 (41 8)  (951 168)  (951 168)  LC_4 Logic Functioning bit
 (43 8)  (953 168)  (953 168)  LC_4 Logic Functioning bit
 (48 8)  (958 168)  (958 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (5 9)  (915 169)  (915 169)  routing T_17_10.sp4_v_t_38 <X> T_17_10.sp4_v_b_6
 (13 9)  (923 169)  (923 169)  routing T_17_10.sp4_v_t_38 <X> T_17_10.sp4_h_r_8
 (18 9)  (928 169)  (928 169)  routing T_17_10.sp4_h_r_41 <X> T_17_10.lc_trk_g2_1
 (21 9)  (931 169)  (931 169)  routing T_17_10.sp4_v_t_22 <X> T_17_10.lc_trk_g2_3
 (22 9)  (932 169)  (932 169)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (933 169)  (933 169)  routing T_17_10.sp12_v_b_18 <X> T_17_10.lc_trk_g2_2
 (25 9)  (935 169)  (935 169)  routing T_17_10.sp12_v_b_18 <X> T_17_10.lc_trk_g2_2
 (26 9)  (936 169)  (936 169)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (937 169)  (937 169)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 169)  (938 169)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 169)  (939 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (941 169)  (941 169)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (946 169)  (946 169)  LC_4 Logic Functioning bit
 (37 9)  (947 169)  (947 169)  LC_4 Logic Functioning bit
 (38 9)  (948 169)  (948 169)  LC_4 Logic Functioning bit
 (39 9)  (949 169)  (949 169)  LC_4 Logic Functioning bit
 (40 9)  (950 169)  (950 169)  LC_4 Logic Functioning bit
 (42 9)  (952 169)  (952 169)  LC_4 Logic Functioning bit
 (22 10)  (932 170)  (932 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (933 170)  (933 170)  routing T_17_10.sp4_h_r_31 <X> T_17_10.lc_trk_g2_7
 (24 10)  (934 170)  (934 170)  routing T_17_10.sp4_h_r_31 <X> T_17_10.lc_trk_g2_7
 (32 10)  (942 170)  (942 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 170)  (943 170)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (944 170)  (944 170)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (947 170)  (947 170)  LC_5 Logic Functioning bit
 (38 10)  (948 170)  (948 170)  LC_5 Logic Functioning bit
 (39 10)  (949 170)  (949 170)  LC_5 Logic Functioning bit
 (43 10)  (953 170)  (953 170)  LC_5 Logic Functioning bit
 (8 11)  (918 171)  (918 171)  routing T_17_10.sp4_h_l_42 <X> T_17_10.sp4_v_t_42
 (17 11)  (927 171)  (927 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (931 171)  (931 171)  routing T_17_10.sp4_h_r_31 <X> T_17_10.lc_trk_g2_7
 (26 11)  (936 171)  (936 171)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (938 171)  (938 171)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 171)  (939 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (941 171)  (941 171)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (942 171)  (942 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (946 171)  (946 171)  LC_5 Logic Functioning bit
 (38 11)  (948 171)  (948 171)  LC_5 Logic Functioning bit
 (39 11)  (949 171)  (949 171)  LC_5 Logic Functioning bit
 (42 11)  (952 171)  (952 171)  LC_5 Logic Functioning bit
 (48 11)  (958 171)  (958 171)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (924 172)  (924 172)  routing T_17_10.sp4_h_l_21 <X> T_17_10.lc_trk_g3_0
 (21 12)  (931 172)  (931 172)  routing T_17_10.wire_logic_cluster/lc_3/out <X> T_17_10.lc_trk_g3_3
 (22 12)  (932 172)  (932 172)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (935 172)  (935 172)  routing T_17_10.sp4_h_r_34 <X> T_17_10.lc_trk_g3_2
 (27 12)  (937 172)  (937 172)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 172)  (939 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (941 172)  (941 172)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 172)  (942 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 172)  (943 172)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (944 172)  (944 172)  routing T_17_10.lc_trk_g3_4 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (945 172)  (945 172)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.input_2_6
 (36 12)  (946 172)  (946 172)  LC_6 Logic Functioning bit
 (38 12)  (948 172)  (948 172)  LC_6 Logic Functioning bit
 (41 12)  (951 172)  (951 172)  LC_6 Logic Functioning bit
 (15 13)  (925 173)  (925 173)  routing T_17_10.sp4_h_l_21 <X> T_17_10.lc_trk_g3_0
 (16 13)  (926 173)  (926 173)  routing T_17_10.sp4_h_l_21 <X> T_17_10.lc_trk_g3_0
 (17 13)  (927 173)  (927 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (932 173)  (932 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (933 173)  (933 173)  routing T_17_10.sp4_h_r_34 <X> T_17_10.lc_trk_g3_2
 (24 13)  (934 173)  (934 173)  routing T_17_10.sp4_h_r_34 <X> T_17_10.lc_trk_g3_2
 (26 13)  (936 173)  (936 173)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (937 173)  (937 173)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (938 173)  (938 173)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 173)  (939 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (942 173)  (942 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (943 173)  (943 173)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.input_2_6
 (36 13)  (946 173)  (946 173)  LC_6 Logic Functioning bit
 (53 13)  (963 173)  (963 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (910 174)  (910 174)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 174)  (911 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (936 174)  (936 174)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (937 174)  (937 174)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 174)  (939 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 174)  (940 174)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (942 174)  (942 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (943 174)  (943 174)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (41 14)  (951 174)  (951 174)  LC_7 Logic Functioning bit
 (42 14)  (952 174)  (952 174)  LC_7 Logic Functioning bit
 (43 14)  (953 174)  (953 174)  LC_7 Logic Functioning bit
 (45 14)  (955 174)  (955 174)  LC_7 Logic Functioning bit
 (0 15)  (910 175)  (910 175)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (15 15)  (925 175)  (925 175)  routing T_17_10.sp4_v_t_33 <X> T_17_10.lc_trk_g3_4
 (16 15)  (926 175)  (926 175)  routing T_17_10.sp4_v_t_33 <X> T_17_10.lc_trk_g3_4
 (17 15)  (927 175)  (927 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (936 175)  (936 175)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (938 175)  (938 175)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 175)  (939 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (940 175)  (940 175)  routing T_17_10.lc_trk_g1_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (941 175)  (941 175)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (942 175)  (942 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (945 175)  (945 175)  routing T_17_10.lc_trk_g0_3 <X> T_17_10.input_2_7
 (42 15)  (952 175)  (952 175)  LC_7 Logic Functioning bit
 (44 15)  (954 175)  (954 175)  LC_7 Logic Functioning bit


LogicTile_18_10

 (14 0)  (978 160)  (978 160)  routing T_18_10.wire_logic_cluster/lc_0/out <X> T_18_10.lc_trk_g0_0
 (26 0)  (990 160)  (990 160)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 0)  (992 160)  (992 160)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 160)  (993 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 160)  (994 160)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (995 160)  (995 160)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (996 160)  (996 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (997 160)  (997 160)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (998 160)  (998 160)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (999 160)  (999 160)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.input_2_0
 (37 0)  (1001 160)  (1001 160)  LC_0 Logic Functioning bit
 (45 0)  (1009 160)  (1009 160)  LC_0 Logic Functioning bit
 (17 1)  (981 161)  (981 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (991 161)  (991 161)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (993 161)  (993 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (994 161)  (994 161)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (995 161)  (995 161)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (996 161)  (996 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (997 161)  (997 161)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.input_2_0
 (34 1)  (998 161)  (998 161)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.input_2_0
 (35 1)  (999 161)  (999 161)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.input_2_0
 (36 1)  (1000 161)  (1000 161)  LC_0 Logic Functioning bit
 (38 1)  (1002 161)  (1002 161)  LC_0 Logic Functioning bit
 (41 1)  (1005 161)  (1005 161)  LC_0 Logic Functioning bit
 (44 1)  (1008 161)  (1008 161)  LC_0 Logic Functioning bit
 (47 1)  (1011 161)  (1011 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (964 162)  (964 162)  routing T_18_10.glb_netwk_7 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (965 162)  (965 162)  routing T_18_10.glb_netwk_7 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (966 162)  (966 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (979 162)  (979 162)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g0_5
 (16 2)  (980 162)  (980 162)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g0_5
 (17 2)  (981 162)  (981 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (982 162)  (982 162)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g0_5
 (0 3)  (964 163)  (964 163)  routing T_18_10.glb_netwk_7 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (9 3)  (973 163)  (973 163)  routing T_18_10.sp4_v_b_5 <X> T_18_10.sp4_v_t_36
 (10 3)  (974 163)  (974 163)  routing T_18_10.sp4_v_b_5 <X> T_18_10.sp4_v_t_36
 (18 3)  (982 163)  (982 163)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g0_5
 (22 3)  (986 163)  (986 163)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (987 163)  (987 163)  routing T_18_10.sp12_h_r_14 <X> T_18_10.lc_trk_g0_6
 (28 4)  (992 164)  (992 164)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 164)  (993 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (995 164)  (995 164)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (996 164)  (996 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (1005 164)  (1005 164)  LC_2 Logic Functioning bit
 (43 4)  (1007 164)  (1007 164)  LC_2 Logic Functioning bit
 (29 5)  (993 165)  (993 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (1000 165)  (1000 165)  LC_2 Logic Functioning bit
 (37 5)  (1001 165)  (1001 165)  LC_2 Logic Functioning bit
 (38 5)  (1002 165)  (1002 165)  LC_2 Logic Functioning bit
 (39 5)  (1003 165)  (1003 165)  LC_2 Logic Functioning bit
 (40 5)  (1004 165)  (1004 165)  LC_2 Logic Functioning bit
 (42 5)  (1006 165)  (1006 165)  LC_2 Logic Functioning bit
 (53 5)  (1017 165)  (1017 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (972 166)  (972 166)  routing T_18_10.sp4_v_t_47 <X> T_18_10.sp4_h_l_41
 (9 6)  (973 166)  (973 166)  routing T_18_10.sp4_v_t_47 <X> T_18_10.sp4_h_l_41
 (10 6)  (974 166)  (974 166)  routing T_18_10.sp4_v_t_47 <X> T_18_10.sp4_h_l_41
 (15 6)  (979 166)  (979 166)  routing T_18_10.sp4_v_b_21 <X> T_18_10.lc_trk_g1_5
 (16 6)  (980 166)  (980 166)  routing T_18_10.sp4_v_b_21 <X> T_18_10.lc_trk_g1_5
 (17 6)  (981 166)  (981 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (985 166)  (985 166)  routing T_18_10.lft_op_7 <X> T_18_10.lc_trk_g1_7
 (22 6)  (986 166)  (986 166)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (988 166)  (988 166)  routing T_18_10.lft_op_7 <X> T_18_10.lc_trk_g1_7
 (12 7)  (976 167)  (976 167)  routing T_18_10.sp4_h_l_40 <X> T_18_10.sp4_v_t_40
 (15 8)  (979 168)  (979 168)  routing T_18_10.tnl_op_1 <X> T_18_10.lc_trk_g2_1
 (17 8)  (981 168)  (981 168)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (990 168)  (990 168)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (992 168)  (992 168)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 168)  (993 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (995 168)  (995 168)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (996 168)  (996 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (1005 168)  (1005 168)  LC_4 Logic Functioning bit
 (43 8)  (1007 168)  (1007 168)  LC_4 Logic Functioning bit
 (46 8)  (1010 168)  (1010 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (982 169)  (982 169)  routing T_18_10.tnl_op_1 <X> T_18_10.lc_trk_g2_1
 (26 9)  (990 169)  (990 169)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (991 169)  (991 169)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 169)  (993 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1000 169)  (1000 169)  LC_4 Logic Functioning bit
 (37 9)  (1001 169)  (1001 169)  LC_4 Logic Functioning bit
 (38 9)  (1002 169)  (1002 169)  LC_4 Logic Functioning bit
 (39 9)  (1003 169)  (1003 169)  LC_4 Logic Functioning bit
 (40 9)  (1004 169)  (1004 169)  LC_4 Logic Functioning bit
 (42 9)  (1006 169)  (1006 169)  LC_4 Logic Functioning bit
 (22 10)  (986 170)  (986 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (987 170)  (987 170)  routing T_18_10.sp4_h_r_31 <X> T_18_10.lc_trk_g2_7
 (24 10)  (988 170)  (988 170)  routing T_18_10.sp4_h_r_31 <X> T_18_10.lc_trk_g2_7
 (21 11)  (985 171)  (985 171)  routing T_18_10.sp4_h_r_31 <X> T_18_10.lc_trk_g2_7
 (22 11)  (986 171)  (986 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 12)  (990 172)  (990 172)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_6/in_0
 (28 12)  (992 172)  (992 172)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 172)  (993 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (995 172)  (995 172)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (996 172)  (996 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (1005 172)  (1005 172)  LC_6 Logic Functioning bit
 (43 12)  (1007 172)  (1007 172)  LC_6 Logic Functioning bit
 (26 13)  (990 173)  (990 173)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 173)  (993 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1000 173)  (1000 173)  LC_6 Logic Functioning bit
 (37 13)  (1001 173)  (1001 173)  LC_6 Logic Functioning bit
 (38 13)  (1002 173)  (1002 173)  LC_6 Logic Functioning bit
 (39 13)  (1003 173)  (1003 173)  LC_6 Logic Functioning bit
 (40 13)  (1004 173)  (1004 173)  LC_6 Logic Functioning bit
 (42 13)  (1006 173)  (1006 173)  LC_6 Logic Functioning bit
 (46 13)  (1010 173)  (1010 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (1015 173)  (1015 173)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (964 174)  (964 174)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 174)  (965 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (972 174)  (972 174)  routing T_18_10.sp4_v_t_47 <X> T_18_10.sp4_h_l_47
 (9 14)  (973 174)  (973 174)  routing T_18_10.sp4_v_t_47 <X> T_18_10.sp4_h_l_47
 (22 14)  (986 174)  (986 174)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (988 174)  (988 174)  routing T_18_10.tnl_op_7 <X> T_18_10.lc_trk_g3_7
 (25 14)  (989 174)  (989 174)  routing T_18_10.sp4_h_r_38 <X> T_18_10.lc_trk_g3_6
 (26 14)  (990 174)  (990 174)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (31 14)  (995 174)  (995 174)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (996 174)  (996 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (997 174)  (997 174)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (1001 174)  (1001 174)  LC_7 Logic Functioning bit
 (38 14)  (1002 174)  (1002 174)  LC_7 Logic Functioning bit
 (39 14)  (1003 174)  (1003 174)  LC_7 Logic Functioning bit
 (43 14)  (1007 174)  (1007 174)  LC_7 Logic Functioning bit
 (0 15)  (964 175)  (964 175)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (21 15)  (985 175)  (985 175)  routing T_18_10.tnl_op_7 <X> T_18_10.lc_trk_g3_7
 (22 15)  (986 175)  (986 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (987 175)  (987 175)  routing T_18_10.sp4_h_r_38 <X> T_18_10.lc_trk_g3_6
 (24 15)  (988 175)  (988 175)  routing T_18_10.sp4_h_r_38 <X> T_18_10.lc_trk_g3_6
 (29 15)  (993 175)  (993 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (995 175)  (995 175)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (996 175)  (996 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (997 175)  (997 175)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.input_2_7
 (36 15)  (1000 175)  (1000 175)  LC_7 Logic Functioning bit
 (38 15)  (1002 175)  (1002 175)  LC_7 Logic Functioning bit
 (39 15)  (1003 175)  (1003 175)  LC_7 Logic Functioning bit
 (42 15)  (1006 175)  (1006 175)  LC_7 Logic Functioning bit
 (53 15)  (1017 175)  (1017 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_20_10

 (3 10)  (1063 170)  (1063 170)  routing T_20_10.sp12_v_t_22 <X> T_20_10.sp12_h_l_22


IpCon_Tile_0_9

 (9 0)  (9 144)  (9 144)  routing T_0_9.sp4_v_t_36 <X> T_0_9.sp4_h_r_1
 (36 0)  (36 144)  (36 144)  LC_0 Logic Functioning bit
 (37 0)  (37 144)  (37 144)  LC_0 Logic Functioning bit
 (42 0)  (42 144)  (42 144)  LC_0 Logic Functioning bit
 (43 0)  (43 144)  (43 144)  LC_0 Logic Functioning bit
 (50 0)  (50 144)  (50 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 145)  (36 145)  LC_0 Logic Functioning bit
 (37 1)  (37 145)  (37 145)  LC_0 Logic Functioning bit
 (42 1)  (42 145)  (42 145)  LC_0 Logic Functioning bit
 (43 1)  (43 145)  (43 145)  LC_0 Logic Functioning bit
 (36 2)  (36 146)  (36 146)  LC_1 Logic Functioning bit
 (37 2)  (37 146)  (37 146)  LC_1 Logic Functioning bit
 (42 2)  (42 146)  (42 146)  LC_1 Logic Functioning bit
 (43 2)  (43 146)  (43 146)  LC_1 Logic Functioning bit
 (50 2)  (50 146)  (50 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 147)  (36 147)  LC_1 Logic Functioning bit
 (37 3)  (37 147)  (37 147)  LC_1 Logic Functioning bit
 (42 3)  (42 147)  (42 147)  LC_1 Logic Functioning bit
 (43 3)  (43 147)  (43 147)  LC_1 Logic Functioning bit
 (36 4)  (36 148)  (36 148)  LC_2 Logic Functioning bit
 (37 4)  (37 148)  (37 148)  LC_2 Logic Functioning bit
 (42 4)  (42 148)  (42 148)  LC_2 Logic Functioning bit
 (43 4)  (43 148)  (43 148)  LC_2 Logic Functioning bit
 (50 4)  (50 148)  (50 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 149)  (36 149)  LC_2 Logic Functioning bit
 (37 5)  (37 149)  (37 149)  LC_2 Logic Functioning bit
 (42 5)  (42 149)  (42 149)  LC_2 Logic Functioning bit
 (43 5)  (43 149)  (43 149)  LC_2 Logic Functioning bit
 (36 6)  (36 150)  (36 150)  LC_3 Logic Functioning bit
 (37 6)  (37 150)  (37 150)  LC_3 Logic Functioning bit
 (42 6)  (42 150)  (42 150)  LC_3 Logic Functioning bit
 (43 6)  (43 150)  (43 150)  LC_3 Logic Functioning bit
 (50 6)  (50 150)  (50 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 151)  (36 151)  LC_3 Logic Functioning bit
 (37 7)  (37 151)  (37 151)  LC_3 Logic Functioning bit
 (42 7)  (42 151)  (42 151)  LC_3 Logic Functioning bit
 (43 7)  (43 151)  (43 151)  LC_3 Logic Functioning bit
 (36 8)  (36 152)  (36 152)  LC_4 Logic Functioning bit
 (37 8)  (37 152)  (37 152)  LC_4 Logic Functioning bit
 (42 8)  (42 152)  (42 152)  LC_4 Logic Functioning bit
 (43 8)  (43 152)  (43 152)  LC_4 Logic Functioning bit
 (50 8)  (50 152)  (50 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (9 9)  (9 153)  (9 153)  routing T_0_9.sp4_v_t_46 <X> T_0_9.sp4_v_b_7
 (10 9)  (10 153)  (10 153)  routing T_0_9.sp4_v_t_46 <X> T_0_9.sp4_v_b_7
 (36 9)  (36 153)  (36 153)  LC_4 Logic Functioning bit
 (37 9)  (37 153)  (37 153)  LC_4 Logic Functioning bit
 (42 9)  (42 153)  (42 153)  LC_4 Logic Functioning bit
 (43 9)  (43 153)  (43 153)  LC_4 Logic Functioning bit
 (36 10)  (36 154)  (36 154)  LC_5 Logic Functioning bit
 (37 10)  (37 154)  (37 154)  LC_5 Logic Functioning bit
 (42 10)  (42 154)  (42 154)  LC_5 Logic Functioning bit
 (43 10)  (43 154)  (43 154)  LC_5 Logic Functioning bit
 (50 10)  (50 154)  (50 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 155)  (36 155)  LC_5 Logic Functioning bit
 (37 11)  (37 155)  (37 155)  LC_5 Logic Functioning bit
 (42 11)  (42 155)  (42 155)  LC_5 Logic Functioning bit
 (43 11)  (43 155)  (43 155)  LC_5 Logic Functioning bit
 (13 12)  (13 156)  (13 156)  routing T_0_9.sp4_v_t_46 <X> T_0_9.sp4_v_b_11
 (36 12)  (36 156)  (36 156)  LC_6 Logic Functioning bit
 (37 12)  (37 156)  (37 156)  LC_6 Logic Functioning bit
 (42 12)  (42 156)  (42 156)  LC_6 Logic Functioning bit
 (43 12)  (43 156)  (43 156)  LC_6 Logic Functioning bit
 (50 12)  (50 156)  (50 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 157)  (36 157)  LC_6 Logic Functioning bit
 (37 13)  (37 157)  (37 157)  LC_6 Logic Functioning bit
 (42 13)  (42 157)  (42 157)  LC_6 Logic Functioning bit
 (43 13)  (43 157)  (43 157)  LC_6 Logic Functioning bit
 (36 14)  (36 158)  (36 158)  LC_7 Logic Functioning bit
 (37 14)  (37 158)  (37 158)  LC_7 Logic Functioning bit
 (42 14)  (42 158)  (42 158)  LC_7 Logic Functioning bit
 (43 14)  (43 158)  (43 158)  LC_7 Logic Functioning bit
 (50 14)  (50 158)  (50 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 159)  (36 159)  LC_7 Logic Functioning bit
 (37 15)  (37 159)  (37 159)  LC_7 Logic Functioning bit
 (42 15)  (42 159)  (42 159)  LC_7 Logic Functioning bit
 (43 15)  (43 159)  (43 159)  LC_7 Logic Functioning bit


LogicTile_1_9

 (32 0)  (86 144)  (86 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 144)  (87 144)  routing T_1_9.lc_trk_g2_3 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 144)  (90 144)  LC_0 Logic Functioning bit
 (37 0)  (91 144)  (91 144)  LC_0 Logic Functioning bit
 (38 0)  (92 144)  (92 144)  LC_0 Logic Functioning bit
 (39 0)  (93 144)  (93 144)  LC_0 Logic Functioning bit
 (45 0)  (99 144)  (99 144)  LC_0 Logic Functioning bit
 (31 1)  (85 145)  (85 145)  routing T_1_9.lc_trk_g2_3 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (90 145)  (90 145)  LC_0 Logic Functioning bit
 (37 1)  (91 145)  (91 145)  LC_0 Logic Functioning bit
 (38 1)  (92 145)  (92 145)  LC_0 Logic Functioning bit
 (39 1)  (93 145)  (93 145)  LC_0 Logic Functioning bit
 (53 1)  (107 145)  (107 145)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (54 146)  (54 146)  routing T_1_9.glb_netwk_7 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (1 2)  (55 146)  (55 146)  routing T_1_9.glb_netwk_7 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (2 2)  (56 146)  (56 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (85 146)  (85 146)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 146)  (86 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 146)  (87 146)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 146)  (90 146)  LC_1 Logic Functioning bit
 (37 2)  (91 146)  (91 146)  LC_1 Logic Functioning bit
 (38 2)  (92 146)  (92 146)  LC_1 Logic Functioning bit
 (39 2)  (93 146)  (93 146)  LC_1 Logic Functioning bit
 (45 2)  (99 146)  (99 146)  LC_1 Logic Functioning bit
 (46 2)  (100 146)  (100 146)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (54 147)  (54 147)  routing T_1_9.glb_netwk_7 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (31 3)  (85 147)  (85 147)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 147)  (90 147)  LC_1 Logic Functioning bit
 (37 3)  (91 147)  (91 147)  LC_1 Logic Functioning bit
 (38 3)  (92 147)  (92 147)  LC_1 Logic Functioning bit
 (39 3)  (93 147)  (93 147)  LC_1 Logic Functioning bit
 (1 4)  (55 148)  (55 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (6 4)  (60 148)  (60 148)  routing T_1_9.sp4_h_r_10 <X> T_1_9.sp4_v_b_3
 (32 4)  (86 148)  (86 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 148)  (87 148)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 148)  (88 148)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 148)  (90 148)  LC_2 Logic Functioning bit
 (37 4)  (91 148)  (91 148)  LC_2 Logic Functioning bit
 (38 4)  (92 148)  (92 148)  LC_2 Logic Functioning bit
 (39 4)  (93 148)  (93 148)  LC_2 Logic Functioning bit
 (45 4)  (99 148)  (99 148)  LC_2 Logic Functioning bit
 (46 4)  (100 148)  (100 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (54 149)  (54 149)  routing T_1_9.glb_netwk_3 <X> T_1_9.wire_logic_cluster/lc_7/cen
 (36 5)  (90 149)  (90 149)  LC_2 Logic Functioning bit
 (37 5)  (91 149)  (91 149)  LC_2 Logic Functioning bit
 (38 5)  (92 149)  (92 149)  LC_2 Logic Functioning bit
 (39 5)  (93 149)  (93 149)  LC_2 Logic Functioning bit
 (14 6)  (68 150)  (68 150)  routing T_1_9.sp4_h_l_1 <X> T_1_9.lc_trk_g1_4
 (15 7)  (69 151)  (69 151)  routing T_1_9.sp4_h_l_1 <X> T_1_9.lc_trk_g1_4
 (16 7)  (70 151)  (70 151)  routing T_1_9.sp4_h_l_1 <X> T_1_9.lc_trk_g1_4
 (17 7)  (71 151)  (71 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 8)  (75 152)  (75 152)  routing T_1_9.sp4_v_t_22 <X> T_1_9.lc_trk_g2_3
 (22 8)  (76 152)  (76 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (77 152)  (77 152)  routing T_1_9.sp4_v_t_22 <X> T_1_9.lc_trk_g2_3
 (31 8)  (85 152)  (85 152)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 152)  (86 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 152)  (87 152)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 152)  (88 152)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 152)  (90 152)  LC_4 Logic Functioning bit
 (37 8)  (91 152)  (91 152)  LC_4 Logic Functioning bit
 (38 8)  (92 152)  (92 152)  LC_4 Logic Functioning bit
 (39 8)  (93 152)  (93 152)  LC_4 Logic Functioning bit
 (45 8)  (99 152)  (99 152)  LC_4 Logic Functioning bit
 (21 9)  (75 153)  (75 153)  routing T_1_9.sp4_v_t_22 <X> T_1_9.lc_trk_g2_3
 (36 9)  (90 153)  (90 153)  LC_4 Logic Functioning bit
 (37 9)  (91 153)  (91 153)  LC_4 Logic Functioning bit
 (38 9)  (92 153)  (92 153)  LC_4 Logic Functioning bit
 (39 9)  (93 153)  (93 153)  LC_4 Logic Functioning bit
 (53 9)  (107 153)  (107 153)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 11)  (76 155)  (76 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (77 155)  (77 155)  routing T_1_9.sp4_v_b_46 <X> T_1_9.lc_trk_g2_6
 (24 11)  (78 155)  (78 155)  routing T_1_9.sp4_v_b_46 <X> T_1_9.lc_trk_g2_6
 (31 12)  (85 156)  (85 156)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 156)  (86 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 156)  (88 156)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 156)  (90 156)  LC_6 Logic Functioning bit
 (37 12)  (91 156)  (91 156)  LC_6 Logic Functioning bit
 (38 12)  (92 156)  (92 156)  LC_6 Logic Functioning bit
 (39 12)  (93 156)  (93 156)  LC_6 Logic Functioning bit
 (45 12)  (99 156)  (99 156)  LC_6 Logic Functioning bit
 (48 12)  (102 156)  (102 156)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (15 13)  (69 157)  (69 157)  routing T_1_9.sp4_v_t_29 <X> T_1_9.lc_trk_g3_0
 (16 13)  (70 157)  (70 157)  routing T_1_9.sp4_v_t_29 <X> T_1_9.lc_trk_g3_0
 (17 13)  (71 157)  (71 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (36 13)  (90 157)  (90 157)  LC_6 Logic Functioning bit
 (37 13)  (91 157)  (91 157)  LC_6 Logic Functioning bit
 (38 13)  (92 157)  (92 157)  LC_6 Logic Functioning bit
 (39 13)  (93 157)  (93 157)  LC_6 Logic Functioning bit
 (1 14)  (55 158)  (55 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (13 14)  (67 158)  (67 158)  routing T_1_9.sp4_h_r_11 <X> T_1_9.sp4_v_t_46
 (0 15)  (54 159)  (54 159)  routing T_1_9.glb_netwk_2 <X> T_1_9.wire_logic_cluster/lc_7/s_r
 (12 15)  (66 159)  (66 159)  routing T_1_9.sp4_h_r_11 <X> T_1_9.sp4_v_t_46
 (15 15)  (69 159)  (69 159)  routing T_1_9.sp4_v_t_33 <X> T_1_9.lc_trk_g3_4
 (16 15)  (70 159)  (70 159)  routing T_1_9.sp4_v_t_33 <X> T_1_9.lc_trk_g3_4
 (17 15)  (71 159)  (71 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_2_9

 (22 1)  (130 145)  (130 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (131 145)  (131 145)  routing T_2_9.sp4_v_b_18 <X> T_2_9.lc_trk_g0_2
 (24 1)  (132 145)  (132 145)  routing T_2_9.sp4_v_b_18 <X> T_2_9.lc_trk_g0_2
 (0 2)  (108 146)  (108 146)  routing T_2_9.glb_netwk_7 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (1 2)  (109 146)  (109 146)  routing T_2_9.glb_netwk_7 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (2 2)  (110 146)  (110 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (121 146)  (121 146)  routing T_2_9.sp4_v_b_2 <X> T_2_9.sp4_v_t_39
 (0 3)  (108 147)  (108 147)  routing T_2_9.glb_netwk_7 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (17 3)  (125 147)  (125 147)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 4)  (109 148)  (109 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (109 149)  (109 149)  routing T_2_9.lc_trk_g0_2 <X> T_2_9.wire_logic_cluster/lc_7/cen
 (0 6)  (108 150)  (108 150)  routing T_2_9.glb_netwk_2 <X> T_2_9.glb2local_0
 (1 6)  (109 150)  (109 150)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (6 6)  (114 150)  (114 150)  routing T_2_9.sp4_v_b_0 <X> T_2_9.sp4_v_t_38
 (22 6)  (130 150)  (130 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (135 150)  (135 150)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 150)  (137 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 150)  (138 150)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 150)  (139 150)  routing T_2_9.lc_trk_g0_4 <X> T_2_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 150)  (140 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (149 150)  (149 150)  LC_3 Logic Functioning bit
 (43 6)  (151 150)  (151 150)  LC_3 Logic Functioning bit
 (45 6)  (153 150)  (153 150)  LC_3 Logic Functioning bit
 (46 6)  (154 150)  (154 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (113 151)  (113 151)  routing T_2_9.sp4_v_b_0 <X> T_2_9.sp4_v_t_38
 (9 7)  (117 151)  (117 151)  routing T_2_9.sp4_v_b_8 <X> T_2_9.sp4_v_t_41
 (10 7)  (118 151)  (118 151)  routing T_2_9.sp4_v_b_8 <X> T_2_9.sp4_v_t_41
 (21 7)  (129 151)  (129 151)  routing T_2_9.sp4_r_v_b_31 <X> T_2_9.lc_trk_g1_7
 (30 7)  (138 151)  (138 151)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (41 7)  (149 151)  (149 151)  LC_3 Logic Functioning bit
 (43 7)  (151 151)  (151 151)  LC_3 Logic Functioning bit
 (4 10)  (112 154)  (112 154)  routing T_2_9.sp4_v_b_6 <X> T_2_9.sp4_v_t_43
 (2 14)  (110 158)  (110 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_3_9

 (3 7)  (165 151)  (165 151)  routing T_3_9.sp12_h_l_23 <X> T_3_9.sp12_v_t_23
 (10 8)  (172 152)  (172 152)  routing T_3_9.sp4_v_t_39 <X> T_3_9.sp4_h_r_7
 (3 10)  (165 154)  (165 154)  routing T_3_9.sp12_v_t_22 <X> T_3_9.sp12_h_l_22


LogicTile_4_9

 (14 0)  (230 144)  (230 144)  routing T_4_9.sp4_h_l_5 <X> T_4_9.lc_trk_g0_0
 (14 1)  (230 145)  (230 145)  routing T_4_9.sp4_h_l_5 <X> T_4_9.lc_trk_g0_0
 (15 1)  (231 145)  (231 145)  routing T_4_9.sp4_h_l_5 <X> T_4_9.lc_trk_g0_0
 (16 1)  (232 145)  (232 145)  routing T_4_9.sp4_h_l_5 <X> T_4_9.lc_trk_g0_0
 (17 1)  (233 145)  (233 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (6 2)  (222 146)  (222 146)  routing T_4_9.sp4_h_l_42 <X> T_4_9.sp4_v_t_37
 (11 2)  (227 146)  (227 146)  routing T_4_9.sp4_h_l_44 <X> T_4_9.sp4_v_t_39
 (15 4)  (231 148)  (231 148)  routing T_4_9.bot_op_1 <X> T_4_9.lc_trk_g1_1
 (17 4)  (233 148)  (233 148)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (8 7)  (224 151)  (224 151)  routing T_4_9.sp4_v_b_1 <X> T_4_9.sp4_v_t_41
 (10 7)  (226 151)  (226 151)  routing T_4_9.sp4_v_b_1 <X> T_4_9.sp4_v_t_41
 (29 10)  (245 154)  (245 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (248 154)  (248 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 154)  (250 154)  routing T_4_9.lc_trk_g1_1 <X> T_4_9.wire_logic_cluster/lc_5/in_3
 (40 10)  (256 154)  (256 154)  LC_5 Logic Functioning bit
 (42 10)  (258 154)  (258 154)  LC_5 Logic Functioning bit
 (40 11)  (256 155)  (256 155)  LC_5 Logic Functioning bit
 (42 11)  (258 155)  (258 155)  LC_5 Logic Functioning bit


LogicTile_5_9

 (0 2)  (270 146)  (270 146)  routing T_5_9.glb_netwk_7 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (1 2)  (271 146)  (271 146)  routing T_5_9.glb_netwk_7 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (2 2)  (272 146)  (272 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 147)  (270 147)  routing T_5_9.glb_netwk_7 <X> T_5_9.wire_logic_cluster/lc_7/clk
 (25 4)  (295 148)  (295 148)  routing T_5_9.wire_logic_cluster/lc_2/out <X> T_5_9.lc_trk_g1_2
 (27 4)  (297 148)  (297 148)  routing T_5_9.lc_trk_g1_2 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 148)  (299 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (301 148)  (301 148)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (302 148)  (302 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 148)  (303 148)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 148)  (306 148)  LC_2 Logic Functioning bit
 (38 4)  (308 148)  (308 148)  LC_2 Logic Functioning bit
 (45 4)  (315 148)  (315 148)  LC_2 Logic Functioning bit
 (22 5)  (292 149)  (292 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (300 149)  (300 149)  routing T_5_9.lc_trk_g1_2 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (301 149)  (301 149)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (306 149)  (306 149)  LC_2 Logic Functioning bit
 (38 5)  (308 149)  (308 149)  LC_2 Logic Functioning bit
 (44 5)  (314 149)  (314 149)  LC_2 Logic Functioning bit
 (48 5)  (318 149)  (318 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (323 149)  (323 149)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (284 150)  (284 150)  routing T_5_9.sp4_h_l_9 <X> T_5_9.lc_trk_g1_4
 (21 6)  (291 150)  (291 150)  routing T_5_9.wire_logic_cluster/lc_7/out <X> T_5_9.lc_trk_g1_7
 (22 6)  (292 150)  (292 150)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (9 7)  (279 151)  (279 151)  routing T_5_9.sp4_v_b_4 <X> T_5_9.sp4_v_t_41
 (14 7)  (284 151)  (284 151)  routing T_5_9.sp4_h_l_9 <X> T_5_9.lc_trk_g1_4
 (15 7)  (285 151)  (285 151)  routing T_5_9.sp4_h_l_9 <X> T_5_9.lc_trk_g1_4
 (16 7)  (286 151)  (286 151)  routing T_5_9.sp4_h_l_9 <X> T_5_9.lc_trk_g1_4
 (17 7)  (287 151)  (287 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (12 9)  (282 153)  (282 153)  routing T_5_9.sp4_h_r_8 <X> T_5_9.sp4_v_b_8
 (11 10)  (281 154)  (281 154)  routing T_5_9.sp4_v_b_5 <X> T_5_9.sp4_v_t_45
 (21 10)  (291 154)  (291 154)  routing T_5_9.sp4_v_t_18 <X> T_5_9.lc_trk_g2_7
 (22 10)  (292 154)  (292 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (293 154)  (293 154)  routing T_5_9.sp4_v_t_18 <X> T_5_9.lc_trk_g2_7
 (12 11)  (282 155)  (282 155)  routing T_5_9.sp4_v_b_5 <X> T_5_9.sp4_v_t_45
 (13 13)  (283 157)  (283 157)  routing T_5_9.sp4_v_t_43 <X> T_5_9.sp4_h_r_11
 (0 14)  (270 158)  (270 158)  routing T_5_9.glb_netwk_6 <X> T_5_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 158)  (271 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (285 158)  (285 158)  routing T_5_9.sp4_v_t_32 <X> T_5_9.lc_trk_g3_5
 (16 14)  (286 158)  (286 158)  routing T_5_9.sp4_v_t_32 <X> T_5_9.lc_trk_g3_5
 (17 14)  (287 158)  (287 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (296 158)  (296 158)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (297 158)  (297 158)  routing T_5_9.lc_trk_g1_7 <X> T_5_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 158)  (299 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 158)  (300 158)  routing T_5_9.lc_trk_g1_7 <X> T_5_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (301 158)  (301 158)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 158)  (302 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 158)  (303 158)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (304 158)  (304 158)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 158)  (305 158)  routing T_5_9.lc_trk_g1_4 <X> T_5_9.input_2_7
 (36 14)  (306 158)  (306 158)  LC_7 Logic Functioning bit
 (38 14)  (308 158)  (308 158)  LC_7 Logic Functioning bit
 (43 14)  (313 158)  (313 158)  LC_7 Logic Functioning bit
 (45 14)  (315 158)  (315 158)  LC_7 Logic Functioning bit
 (0 15)  (270 159)  (270 159)  routing T_5_9.glb_netwk_6 <X> T_5_9.wire_logic_cluster/lc_7/s_r
 (26 15)  (296 159)  (296 159)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 159)  (298 159)  routing T_5_9.lc_trk_g2_7 <X> T_5_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 159)  (299 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 159)  (300 159)  routing T_5_9.lc_trk_g1_7 <X> T_5_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (302 159)  (302 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (304 159)  (304 159)  routing T_5_9.lc_trk_g1_4 <X> T_5_9.input_2_7
 (36 15)  (306 159)  (306 159)  LC_7 Logic Functioning bit
 (37 15)  (307 159)  (307 159)  LC_7 Logic Functioning bit
 (38 15)  (308 159)  (308 159)  LC_7 Logic Functioning bit
 (42 15)  (312 159)  (312 159)  LC_7 Logic Functioning bit
 (48 15)  (318 159)  (318 159)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_6_9

 (11 14)  (335 158)  (335 158)  routing T_6_9.sp4_h_r_5 <X> T_6_9.sp4_v_t_46
 (13 14)  (337 158)  (337 158)  routing T_6_9.sp4_h_r_5 <X> T_6_9.sp4_v_t_46
 (12 15)  (336 159)  (336 159)  routing T_6_9.sp4_h_r_5 <X> T_6_9.sp4_v_t_46


LogicTile_7_9

 (32 0)  (398 144)  (398 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 144)  (399 144)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 144)  (400 144)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 144)  (402 144)  LC_0 Logic Functioning bit
 (37 0)  (403 144)  (403 144)  LC_0 Logic Functioning bit
 (38 0)  (404 144)  (404 144)  LC_0 Logic Functioning bit
 (39 0)  (405 144)  (405 144)  LC_0 Logic Functioning bit
 (45 0)  (411 144)  (411 144)  LC_0 Logic Functioning bit
 (22 1)  (388 145)  (388 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (391 145)  (391 145)  routing T_7_9.sp4_r_v_b_33 <X> T_7_9.lc_trk_g0_2
 (31 1)  (397 145)  (397 145)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (402 145)  (402 145)  LC_0 Logic Functioning bit
 (37 1)  (403 145)  (403 145)  LC_0 Logic Functioning bit
 (38 1)  (404 145)  (404 145)  LC_0 Logic Functioning bit
 (39 1)  (405 145)  (405 145)  LC_0 Logic Functioning bit
 (46 1)  (412 145)  (412 145)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (417 145)  (417 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (366 146)  (366 146)  routing T_7_9.glb_netwk_7 <X> T_7_9.wire_logic_cluster/lc_7/clk
 (1 2)  (367 146)  (367 146)  routing T_7_9.glb_netwk_7 <X> T_7_9.wire_logic_cluster/lc_7/clk
 (2 2)  (368 146)  (368 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (397 146)  (397 146)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 146)  (398 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 146)  (399 146)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 146)  (402 146)  LC_1 Logic Functioning bit
 (37 2)  (403 146)  (403 146)  LC_1 Logic Functioning bit
 (38 2)  (404 146)  (404 146)  LC_1 Logic Functioning bit
 (39 2)  (405 146)  (405 146)  LC_1 Logic Functioning bit
 (45 2)  (411 146)  (411 146)  LC_1 Logic Functioning bit
 (0 3)  (366 147)  (366 147)  routing T_7_9.glb_netwk_7 <X> T_7_9.wire_logic_cluster/lc_7/clk
 (31 3)  (397 147)  (397 147)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (402 147)  (402 147)  LC_1 Logic Functioning bit
 (37 3)  (403 147)  (403 147)  LC_1 Logic Functioning bit
 (38 3)  (404 147)  (404 147)  LC_1 Logic Functioning bit
 (39 3)  (405 147)  (405 147)  LC_1 Logic Functioning bit
 (1 4)  (367 148)  (367 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (392 148)  (392 148)  routing T_7_9.lc_trk_g2_4 <X> T_7_9.wire_logic_cluster/lc_2/in_0
 (36 4)  (402 148)  (402 148)  LC_2 Logic Functioning bit
 (38 4)  (404 148)  (404 148)  LC_2 Logic Functioning bit
 (41 4)  (407 148)  (407 148)  LC_2 Logic Functioning bit
 (43 4)  (409 148)  (409 148)  LC_2 Logic Functioning bit
 (45 4)  (411 148)  (411 148)  LC_2 Logic Functioning bit
 (1 5)  (367 149)  (367 149)  routing T_7_9.lc_trk_g0_2 <X> T_7_9.wire_logic_cluster/lc_7/cen
 (4 5)  (370 149)  (370 149)  routing T_7_9.sp4_h_l_42 <X> T_7_9.sp4_h_r_3
 (6 5)  (372 149)  (372 149)  routing T_7_9.sp4_h_l_42 <X> T_7_9.sp4_h_r_3
 (28 5)  (394 149)  (394 149)  routing T_7_9.lc_trk_g2_4 <X> T_7_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 149)  (395 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (403 149)  (403 149)  LC_2 Logic Functioning bit
 (39 5)  (405 149)  (405 149)  LC_2 Logic Functioning bit
 (40 5)  (406 149)  (406 149)  LC_2 Logic Functioning bit
 (42 5)  (408 149)  (408 149)  LC_2 Logic Functioning bit
 (31 6)  (397 150)  (397 150)  routing T_7_9.lc_trk_g3_7 <X> T_7_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 150)  (398 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 150)  (399 150)  routing T_7_9.lc_trk_g3_7 <X> T_7_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 150)  (400 150)  routing T_7_9.lc_trk_g3_7 <X> T_7_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 150)  (402 150)  LC_3 Logic Functioning bit
 (37 6)  (403 150)  (403 150)  LC_3 Logic Functioning bit
 (38 6)  (404 150)  (404 150)  LC_3 Logic Functioning bit
 (39 6)  (405 150)  (405 150)  LC_3 Logic Functioning bit
 (45 6)  (411 150)  (411 150)  LC_3 Logic Functioning bit
 (13 7)  (379 151)  (379 151)  routing T_7_9.sp4_v_b_0 <X> T_7_9.sp4_h_l_40
 (31 7)  (397 151)  (397 151)  routing T_7_9.lc_trk_g3_7 <X> T_7_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (402 151)  (402 151)  LC_3 Logic Functioning bit
 (37 7)  (403 151)  (403 151)  LC_3 Logic Functioning bit
 (38 7)  (404 151)  (404 151)  LC_3 Logic Functioning bit
 (39 7)  (405 151)  (405 151)  LC_3 Logic Functioning bit
 (15 10)  (381 154)  (381 154)  routing T_7_9.sp4_h_l_16 <X> T_7_9.lc_trk_g2_5
 (16 10)  (382 154)  (382 154)  routing T_7_9.sp4_h_l_16 <X> T_7_9.lc_trk_g2_5
 (17 10)  (383 154)  (383 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (32 10)  (398 154)  (398 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 154)  (399 154)  routing T_7_9.lc_trk_g3_3 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (400 154)  (400 154)  routing T_7_9.lc_trk_g3_3 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 154)  (402 154)  LC_5 Logic Functioning bit
 (37 10)  (403 154)  (403 154)  LC_5 Logic Functioning bit
 (38 10)  (404 154)  (404 154)  LC_5 Logic Functioning bit
 (39 10)  (405 154)  (405 154)  LC_5 Logic Functioning bit
 (45 10)  (411 154)  (411 154)  LC_5 Logic Functioning bit
 (17 11)  (383 155)  (383 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (384 155)  (384 155)  routing T_7_9.sp4_h_l_16 <X> T_7_9.lc_trk_g2_5
 (22 11)  (388 155)  (388 155)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (390 155)  (390 155)  routing T_7_9.tnr_op_6 <X> T_7_9.lc_trk_g2_6
 (31 11)  (397 155)  (397 155)  routing T_7_9.lc_trk_g3_3 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (402 155)  (402 155)  LC_5 Logic Functioning bit
 (37 11)  (403 155)  (403 155)  LC_5 Logic Functioning bit
 (38 11)  (404 155)  (404 155)  LC_5 Logic Functioning bit
 (39 11)  (405 155)  (405 155)  LC_5 Logic Functioning bit
 (22 12)  (388 156)  (388 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (389 156)  (389 156)  routing T_7_9.sp4_h_r_27 <X> T_7_9.lc_trk_g3_3
 (24 12)  (390 156)  (390 156)  routing T_7_9.sp4_h_r_27 <X> T_7_9.lc_trk_g3_3
 (25 12)  (391 156)  (391 156)  routing T_7_9.sp4_v_b_26 <X> T_7_9.lc_trk_g3_2
 (31 12)  (397 156)  (397 156)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 156)  (398 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 156)  (399 156)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 156)  (402 156)  LC_6 Logic Functioning bit
 (37 12)  (403 156)  (403 156)  LC_6 Logic Functioning bit
 (38 12)  (404 156)  (404 156)  LC_6 Logic Functioning bit
 (39 12)  (405 156)  (405 156)  LC_6 Logic Functioning bit
 (45 12)  (411 156)  (411 156)  LC_6 Logic Functioning bit
 (21 13)  (387 157)  (387 157)  routing T_7_9.sp4_h_r_27 <X> T_7_9.lc_trk_g3_3
 (22 13)  (388 157)  (388 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (389 157)  (389 157)  routing T_7_9.sp4_v_b_26 <X> T_7_9.lc_trk_g3_2
 (36 13)  (402 157)  (402 157)  LC_6 Logic Functioning bit
 (37 13)  (403 157)  (403 157)  LC_6 Logic Functioning bit
 (38 13)  (404 157)  (404 157)  LC_6 Logic Functioning bit
 (39 13)  (405 157)  (405 157)  LC_6 Logic Functioning bit
 (0 14)  (366 158)  (366 158)  routing T_7_9.glb_netwk_6 <X> T_7_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 158)  (367 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (388 158)  (388 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (389 158)  (389 158)  routing T_7_9.sp4_h_r_31 <X> T_7_9.lc_trk_g3_7
 (24 14)  (390 158)  (390 158)  routing T_7_9.sp4_h_r_31 <X> T_7_9.lc_trk_g3_7
 (0 15)  (366 159)  (366 159)  routing T_7_9.glb_netwk_6 <X> T_7_9.wire_logic_cluster/lc_7/s_r
 (21 15)  (387 159)  (387 159)  routing T_7_9.sp4_h_r_31 <X> T_7_9.lc_trk_g3_7


LogicTile_8_9

 (27 0)  (447 144)  (447 144)  routing T_8_9.lc_trk_g1_0 <X> T_8_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 144)  (449 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (464 144)  (464 144)  LC_0 Logic Functioning bit
 (32 1)  (452 145)  (452 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (453 145)  (453 145)  routing T_8_9.lc_trk_g2_0 <X> T_8_9.input_2_0
 (15 2)  (435 146)  (435 146)  routing T_8_9.lft_op_5 <X> T_8_9.lc_trk_g0_5
 (17 2)  (437 146)  (437 146)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (438 146)  (438 146)  routing T_8_9.lft_op_5 <X> T_8_9.lc_trk_g0_5
 (25 2)  (445 146)  (445 146)  routing T_8_9.sp4_h_r_14 <X> T_8_9.lc_trk_g0_6
 (27 2)  (447 146)  (447 146)  routing T_8_9.lc_trk_g1_1 <X> T_8_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 146)  (449 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 146)  (452 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 146)  (456 146)  LC_1 Logic Functioning bit
 (39 2)  (459 146)  (459 146)  LC_1 Logic Functioning bit
 (41 2)  (461 146)  (461 146)  LC_1 Logic Functioning bit
 (42 2)  (462 146)  (462 146)  LC_1 Logic Functioning bit
 (44 2)  (464 146)  (464 146)  LC_1 Logic Functioning bit
 (46 2)  (466 146)  (466 146)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (442 147)  (442 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (443 147)  (443 147)  routing T_8_9.sp4_h_r_14 <X> T_8_9.lc_trk_g0_6
 (24 3)  (444 147)  (444 147)  routing T_8_9.sp4_h_r_14 <X> T_8_9.lc_trk_g0_6
 (32 3)  (452 147)  (452 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (453 147)  (453 147)  routing T_8_9.lc_trk_g2_1 <X> T_8_9.input_2_1
 (36 3)  (456 147)  (456 147)  LC_1 Logic Functioning bit
 (39 3)  (459 147)  (459 147)  LC_1 Logic Functioning bit
 (41 3)  (461 147)  (461 147)  LC_1 Logic Functioning bit
 (42 3)  (462 147)  (462 147)  LC_1 Logic Functioning bit
 (14 4)  (434 148)  (434 148)  routing T_8_9.lft_op_0 <X> T_8_9.lc_trk_g1_0
 (15 4)  (435 148)  (435 148)  routing T_8_9.lft_op_1 <X> T_8_9.lc_trk_g1_1
 (17 4)  (437 148)  (437 148)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (438 148)  (438 148)  routing T_8_9.lft_op_1 <X> T_8_9.lc_trk_g1_1
 (21 4)  (441 148)  (441 148)  routing T_8_9.lft_op_3 <X> T_8_9.lc_trk_g1_3
 (22 4)  (442 148)  (442 148)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (444 148)  (444 148)  routing T_8_9.lft_op_3 <X> T_8_9.lc_trk_g1_3
 (25 4)  (445 148)  (445 148)  routing T_8_9.lft_op_2 <X> T_8_9.lc_trk_g1_2
 (27 4)  (447 148)  (447 148)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 148)  (449 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 148)  (452 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 148)  (456 148)  LC_2 Logic Functioning bit
 (39 4)  (459 148)  (459 148)  LC_2 Logic Functioning bit
 (41 4)  (461 148)  (461 148)  LC_2 Logic Functioning bit
 (42 4)  (462 148)  (462 148)  LC_2 Logic Functioning bit
 (44 4)  (464 148)  (464 148)  LC_2 Logic Functioning bit
 (15 5)  (435 149)  (435 149)  routing T_8_9.lft_op_0 <X> T_8_9.lc_trk_g1_0
 (17 5)  (437 149)  (437 149)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (442 149)  (442 149)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (444 149)  (444 149)  routing T_8_9.lft_op_2 <X> T_8_9.lc_trk_g1_2
 (30 5)  (450 149)  (450 149)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (452 149)  (452 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (453 149)  (453 149)  routing T_8_9.lc_trk_g2_2 <X> T_8_9.input_2_2
 (35 5)  (455 149)  (455 149)  routing T_8_9.lc_trk_g2_2 <X> T_8_9.input_2_2
 (36 5)  (456 149)  (456 149)  LC_2 Logic Functioning bit
 (39 5)  (459 149)  (459 149)  LC_2 Logic Functioning bit
 (41 5)  (461 149)  (461 149)  LC_2 Logic Functioning bit
 (42 5)  (462 149)  (462 149)  LC_2 Logic Functioning bit
 (25 6)  (445 150)  (445 150)  routing T_8_9.lft_op_6 <X> T_8_9.lc_trk_g1_6
 (27 6)  (447 150)  (447 150)  routing T_8_9.lc_trk_g1_3 <X> T_8_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 150)  (449 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 150)  (452 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 150)  (456 150)  LC_3 Logic Functioning bit
 (39 6)  (459 150)  (459 150)  LC_3 Logic Functioning bit
 (41 6)  (461 150)  (461 150)  LC_3 Logic Functioning bit
 (42 6)  (462 150)  (462 150)  LC_3 Logic Functioning bit
 (44 6)  (464 150)  (464 150)  LC_3 Logic Functioning bit
 (22 7)  (442 151)  (442 151)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (444 151)  (444 151)  routing T_8_9.lft_op_6 <X> T_8_9.lc_trk_g1_6
 (30 7)  (450 151)  (450 151)  routing T_8_9.lc_trk_g1_3 <X> T_8_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (452 151)  (452 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (453 151)  (453 151)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.input_2_3
 (35 7)  (455 151)  (455 151)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.input_2_3
 (36 7)  (456 151)  (456 151)  LC_3 Logic Functioning bit
 (39 7)  (459 151)  (459 151)  LC_3 Logic Functioning bit
 (41 7)  (461 151)  (461 151)  LC_3 Logic Functioning bit
 (42 7)  (462 151)  (462 151)  LC_3 Logic Functioning bit
 (15 8)  (435 152)  (435 152)  routing T_8_9.tnl_op_1 <X> T_8_9.lc_trk_g2_1
 (17 8)  (437 152)  (437 152)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (442 152)  (442 152)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (444 152)  (444 152)  routing T_8_9.tnl_op_3 <X> T_8_9.lc_trk_g2_3
 (29 8)  (449 152)  (449 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 152)  (450 152)  routing T_8_9.lc_trk_g0_5 <X> T_8_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 152)  (452 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (455 152)  (455 152)  routing T_8_9.lc_trk_g2_4 <X> T_8_9.input_2_4
 (36 8)  (456 152)  (456 152)  LC_4 Logic Functioning bit
 (39 8)  (459 152)  (459 152)  LC_4 Logic Functioning bit
 (41 8)  (461 152)  (461 152)  LC_4 Logic Functioning bit
 (42 8)  (462 152)  (462 152)  LC_4 Logic Functioning bit
 (44 8)  (464 152)  (464 152)  LC_4 Logic Functioning bit
 (14 9)  (434 153)  (434 153)  routing T_8_9.tnl_op_0 <X> T_8_9.lc_trk_g2_0
 (15 9)  (435 153)  (435 153)  routing T_8_9.tnl_op_0 <X> T_8_9.lc_trk_g2_0
 (17 9)  (437 153)  (437 153)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (438 153)  (438 153)  routing T_8_9.tnl_op_1 <X> T_8_9.lc_trk_g2_1
 (21 9)  (441 153)  (441 153)  routing T_8_9.tnl_op_3 <X> T_8_9.lc_trk_g2_3
 (22 9)  (442 153)  (442 153)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (444 153)  (444 153)  routing T_8_9.tnl_op_2 <X> T_8_9.lc_trk_g2_2
 (25 9)  (445 153)  (445 153)  routing T_8_9.tnl_op_2 <X> T_8_9.lc_trk_g2_2
 (32 9)  (452 153)  (452 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (453 153)  (453 153)  routing T_8_9.lc_trk_g2_4 <X> T_8_9.input_2_4
 (36 9)  (456 153)  (456 153)  LC_4 Logic Functioning bit
 (39 9)  (459 153)  (459 153)  LC_4 Logic Functioning bit
 (41 9)  (461 153)  (461 153)  LC_4 Logic Functioning bit
 (42 9)  (462 153)  (462 153)  LC_4 Logic Functioning bit
 (15 10)  (435 154)  (435 154)  routing T_8_9.tnl_op_5 <X> T_8_9.lc_trk_g2_5
 (17 10)  (437 154)  (437 154)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (445 154)  (445 154)  routing T_8_9.sp4_h_r_46 <X> T_8_9.lc_trk_g2_6
 (28 10)  (448 154)  (448 154)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 154)  (449 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 154)  (450 154)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 154)  (452 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (455 154)  (455 154)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.input_2_5
 (36 10)  (456 154)  (456 154)  LC_5 Logic Functioning bit
 (39 10)  (459 154)  (459 154)  LC_5 Logic Functioning bit
 (41 10)  (461 154)  (461 154)  LC_5 Logic Functioning bit
 (42 10)  (462 154)  (462 154)  LC_5 Logic Functioning bit
 (44 10)  (464 154)  (464 154)  LC_5 Logic Functioning bit
 (14 11)  (434 155)  (434 155)  routing T_8_9.tnl_op_4 <X> T_8_9.lc_trk_g2_4
 (15 11)  (435 155)  (435 155)  routing T_8_9.tnl_op_4 <X> T_8_9.lc_trk_g2_4
 (17 11)  (437 155)  (437 155)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (438 155)  (438 155)  routing T_8_9.tnl_op_5 <X> T_8_9.lc_trk_g2_5
 (22 11)  (442 155)  (442 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (443 155)  (443 155)  routing T_8_9.sp4_h_r_46 <X> T_8_9.lc_trk_g2_6
 (24 11)  (444 155)  (444 155)  routing T_8_9.sp4_h_r_46 <X> T_8_9.lc_trk_g2_6
 (25 11)  (445 155)  (445 155)  routing T_8_9.sp4_h_r_46 <X> T_8_9.lc_trk_g2_6
 (30 11)  (450 155)  (450 155)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_logic_cluster/lc_5/in_1
 (32 11)  (452 155)  (452 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (453 155)  (453 155)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.input_2_5
 (36 11)  (456 155)  (456 155)  LC_5 Logic Functioning bit
 (39 11)  (459 155)  (459 155)  LC_5 Logic Functioning bit
 (41 11)  (461 155)  (461 155)  LC_5 Logic Functioning bit
 (42 11)  (462 155)  (462 155)  LC_5 Logic Functioning bit
 (21 12)  (441 156)  (441 156)  routing T_8_9.sp12_v_t_0 <X> T_8_9.lc_trk_g3_3
 (22 12)  (442 156)  (442 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (444 156)  (444 156)  routing T_8_9.sp12_v_t_0 <X> T_8_9.lc_trk_g3_3
 (27 12)  (447 156)  (447 156)  routing T_8_9.lc_trk_g1_6 <X> T_8_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 156)  (449 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 156)  (450 156)  routing T_8_9.lc_trk_g1_6 <X> T_8_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 156)  (452 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (455 156)  (455 156)  routing T_8_9.lc_trk_g0_6 <X> T_8_9.input_2_6
 (36 12)  (456 156)  (456 156)  LC_6 Logic Functioning bit
 (39 12)  (459 156)  (459 156)  LC_6 Logic Functioning bit
 (41 12)  (461 156)  (461 156)  LC_6 Logic Functioning bit
 (42 12)  (462 156)  (462 156)  LC_6 Logic Functioning bit
 (44 12)  (464 156)  (464 156)  LC_6 Logic Functioning bit
 (21 13)  (441 157)  (441 157)  routing T_8_9.sp12_v_t_0 <X> T_8_9.lc_trk_g3_3
 (30 13)  (450 157)  (450 157)  routing T_8_9.lc_trk_g1_6 <X> T_8_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (452 157)  (452 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (455 157)  (455 157)  routing T_8_9.lc_trk_g0_6 <X> T_8_9.input_2_6
 (36 13)  (456 157)  (456 157)  LC_6 Logic Functioning bit
 (39 13)  (459 157)  (459 157)  LC_6 Logic Functioning bit
 (41 13)  (461 157)  (461 157)  LC_6 Logic Functioning bit
 (42 13)  (462 157)  (462 157)  LC_6 Logic Functioning bit
 (5 14)  (425 158)  (425 158)  routing T_8_9.sp4_v_t_38 <X> T_8_9.sp4_h_l_44
 (27 14)  (447 158)  (447 158)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 158)  (448 158)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 158)  (449 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 158)  (452 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (456 158)  (456 158)  LC_7 Logic Functioning bit
 (37 14)  (457 158)  (457 158)  LC_7 Logic Functioning bit
 (38 14)  (458 158)  (458 158)  LC_7 Logic Functioning bit
 (39 14)  (459 158)  (459 158)  LC_7 Logic Functioning bit
 (44 14)  (464 158)  (464 158)  LC_7 Logic Functioning bit
 (4 15)  (424 159)  (424 159)  routing T_8_9.sp4_v_t_38 <X> T_8_9.sp4_h_l_44
 (6 15)  (426 159)  (426 159)  routing T_8_9.sp4_v_t_38 <X> T_8_9.sp4_h_l_44
 (30 15)  (450 159)  (450 159)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_7/in_1
 (40 15)  (460 159)  (460 159)  LC_7 Logic Functioning bit
 (41 15)  (461 159)  (461 159)  LC_7 Logic Functioning bit
 (42 15)  (462 159)  (462 159)  LC_7 Logic Functioning bit
 (43 15)  (463 159)  (463 159)  LC_7 Logic Functioning bit


LogicTile_9_9

 (14 0)  (488 144)  (488 144)  routing T_9_9.wire_logic_cluster/lc_0/out <X> T_9_9.lc_trk_g0_0
 (27 0)  (501 144)  (501 144)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 144)  (502 144)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 144)  (503 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 144)  (506 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (507 144)  (507 144)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (508 144)  (508 144)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (510 144)  (510 144)  LC_0 Logic Functioning bit
 (37 0)  (511 144)  (511 144)  LC_0 Logic Functioning bit
 (41 0)  (515 144)  (515 144)  LC_0 Logic Functioning bit
 (42 0)  (516 144)  (516 144)  LC_0 Logic Functioning bit
 (43 0)  (517 144)  (517 144)  LC_0 Logic Functioning bit
 (45 0)  (519 144)  (519 144)  LC_0 Logic Functioning bit
 (17 1)  (491 145)  (491 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (496 145)  (496 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (499 145)  (499 145)  routing T_9_9.sp4_r_v_b_33 <X> T_9_9.lc_trk_g0_2
 (26 1)  (500 145)  (500 145)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 145)  (503 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (505 145)  (505 145)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (506 145)  (506 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (510 145)  (510 145)  LC_0 Logic Functioning bit
 (37 1)  (511 145)  (511 145)  LC_0 Logic Functioning bit
 (43 1)  (517 145)  (517 145)  LC_0 Logic Functioning bit
 (0 2)  (474 146)  (474 146)  routing T_9_9.glb_netwk_7 <X> T_9_9.wire_logic_cluster/lc_7/clk
 (1 2)  (475 146)  (475 146)  routing T_9_9.glb_netwk_7 <X> T_9_9.wire_logic_cluster/lc_7/clk
 (2 2)  (476 146)  (476 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 147)  (474 147)  routing T_9_9.glb_netwk_7 <X> T_9_9.wire_logic_cluster/lc_7/clk
 (14 3)  (488 147)  (488 147)  routing T_9_9.sp4_r_v_b_28 <X> T_9_9.lc_trk_g0_4
 (17 3)  (491 147)  (491 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (3 4)  (477 148)  (477 148)  routing T_9_9.sp12_v_b_0 <X> T_9_9.sp12_h_r_0
 (3 5)  (477 149)  (477 149)  routing T_9_9.sp12_v_b_0 <X> T_9_9.sp12_h_r_0
 (5 6)  (479 150)  (479 150)  routing T_9_9.sp4_v_b_3 <X> T_9_9.sp4_h_l_38
 (12 6)  (486 150)  (486 150)  routing T_9_9.sp4_v_b_5 <X> T_9_9.sp4_h_l_40
 (14 6)  (488 150)  (488 150)  routing T_9_9.wire_logic_cluster/lc_4/out <X> T_9_9.lc_trk_g1_4
 (17 7)  (491 151)  (491 151)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (488 152)  (488 152)  routing T_9_9.sp12_v_b_0 <X> T_9_9.lc_trk_g2_0
 (26 8)  (500 152)  (500 152)  routing T_9_9.lc_trk_g2_4 <X> T_9_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 152)  (501 152)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 152)  (503 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 152)  (504 152)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 152)  (506 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 152)  (507 152)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (508 152)  (508 152)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (510 152)  (510 152)  LC_4 Logic Functioning bit
 (38 8)  (512 152)  (512 152)  LC_4 Logic Functioning bit
 (43 8)  (517 152)  (517 152)  LC_4 Logic Functioning bit
 (45 8)  (519 152)  (519 152)  LC_4 Logic Functioning bit
 (14 9)  (488 153)  (488 153)  routing T_9_9.sp12_v_b_0 <X> T_9_9.lc_trk_g2_0
 (15 9)  (489 153)  (489 153)  routing T_9_9.sp12_v_b_0 <X> T_9_9.lc_trk_g2_0
 (17 9)  (491 153)  (491 153)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (28 9)  (502 153)  (502 153)  routing T_9_9.lc_trk_g2_4 <X> T_9_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 153)  (503 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (505 153)  (505 153)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (506 153)  (506 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (507 153)  (507 153)  routing T_9_9.lc_trk_g2_0 <X> T_9_9.input_2_4
 (36 9)  (510 153)  (510 153)  LC_4 Logic Functioning bit
 (38 9)  (512 153)  (512 153)  LC_4 Logic Functioning bit
 (41 9)  (515 153)  (515 153)  LC_4 Logic Functioning bit
 (42 9)  (516 153)  (516 153)  LC_4 Logic Functioning bit
 (43 9)  (517 153)  (517 153)  LC_4 Logic Functioning bit
 (47 9)  (521 153)  (521 153)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (9 10)  (483 154)  (483 154)  routing T_9_9.sp4_v_b_7 <X> T_9_9.sp4_h_l_42
 (12 10)  (486 154)  (486 154)  routing T_9_9.sp4_v_t_45 <X> T_9_9.sp4_h_l_45
 (11 11)  (485 155)  (485 155)  routing T_9_9.sp4_v_t_45 <X> T_9_9.sp4_h_l_45
 (14 11)  (488 155)  (488 155)  routing T_9_9.sp4_h_l_17 <X> T_9_9.lc_trk_g2_4
 (15 11)  (489 155)  (489 155)  routing T_9_9.sp4_h_l_17 <X> T_9_9.lc_trk_g2_4
 (16 11)  (490 155)  (490 155)  routing T_9_9.sp4_h_l_17 <X> T_9_9.lc_trk_g2_4
 (17 11)  (491 155)  (491 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (14 12)  (488 156)  (488 156)  routing T_9_9.sp12_v_b_0 <X> T_9_9.lc_trk_g3_0
 (25 12)  (499 156)  (499 156)  routing T_9_9.sp4_h_r_34 <X> T_9_9.lc_trk_g3_2
 (14 13)  (488 157)  (488 157)  routing T_9_9.sp12_v_b_0 <X> T_9_9.lc_trk_g3_0
 (15 13)  (489 157)  (489 157)  routing T_9_9.sp12_v_b_0 <X> T_9_9.lc_trk_g3_0
 (17 13)  (491 157)  (491 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (496 157)  (496 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (497 157)  (497 157)  routing T_9_9.sp4_h_r_34 <X> T_9_9.lc_trk_g3_2
 (24 13)  (498 157)  (498 157)  routing T_9_9.sp4_h_r_34 <X> T_9_9.lc_trk_g3_2
 (1 14)  (475 158)  (475 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (475 159)  (475 159)  routing T_9_9.lc_trk_g0_4 <X> T_9_9.wire_logic_cluster/lc_7/s_r


LogicTile_10_9

 (27 0)  (555 144)  (555 144)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 144)  (557 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 144)  (558 144)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (559 144)  (559 144)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 144)  (560 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 144)  (561 144)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 144)  (564 144)  LC_0 Logic Functioning bit
 (37 0)  (565 144)  (565 144)  LC_0 Logic Functioning bit
 (38 0)  (566 144)  (566 144)  LC_0 Logic Functioning bit
 (39 0)  (567 144)  (567 144)  LC_0 Logic Functioning bit
 (45 0)  (573 144)  (573 144)  LC_0 Logic Functioning bit
 (26 1)  (554 145)  (554 145)  routing T_10_9.lc_trk_g2_2 <X> T_10_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (556 145)  (556 145)  routing T_10_9.lc_trk_g2_2 <X> T_10_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 145)  (557 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (558 145)  (558 145)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.wire_logic_cluster/lc_0/in_1
 (40 1)  (568 145)  (568 145)  LC_0 Logic Functioning bit
 (41 1)  (569 145)  (569 145)  LC_0 Logic Functioning bit
 (42 1)  (570 145)  (570 145)  LC_0 Logic Functioning bit
 (43 1)  (571 145)  (571 145)  LC_0 Logic Functioning bit
 (51 1)  (579 145)  (579 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (528 146)  (528 146)  routing T_10_9.glb_netwk_7 <X> T_10_9.wire_logic_cluster/lc_7/clk
 (1 2)  (529 146)  (529 146)  routing T_10_9.glb_netwk_7 <X> T_10_9.wire_logic_cluster/lc_7/clk
 (2 2)  (530 146)  (530 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (550 146)  (550 146)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (528 147)  (528 147)  routing T_10_9.glb_netwk_7 <X> T_10_9.wire_logic_cluster/lc_7/clk
 (0 4)  (528 148)  (528 148)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_7/cen
 (1 4)  (529 148)  (529 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (28 4)  (556 148)  (556 148)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 148)  (557 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 148)  (558 148)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (559 148)  (559 148)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 148)  (560 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 148)  (561 148)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (562 148)  (562 148)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_2/in_3
 (0 5)  (528 149)  (528 149)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_7/cen
 (1 5)  (529 149)  (529 149)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_7/cen
 (28 5)  (556 149)  (556 149)  routing T_10_9.lc_trk_g2_0 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 149)  (557 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 149)  (558 149)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (564 149)  (564 149)  LC_2 Logic Functioning bit
 (38 5)  (566 149)  (566 149)  LC_2 Logic Functioning bit
 (22 7)  (550 151)  (550 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (551 151)  (551 151)  routing T_10_9.sp4_v_b_22 <X> T_10_9.lc_trk_g1_6
 (24 7)  (552 151)  (552 151)  routing T_10_9.sp4_v_b_22 <X> T_10_9.lc_trk_g1_6
 (15 8)  (543 152)  (543 152)  routing T_10_9.rgt_op_1 <X> T_10_9.lc_trk_g2_1
 (17 8)  (545 152)  (545 152)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (546 152)  (546 152)  routing T_10_9.rgt_op_1 <X> T_10_9.lc_trk_g2_1
 (25 8)  (553 152)  (553 152)  routing T_10_9.sp4_h_r_42 <X> T_10_9.lc_trk_g2_2
 (14 9)  (542 153)  (542 153)  routing T_10_9.sp4_r_v_b_32 <X> T_10_9.lc_trk_g2_0
 (17 9)  (545 153)  (545 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (550 153)  (550 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (551 153)  (551 153)  routing T_10_9.sp4_h_r_42 <X> T_10_9.lc_trk_g2_2
 (24 9)  (552 153)  (552 153)  routing T_10_9.sp4_h_r_42 <X> T_10_9.lc_trk_g2_2
 (25 9)  (553 153)  (553 153)  routing T_10_9.sp4_h_r_42 <X> T_10_9.lc_trk_g2_2
 (15 10)  (543 154)  (543 154)  routing T_10_9.sp4_h_l_24 <X> T_10_9.lc_trk_g2_5
 (16 10)  (544 154)  (544 154)  routing T_10_9.sp4_h_l_24 <X> T_10_9.lc_trk_g2_5
 (17 10)  (545 154)  (545 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (546 154)  (546 154)  routing T_10_9.sp4_h_l_24 <X> T_10_9.lc_trk_g2_5
 (21 10)  (549 154)  (549 154)  routing T_10_9.sp4_h_r_39 <X> T_10_9.lc_trk_g2_7
 (22 10)  (550 154)  (550 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (551 154)  (551 154)  routing T_10_9.sp4_h_r_39 <X> T_10_9.lc_trk_g2_7
 (24 10)  (552 154)  (552 154)  routing T_10_9.sp4_h_r_39 <X> T_10_9.lc_trk_g2_7
 (25 10)  (553 154)  (553 154)  routing T_10_9.rgt_op_6 <X> T_10_9.lc_trk_g2_6
 (26 10)  (554 154)  (554 154)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (32 10)  (560 154)  (560 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 154)  (561 154)  routing T_10_9.lc_trk_g2_0 <X> T_10_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (563 154)  (563 154)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.input_2_5
 (37 10)  (565 154)  (565 154)  LC_5 Logic Functioning bit
 (51 10)  (579 154)  (579 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (550 155)  (550 155)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (552 155)  (552 155)  routing T_10_9.rgt_op_6 <X> T_10_9.lc_trk_g2_6
 (27 11)  (555 155)  (555 155)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (556 155)  (556 155)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 155)  (557 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (560 155)  (560 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (561 155)  (561 155)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.input_2_5
 (35 11)  (563 155)  (563 155)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.input_2_5
 (36 11)  (564 155)  (564 155)  LC_5 Logic Functioning bit
 (0 12)  (528 156)  (528 156)  routing T_10_9.glb_netwk_6 <X> T_10_9.glb2local_3
 (1 12)  (529 156)  (529 156)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (22 12)  (550 156)  (550 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (554 156)  (554 156)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_6/in_0
 (28 12)  (556 156)  (556 156)  routing T_10_9.lc_trk_g2_1 <X> T_10_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 156)  (557 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (559 156)  (559 156)  routing T_10_9.lc_trk_g0_7 <X> T_10_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 156)  (560 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (564 156)  (564 156)  LC_6 Logic Functioning bit
 (37 12)  (565 156)  (565 156)  LC_6 Logic Functioning bit
 (38 12)  (566 156)  (566 156)  LC_6 Logic Functioning bit
 (39 12)  (567 156)  (567 156)  LC_6 Logic Functioning bit
 (40 12)  (568 156)  (568 156)  LC_6 Logic Functioning bit
 (42 12)  (570 156)  (570 156)  LC_6 Logic Functioning bit
 (51 12)  (579 156)  (579 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (1 13)  (529 157)  (529 157)  routing T_10_9.glb_netwk_6 <X> T_10_9.glb2local_3
 (26 13)  (554 157)  (554 157)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (556 157)  (556 157)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 157)  (557 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (559 157)  (559 157)  routing T_10_9.lc_trk_g0_7 <X> T_10_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (564 157)  (564 157)  LC_6 Logic Functioning bit
 (37 13)  (565 157)  (565 157)  LC_6 Logic Functioning bit
 (38 13)  (566 157)  (566 157)  LC_6 Logic Functioning bit
 (39 13)  (567 157)  (567 157)  LC_6 Logic Functioning bit
 (51 13)  (579 157)  (579 157)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (580 157)  (580 157)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (528 158)  (528 158)  routing T_10_9.glb_netwk_6 <X> T_10_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 158)  (529 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (528 159)  (528 159)  routing T_10_9.glb_netwk_6 <X> T_10_9.wire_logic_cluster/lc_7/s_r
 (14 15)  (542 159)  (542 159)  routing T_10_9.sp4_r_v_b_44 <X> T_10_9.lc_trk_g3_4
 (17 15)  (545 159)  (545 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_11_9

 (27 0)  (609 144)  (609 144)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 144)  (611 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (614 144)  (614 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (615 144)  (615 144)  routing T_11_9.lc_trk_g2_1 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (619 144)  (619 144)  LC_0 Logic Functioning bit
 (39 0)  (621 144)  (621 144)  LC_0 Logic Functioning bit
 (40 0)  (622 144)  (622 144)  LC_0 Logic Functioning bit
 (42 0)  (624 144)  (624 144)  LC_0 Logic Functioning bit
 (14 1)  (596 145)  (596 145)  routing T_11_9.top_op_0 <X> T_11_9.lc_trk_g0_0
 (15 1)  (597 145)  (597 145)  routing T_11_9.top_op_0 <X> T_11_9.lc_trk_g0_0
 (17 1)  (599 145)  (599 145)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 1)  (609 145)  (609 145)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (610 145)  (610 145)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (611 145)  (611 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (612 145)  (612 145)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (614 145)  (614 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (615 145)  (615 145)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.input_2_0
 (35 1)  (617 145)  (617 145)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.input_2_0
 (38 1)  (620 145)  (620 145)  LC_0 Logic Functioning bit
 (41 1)  (623 145)  (623 145)  LC_0 Logic Functioning bit
 (43 1)  (625 145)  (625 145)  LC_0 Logic Functioning bit
 (0 2)  (582 146)  (582 146)  routing T_11_9.glb_netwk_7 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (1 2)  (583 146)  (583 146)  routing T_11_9.glb_netwk_7 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (2 2)  (584 146)  (584 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (594 146)  (594 146)  routing T_11_9.sp4_v_t_39 <X> T_11_9.sp4_h_l_39
 (27 2)  (609 146)  (609 146)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 146)  (611 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (612 146)  (612 146)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (614 146)  (614 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (615 146)  (615 146)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (39 2)  (621 146)  (621 146)  LC_1 Logic Functioning bit
 (40 2)  (622 146)  (622 146)  LC_1 Logic Functioning bit
 (45 2)  (627 146)  (627 146)  LC_1 Logic Functioning bit
 (50 2)  (632 146)  (632 146)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (582 147)  (582 147)  routing T_11_9.glb_netwk_7 <X> T_11_9.wire_logic_cluster/lc_7/clk
 (11 3)  (593 147)  (593 147)  routing T_11_9.sp4_v_t_39 <X> T_11_9.sp4_h_l_39
 (26 3)  (608 147)  (608 147)  routing T_11_9.lc_trk_g2_3 <X> T_11_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (610 147)  (610 147)  routing T_11_9.lc_trk_g2_3 <X> T_11_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 147)  (611 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (613 147)  (613 147)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (38 3)  (620 147)  (620 147)  LC_1 Logic Functioning bit
 (48 3)  (630 147)  (630 147)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (633 147)  (633 147)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (607 148)  (607 148)  routing T_11_9.sp4_v_b_2 <X> T_11_9.lc_trk_g1_2
 (22 5)  (604 149)  (604 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (605 149)  (605 149)  routing T_11_9.sp4_v_b_2 <X> T_11_9.lc_trk_g1_2
 (8 6)  (590 150)  (590 150)  routing T_11_9.sp4_v_t_41 <X> T_11_9.sp4_h_l_41
 (9 6)  (591 150)  (591 150)  routing T_11_9.sp4_v_t_41 <X> T_11_9.sp4_h_l_41
 (17 6)  (599 150)  (599 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (600 150)  (600 150)  routing T_11_9.wire_logic_cluster/lc_5/out <X> T_11_9.lc_trk_g1_5
 (17 8)  (599 152)  (599 152)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (600 152)  (600 152)  routing T_11_9.bnl_op_1 <X> T_11_9.lc_trk_g2_1
 (22 8)  (604 152)  (604 152)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (605 152)  (605 152)  routing T_11_9.sp12_v_b_19 <X> T_11_9.lc_trk_g2_3
 (18 9)  (600 153)  (600 153)  routing T_11_9.bnl_op_1 <X> T_11_9.lc_trk_g2_1
 (21 9)  (603 153)  (603 153)  routing T_11_9.sp12_v_b_19 <X> T_11_9.lc_trk_g2_3
 (22 9)  (604 153)  (604 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (605 153)  (605 153)  routing T_11_9.sp4_h_l_15 <X> T_11_9.lc_trk_g2_2
 (24 9)  (606 153)  (606 153)  routing T_11_9.sp4_h_l_15 <X> T_11_9.lc_trk_g2_2
 (25 9)  (607 153)  (607 153)  routing T_11_9.sp4_h_l_15 <X> T_11_9.lc_trk_g2_2
 (25 10)  (607 154)  (607 154)  routing T_11_9.wire_logic_cluster/lc_6/out <X> T_11_9.lc_trk_g2_6
 (29 10)  (611 154)  (611 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (618 154)  (618 154)  LC_5 Logic Functioning bit
 (43 10)  (625 154)  (625 154)  LC_5 Logic Functioning bit
 (22 11)  (604 155)  (604 155)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (610 155)  (610 155)  routing T_11_9.lc_trk_g2_1 <X> T_11_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (611 155)  (611 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (614 155)  (614 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (616 155)  (616 155)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.input_2_5
 (35 11)  (617 155)  (617 155)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.input_2_5
 (14 12)  (596 156)  (596 156)  routing T_11_9.bnl_op_0 <X> T_11_9.lc_trk_g3_0
 (17 12)  (599 156)  (599 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (600 156)  (600 156)  routing T_11_9.wire_logic_cluster/lc_1/out <X> T_11_9.lc_trk_g3_1
 (28 12)  (610 156)  (610 156)  routing T_11_9.lc_trk_g2_3 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 156)  (611 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (614 156)  (614 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 156)  (615 156)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (616 156)  (616 156)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (618 156)  (618 156)  LC_6 Logic Functioning bit
 (37 12)  (619 156)  (619 156)  LC_6 Logic Functioning bit
 (38 12)  (620 156)  (620 156)  LC_6 Logic Functioning bit
 (39 12)  (621 156)  (621 156)  LC_6 Logic Functioning bit
 (45 12)  (627 156)  (627 156)  LC_6 Logic Functioning bit
 (50 12)  (632 156)  (632 156)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (596 157)  (596 157)  routing T_11_9.bnl_op_0 <X> T_11_9.lc_trk_g3_0
 (17 13)  (599 157)  (599 157)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (27 13)  (609 157)  (609 157)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (610 157)  (610 157)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (611 157)  (611 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (612 157)  (612 157)  routing T_11_9.lc_trk_g2_3 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (618 157)  (618 157)  LC_6 Logic Functioning bit
 (37 13)  (619 157)  (619 157)  LC_6 Logic Functioning bit
 (38 13)  (620 157)  (620 157)  LC_6 Logic Functioning bit
 (39 13)  (621 157)  (621 157)  LC_6 Logic Functioning bit
 (42 13)  (624 157)  (624 157)  LC_6 Logic Functioning bit
 (48 13)  (630 157)  (630 157)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (10 14)  (592 158)  (592 158)  routing T_11_9.sp4_v_b_5 <X> T_11_9.sp4_h_l_47
 (28 14)  (610 158)  (610 158)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 158)  (611 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 158)  (612 158)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (614 158)  (614 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (615 158)  (615 158)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (616 158)  (616 158)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_7/in_3
 (40 14)  (622 158)  (622 158)  LC_7 Logic Functioning bit
 (42 14)  (624 158)  (624 158)  LC_7 Logic Functioning bit
 (51 14)  (633 158)  (633 158)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (610 159)  (610 159)  routing T_11_9.lc_trk_g2_1 <X> T_11_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 159)  (611 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (612 159)  (612 159)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (614 159)  (614 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (616 159)  (616 159)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.input_2_7
 (35 15)  (617 159)  (617 159)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.input_2_7
 (37 15)  (619 159)  (619 159)  LC_7 Logic Functioning bit
 (40 15)  (622 159)  (622 159)  LC_7 Logic Functioning bit
 (42 15)  (624 159)  (624 159)  LC_7 Logic Functioning bit


LogicTile_12_9

 (14 1)  (650 145)  (650 145)  routing T_12_9.sp4_r_v_b_35 <X> T_12_9.lc_trk_g0_0
 (17 1)  (653 145)  (653 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (636 146)  (636 146)  routing T_12_9.glb_netwk_7 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (1 2)  (637 146)  (637 146)  routing T_12_9.glb_netwk_7 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (2 2)  (638 146)  (638 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (650 146)  (650 146)  routing T_12_9.wire_logic_cluster/lc_4/out <X> T_12_9.lc_trk_g0_4
 (22 2)  (658 146)  (658 146)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (660 146)  (660 146)  routing T_12_9.bot_op_7 <X> T_12_9.lc_trk_g0_7
 (0 3)  (636 147)  (636 147)  routing T_12_9.glb_netwk_7 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (17 3)  (653 147)  (653 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (5 4)  (641 148)  (641 148)  routing T_12_9.sp4_v_t_38 <X> T_12_9.sp4_h_r_3
 (14 4)  (650 148)  (650 148)  routing T_12_9.bnr_op_0 <X> T_12_9.lc_trk_g1_0
 (14 5)  (650 149)  (650 149)  routing T_12_9.bnr_op_0 <X> T_12_9.lc_trk_g1_0
 (17 5)  (653 149)  (653 149)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 6)  (657 150)  (657 150)  routing T_12_9.bnr_op_7 <X> T_12_9.lc_trk_g1_7
 (22 6)  (658 150)  (658 150)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (21 7)  (657 151)  (657 151)  routing T_12_9.bnr_op_7 <X> T_12_9.lc_trk_g1_7
 (27 8)  (663 152)  (663 152)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (664 152)  (664 152)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (665 152)  (665 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (666 152)  (666 152)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (667 152)  (667 152)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 152)  (668 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (669 152)  (669 152)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (671 152)  (671 152)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.input_2_4
 (36 8)  (672 152)  (672 152)  LC_4 Logic Functioning bit
 (37 8)  (673 152)  (673 152)  LC_4 Logic Functioning bit
 (41 8)  (677 152)  (677 152)  LC_4 Logic Functioning bit
 (42 8)  (678 152)  (678 152)  LC_4 Logic Functioning bit
 (43 8)  (679 152)  (679 152)  LC_4 Logic Functioning bit
 (45 8)  (681 152)  (681 152)  LC_4 Logic Functioning bit
 (51 8)  (687 152)  (687 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (665 153)  (665 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (666 153)  (666 153)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (667 153)  (667 153)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (668 153)  (668 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (670 153)  (670 153)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.input_2_4
 (35 9)  (671 153)  (671 153)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.input_2_4
 (36 9)  (672 153)  (672 153)  LC_4 Logic Functioning bit
 (37 9)  (673 153)  (673 153)  LC_4 Logic Functioning bit
 (42 9)  (678 153)  (678 153)  LC_4 Logic Functioning bit
 (43 9)  (679 153)  (679 153)  LC_4 Logic Functioning bit
 (48 9)  (684 153)  (684 153)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (689 153)  (689 153)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (658 154)  (658 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 14)  (661 158)  (661 158)  routing T_12_9.sp12_v_b_6 <X> T_12_9.lc_trk_g3_6
 (26 14)  (662 158)  (662 158)  routing T_12_9.lc_trk_g0_7 <X> T_12_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (665 158)  (665 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (667 158)  (667 158)  routing T_12_9.lc_trk_g0_4 <X> T_12_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (668 158)  (668 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (672 158)  (672 158)  LC_7 Logic Functioning bit
 (37 14)  (673 158)  (673 158)  LC_7 Logic Functioning bit
 (38 14)  (674 158)  (674 158)  LC_7 Logic Functioning bit
 (39 14)  (675 158)  (675 158)  LC_7 Logic Functioning bit
 (41 14)  (677 158)  (677 158)  LC_7 Logic Functioning bit
 (51 14)  (687 158)  (687 158)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (658 159)  (658 159)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (660 159)  (660 159)  routing T_12_9.sp12_v_b_6 <X> T_12_9.lc_trk_g3_6
 (25 15)  (661 159)  (661 159)  routing T_12_9.sp12_v_b_6 <X> T_12_9.lc_trk_g3_6
 (26 15)  (662 159)  (662 159)  routing T_12_9.lc_trk_g0_7 <X> T_12_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (665 159)  (665 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (668 159)  (668 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (670 159)  (670 159)  routing T_12_9.lc_trk_g1_0 <X> T_12_9.input_2_7
 (36 15)  (672 159)  (672 159)  LC_7 Logic Functioning bit
 (37 15)  (673 159)  (673 159)  LC_7 Logic Functioning bit
 (38 15)  (674 159)  (674 159)  LC_7 Logic Functioning bit
 (39 15)  (675 159)  (675 159)  LC_7 Logic Functioning bit
 (41 15)  (677 159)  (677 159)  LC_7 Logic Functioning bit
 (43 15)  (679 159)  (679 159)  LC_7 Logic Functioning bit


LogicTile_13_9

 (3 0)  (697 144)  (697 144)  routing T_13_9.sp12_v_t_23 <X> T_13_9.sp12_v_b_0
 (13 3)  (707 147)  (707 147)  routing T_13_9.sp4_v_b_9 <X> T_13_9.sp4_h_l_39


LogicTile_14_9

 (10 0)  (758 144)  (758 144)  routing T_14_9.sp4_v_t_45 <X> T_14_9.sp4_h_r_1
 (25 0)  (773 144)  (773 144)  routing T_14_9.wire_logic_cluster/lc_2/out <X> T_14_9.lc_trk_g0_2
 (27 0)  (775 144)  (775 144)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (776 144)  (776 144)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 144)  (777 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (780 144)  (780 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (784 144)  (784 144)  LC_0 Logic Functioning bit
 (37 0)  (785 144)  (785 144)  LC_0 Logic Functioning bit
 (38 0)  (786 144)  (786 144)  LC_0 Logic Functioning bit
 (39 0)  (787 144)  (787 144)  LC_0 Logic Functioning bit
 (44 0)  (792 144)  (792 144)  LC_0 Logic Functioning bit
 (45 0)  (793 144)  (793 144)  LC_0 Logic Functioning bit
 (52 0)  (800 144)  (800 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (770 145)  (770 145)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (40 1)  (788 145)  (788 145)  LC_0 Logic Functioning bit
 (41 1)  (789 145)  (789 145)  LC_0 Logic Functioning bit
 (42 1)  (790 145)  (790 145)  LC_0 Logic Functioning bit
 (43 1)  (791 145)  (791 145)  LC_0 Logic Functioning bit
 (49 1)  (797 145)  (797 145)  Carry_In_Mux bit 

 (0 2)  (748 146)  (748 146)  routing T_14_9.glb_netwk_7 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (1 2)  (749 146)  (749 146)  routing T_14_9.glb_netwk_7 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 2)  (750 146)  (750 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (762 146)  (762 146)  routing T_14_9.wire_logic_cluster/lc_4/out <X> T_14_9.lc_trk_g0_4
 (27 2)  (775 146)  (775 146)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (776 146)  (776 146)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 146)  (777 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (780 146)  (780 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (784 146)  (784 146)  LC_1 Logic Functioning bit
 (37 2)  (785 146)  (785 146)  LC_1 Logic Functioning bit
 (38 2)  (786 146)  (786 146)  LC_1 Logic Functioning bit
 (39 2)  (787 146)  (787 146)  LC_1 Logic Functioning bit
 (44 2)  (792 146)  (792 146)  LC_1 Logic Functioning bit
 (45 2)  (793 146)  (793 146)  LC_1 Logic Functioning bit
 (0 3)  (748 147)  (748 147)  routing T_14_9.glb_netwk_7 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (17 3)  (765 147)  (765 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (40 3)  (788 147)  (788 147)  LC_1 Logic Functioning bit
 (41 3)  (789 147)  (789 147)  LC_1 Logic Functioning bit
 (42 3)  (790 147)  (790 147)  LC_1 Logic Functioning bit
 (43 3)  (791 147)  (791 147)  LC_1 Logic Functioning bit
 (51 3)  (799 147)  (799 147)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (769 148)  (769 148)  routing T_14_9.wire_logic_cluster/lc_3/out <X> T_14_9.lc_trk_g1_3
 (22 4)  (770 148)  (770 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (780 148)  (780 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (784 148)  (784 148)  LC_2 Logic Functioning bit
 (39 4)  (787 148)  (787 148)  LC_2 Logic Functioning bit
 (41 4)  (789 148)  (789 148)  LC_2 Logic Functioning bit
 (42 4)  (790 148)  (790 148)  LC_2 Logic Functioning bit
 (44 4)  (792 148)  (792 148)  LC_2 Logic Functioning bit
 (45 4)  (793 148)  (793 148)  LC_2 Logic Functioning bit
 (32 5)  (780 149)  (780 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (783 149)  (783 149)  routing T_14_9.lc_trk_g0_2 <X> T_14_9.input_2_2
 (37 5)  (785 149)  (785 149)  LC_2 Logic Functioning bit
 (38 5)  (786 149)  (786 149)  LC_2 Logic Functioning bit
 (40 5)  (788 149)  (788 149)  LC_2 Logic Functioning bit
 (43 5)  (791 149)  (791 149)  LC_2 Logic Functioning bit
 (27 6)  (775 150)  (775 150)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 150)  (777 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 150)  (780 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (784 150)  (784 150)  LC_3 Logic Functioning bit
 (37 6)  (785 150)  (785 150)  LC_3 Logic Functioning bit
 (38 6)  (786 150)  (786 150)  LC_3 Logic Functioning bit
 (39 6)  (787 150)  (787 150)  LC_3 Logic Functioning bit
 (44 6)  (792 150)  (792 150)  LC_3 Logic Functioning bit
 (45 6)  (793 150)  (793 150)  LC_3 Logic Functioning bit
 (48 6)  (796 150)  (796 150)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (763 151)  (763 151)  routing T_14_9.bot_op_4 <X> T_14_9.lc_trk_g1_4
 (17 7)  (765 151)  (765 151)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (770 151)  (770 151)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (772 151)  (772 151)  routing T_14_9.bot_op_6 <X> T_14_9.lc_trk_g1_6
 (30 7)  (778 151)  (778 151)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.wire_logic_cluster/lc_3/in_1
 (40 7)  (788 151)  (788 151)  LC_3 Logic Functioning bit
 (41 7)  (789 151)  (789 151)  LC_3 Logic Functioning bit
 (42 7)  (790 151)  (790 151)  LC_3 Logic Functioning bit
 (43 7)  (791 151)  (791 151)  LC_3 Logic Functioning bit
 (26 8)  (774 152)  (774 152)  routing T_14_9.lc_trk_g0_4 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (32 8)  (780 152)  (780 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (785 152)  (785 152)  LC_4 Logic Functioning bit
 (39 8)  (787 152)  (787 152)  LC_4 Logic Functioning bit
 (41 8)  (789 152)  (789 152)  LC_4 Logic Functioning bit
 (43 8)  (791 152)  (791 152)  LC_4 Logic Functioning bit
 (45 8)  (793 152)  (793 152)  LC_4 Logic Functioning bit
 (29 9)  (777 153)  (777 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (784 153)  (784 153)  LC_4 Logic Functioning bit
 (38 9)  (786 153)  (786 153)  LC_4 Logic Functioning bit
 (40 9)  (788 153)  (788 153)  LC_4 Logic Functioning bit
 (42 9)  (790 153)  (790 153)  LC_4 Logic Functioning bit
 (14 12)  (762 156)  (762 156)  routing T_14_9.wire_logic_cluster/lc_0/out <X> T_14_9.lc_trk_g3_0
 (17 12)  (765 156)  (765 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (766 156)  (766 156)  routing T_14_9.wire_logic_cluster/lc_1/out <X> T_14_9.lc_trk_g3_1
 (27 12)  (775 156)  (775 156)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 156)  (777 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 156)  (778 156)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (779 156)  (779 156)  routing T_14_9.lc_trk_g1_4 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 156)  (780 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (782 156)  (782 156)  routing T_14_9.lc_trk_g1_4 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 156)  (783 156)  routing T_14_9.lc_trk_g0_4 <X> T_14_9.input_2_6
 (40 12)  (788 156)  (788 156)  LC_6 Logic Functioning bit
 (17 13)  (765 157)  (765 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (774 157)  (774 157)  routing T_14_9.lc_trk_g0_2 <X> T_14_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 157)  (777 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 157)  (778 157)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (780 157)  (780 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (52 13)  (800 157)  (800 157)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (3 14)  (751 158)  (751 158)  routing T_14_9.sp12_h_r_1 <X> T_14_9.sp12_v_t_22
 (3 15)  (751 159)  (751 159)  routing T_14_9.sp12_h_r_1 <X> T_14_9.sp12_v_t_22


LogicTile_15_9

 (9 0)  (811 144)  (811 144)  routing T_15_9.sp4_v_t_36 <X> T_15_9.sp4_h_r_1
 (27 0)  (829 144)  (829 144)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (830 144)  (830 144)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 144)  (831 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 144)  (832 144)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (834 144)  (834 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 144)  (835 144)  routing T_15_9.lc_trk_g2_3 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (839 144)  (839 144)  LC_0 Logic Functioning bit
 (42 0)  (844 144)  (844 144)  LC_0 Logic Functioning bit
 (45 0)  (847 144)  (847 144)  LC_0 Logic Functioning bit
 (22 1)  (824 145)  (824 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (829 145)  (829 145)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 145)  (830 145)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 145)  (831 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 145)  (832 145)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (833 145)  (833 145)  routing T_15_9.lc_trk_g2_3 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (834 145)  (834 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (835 145)  (835 145)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.input_2_0
 (34 1)  (836 145)  (836 145)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.input_2_0
 (35 1)  (837 145)  (837 145)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.input_2_0
 (36 1)  (838 145)  (838 145)  LC_0 Logic Functioning bit
 (38 1)  (840 145)  (840 145)  LC_0 Logic Functioning bit
 (44 1)  (846 145)  (846 145)  LC_0 Logic Functioning bit
 (0 2)  (802 146)  (802 146)  routing T_15_9.glb_netwk_7 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (1 2)  (803 146)  (803 146)  routing T_15_9.glb_netwk_7 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 2)  (804 146)  (804 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (816 146)  (816 146)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (28 2)  (830 146)  (830 146)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 146)  (831 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (833 146)  (833 146)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 146)  (834 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 146)  (835 146)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (41 2)  (843 146)  (843 146)  LC_1 Logic Functioning bit
 (43 2)  (845 146)  (845 146)  LC_1 Logic Functioning bit
 (52 2)  (854 146)  (854 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (802 147)  (802 147)  routing T_15_9.glb_netwk_7 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (15 3)  (817 147)  (817 147)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (16 3)  (818 147)  (818 147)  routing T_15_9.sp4_h_l_1 <X> T_15_9.lc_trk_g0_4
 (17 3)  (819 147)  (819 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (829 147)  (829 147)  routing T_15_9.lc_trk_g1_0 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 147)  (831 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 147)  (832 147)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.wire_logic_cluster/lc_1/in_1
 (36 3)  (838 147)  (838 147)  LC_1 Logic Functioning bit
 (37 3)  (839 147)  (839 147)  LC_1 Logic Functioning bit
 (38 3)  (840 147)  (840 147)  LC_1 Logic Functioning bit
 (39 3)  (841 147)  (841 147)  LC_1 Logic Functioning bit
 (40 3)  (842 147)  (842 147)  LC_1 Logic Functioning bit
 (42 3)  (844 147)  (844 147)  LC_1 Logic Functioning bit
 (2 4)  (804 148)  (804 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (816 148)  (816 148)  routing T_15_9.wire_logic_cluster/lc_0/out <X> T_15_9.lc_trk_g1_0
 (26 4)  (828 148)  (828 148)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_2/in_0
 (32 4)  (834 148)  (834 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 148)  (836 148)  routing T_15_9.lc_trk_g1_0 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (839 148)  (839 148)  LC_2 Logic Functioning bit
 (38 4)  (840 148)  (840 148)  LC_2 Logic Functioning bit
 (39 4)  (841 148)  (841 148)  LC_2 Logic Functioning bit
 (43 4)  (845 148)  (845 148)  LC_2 Logic Functioning bit
 (17 5)  (819 149)  (819 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (830 149)  (830 149)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 149)  (831 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (834 149)  (834 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (835 149)  (835 149)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.input_2_2
 (35 5)  (837 149)  (837 149)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.input_2_2
 (36 5)  (838 149)  (838 149)  LC_2 Logic Functioning bit
 (38 5)  (840 149)  (840 149)  LC_2 Logic Functioning bit
 (39 5)  (841 149)  (841 149)  LC_2 Logic Functioning bit
 (42 5)  (844 149)  (844 149)  LC_2 Logic Functioning bit
 (25 6)  (827 150)  (827 150)  routing T_15_9.sp4_h_r_14 <X> T_15_9.lc_trk_g1_6
 (29 6)  (831 150)  (831 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (833 150)  (833 150)  routing T_15_9.lc_trk_g0_4 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 150)  (834 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (838 150)  (838 150)  LC_3 Logic Functioning bit
 (38 6)  (840 150)  (840 150)  LC_3 Logic Functioning bit
 (22 7)  (824 151)  (824 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (825 151)  (825 151)  routing T_15_9.sp4_h_r_14 <X> T_15_9.lc_trk_g1_6
 (24 7)  (826 151)  (826 151)  routing T_15_9.sp4_h_r_14 <X> T_15_9.lc_trk_g1_6
 (27 7)  (829 151)  (829 151)  routing T_15_9.lc_trk_g1_0 <X> T_15_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 151)  (831 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 151)  (832 151)  routing T_15_9.lc_trk_g0_2 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (838 151)  (838 151)  LC_3 Logic Functioning bit
 (37 7)  (839 151)  (839 151)  LC_3 Logic Functioning bit
 (38 7)  (840 151)  (840 151)  LC_3 Logic Functioning bit
 (39 7)  (841 151)  (841 151)  LC_3 Logic Functioning bit
 (40 7)  (842 151)  (842 151)  LC_3 Logic Functioning bit
 (42 7)  (844 151)  (844 151)  LC_3 Logic Functioning bit
 (22 8)  (824 152)  (824 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (825 152)  (825 152)  routing T_15_9.sp4_v_t_30 <X> T_15_9.lc_trk_g2_3
 (24 8)  (826 152)  (826 152)  routing T_15_9.sp4_v_t_30 <X> T_15_9.lc_trk_g2_3
 (25 8)  (827 152)  (827 152)  routing T_15_9.sp4_v_t_23 <X> T_15_9.lc_trk_g2_2
 (27 8)  (829 152)  (829 152)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (830 152)  (830 152)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 152)  (831 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (833 152)  (833 152)  routing T_15_9.lc_trk_g1_6 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 152)  (834 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (836 152)  (836 152)  routing T_15_9.lc_trk_g1_6 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 152)  (838 152)  LC_4 Logic Functioning bit
 (37 8)  (839 152)  (839 152)  LC_4 Logic Functioning bit
 (40 8)  (842 152)  (842 152)  LC_4 Logic Functioning bit
 (42 8)  (844 152)  (844 152)  LC_4 Logic Functioning bit
 (50 8)  (852 152)  (852 152)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (853 152)  (853 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (824 153)  (824 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (825 153)  (825 153)  routing T_15_9.sp4_v_t_23 <X> T_15_9.lc_trk_g2_2
 (25 9)  (827 153)  (827 153)  routing T_15_9.sp4_v_t_23 <X> T_15_9.lc_trk_g2_2
 (31 9)  (833 153)  (833 153)  routing T_15_9.lc_trk_g1_6 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (838 153)  (838 153)  LC_4 Logic Functioning bit
 (37 9)  (839 153)  (839 153)  LC_4 Logic Functioning bit
 (40 9)  (842 153)  (842 153)  LC_4 Logic Functioning bit
 (42 9)  (844 153)  (844 153)  LC_4 Logic Functioning bit
 (4 10)  (806 154)  (806 154)  routing T_15_9.sp4_h_r_0 <X> T_15_9.sp4_v_t_43
 (6 10)  (808 154)  (808 154)  routing T_15_9.sp4_h_r_0 <X> T_15_9.sp4_v_t_43
 (14 10)  (816 154)  (816 154)  routing T_15_9.sp4_v_b_36 <X> T_15_9.lc_trk_g2_4
 (26 10)  (828 154)  (828 154)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (829 154)  (829 154)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (830 154)  (830 154)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 154)  (831 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (833 154)  (833 154)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 154)  (834 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 154)  (835 154)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (836 154)  (836 154)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (837 154)  (837 154)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.input_2_5
 (37 10)  (839 154)  (839 154)  LC_5 Logic Functioning bit
 (42 10)  (844 154)  (844 154)  LC_5 Logic Functioning bit
 (45 10)  (847 154)  (847 154)  LC_5 Logic Functioning bit
 (47 10)  (849 154)  (849 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (854 154)  (854 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (807 155)  (807 155)  routing T_15_9.sp4_h_r_0 <X> T_15_9.sp4_v_t_43
 (14 11)  (816 155)  (816 155)  routing T_15_9.sp4_v_b_36 <X> T_15_9.lc_trk_g2_4
 (16 11)  (818 155)  (818 155)  routing T_15_9.sp4_v_b_36 <X> T_15_9.lc_trk_g2_4
 (17 11)  (819 155)  (819 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (828 155)  (828 155)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (829 155)  (829 155)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (830 155)  (830 155)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 155)  (831 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (834 155)  (834 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (835 155)  (835 155)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.input_2_5
 (34 11)  (836 155)  (836 155)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.input_2_5
 (37 11)  (839 155)  (839 155)  LC_5 Logic Functioning bit
 (39 11)  (841 155)  (841 155)  LC_5 Logic Functioning bit
 (14 12)  (816 156)  (816 156)  routing T_15_9.sp4_h_l_21 <X> T_15_9.lc_trk_g3_0
 (17 12)  (819 156)  (819 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (823 156)  (823 156)  routing T_15_9.rgt_op_3 <X> T_15_9.lc_trk_g3_3
 (22 12)  (824 156)  (824 156)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (826 156)  (826 156)  routing T_15_9.rgt_op_3 <X> T_15_9.lc_trk_g3_3
 (15 13)  (817 157)  (817 157)  routing T_15_9.sp4_h_l_21 <X> T_15_9.lc_trk_g3_0
 (16 13)  (818 157)  (818 157)  routing T_15_9.sp4_h_l_21 <X> T_15_9.lc_trk_g3_0
 (17 13)  (819 157)  (819 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (820 157)  (820 157)  routing T_15_9.sp4_r_v_b_41 <X> T_15_9.lc_trk_g3_1
 (0 14)  (802 158)  (802 158)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 158)  (803 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (816 158)  (816 158)  routing T_15_9.rgt_op_4 <X> T_15_9.lc_trk_g3_4
 (15 14)  (817 158)  (817 158)  routing T_15_9.sp4_v_t_32 <X> T_15_9.lc_trk_g3_5
 (16 14)  (818 158)  (818 158)  routing T_15_9.sp4_v_t_32 <X> T_15_9.lc_trk_g3_5
 (17 14)  (819 158)  (819 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (802 159)  (802 159)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/s_r
 (15 15)  (817 159)  (817 159)  routing T_15_9.rgt_op_4 <X> T_15_9.lc_trk_g3_4
 (17 15)  (819 159)  (819 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (824 159)  (824 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (825 159)  (825 159)  routing T_15_9.sp4_h_r_30 <X> T_15_9.lc_trk_g3_6
 (24 15)  (826 159)  (826 159)  routing T_15_9.sp4_h_r_30 <X> T_15_9.lc_trk_g3_6
 (25 15)  (827 159)  (827 159)  routing T_15_9.sp4_h_r_30 <X> T_15_9.lc_trk_g3_6


LogicTile_16_9

 (22 0)  (878 144)  (878 144)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (880 144)  (880 144)  routing T_16_9.top_op_3 <X> T_16_9.lc_trk_g0_3
 (25 0)  (881 144)  (881 144)  routing T_16_9.lft_op_2 <X> T_16_9.lc_trk_g0_2
 (29 0)  (885 144)  (885 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (888 144)  (888 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (892 144)  (892 144)  LC_0 Logic Functioning bit
 (37 0)  (893 144)  (893 144)  LC_0 Logic Functioning bit
 (38 0)  (894 144)  (894 144)  LC_0 Logic Functioning bit
 (39 0)  (895 144)  (895 144)  LC_0 Logic Functioning bit
 (44 0)  (900 144)  (900 144)  LC_0 Logic Functioning bit
 (21 1)  (877 145)  (877 145)  routing T_16_9.top_op_3 <X> T_16_9.lc_trk_g0_3
 (22 1)  (878 145)  (878 145)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (880 145)  (880 145)  routing T_16_9.lft_op_2 <X> T_16_9.lc_trk_g0_2
 (30 1)  (886 145)  (886 145)  routing T_16_9.lc_trk_g0_3 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (40 1)  (896 145)  (896 145)  LC_0 Logic Functioning bit
 (41 1)  (897 145)  (897 145)  LC_0 Logic Functioning bit
 (42 1)  (898 145)  (898 145)  LC_0 Logic Functioning bit
 (43 1)  (899 145)  (899 145)  LC_0 Logic Functioning bit
 (48 1)  (904 145)  (904 145)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (905 145)  (905 145)  Carry_In_Mux bit 

 (14 2)  (870 146)  (870 146)  routing T_16_9.bnr_op_4 <X> T_16_9.lc_trk_g0_4
 (32 2)  (888 146)  (888 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (891 146)  (891 146)  routing T_16_9.lc_trk_g1_4 <X> T_16_9.input_2_1
 (36 2)  (892 146)  (892 146)  LC_1 Logic Functioning bit
 (39 2)  (895 146)  (895 146)  LC_1 Logic Functioning bit
 (41 2)  (897 146)  (897 146)  LC_1 Logic Functioning bit
 (42 2)  (898 146)  (898 146)  LC_1 Logic Functioning bit
 (44 2)  (900 146)  (900 146)  LC_1 Logic Functioning bit
 (14 3)  (870 147)  (870 147)  routing T_16_9.bnr_op_4 <X> T_16_9.lc_trk_g0_4
 (17 3)  (873 147)  (873 147)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (32 3)  (888 147)  (888 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (890 147)  (890 147)  routing T_16_9.lc_trk_g1_4 <X> T_16_9.input_2_1
 (37 3)  (893 147)  (893 147)  LC_1 Logic Functioning bit
 (38 3)  (894 147)  (894 147)  LC_1 Logic Functioning bit
 (40 3)  (896 147)  (896 147)  LC_1 Logic Functioning bit
 (43 3)  (899 147)  (899 147)  LC_1 Logic Functioning bit
 (48 3)  (904 147)  (904 147)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (28 4)  (884 148)  (884 148)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 148)  (885 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 148)  (886 148)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (888 148)  (888 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (892 148)  (892 148)  LC_2 Logic Functioning bit
 (37 4)  (893 148)  (893 148)  LC_2 Logic Functioning bit
 (38 4)  (894 148)  (894 148)  LC_2 Logic Functioning bit
 (39 4)  (895 148)  (895 148)  LC_2 Logic Functioning bit
 (44 4)  (900 148)  (900 148)  LC_2 Logic Functioning bit
 (40 5)  (896 149)  (896 149)  LC_2 Logic Functioning bit
 (41 5)  (897 149)  (897 149)  LC_2 Logic Functioning bit
 (42 5)  (898 149)  (898 149)  LC_2 Logic Functioning bit
 (43 5)  (899 149)  (899 149)  LC_2 Logic Functioning bit
 (51 5)  (907 149)  (907 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (860 150)  (860 150)  routing T_16_9.sp4_h_r_3 <X> T_16_9.sp4_v_t_38
 (21 6)  (877 150)  (877 150)  routing T_16_9.sp4_h_l_10 <X> T_16_9.lc_trk_g1_7
 (22 6)  (878 150)  (878 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (879 150)  (879 150)  routing T_16_9.sp4_h_l_10 <X> T_16_9.lc_trk_g1_7
 (24 6)  (880 150)  (880 150)  routing T_16_9.sp4_h_l_10 <X> T_16_9.lc_trk_g1_7
 (29 6)  (885 150)  (885 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 150)  (888 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (892 150)  (892 150)  LC_3 Logic Functioning bit
 (37 6)  (893 150)  (893 150)  LC_3 Logic Functioning bit
 (38 6)  (894 150)  (894 150)  LC_3 Logic Functioning bit
 (39 6)  (895 150)  (895 150)  LC_3 Logic Functioning bit
 (44 6)  (900 150)  (900 150)  LC_3 Logic Functioning bit
 (5 7)  (861 151)  (861 151)  routing T_16_9.sp4_h_r_3 <X> T_16_9.sp4_v_t_38
 (14 7)  (870 151)  (870 151)  routing T_16_9.top_op_4 <X> T_16_9.lc_trk_g1_4
 (15 7)  (871 151)  (871 151)  routing T_16_9.top_op_4 <X> T_16_9.lc_trk_g1_4
 (17 7)  (873 151)  (873 151)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (877 151)  (877 151)  routing T_16_9.sp4_h_l_10 <X> T_16_9.lc_trk_g1_7
 (30 7)  (886 151)  (886 151)  routing T_16_9.lc_trk_g0_2 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (40 7)  (896 151)  (896 151)  LC_3 Logic Functioning bit
 (41 7)  (897 151)  (897 151)  LC_3 Logic Functioning bit
 (42 7)  (898 151)  (898 151)  LC_3 Logic Functioning bit
 (43 7)  (899 151)  (899 151)  LC_3 Logic Functioning bit
 (5 8)  (861 152)  (861 152)  routing T_16_9.sp4_v_t_43 <X> T_16_9.sp4_h_r_6
 (12 8)  (868 152)  (868 152)  routing T_16_9.sp4_v_t_45 <X> T_16_9.sp4_h_r_8
 (27 8)  (883 152)  (883 152)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (884 152)  (884 152)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 152)  (885 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 152)  (886 152)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (888 152)  (888 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (892 152)  (892 152)  LC_4 Logic Functioning bit
 (37 8)  (893 152)  (893 152)  LC_4 Logic Functioning bit
 (38 8)  (894 152)  (894 152)  LC_4 Logic Functioning bit
 (39 8)  (895 152)  (895 152)  LC_4 Logic Functioning bit
 (44 8)  (900 152)  (900 152)  LC_4 Logic Functioning bit
 (30 9)  (886 153)  (886 153)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (40 9)  (896 153)  (896 153)  LC_4 Logic Functioning bit
 (41 9)  (897 153)  (897 153)  LC_4 Logic Functioning bit
 (42 9)  (898 153)  (898 153)  LC_4 Logic Functioning bit
 (43 9)  (899 153)  (899 153)  LC_4 Logic Functioning bit
 (16 10)  (872 154)  (872 154)  routing T_16_9.sp12_v_b_21 <X> T_16_9.lc_trk_g2_5
 (17 10)  (873 154)  (873 154)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (29 10)  (885 154)  (885 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 154)  (886 154)  routing T_16_9.lc_trk_g0_4 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (888 154)  (888 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (892 154)  (892 154)  LC_5 Logic Functioning bit
 (39 10)  (895 154)  (895 154)  LC_5 Logic Functioning bit
 (41 10)  (897 154)  (897 154)  LC_5 Logic Functioning bit
 (42 10)  (898 154)  (898 154)  LC_5 Logic Functioning bit
 (44 10)  (900 154)  (900 154)  LC_5 Logic Functioning bit
 (51 10)  (907 154)  (907 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (874 155)  (874 155)  routing T_16_9.sp12_v_b_21 <X> T_16_9.lc_trk_g2_5
 (32 11)  (888 155)  (888 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (889 155)  (889 155)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.input_2_5
 (34 11)  (890 155)  (890 155)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.input_2_5
 (35 11)  (891 155)  (891 155)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.input_2_5
 (36 11)  (892 155)  (892 155)  LC_5 Logic Functioning bit
 (39 11)  (895 155)  (895 155)  LC_5 Logic Functioning bit
 (41 11)  (897 155)  (897 155)  LC_5 Logic Functioning bit
 (42 11)  (898 155)  (898 155)  LC_5 Logic Functioning bit
 (4 12)  (860 156)  (860 156)  routing T_16_9.sp4_h_l_38 <X> T_16_9.sp4_v_b_9
 (6 12)  (862 156)  (862 156)  routing T_16_9.sp4_h_l_38 <X> T_16_9.sp4_v_b_9
 (14 12)  (870 156)  (870 156)  routing T_16_9.sp4_v_t_21 <X> T_16_9.lc_trk_g3_0
 (25 12)  (881 156)  (881 156)  routing T_16_9.rgt_op_2 <X> T_16_9.lc_trk_g3_2
 (27 12)  (883 156)  (883 156)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (884 156)  (884 156)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 156)  (885 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (888 156)  (888 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (892 156)  (892 156)  LC_6 Logic Functioning bit
 (37 12)  (893 156)  (893 156)  LC_6 Logic Functioning bit
 (38 12)  (894 156)  (894 156)  LC_6 Logic Functioning bit
 (39 12)  (895 156)  (895 156)  LC_6 Logic Functioning bit
 (44 12)  (900 156)  (900 156)  LC_6 Logic Functioning bit
 (51 12)  (907 156)  (907 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (861 157)  (861 157)  routing T_16_9.sp4_h_l_38 <X> T_16_9.sp4_v_b_9
 (14 13)  (870 157)  (870 157)  routing T_16_9.sp4_v_t_21 <X> T_16_9.lc_trk_g3_0
 (16 13)  (872 157)  (872 157)  routing T_16_9.sp4_v_t_21 <X> T_16_9.lc_trk_g3_0
 (17 13)  (873 157)  (873 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (878 157)  (878 157)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (880 157)  (880 157)  routing T_16_9.rgt_op_2 <X> T_16_9.lc_trk_g3_2
 (40 13)  (896 157)  (896 157)  LC_6 Logic Functioning bit
 (41 13)  (897 157)  (897 157)  LC_6 Logic Functioning bit
 (42 13)  (898 157)  (898 157)  LC_6 Logic Functioning bit
 (43 13)  (899 157)  (899 157)  LC_6 Logic Functioning bit
 (25 14)  (881 158)  (881 158)  routing T_16_9.rgt_op_6 <X> T_16_9.lc_trk_g3_6
 (27 14)  (883 158)  (883 158)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 158)  (885 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 158)  (886 158)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (888 158)  (888 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (892 158)  (892 158)  LC_7 Logic Functioning bit
 (37 14)  (893 158)  (893 158)  LC_7 Logic Functioning bit
 (38 14)  (894 158)  (894 158)  LC_7 Logic Functioning bit
 (39 14)  (895 158)  (895 158)  LC_7 Logic Functioning bit
 (44 14)  (900 158)  (900 158)  LC_7 Logic Functioning bit
 (51 14)  (907 158)  (907 158)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (878 159)  (878 159)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (880 159)  (880 159)  routing T_16_9.rgt_op_6 <X> T_16_9.lc_trk_g3_6
 (30 15)  (886 159)  (886 159)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (40 15)  (896 159)  (896 159)  LC_7 Logic Functioning bit
 (41 15)  (897 159)  (897 159)  LC_7 Logic Functioning bit
 (42 15)  (898 159)  (898 159)  LC_7 Logic Functioning bit
 (43 15)  (899 159)  (899 159)  LC_7 Logic Functioning bit


LogicTile_17_9

 (21 0)  (931 144)  (931 144)  routing T_17_9.sp4_h_r_19 <X> T_17_9.lc_trk_g0_3
 (22 0)  (932 144)  (932 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (933 144)  (933 144)  routing T_17_9.sp4_h_r_19 <X> T_17_9.lc_trk_g0_3
 (24 0)  (934 144)  (934 144)  routing T_17_9.sp4_h_r_19 <X> T_17_9.lc_trk_g0_3
 (28 0)  (938 144)  (938 144)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 144)  (939 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 144)  (940 144)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (941 144)  (941 144)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 144)  (942 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 144)  (943 144)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (944 144)  (944 144)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (946 144)  (946 144)  LC_0 Logic Functioning bit
 (38 0)  (948 144)  (948 144)  LC_0 Logic Functioning bit
 (21 1)  (931 145)  (931 145)  routing T_17_9.sp4_h_r_19 <X> T_17_9.lc_trk_g0_3
 (30 1)  (940 145)  (940 145)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (941 145)  (941 145)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (946 145)  (946 145)  LC_0 Logic Functioning bit
 (38 1)  (948 145)  (948 145)  LC_0 Logic Functioning bit
 (0 2)  (910 146)  (910 146)  routing T_17_9.glb_netwk_7 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (1 2)  (911 146)  (911 146)  routing T_17_9.glb_netwk_7 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (912 146)  (912 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (936 146)  (936 146)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (937 146)  (937 146)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 146)  (939 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (940 146)  (940 146)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (942 146)  (942 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 146)  (943 146)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (41 2)  (951 146)  (951 146)  LC_1 Logic Functioning bit
 (43 2)  (953 146)  (953 146)  LC_1 Logic Functioning bit
 (0 3)  (910 147)  (910 147)  routing T_17_9.glb_netwk_7 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (22 3)  (932 147)  (932 147)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (936 147)  (936 147)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (937 147)  (937 147)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (938 147)  (938 147)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 147)  (939 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 147)  (940 147)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (941 147)  (941 147)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (946 147)  (946 147)  LC_1 Logic Functioning bit
 (37 3)  (947 147)  (947 147)  LC_1 Logic Functioning bit
 (38 3)  (948 147)  (948 147)  LC_1 Logic Functioning bit
 (39 3)  (949 147)  (949 147)  LC_1 Logic Functioning bit
 (41 3)  (951 147)  (951 147)  LC_1 Logic Functioning bit
 (43 3)  (953 147)  (953 147)  LC_1 Logic Functioning bit
 (22 4)  (932 148)  (932 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (933 148)  (933 148)  routing T_17_9.sp4_v_b_19 <X> T_17_9.lc_trk_g1_3
 (24 4)  (934 148)  (934 148)  routing T_17_9.sp4_v_b_19 <X> T_17_9.lc_trk_g1_3
 (26 4)  (936 148)  (936 148)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (28 4)  (938 148)  (938 148)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 148)  (939 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (940 148)  (940 148)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (941 148)  (941 148)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 148)  (942 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 148)  (943 148)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (944 148)  (944 148)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (947 148)  (947 148)  LC_2 Logic Functioning bit
 (38 4)  (948 148)  (948 148)  LC_2 Logic Functioning bit
 (41 4)  (951 148)  (951 148)  LC_2 Logic Functioning bit
 (42 4)  (952 148)  (952 148)  LC_2 Logic Functioning bit
 (26 5)  (936 149)  (936 149)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (938 149)  (938 149)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 149)  (939 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (940 149)  (940 149)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (941 149)  (941 149)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 149)  (942 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (943 149)  (943 149)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.input_2_2
 (34 5)  (944 149)  (944 149)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.input_2_2
 (36 5)  (946 149)  (946 149)  LC_2 Logic Functioning bit
 (39 5)  (949 149)  (949 149)  LC_2 Logic Functioning bit
 (40 5)  (950 149)  (950 149)  LC_2 Logic Functioning bit
 (43 5)  (953 149)  (953 149)  LC_2 Logic Functioning bit
 (4 6)  (914 150)  (914 150)  routing T_17_9.sp4_v_b_7 <X> T_17_9.sp4_v_t_38
 (6 6)  (916 150)  (916 150)  routing T_17_9.sp4_v_b_7 <X> T_17_9.sp4_v_t_38
 (15 6)  (925 150)  (925 150)  routing T_17_9.sp4_h_r_21 <X> T_17_9.lc_trk_g1_5
 (16 6)  (926 150)  (926 150)  routing T_17_9.sp4_h_r_21 <X> T_17_9.lc_trk_g1_5
 (17 6)  (927 150)  (927 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (928 150)  (928 150)  routing T_17_9.sp4_h_r_21 <X> T_17_9.lc_trk_g1_5
 (22 6)  (932 150)  (932 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (934 150)  (934 150)  routing T_17_9.top_op_7 <X> T_17_9.lc_trk_g1_7
 (25 6)  (935 150)  (935 150)  routing T_17_9.sp12_h_l_5 <X> T_17_9.lc_trk_g1_6
 (26 6)  (936 150)  (936 150)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (937 150)  (937 150)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 150)  (939 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (940 150)  (940 150)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (941 150)  (941 150)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (942 150)  (942 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 150)  (943 150)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (945 150)  (945 150)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.input_2_3
 (37 6)  (947 150)  (947 150)  LC_3 Logic Functioning bit
 (39 6)  (949 150)  (949 150)  LC_3 Logic Functioning bit
 (41 6)  (951 150)  (951 150)  LC_3 Logic Functioning bit
 (43 6)  (953 150)  (953 150)  LC_3 Logic Functioning bit
 (8 7)  (918 151)  (918 151)  routing T_17_9.sp4_h_r_10 <X> T_17_9.sp4_v_t_41
 (9 7)  (919 151)  (919 151)  routing T_17_9.sp4_h_r_10 <X> T_17_9.sp4_v_t_41
 (10 7)  (920 151)  (920 151)  routing T_17_9.sp4_h_r_10 <X> T_17_9.sp4_v_t_41
 (18 7)  (928 151)  (928 151)  routing T_17_9.sp4_h_r_21 <X> T_17_9.lc_trk_g1_5
 (21 7)  (931 151)  (931 151)  routing T_17_9.top_op_7 <X> T_17_9.lc_trk_g1_7
 (22 7)  (932 151)  (932 151)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (934 151)  (934 151)  routing T_17_9.sp12_h_l_5 <X> T_17_9.lc_trk_g1_6
 (25 7)  (935 151)  (935 151)  routing T_17_9.sp12_h_l_5 <X> T_17_9.lc_trk_g1_6
 (26 7)  (936 151)  (936 151)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 151)  (938 151)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 151)  (939 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (941 151)  (941 151)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (942 151)  (942 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (943 151)  (943 151)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.input_2_3
 (34 7)  (944 151)  (944 151)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.input_2_3
 (35 7)  (945 151)  (945 151)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.input_2_3
 (37 7)  (947 151)  (947 151)  LC_3 Logic Functioning bit
 (39 7)  (949 151)  (949 151)  LC_3 Logic Functioning bit
 (41 7)  (951 151)  (951 151)  LC_3 Logic Functioning bit
 (43 7)  (953 151)  (953 151)  LC_3 Logic Functioning bit
 (15 8)  (925 152)  (925 152)  routing T_17_9.sp4_h_r_25 <X> T_17_9.lc_trk_g2_1
 (16 8)  (926 152)  (926 152)  routing T_17_9.sp4_h_r_25 <X> T_17_9.lc_trk_g2_1
 (17 8)  (927 152)  (927 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (936 152)  (936 152)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (938 152)  (938 152)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 152)  (939 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 152)  (940 152)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (942 152)  (942 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 152)  (943 152)  routing T_17_9.lc_trk_g2_1 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (947 152)  (947 152)  LC_4 Logic Functioning bit
 (39 8)  (949 152)  (949 152)  LC_4 Logic Functioning bit
 (41 8)  (951 152)  (951 152)  LC_4 Logic Functioning bit
 (43 8)  (953 152)  (953 152)  LC_4 Logic Functioning bit
 (18 9)  (928 153)  (928 153)  routing T_17_9.sp4_h_r_25 <X> T_17_9.lc_trk_g2_1
 (22 9)  (932 153)  (932 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (933 153)  (933 153)  routing T_17_9.sp4_v_b_42 <X> T_17_9.lc_trk_g2_2
 (24 9)  (934 153)  (934 153)  routing T_17_9.sp4_v_b_42 <X> T_17_9.lc_trk_g2_2
 (26 9)  (936 153)  (936 153)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 153)  (938 153)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 153)  (939 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (940 153)  (940 153)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (32 9)  (942 153)  (942 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (944 153)  (944 153)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.input_2_4
 (35 9)  (945 153)  (945 153)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.input_2_4
 (36 9)  (946 153)  (946 153)  LC_4 Logic Functioning bit
 (38 9)  (948 153)  (948 153)  LC_4 Logic Functioning bit
 (40 9)  (950 153)  (950 153)  LC_4 Logic Functioning bit
 (42 9)  (952 153)  (952 153)  LC_4 Logic Functioning bit
 (0 10)  (910 154)  (910 154)  routing T_17_9.glb_netwk_6 <X> T_17_9.glb2local_2
 (1 10)  (911 154)  (911 154)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (5 10)  (915 154)  (915 154)  routing T_17_9.sp4_v_t_43 <X> T_17_9.sp4_h_l_43
 (12 10)  (922 154)  (922 154)  routing T_17_9.sp4_v_t_39 <X> T_17_9.sp4_h_l_45
 (17 10)  (927 154)  (927 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (928 154)  (928 154)  routing T_17_9.wire_logic_cluster/lc_5/out <X> T_17_9.lc_trk_g2_5
 (21 10)  (931 154)  (931 154)  routing T_17_9.sp4_v_t_26 <X> T_17_9.lc_trk_g2_7
 (22 10)  (932 154)  (932 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (933 154)  (933 154)  routing T_17_9.sp4_v_t_26 <X> T_17_9.lc_trk_g2_7
 (26 10)  (936 154)  (936 154)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (939 154)  (939 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 154)  (940 154)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (942 154)  (942 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 154)  (943 154)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (945 154)  (945 154)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.input_2_5
 (36 10)  (946 154)  (946 154)  LC_5 Logic Functioning bit
 (37 10)  (947 154)  (947 154)  LC_5 Logic Functioning bit
 (38 10)  (948 154)  (948 154)  LC_5 Logic Functioning bit
 (41 10)  (951 154)  (951 154)  LC_5 Logic Functioning bit
 (42 10)  (952 154)  (952 154)  LC_5 Logic Functioning bit
 (43 10)  (953 154)  (953 154)  LC_5 Logic Functioning bit
 (45 10)  (955 154)  (955 154)  LC_5 Logic Functioning bit
 (46 10)  (956 154)  (956 154)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (1 11)  (911 155)  (911 155)  routing T_17_9.glb_netwk_6 <X> T_17_9.glb2local_2
 (6 11)  (916 155)  (916 155)  routing T_17_9.sp4_v_t_43 <X> T_17_9.sp4_h_l_43
 (11 11)  (921 155)  (921 155)  routing T_17_9.sp4_v_t_39 <X> T_17_9.sp4_h_l_45
 (13 11)  (923 155)  (923 155)  routing T_17_9.sp4_v_t_39 <X> T_17_9.sp4_h_l_45
 (21 11)  (931 155)  (931 155)  routing T_17_9.sp4_v_t_26 <X> T_17_9.lc_trk_g2_7
 (22 11)  (932 155)  (932 155)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (934 155)  (934 155)  routing T_17_9.tnl_op_6 <X> T_17_9.lc_trk_g2_6
 (25 11)  (935 155)  (935 155)  routing T_17_9.tnl_op_6 <X> T_17_9.lc_trk_g2_6
 (26 11)  (936 155)  (936 155)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (937 155)  (937 155)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (938 155)  (938 155)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 155)  (939 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (940 155)  (940 155)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (941 155)  (941 155)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (942 155)  (942 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (943 155)  (943 155)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.input_2_5
 (36 11)  (946 155)  (946 155)  LC_5 Logic Functioning bit
 (38 11)  (948 155)  (948 155)  LC_5 Logic Functioning bit
 (40 11)  (950 155)  (950 155)  LC_5 Logic Functioning bit
 (41 11)  (951 155)  (951 155)  LC_5 Logic Functioning bit
 (43 11)  (953 155)  (953 155)  LC_5 Logic Functioning bit
 (46 11)  (956 155)  (956 155)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (963 155)  (963 155)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (16 12)  (926 156)  (926 156)  routing T_17_9.sp4_v_t_12 <X> T_17_9.lc_trk_g3_1
 (17 12)  (927 156)  (927 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (928 156)  (928 156)  routing T_17_9.sp4_v_t_12 <X> T_17_9.lc_trk_g3_1
 (27 12)  (937 156)  (937 156)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 156)  (939 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 156)  (940 156)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (941 156)  (941 156)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 156)  (942 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 156)  (943 156)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (944 156)  (944 156)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (41 12)  (951 156)  (951 156)  LC_6 Logic Functioning bit
 (43 12)  (953 156)  (953 156)  LC_6 Logic Functioning bit
 (26 13)  (936 157)  (936 157)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (938 157)  (938 157)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 157)  (939 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (940 157)  (940 157)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (941 157)  (941 157)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (946 157)  (946 157)  LC_6 Logic Functioning bit
 (37 13)  (947 157)  (947 157)  LC_6 Logic Functioning bit
 (38 13)  (948 157)  (948 157)  LC_6 Logic Functioning bit
 (39 13)  (949 157)  (949 157)  LC_6 Logic Functioning bit
 (41 13)  (951 157)  (951 157)  LC_6 Logic Functioning bit
 (43 13)  (953 157)  (953 157)  LC_6 Logic Functioning bit
 (4 14)  (914 158)  (914 158)  routing T_17_9.sp4_v_b_9 <X> T_17_9.sp4_v_t_44
 (26 14)  (936 158)  (936 158)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (28 14)  (938 158)  (938 158)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 158)  (939 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 158)  (940 158)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (942 158)  (942 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (943 158)  (943 158)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (946 158)  (946 158)  LC_7 Logic Functioning bit
 (37 14)  (947 158)  (947 158)  LC_7 Logic Functioning bit
 (41 14)  (951 158)  (951 158)  LC_7 Logic Functioning bit
 (42 14)  (952 158)  (952 158)  LC_7 Logic Functioning bit
 (22 15)  (932 159)  (932 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (933 159)  (933 159)  routing T_17_9.sp4_v_b_46 <X> T_17_9.lc_trk_g3_6
 (24 15)  (934 159)  (934 159)  routing T_17_9.sp4_v_b_46 <X> T_17_9.lc_trk_g3_6
 (26 15)  (936 159)  (936 159)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (937 159)  (937 159)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (938 159)  (938 159)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 159)  (939 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (940 159)  (940 159)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (941 159)  (941 159)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (942 159)  (942 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (945 159)  (945 159)  routing T_17_9.lc_trk_g0_3 <X> T_17_9.input_2_7
 (38 15)  (948 159)  (948 159)  LC_7 Logic Functioning bit
 (39 15)  (949 159)  (949 159)  LC_7 Logic Functioning bit
 (41 15)  (951 159)  (951 159)  LC_7 Logic Functioning bit
 (42 15)  (952 159)  (952 159)  LC_7 Logic Functioning bit
 (46 15)  (956 159)  (956 159)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_9

 (5 6)  (969 150)  (969 150)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_l_38
 (4 7)  (968 151)  (968 151)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_l_38
 (6 7)  (970 151)  (970 151)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_l_38
 (8 9)  (972 153)  (972 153)  routing T_18_9.sp4_h_l_42 <X> T_18_9.sp4_v_b_7
 (9 9)  (973 153)  (973 153)  routing T_18_9.sp4_h_l_42 <X> T_18_9.sp4_v_b_7


RAM_Tile_19_9

 (5 2)  (1023 146)  (1023 146)  routing T_19_9.sp4_v_t_37 <X> T_19_9.sp4_h_l_37
 (6 3)  (1024 147)  (1024 147)  routing T_19_9.sp4_v_t_37 <X> T_19_9.sp4_h_l_37
 (10 11)  (1028 155)  (1028 155)  routing T_19_9.sp4_h_l_39 <X> T_19_9.sp4_v_t_42
 (8 14)  (1026 158)  (1026 158)  routing T_19_9.sp4_v_t_47 <X> T_19_9.sp4_h_l_47
 (9 14)  (1027 158)  (1027 158)  routing T_19_9.sp4_v_t_47 <X> T_19_9.sp4_h_l_47


IpCon_Tile_25_9

 (36 0)  (1366 144)  (1366 144)  LC_0 Logic Functioning bit
 (37 0)  (1367 144)  (1367 144)  LC_0 Logic Functioning bit
 (42 0)  (1372 144)  (1372 144)  LC_0 Logic Functioning bit
 (43 0)  (1373 144)  (1373 144)  LC_0 Logic Functioning bit
 (50 0)  (1380 144)  (1380 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 145)  (1366 145)  LC_0 Logic Functioning bit
 (37 1)  (1367 145)  (1367 145)  LC_0 Logic Functioning bit
 (42 1)  (1372 145)  (1372 145)  LC_0 Logic Functioning bit
 (43 1)  (1373 145)  (1373 145)  LC_0 Logic Functioning bit
 (36 2)  (1366 146)  (1366 146)  LC_1 Logic Functioning bit
 (37 2)  (1367 146)  (1367 146)  LC_1 Logic Functioning bit
 (42 2)  (1372 146)  (1372 146)  LC_1 Logic Functioning bit
 (43 2)  (1373 146)  (1373 146)  LC_1 Logic Functioning bit
 (50 2)  (1380 146)  (1380 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 147)  (1366 147)  LC_1 Logic Functioning bit
 (37 3)  (1367 147)  (1367 147)  LC_1 Logic Functioning bit
 (42 3)  (1372 147)  (1372 147)  LC_1 Logic Functioning bit
 (43 3)  (1373 147)  (1373 147)  LC_1 Logic Functioning bit
 (36 4)  (1366 148)  (1366 148)  LC_2 Logic Functioning bit
 (37 4)  (1367 148)  (1367 148)  LC_2 Logic Functioning bit
 (42 4)  (1372 148)  (1372 148)  LC_2 Logic Functioning bit
 (43 4)  (1373 148)  (1373 148)  LC_2 Logic Functioning bit
 (50 4)  (1380 148)  (1380 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 149)  (1366 149)  LC_2 Logic Functioning bit
 (37 5)  (1367 149)  (1367 149)  LC_2 Logic Functioning bit
 (42 5)  (1372 149)  (1372 149)  LC_2 Logic Functioning bit
 (43 5)  (1373 149)  (1373 149)  LC_2 Logic Functioning bit
 (36 6)  (1366 150)  (1366 150)  LC_3 Logic Functioning bit
 (37 6)  (1367 150)  (1367 150)  LC_3 Logic Functioning bit
 (42 6)  (1372 150)  (1372 150)  LC_3 Logic Functioning bit
 (43 6)  (1373 150)  (1373 150)  LC_3 Logic Functioning bit
 (50 6)  (1380 150)  (1380 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 151)  (1366 151)  LC_3 Logic Functioning bit
 (37 7)  (1367 151)  (1367 151)  LC_3 Logic Functioning bit
 (42 7)  (1372 151)  (1372 151)  LC_3 Logic Functioning bit
 (43 7)  (1373 151)  (1373 151)  LC_3 Logic Functioning bit
 (36 8)  (1366 152)  (1366 152)  LC_4 Logic Functioning bit
 (37 8)  (1367 152)  (1367 152)  LC_4 Logic Functioning bit
 (42 8)  (1372 152)  (1372 152)  LC_4 Logic Functioning bit
 (43 8)  (1373 152)  (1373 152)  LC_4 Logic Functioning bit
 (50 8)  (1380 152)  (1380 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 153)  (1366 153)  LC_4 Logic Functioning bit
 (37 9)  (1367 153)  (1367 153)  LC_4 Logic Functioning bit
 (42 9)  (1372 153)  (1372 153)  LC_4 Logic Functioning bit
 (43 9)  (1373 153)  (1373 153)  LC_4 Logic Functioning bit
 (36 10)  (1366 154)  (1366 154)  LC_5 Logic Functioning bit
 (37 10)  (1367 154)  (1367 154)  LC_5 Logic Functioning bit
 (42 10)  (1372 154)  (1372 154)  LC_5 Logic Functioning bit
 (43 10)  (1373 154)  (1373 154)  LC_5 Logic Functioning bit
 (50 10)  (1380 154)  (1380 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 155)  (1366 155)  LC_5 Logic Functioning bit
 (37 11)  (1367 155)  (1367 155)  LC_5 Logic Functioning bit
 (42 11)  (1372 155)  (1372 155)  LC_5 Logic Functioning bit
 (43 11)  (1373 155)  (1373 155)  LC_5 Logic Functioning bit
 (36 12)  (1366 156)  (1366 156)  LC_6 Logic Functioning bit
 (37 12)  (1367 156)  (1367 156)  LC_6 Logic Functioning bit
 (42 12)  (1372 156)  (1372 156)  LC_6 Logic Functioning bit
 (43 12)  (1373 156)  (1373 156)  LC_6 Logic Functioning bit
 (50 12)  (1380 156)  (1380 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 157)  (1366 157)  LC_6 Logic Functioning bit
 (37 13)  (1367 157)  (1367 157)  LC_6 Logic Functioning bit
 (42 13)  (1372 157)  (1372 157)  LC_6 Logic Functioning bit
 (43 13)  (1373 157)  (1373 157)  LC_6 Logic Functioning bit
 (36 14)  (1366 158)  (1366 158)  LC_7 Logic Functioning bit
 (37 14)  (1367 158)  (1367 158)  LC_7 Logic Functioning bit
 (42 14)  (1372 158)  (1372 158)  LC_7 Logic Functioning bit
 (43 14)  (1373 158)  (1373 158)  LC_7 Logic Functioning bit
 (50 14)  (1380 158)  (1380 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 159)  (1366 159)  LC_7 Logic Functioning bit
 (37 15)  (1367 159)  (1367 159)  LC_7 Logic Functioning bit
 (42 15)  (1372 159)  (1372 159)  LC_7 Logic Functioning bit
 (43 15)  (1373 159)  (1373 159)  LC_7 Logic Functioning bit


DSP_Tile_0_8

 (36 0)  (36 128)  (36 128)  LC_0 Logic Functioning bit
 (37 0)  (37 128)  (37 128)  LC_0 Logic Functioning bit
 (42 0)  (42 128)  (42 128)  LC_0 Logic Functioning bit
 (43 0)  (43 128)  (43 128)  LC_0 Logic Functioning bit
 (50 0)  (50 128)  (50 128)  Cascade buffer Enable bit: MULT3_LC00_inmux02_5

 (53 0)  (53 128)  (53 128)  Enable bit of Mux _out_links/OutMuxa_0 => wire_mult/mult/O_24 sp4_r_v_b_17
 (7 1)  (7 129)  (7 129)  MAC16 functional bit: MULT3_bram_cbit_0

 (36 1)  (36 129)  (36 129)  LC_0 Logic Functioning bit
 (37 1)  (37 129)  (37 129)  LC_0 Logic Functioning bit
 (42 1)  (42 129)  (42 129)  LC_0 Logic Functioning bit
 (43 1)  (43 129)  (43 129)  LC_0 Logic Functioning bit
 (36 2)  (36 130)  (36 130)  LC_1 Logic Functioning bit
 (37 2)  (37 130)  (37 130)  LC_1 Logic Functioning bit
 (42 2)  (42 130)  (42 130)  LC_1 Logic Functioning bit
 (43 2)  (43 130)  (43 130)  LC_1 Logic Functioning bit
 (50 2)  (50 130)  (50 130)  Cascade buffer Enable bit: MULT3_LC01_inmux02_5

 (36 3)  (36 131)  (36 131)  LC_1 Logic Functioning bit
 (37 3)  (37 131)  (37 131)  LC_1 Logic Functioning bit
 (42 3)  (42 131)  (42 131)  LC_1 Logic Functioning bit
 (43 3)  (43 131)  (43 131)  LC_1 Logic Functioning bit
 (8 4)  (8 132)  (8 132)  routing T_0_8.sp4_v_b_10 <X> T_0_8.sp4_h_r_4
 (9 4)  (9 132)  (9 132)  routing T_0_8.sp4_v_b_10 <X> T_0_8.sp4_h_r_4
 (10 4)  (10 132)  (10 132)  routing T_0_8.sp4_v_b_10 <X> T_0_8.sp4_h_r_4
 (36 4)  (36 132)  (36 132)  LC_2 Logic Functioning bit
 (37 4)  (37 132)  (37 132)  LC_2 Logic Functioning bit
 (42 4)  (42 132)  (42 132)  LC_2 Logic Functioning bit
 (43 4)  (43 132)  (43 132)  LC_2 Logic Functioning bit
 (50 4)  (50 132)  (50 132)  Cascade buffer Enable bit: MULT3_LC02_inmux02_5

 (36 5)  (36 133)  (36 133)  LC_2 Logic Functioning bit
 (37 5)  (37 133)  (37 133)  LC_2 Logic Functioning bit
 (42 5)  (42 133)  (42 133)  LC_2 Logic Functioning bit
 (43 5)  (43 133)  (43 133)  LC_2 Logic Functioning bit
 (4 6)  (4 134)  (4 134)  routing T_0_8.sp4_v_b_7 <X> T_0_8.sp4_v_t_38
 (6 6)  (6 134)  (6 134)  routing T_0_8.sp4_v_b_7 <X> T_0_8.sp4_v_t_38
 (36 6)  (36 134)  (36 134)  LC_3 Logic Functioning bit
 (37 6)  (37 134)  (37 134)  LC_3 Logic Functioning bit
 (42 6)  (42 134)  (42 134)  LC_3 Logic Functioning bit
 (43 6)  (43 134)  (43 134)  LC_3 Logic Functioning bit
 (50 6)  (50 134)  (50 134)  Cascade buffer Enable bit: MULT3_LC03_inmux02_5

 (36 7)  (36 135)  (36 135)  LC_3 Logic Functioning bit
 (37 7)  (37 135)  (37 135)  LC_3 Logic Functioning bit
 (42 7)  (42 135)  (42 135)  LC_3 Logic Functioning bit
 (43 7)  (43 135)  (43 135)  LC_3 Logic Functioning bit
 (3 8)  (3 136)  (3 136)  routing T_0_8.sp12_v_t_22 <X> T_0_8.sp12_v_b_1
 (36 8)  (36 136)  (36 136)  LC_4 Logic Functioning bit
 (37 8)  (37 136)  (37 136)  LC_4 Logic Functioning bit
 (42 8)  (42 136)  (42 136)  LC_4 Logic Functioning bit
 (43 8)  (43 136)  (43 136)  LC_4 Logic Functioning bit
 (50 8)  (50 136)  (50 136)  Cascade buffer Enable bit: MULT3_LC04_inmux02_5

 (36 9)  (36 137)  (36 137)  LC_4 Logic Functioning bit
 (37 9)  (37 137)  (37 137)  LC_4 Logic Functioning bit
 (42 9)  (42 137)  (42 137)  LC_4 Logic Functioning bit
 (43 9)  (43 137)  (43 137)  LC_4 Logic Functioning bit
 (36 10)  (36 138)  (36 138)  LC_5 Logic Functioning bit
 (37 10)  (37 138)  (37 138)  LC_5 Logic Functioning bit
 (42 10)  (42 138)  (42 138)  LC_5 Logic Functioning bit
 (43 10)  (43 138)  (43 138)  LC_5 Logic Functioning bit
 (50 10)  (50 138)  (50 138)  Cascade buffer Enable bit: MULT3_LC05_inmux02_5

 (36 11)  (36 139)  (36 139)  LC_5 Logic Functioning bit
 (37 11)  (37 139)  (37 139)  LC_5 Logic Functioning bit
 (42 11)  (42 139)  (42 139)  LC_5 Logic Functioning bit
 (43 11)  (43 139)  (43 139)  LC_5 Logic Functioning bit
 (36 12)  (36 140)  (36 140)  LC_6 Logic Functioning bit
 (37 12)  (37 140)  (37 140)  LC_6 Logic Functioning bit
 (42 12)  (42 140)  (42 140)  LC_6 Logic Functioning bit
 (43 12)  (43 140)  (43 140)  LC_6 Logic Functioning bit
 (50 12)  (50 140)  (50 140)  Cascade buffer Enable bit: MULT3_LC06_inmux02_5

 (36 13)  (36 141)  (36 141)  LC_6 Logic Functioning bit
 (37 13)  (37 141)  (37 141)  LC_6 Logic Functioning bit
 (42 13)  (42 141)  (42 141)  LC_6 Logic Functioning bit
 (43 13)  (43 141)  (43 141)  LC_6 Logic Functioning bit
 (36 14)  (36 142)  (36 142)  LC_7 Logic Functioning bit
 (37 14)  (37 142)  (37 142)  LC_7 Logic Functioning bit
 (42 14)  (42 142)  (42 142)  LC_7 Logic Functioning bit
 (43 14)  (43 142)  (43 142)  LC_7 Logic Functioning bit
 (50 14)  (50 142)  (50 142)  Cascade buffer Enable bit: MULT3_LC07_inmux02_5

 (36 15)  (36 143)  (36 143)  LC_7 Logic Functioning bit
 (37 15)  (37 143)  (37 143)  LC_7 Logic Functioning bit
 (42 15)  (42 143)  (42 143)  LC_7 Logic Functioning bit
 (43 15)  (43 143)  (43 143)  LC_7 Logic Functioning bit


LogicTile_1_8

 (9 3)  (63 131)  (63 131)  routing T_1_8.sp4_v_b_5 <X> T_1_8.sp4_v_t_36
 (10 3)  (64 131)  (64 131)  routing T_1_8.sp4_v_b_5 <X> T_1_8.sp4_v_t_36
 (6 10)  (60 138)  (60 138)  routing T_1_8.sp4_v_b_3 <X> T_1_8.sp4_v_t_43
 (13 10)  (67 138)  (67 138)  routing T_1_8.sp4_v_b_8 <X> T_1_8.sp4_v_t_45
 (5 11)  (59 139)  (59 139)  routing T_1_8.sp4_v_b_3 <X> T_1_8.sp4_v_t_43
 (5 12)  (59 140)  (59 140)  routing T_1_8.sp4_v_b_9 <X> T_1_8.sp4_h_r_9
 (6 13)  (60 141)  (60 141)  routing T_1_8.sp4_v_b_9 <X> T_1_8.sp4_h_r_9


LogicTile_2_8

 (0 2)  (108 130)  (108 130)  routing T_2_8.glb_netwk_7 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (1 2)  (109 130)  (109 130)  routing T_2_8.glb_netwk_7 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (2 2)  (110 130)  (110 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (108 131)  (108 131)  routing T_2_8.glb_netwk_7 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (1 4)  (109 132)  (109 132)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (108 133)  (108 133)  routing T_2_8.glb_netwk_3 <X> T_2_8.wire_logic_cluster/lc_7/cen
 (13 6)  (121 134)  (121 134)  routing T_2_8.sp4_v_b_5 <X> T_2_8.sp4_v_t_40
 (14 11)  (122 139)  (122 139)  routing T_2_8.sp4_h_l_17 <X> T_2_8.lc_trk_g2_4
 (15 11)  (123 139)  (123 139)  routing T_2_8.sp4_h_l_17 <X> T_2_8.lc_trk_g2_4
 (16 11)  (124 139)  (124 139)  routing T_2_8.sp4_h_l_17 <X> T_2_8.lc_trk_g2_4
 (17 11)  (125 139)  (125 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (1 14)  (109 142)  (109 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (31 14)  (139 142)  (139 142)  routing T_2_8.lc_trk_g2_4 <X> T_2_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 142)  (140 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 142)  (141 142)  routing T_2_8.lc_trk_g2_4 <X> T_2_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 142)  (144 142)  LC_7 Logic Functioning bit
 (37 14)  (145 142)  (145 142)  LC_7 Logic Functioning bit
 (38 14)  (146 142)  (146 142)  LC_7 Logic Functioning bit
 (39 14)  (147 142)  (147 142)  LC_7 Logic Functioning bit
 (45 14)  (153 142)  (153 142)  LC_7 Logic Functioning bit
 (52 14)  (160 142)  (160 142)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (108 143)  (108 143)  routing T_2_8.glb_netwk_2 <X> T_2_8.wire_logic_cluster/lc_7/s_r
 (36 15)  (144 143)  (144 143)  LC_7 Logic Functioning bit
 (37 15)  (145 143)  (145 143)  LC_7 Logic Functioning bit
 (38 15)  (146 143)  (146 143)  LC_7 Logic Functioning bit
 (39 15)  (147 143)  (147 143)  LC_7 Logic Functioning bit


LogicTile_3_8

 (15 8)  (177 136)  (177 136)  routing T_3_8.rgt_op_1 <X> T_3_8.lc_trk_g2_1
 (17 8)  (179 136)  (179 136)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (180 136)  (180 136)  routing T_3_8.rgt_op_1 <X> T_3_8.lc_trk_g2_1
 (28 8)  (190 136)  (190 136)  routing T_3_8.lc_trk_g2_1 <X> T_3_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 136)  (191 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (194 136)  (194 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 136)  (195 136)  routing T_3_8.lc_trk_g3_0 <X> T_3_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 136)  (196 136)  routing T_3_8.lc_trk_g3_0 <X> T_3_8.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 136)  (197 136)  routing T_3_8.lc_trk_g2_4 <X> T_3_8.input_2_4
 (22 9)  (184 137)  (184 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (185 137)  (185 137)  routing T_3_8.sp4_v_b_42 <X> T_3_8.lc_trk_g2_2
 (24 9)  (186 137)  (186 137)  routing T_3_8.sp4_v_b_42 <X> T_3_8.lc_trk_g2_2
 (26 9)  (188 137)  (188 137)  routing T_3_8.lc_trk_g2_2 <X> T_3_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 137)  (190 137)  routing T_3_8.lc_trk_g2_2 <X> T_3_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 137)  (191 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (194 137)  (194 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (195 137)  (195 137)  routing T_3_8.lc_trk_g2_4 <X> T_3_8.input_2_4
 (38 9)  (200 137)  (200 137)  LC_4 Logic Functioning bit
 (46 9)  (208 137)  (208 137)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 11)  (176 139)  (176 139)  routing T_3_8.sp4_h_l_17 <X> T_3_8.lc_trk_g2_4
 (15 11)  (177 139)  (177 139)  routing T_3_8.sp4_h_l_17 <X> T_3_8.lc_trk_g2_4
 (16 11)  (178 139)  (178 139)  routing T_3_8.sp4_h_l_17 <X> T_3_8.lc_trk_g2_4
 (17 11)  (179 139)  (179 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (15 13)  (177 141)  (177 141)  routing T_3_8.sp4_v_t_29 <X> T_3_8.lc_trk_g3_0
 (16 13)  (178 141)  (178 141)  routing T_3_8.sp4_v_t_29 <X> T_3_8.lc_trk_g3_0
 (17 13)  (179 141)  (179 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_4_8

 (15 0)  (231 128)  (231 128)  routing T_4_8.bot_op_1 <X> T_4_8.lc_trk_g0_1
 (17 0)  (233 128)  (233 128)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (216 130)  (216 130)  routing T_4_8.glb_netwk_7 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (1 2)  (217 130)  (217 130)  routing T_4_8.glb_netwk_7 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (2 2)  (218 130)  (218 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (243 130)  (243 130)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 130)  (244 130)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 130)  (245 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 130)  (246 130)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (247 130)  (247 130)  routing T_4_8.lc_trk_g1_7 <X> T_4_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 130)  (248 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (250 130)  (250 130)  routing T_4_8.lc_trk_g1_7 <X> T_4_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 130)  (252 130)  LC_1 Logic Functioning bit
 (37 2)  (253 130)  (253 130)  LC_1 Logic Functioning bit
 (38 2)  (254 130)  (254 130)  LC_1 Logic Functioning bit
 (41 2)  (257 130)  (257 130)  LC_1 Logic Functioning bit
 (43 2)  (259 130)  (259 130)  LC_1 Logic Functioning bit
 (45 2)  (261 130)  (261 130)  LC_1 Logic Functioning bit
 (0 3)  (216 131)  (216 131)  routing T_4_8.glb_netwk_7 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (8 3)  (224 131)  (224 131)  routing T_4_8.sp4_h_r_1 <X> T_4_8.sp4_v_t_36
 (9 3)  (225 131)  (225 131)  routing T_4_8.sp4_h_r_1 <X> T_4_8.sp4_v_t_36
 (28 3)  (244 131)  (244 131)  routing T_4_8.lc_trk_g2_1 <X> T_4_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 131)  (245 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 131)  (246 131)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 131)  (247 131)  routing T_4_8.lc_trk_g1_7 <X> T_4_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 131)  (248 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (252 131)  (252 131)  LC_1 Logic Functioning bit
 (37 3)  (253 131)  (253 131)  LC_1 Logic Functioning bit
 (53 3)  (269 131)  (269 131)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 6)  (237 134)  (237 134)  routing T_4_8.sp12_h_l_4 <X> T_4_8.lc_trk_g1_7
 (22 6)  (238 134)  (238 134)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (240 134)  (240 134)  routing T_4_8.sp12_h_l_4 <X> T_4_8.lc_trk_g1_7
 (21 7)  (237 135)  (237 135)  routing T_4_8.sp12_h_l_4 <X> T_4_8.lc_trk_g1_7
 (17 8)  (233 136)  (233 136)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (234 136)  (234 136)  routing T_4_8.wire_logic_cluster/lc_1/out <X> T_4_8.lc_trk_g2_1
 (0 14)  (216 142)  (216 142)  routing T_4_8.glb_netwk_6 <X> T_4_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (217 142)  (217 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (237 142)  (237 142)  routing T_4_8.sp4_h_l_34 <X> T_4_8.lc_trk_g3_7
 (22 14)  (238 142)  (238 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (239 142)  (239 142)  routing T_4_8.sp4_h_l_34 <X> T_4_8.lc_trk_g3_7
 (24 14)  (240 142)  (240 142)  routing T_4_8.sp4_h_l_34 <X> T_4_8.lc_trk_g3_7
 (0 15)  (216 143)  (216 143)  routing T_4_8.glb_netwk_6 <X> T_4_8.wire_logic_cluster/lc_7/s_r
 (21 15)  (237 143)  (237 143)  routing T_4_8.sp4_h_l_34 <X> T_4_8.lc_trk_g3_7


LogicTile_5_8

 (15 0)  (285 128)  (285 128)  routing T_5_8.lft_op_1 <X> T_5_8.lc_trk_g0_1
 (17 0)  (287 128)  (287 128)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (288 128)  (288 128)  routing T_5_8.lft_op_1 <X> T_5_8.lc_trk_g0_1
 (22 1)  (292 129)  (292 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (293 129)  (293 129)  routing T_5_8.sp4_h_r_2 <X> T_5_8.lc_trk_g0_2
 (24 1)  (294 129)  (294 129)  routing T_5_8.sp4_h_r_2 <X> T_5_8.lc_trk_g0_2
 (25 1)  (295 129)  (295 129)  routing T_5_8.sp4_h_r_2 <X> T_5_8.lc_trk_g0_2
 (0 2)  (270 130)  (270 130)  routing T_5_8.glb_netwk_7 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (1 2)  (271 130)  (271 130)  routing T_5_8.glb_netwk_7 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (2 2)  (272 130)  (272 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (281 130)  (281 130)  routing T_5_8.sp4_h_l_44 <X> T_5_8.sp4_v_t_39
 (0 3)  (270 131)  (270 131)  routing T_5_8.glb_netwk_7 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (14 3)  (284 131)  (284 131)  routing T_5_8.sp4_h_r_4 <X> T_5_8.lc_trk_g0_4
 (15 3)  (285 131)  (285 131)  routing T_5_8.sp4_h_r_4 <X> T_5_8.lc_trk_g0_4
 (16 3)  (286 131)  (286 131)  routing T_5_8.sp4_h_r_4 <X> T_5_8.lc_trk_g0_4
 (17 3)  (287 131)  (287 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (16 5)  (286 133)  (286 133)  routing T_5_8.sp12_h_r_8 <X> T_5_8.lc_trk_g1_0
 (17 5)  (287 133)  (287 133)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (3 6)  (273 134)  (273 134)  routing T_5_8.sp12_h_r_0 <X> T_5_8.sp12_v_t_23
 (8 6)  (278 134)  (278 134)  routing T_5_8.sp4_v_t_41 <X> T_5_8.sp4_h_l_41
 (9 6)  (279 134)  (279 134)  routing T_5_8.sp4_v_t_41 <X> T_5_8.sp4_h_l_41
 (3 7)  (273 135)  (273 135)  routing T_5_8.sp12_h_r_0 <X> T_5_8.sp12_v_t_23
 (22 7)  (292 135)  (292 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (293 135)  (293 135)  routing T_5_8.sp4_h_r_6 <X> T_5_8.lc_trk_g1_6
 (24 7)  (294 135)  (294 135)  routing T_5_8.sp4_h_r_6 <X> T_5_8.lc_trk_g1_6
 (25 7)  (295 135)  (295 135)  routing T_5_8.sp4_h_r_6 <X> T_5_8.lc_trk_g1_6
 (25 8)  (295 136)  (295 136)  routing T_5_8.sp4_v_t_23 <X> T_5_8.lc_trk_g2_2
 (26 8)  (296 136)  (296 136)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (297 136)  (297 136)  routing T_5_8.lc_trk_g1_0 <X> T_5_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 136)  (299 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (302 136)  (302 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 136)  (303 136)  routing T_5_8.lc_trk_g3_0 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 136)  (304 136)  routing T_5_8.lc_trk_g3_0 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (35 8)  (305 136)  (305 136)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.input_2_4
 (36 8)  (306 136)  (306 136)  LC_4 Logic Functioning bit
 (38 8)  (308 136)  (308 136)  LC_4 Logic Functioning bit
 (43 8)  (313 136)  (313 136)  LC_4 Logic Functioning bit
 (22 9)  (292 137)  (292 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (293 137)  (293 137)  routing T_5_8.sp4_v_t_23 <X> T_5_8.lc_trk_g2_2
 (25 9)  (295 137)  (295 137)  routing T_5_8.sp4_v_t_23 <X> T_5_8.lc_trk_g2_2
 (27 9)  (297 137)  (297 137)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 137)  (298 137)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 137)  (299 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (302 137)  (302 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (303 137)  (303 137)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.input_2_4
 (35 9)  (305 137)  (305 137)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.input_2_4
 (36 9)  (306 137)  (306 137)  LC_4 Logic Functioning bit
 (38 9)  (308 137)  (308 137)  LC_4 Logic Functioning bit
 (11 10)  (281 138)  (281 138)  routing T_5_8.sp4_h_r_2 <X> T_5_8.sp4_v_t_45
 (13 10)  (283 138)  (283 138)  routing T_5_8.sp4_h_r_2 <X> T_5_8.sp4_v_t_45
 (21 10)  (291 138)  (291 138)  routing T_5_8.wire_logic_cluster/lc_7/out <X> T_5_8.lc_trk_g2_7
 (22 10)  (292 138)  (292 138)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (296 138)  (296 138)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 138)  (297 138)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 138)  (298 138)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 138)  (299 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 138)  (300 138)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (31 10)  (301 138)  (301 138)  routing T_5_8.lc_trk_g0_4 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 138)  (302 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (308 138)  (308 138)  LC_5 Logic Functioning bit
 (39 10)  (309 138)  (309 138)  LC_5 Logic Functioning bit
 (40 10)  (310 138)  (310 138)  LC_5 Logic Functioning bit
 (41 10)  (311 138)  (311 138)  LC_5 Logic Functioning bit
 (50 10)  (320 138)  (320 138)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (282 139)  (282 139)  routing T_5_8.sp4_h_r_2 <X> T_5_8.sp4_v_t_45
 (22 11)  (292 139)  (292 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (293 139)  (293 139)  routing T_5_8.sp4_v_b_46 <X> T_5_8.lc_trk_g2_6
 (24 11)  (294 139)  (294 139)  routing T_5_8.sp4_v_b_46 <X> T_5_8.lc_trk_g2_6
 (26 11)  (296 139)  (296 139)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 139)  (297 139)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 139)  (298 139)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 139)  (299 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (38 11)  (308 139)  (308 139)  LC_5 Logic Functioning bit
 (39 11)  (309 139)  (309 139)  LC_5 Logic Functioning bit
 (40 11)  (310 139)  (310 139)  LC_5 Logic Functioning bit
 (14 12)  (284 140)  (284 140)  routing T_5_8.sp4_h_l_21 <X> T_5_8.lc_trk_g3_0
 (29 12)  (299 140)  (299 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (301 140)  (301 140)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 140)  (302 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 140)  (304 140)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (42 12)  (312 140)  (312 140)  LC_6 Logic Functioning bit
 (45 12)  (315 140)  (315 140)  LC_6 Logic Functioning bit
 (50 12)  (320 140)  (320 140)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (285 141)  (285 141)  routing T_5_8.sp4_h_l_21 <X> T_5_8.lc_trk_g3_0
 (16 13)  (286 141)  (286 141)  routing T_5_8.sp4_h_l_21 <X> T_5_8.lc_trk_g3_0
 (17 13)  (287 141)  (287 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (19 13)  (289 141)  (289 141)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (296 141)  (296 141)  routing T_5_8.lc_trk_g0_2 <X> T_5_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 141)  (299 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 141)  (301 141)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (42 13)  (312 141)  (312 141)  LC_6 Logic Functioning bit
 (43 13)  (313 141)  (313 141)  LC_6 Logic Functioning bit
 (44 13)  (314 141)  (314 141)  LC_6 Logic Functioning bit
 (0 14)  (270 142)  (270 142)  routing T_5_8.glb_netwk_6 <X> T_5_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 142)  (271 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (278 142)  (278 142)  routing T_5_8.sp4_h_r_2 <X> T_5_8.sp4_h_l_47
 (10 14)  (280 142)  (280 142)  routing T_5_8.sp4_h_r_2 <X> T_5_8.sp4_h_l_47
 (15 14)  (285 142)  (285 142)  routing T_5_8.tnl_op_5 <X> T_5_8.lc_trk_g3_5
 (17 14)  (287 142)  (287 142)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (295 142)  (295 142)  routing T_5_8.wire_logic_cluster/lc_6/out <X> T_5_8.lc_trk_g3_6
 (28 14)  (298 142)  (298 142)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 142)  (299 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (302 142)  (302 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (305 142)  (305 142)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.input_2_7
 (36 14)  (306 142)  (306 142)  LC_7 Logic Functioning bit
 (37 14)  (307 142)  (307 142)  LC_7 Logic Functioning bit
 (38 14)  (308 142)  (308 142)  LC_7 Logic Functioning bit
 (41 14)  (311 142)  (311 142)  LC_7 Logic Functioning bit
 (43 14)  (313 142)  (313 142)  LC_7 Logic Functioning bit
 (45 14)  (315 142)  (315 142)  LC_7 Logic Functioning bit
 (0 15)  (270 143)  (270 143)  routing T_5_8.glb_netwk_6 <X> T_5_8.wire_logic_cluster/lc_7/s_r
 (18 15)  (288 143)  (288 143)  routing T_5_8.tnl_op_5 <X> T_5_8.lc_trk_g3_5
 (22 15)  (292 143)  (292 143)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (297 143)  (297 143)  routing T_5_8.lc_trk_g1_0 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 143)  (299 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 143)  (300 143)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (301 143)  (301 143)  routing T_5_8.lc_trk_g0_2 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 143)  (302 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (303 143)  (303 143)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.input_2_7
 (35 15)  (305 143)  (305 143)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.input_2_7
 (36 15)  (306 143)  (306 143)  LC_7 Logic Functioning bit
 (37 15)  (307 143)  (307 143)  LC_7 Logic Functioning bit
 (51 15)  (321 143)  (321 143)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_6_8

 (13 5)  (337 133)  (337 133)  routing T_6_8.sp4_v_t_37 <X> T_6_8.sp4_h_r_5
 (3 14)  (327 142)  (327 142)  routing T_6_8.sp12_h_r_1 <X> T_6_8.sp12_v_t_22
 (3 15)  (327 143)  (327 143)  routing T_6_8.sp12_h_r_1 <X> T_6_8.sp12_v_t_22


LogicTile_7_8

 (14 0)  (380 128)  (380 128)  routing T_7_8.wire_logic_cluster/lc_0/out <X> T_7_8.lc_trk_g0_0
 (21 0)  (387 128)  (387 128)  routing T_7_8.wire_logic_cluster/lc_3/out <X> T_7_8.lc_trk_g0_3
 (22 0)  (388 128)  (388 128)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (392 128)  (392 128)  routing T_7_8.lc_trk_g2_4 <X> T_7_8.wire_logic_cluster/lc_0/in_0
 (28 0)  (394 128)  (394 128)  routing T_7_8.lc_trk_g2_3 <X> T_7_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 128)  (395 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 128)  (398 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 128)  (399 128)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 128)  (400 128)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 128)  (401 128)  routing T_7_8.lc_trk_g3_5 <X> T_7_8.input_2_0
 (38 0)  (404 128)  (404 128)  LC_0 Logic Functioning bit
 (39 0)  (405 128)  (405 128)  LC_0 Logic Functioning bit
 (40 0)  (406 128)  (406 128)  LC_0 Logic Functioning bit
 (41 0)  (407 128)  (407 128)  LC_0 Logic Functioning bit
 (42 0)  (408 128)  (408 128)  LC_0 Logic Functioning bit
 (17 1)  (383 129)  (383 129)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (394 129)  (394 129)  routing T_7_8.lc_trk_g2_4 <X> T_7_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 129)  (395 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 129)  (396 129)  routing T_7_8.lc_trk_g2_3 <X> T_7_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 129)  (397 129)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 129)  (398 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (399 129)  (399 129)  routing T_7_8.lc_trk_g3_5 <X> T_7_8.input_2_0
 (34 1)  (400 129)  (400 129)  routing T_7_8.lc_trk_g3_5 <X> T_7_8.input_2_0
 (38 1)  (404 129)  (404 129)  LC_0 Logic Functioning bit
 (39 1)  (405 129)  (405 129)  LC_0 Logic Functioning bit
 (40 1)  (406 129)  (406 129)  LC_0 Logic Functioning bit
 (41 1)  (407 129)  (407 129)  LC_0 Logic Functioning bit
 (14 2)  (380 130)  (380 130)  routing T_7_8.bnr_op_4 <X> T_7_8.lc_trk_g0_4
 (21 2)  (387 130)  (387 130)  routing T_7_8.bnr_op_7 <X> T_7_8.lc_trk_g0_7
 (22 2)  (388 130)  (388 130)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (393 130)  (393 130)  routing T_7_8.lc_trk_g1_5 <X> T_7_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 130)  (395 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 130)  (396 130)  routing T_7_8.lc_trk_g1_5 <X> T_7_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (397 130)  (397 130)  routing T_7_8.lc_trk_g0_4 <X> T_7_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 130)  (398 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (406 130)  (406 130)  LC_1 Logic Functioning bit
 (14 3)  (380 131)  (380 131)  routing T_7_8.bnr_op_4 <X> T_7_8.lc_trk_g0_4
 (17 3)  (383 131)  (383 131)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (387 131)  (387 131)  routing T_7_8.bnr_op_7 <X> T_7_8.lc_trk_g0_7
 (27 3)  (393 131)  (393 131)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 131)  (394 131)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 131)  (395 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (398 131)  (398 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (399 131)  (399 131)  routing T_7_8.lc_trk_g2_1 <X> T_7_8.input_2_1
 (14 4)  (380 132)  (380 132)  routing T_7_8.sp4_h_l_5 <X> T_7_8.lc_trk_g1_0
 (22 4)  (388 132)  (388 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (389 132)  (389 132)  routing T_7_8.sp4_h_r_3 <X> T_7_8.lc_trk_g1_3
 (24 4)  (390 132)  (390 132)  routing T_7_8.sp4_h_r_3 <X> T_7_8.lc_trk_g1_3
 (26 4)  (392 132)  (392 132)  routing T_7_8.lc_trk_g2_4 <X> T_7_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (393 132)  (393 132)  routing T_7_8.lc_trk_g1_6 <X> T_7_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 132)  (395 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 132)  (396 132)  routing T_7_8.lc_trk_g1_6 <X> T_7_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 132)  (398 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 132)  (399 132)  routing T_7_8.lc_trk_g2_3 <X> T_7_8.wire_logic_cluster/lc_2/in_3
 (40 4)  (406 132)  (406 132)  LC_2 Logic Functioning bit
 (42 4)  (408 132)  (408 132)  LC_2 Logic Functioning bit
 (14 5)  (380 133)  (380 133)  routing T_7_8.sp4_h_l_5 <X> T_7_8.lc_trk_g1_0
 (15 5)  (381 133)  (381 133)  routing T_7_8.sp4_h_l_5 <X> T_7_8.lc_trk_g1_0
 (16 5)  (382 133)  (382 133)  routing T_7_8.sp4_h_l_5 <X> T_7_8.lc_trk_g1_0
 (17 5)  (383 133)  (383 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (387 133)  (387 133)  routing T_7_8.sp4_h_r_3 <X> T_7_8.lc_trk_g1_3
 (28 5)  (394 133)  (394 133)  routing T_7_8.lc_trk_g2_4 <X> T_7_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 133)  (395 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 133)  (396 133)  routing T_7_8.lc_trk_g1_6 <X> T_7_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (397 133)  (397 133)  routing T_7_8.lc_trk_g2_3 <X> T_7_8.wire_logic_cluster/lc_2/in_3
 (3 6)  (369 134)  (369 134)  routing T_7_8.sp12_h_r_0 <X> T_7_8.sp12_v_t_23
 (17 6)  (383 134)  (383 134)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (384 134)  (384 134)  routing T_7_8.bnr_op_5 <X> T_7_8.lc_trk_g1_5
 (25 6)  (391 134)  (391 134)  routing T_7_8.bnr_op_6 <X> T_7_8.lc_trk_g1_6
 (26 6)  (392 134)  (392 134)  routing T_7_8.lc_trk_g0_7 <X> T_7_8.wire_logic_cluster/lc_3/in_0
 (29 6)  (395 134)  (395 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 134)  (398 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 134)  (399 134)  routing T_7_8.lc_trk_g3_1 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 134)  (400 134)  routing T_7_8.lc_trk_g3_1 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (39 6)  (405 134)  (405 134)  LC_3 Logic Functioning bit
 (40 6)  (406 134)  (406 134)  LC_3 Logic Functioning bit
 (42 6)  (408 134)  (408 134)  LC_3 Logic Functioning bit
 (50 6)  (416 134)  (416 134)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (369 135)  (369 135)  routing T_7_8.sp12_h_r_0 <X> T_7_8.sp12_v_t_23
 (15 7)  (381 135)  (381 135)  routing T_7_8.bot_op_4 <X> T_7_8.lc_trk_g1_4
 (17 7)  (383 135)  (383 135)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (384 135)  (384 135)  routing T_7_8.bnr_op_5 <X> T_7_8.lc_trk_g1_5
 (22 7)  (388 135)  (388 135)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (391 135)  (391 135)  routing T_7_8.bnr_op_6 <X> T_7_8.lc_trk_g1_6
 (26 7)  (392 135)  (392 135)  routing T_7_8.lc_trk_g0_7 <X> T_7_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 135)  (395 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (403 135)  (403 135)  LC_3 Logic Functioning bit
 (39 7)  (405 135)  (405 135)  LC_3 Logic Functioning bit
 (40 7)  (406 135)  (406 135)  LC_3 Logic Functioning bit
 (42 7)  (408 135)  (408 135)  LC_3 Logic Functioning bit
 (14 8)  (380 136)  (380 136)  routing T_7_8.sp4_v_t_21 <X> T_7_8.lc_trk_g2_0
 (15 8)  (381 136)  (381 136)  routing T_7_8.rgt_op_1 <X> T_7_8.lc_trk_g2_1
 (17 8)  (383 136)  (383 136)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (384 136)  (384 136)  routing T_7_8.rgt_op_1 <X> T_7_8.lc_trk_g2_1
 (21 8)  (387 136)  (387 136)  routing T_7_8.rgt_op_3 <X> T_7_8.lc_trk_g2_3
 (22 8)  (388 136)  (388 136)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (390 136)  (390 136)  routing T_7_8.rgt_op_3 <X> T_7_8.lc_trk_g2_3
 (26 8)  (392 136)  (392 136)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (393 136)  (393 136)  routing T_7_8.lc_trk_g1_0 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 136)  (395 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (397 136)  (397 136)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 136)  (398 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 136)  (399 136)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 136)  (400 136)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (39 8)  (405 136)  (405 136)  LC_4 Logic Functioning bit
 (40 8)  (406 136)  (406 136)  LC_4 Logic Functioning bit
 (42 8)  (408 136)  (408 136)  LC_4 Logic Functioning bit
 (50 8)  (416 136)  (416 136)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (380 137)  (380 137)  routing T_7_8.sp4_v_t_21 <X> T_7_8.lc_trk_g2_0
 (16 9)  (382 137)  (382 137)  routing T_7_8.sp4_v_t_21 <X> T_7_8.lc_trk_g2_0
 (17 9)  (383 137)  (383 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (392 137)  (392 137)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 137)  (394 137)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 137)  (395 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (397 137)  (397 137)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (40 9)  (406 137)  (406 137)  LC_4 Logic Functioning bit
 (42 9)  (408 137)  (408 137)  LC_4 Logic Functioning bit
 (14 10)  (380 138)  (380 138)  routing T_7_8.rgt_op_4 <X> T_7_8.lc_trk_g2_4
 (22 10)  (388 138)  (388 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (389 138)  (389 138)  routing T_7_8.sp4_v_b_47 <X> T_7_8.lc_trk_g2_7
 (24 10)  (390 138)  (390 138)  routing T_7_8.sp4_v_b_47 <X> T_7_8.lc_trk_g2_7
 (25 10)  (391 138)  (391 138)  routing T_7_8.rgt_op_6 <X> T_7_8.lc_trk_g2_6
 (28 10)  (394 138)  (394 138)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 138)  (395 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 138)  (396 138)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (398 138)  (398 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 138)  (400 138)  routing T_7_8.lc_trk_g1_3 <X> T_7_8.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 138)  (401 138)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.input_2_5
 (39 10)  (405 138)  (405 138)  LC_5 Logic Functioning bit
 (40 10)  (406 138)  (406 138)  LC_5 Logic Functioning bit
 (41 10)  (407 138)  (407 138)  LC_5 Logic Functioning bit
 (46 10)  (412 138)  (412 138)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (417 138)  (417 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (381 139)  (381 139)  routing T_7_8.rgt_op_4 <X> T_7_8.lc_trk_g2_4
 (17 11)  (383 139)  (383 139)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (388 139)  (388 139)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (390 139)  (390 139)  routing T_7_8.rgt_op_6 <X> T_7_8.lc_trk_g2_6
 (26 11)  (392 139)  (392 139)  routing T_7_8.lc_trk_g0_3 <X> T_7_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 139)  (395 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (396 139)  (396 139)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (397 139)  (397 139)  routing T_7_8.lc_trk_g1_3 <X> T_7_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (398 139)  (398 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (399 139)  (399 139)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.input_2_5
 (35 11)  (401 139)  (401 139)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.input_2_5
 (40 11)  (406 139)  (406 139)  LC_5 Logic Functioning bit
 (41 11)  (407 139)  (407 139)  LC_5 Logic Functioning bit
 (14 12)  (380 140)  (380 140)  routing T_7_8.rgt_op_0 <X> T_7_8.lc_trk_g3_0
 (17 12)  (383 140)  (383 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (384 140)  (384 140)  routing T_7_8.wire_logic_cluster/lc_1/out <X> T_7_8.lc_trk_g3_1
 (25 12)  (391 140)  (391 140)  routing T_7_8.rgt_op_2 <X> T_7_8.lc_trk_g3_2
 (26 12)  (392 140)  (392 140)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_6/in_0
 (28 12)  (394 140)  (394 140)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 140)  (395 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 140)  (396 140)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 140)  (398 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (403 140)  (403 140)  LC_6 Logic Functioning bit
 (46 12)  (412 140)  (412 140)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (381 141)  (381 141)  routing T_7_8.rgt_op_0 <X> T_7_8.lc_trk_g3_0
 (17 13)  (383 141)  (383 141)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (388 141)  (388 141)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (390 141)  (390 141)  routing T_7_8.rgt_op_2 <X> T_7_8.lc_trk_g3_2
 (26 13)  (392 141)  (392 141)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 141)  (394 141)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 141)  (395 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 141)  (396 141)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (397 141)  (397 141)  routing T_7_8.lc_trk_g0_3 <X> T_7_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (398 141)  (398 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (400 141)  (400 141)  routing T_7_8.lc_trk_g1_3 <X> T_7_8.input_2_6
 (35 13)  (401 141)  (401 141)  routing T_7_8.lc_trk_g1_3 <X> T_7_8.input_2_6
 (37 13)  (403 141)  (403 141)  LC_6 Logic Functioning bit
 (42 13)  (408 141)  (408 141)  LC_6 Logic Functioning bit
 (15 14)  (381 142)  (381 142)  routing T_7_8.rgt_op_5 <X> T_7_8.lc_trk_g3_5
 (17 14)  (383 142)  (383 142)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (384 142)  (384 142)  routing T_7_8.rgt_op_5 <X> T_7_8.lc_trk_g3_5
 (22 14)  (388 142)  (388 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (389 142)  (389 142)  routing T_7_8.sp4_v_b_47 <X> T_7_8.lc_trk_g3_7
 (24 14)  (390 142)  (390 142)  routing T_7_8.sp4_v_b_47 <X> T_7_8.lc_trk_g3_7
 (26 14)  (392 142)  (392 142)  routing T_7_8.lc_trk_g1_4 <X> T_7_8.wire_logic_cluster/lc_7/in_0
 (28 14)  (394 142)  (394 142)  routing T_7_8.lc_trk_g2_0 <X> T_7_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 142)  (395 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 142)  (397 142)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 142)  (398 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 142)  (399 142)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 142)  (400 142)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_7/in_3
 (41 14)  (407 142)  (407 142)  LC_7 Logic Functioning bit
 (46 14)  (412 142)  (412 142)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (416 142)  (416 142)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (388 143)  (388 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (391 143)  (391 143)  routing T_7_8.sp4_r_v_b_46 <X> T_7_8.lc_trk_g3_6
 (27 15)  (393 143)  (393 143)  routing T_7_8.lc_trk_g1_4 <X> T_7_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 143)  (395 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (397 143)  (397 143)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_7/in_3
 (39 15)  (405 143)  (405 143)  LC_7 Logic Functioning bit
 (40 15)  (406 143)  (406 143)  LC_7 Logic Functioning bit


LogicTile_8_8

 (27 0)  (447 128)  (447 128)  routing T_8_8.lc_trk_g3_0 <X> T_8_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 128)  (448 128)  routing T_8_8.lc_trk_g3_0 <X> T_8_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 128)  (449 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 128)  (452 128)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (456 128)  (456 128)  LC_0 Logic Functioning bit
 (37 0)  (457 128)  (457 128)  LC_0 Logic Functioning bit
 (38 0)  (458 128)  (458 128)  LC_0 Logic Functioning bit
 (39 0)  (459 128)  (459 128)  LC_0 Logic Functioning bit
 (44 0)  (464 128)  (464 128)  LC_0 Logic Functioning bit
 (45 0)  (465 128)  (465 128)  LC_0 Logic Functioning bit
 (40 1)  (460 129)  (460 129)  LC_0 Logic Functioning bit
 (41 1)  (461 129)  (461 129)  LC_0 Logic Functioning bit
 (42 1)  (462 129)  (462 129)  LC_0 Logic Functioning bit
 (43 1)  (463 129)  (463 129)  LC_0 Logic Functioning bit
 (49 1)  (469 129)  (469 129)  Carry_In_Mux bit 

 (0 2)  (420 130)  (420 130)  routing T_8_8.glb_netwk_7 <X> T_8_8.wire_logic_cluster/lc_7/clk
 (1 2)  (421 130)  (421 130)  routing T_8_8.glb_netwk_7 <X> T_8_8.wire_logic_cluster/lc_7/clk
 (2 2)  (422 130)  (422 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (447 130)  (447 130)  routing T_8_8.lc_trk_g3_1 <X> T_8_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 130)  (448 130)  routing T_8_8.lc_trk_g3_1 <X> T_8_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 130)  (449 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 130)  (452 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 130)  (456 130)  LC_1 Logic Functioning bit
 (37 2)  (457 130)  (457 130)  LC_1 Logic Functioning bit
 (38 2)  (458 130)  (458 130)  LC_1 Logic Functioning bit
 (39 2)  (459 130)  (459 130)  LC_1 Logic Functioning bit
 (44 2)  (464 130)  (464 130)  LC_1 Logic Functioning bit
 (45 2)  (465 130)  (465 130)  LC_1 Logic Functioning bit
 (0 3)  (420 131)  (420 131)  routing T_8_8.glb_netwk_7 <X> T_8_8.wire_logic_cluster/lc_7/clk
 (40 3)  (460 131)  (460 131)  LC_1 Logic Functioning bit
 (41 3)  (461 131)  (461 131)  LC_1 Logic Functioning bit
 (42 3)  (462 131)  (462 131)  LC_1 Logic Functioning bit
 (43 3)  (463 131)  (463 131)  LC_1 Logic Functioning bit
 (21 4)  (441 132)  (441 132)  routing T_8_8.wire_logic_cluster/lc_3/out <X> T_8_8.lc_trk_g1_3
 (22 4)  (442 132)  (442 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (445 132)  (445 132)  routing T_8_8.wire_logic_cluster/lc_2/out <X> T_8_8.lc_trk_g1_2
 (27 4)  (447 132)  (447 132)  routing T_8_8.lc_trk_g1_2 <X> T_8_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 132)  (449 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 132)  (452 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 132)  (456 132)  LC_2 Logic Functioning bit
 (37 4)  (457 132)  (457 132)  LC_2 Logic Functioning bit
 (38 4)  (458 132)  (458 132)  LC_2 Logic Functioning bit
 (39 4)  (459 132)  (459 132)  LC_2 Logic Functioning bit
 (44 4)  (464 132)  (464 132)  LC_2 Logic Functioning bit
 (45 4)  (465 132)  (465 132)  LC_2 Logic Functioning bit
 (22 5)  (442 133)  (442 133)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (450 133)  (450 133)  routing T_8_8.lc_trk_g1_2 <X> T_8_8.wire_logic_cluster/lc_2/in_1
 (40 5)  (460 133)  (460 133)  LC_2 Logic Functioning bit
 (41 5)  (461 133)  (461 133)  LC_2 Logic Functioning bit
 (42 5)  (462 133)  (462 133)  LC_2 Logic Functioning bit
 (43 5)  (463 133)  (463 133)  LC_2 Logic Functioning bit
 (17 6)  (437 134)  (437 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (438 134)  (438 134)  routing T_8_8.wire_logic_cluster/lc_5/out <X> T_8_8.lc_trk_g1_5
 (21 6)  (441 134)  (441 134)  routing T_8_8.wire_logic_cluster/lc_7/out <X> T_8_8.lc_trk_g1_7
 (22 6)  (442 134)  (442 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (445 134)  (445 134)  routing T_8_8.wire_logic_cluster/lc_6/out <X> T_8_8.lc_trk_g1_6
 (27 6)  (447 134)  (447 134)  routing T_8_8.lc_trk_g1_3 <X> T_8_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 134)  (449 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 134)  (452 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 134)  (456 134)  LC_3 Logic Functioning bit
 (37 6)  (457 134)  (457 134)  LC_3 Logic Functioning bit
 (38 6)  (458 134)  (458 134)  LC_3 Logic Functioning bit
 (39 6)  (459 134)  (459 134)  LC_3 Logic Functioning bit
 (44 6)  (464 134)  (464 134)  LC_3 Logic Functioning bit
 (45 6)  (465 134)  (465 134)  LC_3 Logic Functioning bit
 (22 7)  (442 135)  (442 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (450 135)  (450 135)  routing T_8_8.lc_trk_g1_3 <X> T_8_8.wire_logic_cluster/lc_3/in_1
 (40 7)  (460 135)  (460 135)  LC_3 Logic Functioning bit
 (41 7)  (461 135)  (461 135)  LC_3 Logic Functioning bit
 (42 7)  (462 135)  (462 135)  LC_3 Logic Functioning bit
 (43 7)  (463 135)  (463 135)  LC_3 Logic Functioning bit
 (27 8)  (447 136)  (447 136)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 136)  (448 136)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 136)  (449 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 136)  (450 136)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 136)  (452 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (456 136)  (456 136)  LC_4 Logic Functioning bit
 (37 8)  (457 136)  (457 136)  LC_4 Logic Functioning bit
 (38 8)  (458 136)  (458 136)  LC_4 Logic Functioning bit
 (39 8)  (459 136)  (459 136)  LC_4 Logic Functioning bit
 (44 8)  (464 136)  (464 136)  LC_4 Logic Functioning bit
 (45 8)  (465 136)  (465 136)  LC_4 Logic Functioning bit
 (40 9)  (460 137)  (460 137)  LC_4 Logic Functioning bit
 (41 9)  (461 137)  (461 137)  LC_4 Logic Functioning bit
 (42 9)  (462 137)  (462 137)  LC_4 Logic Functioning bit
 (43 9)  (463 137)  (463 137)  LC_4 Logic Functioning bit
 (11 10)  (431 138)  (431 138)  routing T_8_8.sp4_h_r_2 <X> T_8_8.sp4_v_t_45
 (13 10)  (433 138)  (433 138)  routing T_8_8.sp4_h_r_2 <X> T_8_8.sp4_v_t_45
 (14 10)  (434 138)  (434 138)  routing T_8_8.sp4_h_r_44 <X> T_8_8.lc_trk_g2_4
 (27 10)  (447 138)  (447 138)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 138)  (449 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 138)  (450 138)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 138)  (452 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (456 138)  (456 138)  LC_5 Logic Functioning bit
 (37 10)  (457 138)  (457 138)  LC_5 Logic Functioning bit
 (38 10)  (458 138)  (458 138)  LC_5 Logic Functioning bit
 (39 10)  (459 138)  (459 138)  LC_5 Logic Functioning bit
 (44 10)  (464 138)  (464 138)  LC_5 Logic Functioning bit
 (45 10)  (465 138)  (465 138)  LC_5 Logic Functioning bit
 (12 11)  (432 139)  (432 139)  routing T_8_8.sp4_h_r_2 <X> T_8_8.sp4_v_t_45
 (14 11)  (434 139)  (434 139)  routing T_8_8.sp4_h_r_44 <X> T_8_8.lc_trk_g2_4
 (15 11)  (435 139)  (435 139)  routing T_8_8.sp4_h_r_44 <X> T_8_8.lc_trk_g2_4
 (16 11)  (436 139)  (436 139)  routing T_8_8.sp4_h_r_44 <X> T_8_8.lc_trk_g2_4
 (17 11)  (437 139)  (437 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (40 11)  (460 139)  (460 139)  LC_5 Logic Functioning bit
 (41 11)  (461 139)  (461 139)  LC_5 Logic Functioning bit
 (42 11)  (462 139)  (462 139)  LC_5 Logic Functioning bit
 (43 11)  (463 139)  (463 139)  LC_5 Logic Functioning bit
 (14 12)  (434 140)  (434 140)  routing T_8_8.wire_logic_cluster/lc_0/out <X> T_8_8.lc_trk_g3_0
 (17 12)  (437 140)  (437 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 140)  (438 140)  routing T_8_8.wire_logic_cluster/lc_1/out <X> T_8_8.lc_trk_g3_1
 (27 12)  (447 140)  (447 140)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 140)  (449 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 140)  (450 140)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 140)  (452 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (456 140)  (456 140)  LC_6 Logic Functioning bit
 (37 12)  (457 140)  (457 140)  LC_6 Logic Functioning bit
 (38 12)  (458 140)  (458 140)  LC_6 Logic Functioning bit
 (39 12)  (459 140)  (459 140)  LC_6 Logic Functioning bit
 (44 12)  (464 140)  (464 140)  LC_6 Logic Functioning bit
 (45 12)  (465 140)  (465 140)  LC_6 Logic Functioning bit
 (17 13)  (437 141)  (437 141)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (450 141)  (450 141)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_6/in_1
 (40 13)  (460 141)  (460 141)  LC_6 Logic Functioning bit
 (41 13)  (461 141)  (461 141)  LC_6 Logic Functioning bit
 (42 13)  (462 141)  (462 141)  LC_6 Logic Functioning bit
 (43 13)  (463 141)  (463 141)  LC_6 Logic Functioning bit
 (0 14)  (420 142)  (420 142)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 142)  (421 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (434 142)  (434 142)  routing T_8_8.wire_logic_cluster/lc_4/out <X> T_8_8.lc_trk_g3_4
 (27 14)  (447 142)  (447 142)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 142)  (449 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 142)  (450 142)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 142)  (452 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (457 142)  (457 142)  LC_7 Logic Functioning bit
 (39 14)  (459 142)  (459 142)  LC_7 Logic Functioning bit
 (41 14)  (461 142)  (461 142)  LC_7 Logic Functioning bit
 (43 14)  (463 142)  (463 142)  LC_7 Logic Functioning bit
 (45 14)  (465 142)  (465 142)  LC_7 Logic Functioning bit
 (51 14)  (471 142)  (471 142)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (421 143)  (421 143)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_logic_cluster/lc_7/s_r
 (17 15)  (437 143)  (437 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (450 143)  (450 143)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.wire_logic_cluster/lc_7/in_1
 (37 15)  (457 143)  (457 143)  LC_7 Logic Functioning bit
 (39 15)  (459 143)  (459 143)  LC_7 Logic Functioning bit
 (41 15)  (461 143)  (461 143)  LC_7 Logic Functioning bit
 (43 15)  (463 143)  (463 143)  LC_7 Logic Functioning bit
 (46 15)  (466 143)  (466 143)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_9_8

 (5 0)  (479 128)  (479 128)  routing T_9_8.sp4_v_t_37 <X> T_9_8.sp4_h_r_0
 (26 0)  (500 128)  (500 128)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (28 0)  (502 128)  (502 128)  routing T_9_8.lc_trk_g2_5 <X> T_9_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 128)  (503 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 128)  (504 128)  routing T_9_8.lc_trk_g2_5 <X> T_9_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (506 128)  (506 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (508 128)  (508 128)  routing T_9_8.lc_trk_g1_0 <X> T_9_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (509 128)  (509 128)  routing T_9_8.lc_trk_g0_4 <X> T_9_8.input_2_0
 (37 0)  (511 128)  (511 128)  LC_0 Logic Functioning bit
 (39 0)  (513 128)  (513 128)  LC_0 Logic Functioning bit
 (45 0)  (519 128)  (519 128)  LC_0 Logic Functioning bit
 (47 0)  (521 128)  (521 128)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (488 129)  (488 129)  routing T_9_8.top_op_0 <X> T_9_8.lc_trk_g0_0
 (15 1)  (489 129)  (489 129)  routing T_9_8.top_op_0 <X> T_9_8.lc_trk_g0_0
 (17 1)  (491 129)  (491 129)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (500 129)  (500 129)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (502 129)  (502 129)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 129)  (503 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (506 129)  (506 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (510 129)  (510 129)  LC_0 Logic Functioning bit
 (37 1)  (511 129)  (511 129)  LC_0 Logic Functioning bit
 (39 1)  (513 129)  (513 129)  LC_0 Logic Functioning bit
 (43 1)  (517 129)  (517 129)  LC_0 Logic Functioning bit
 (48 1)  (522 129)  (522 129)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (525 129)  (525 129)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (474 130)  (474 130)  routing T_9_8.glb_netwk_7 <X> T_9_8.wire_logic_cluster/lc_7/clk
 (1 2)  (475 130)  (475 130)  routing T_9_8.glb_netwk_7 <X> T_9_8.wire_logic_cluster/lc_7/clk
 (2 2)  (476 130)  (476 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (488 130)  (488 130)  routing T_9_8.sp4_h_l_1 <X> T_9_8.lc_trk_g0_4
 (17 2)  (491 130)  (491 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (28 2)  (502 130)  (502 130)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 130)  (503 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (505 130)  (505 130)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 130)  (506 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (507 130)  (507 130)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (509 130)  (509 130)  routing T_9_8.lc_trk_g2_5 <X> T_9_8.input_2_1
 (38 2)  (512 130)  (512 130)  LC_1 Logic Functioning bit
 (41 2)  (515 130)  (515 130)  LC_1 Logic Functioning bit
 (43 2)  (517 130)  (517 130)  LC_1 Logic Functioning bit
 (45 2)  (519 130)  (519 130)  LC_1 Logic Functioning bit
 (47 2)  (521 130)  (521 130)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (526 130)  (526 130)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (474 131)  (474 131)  routing T_9_8.glb_netwk_7 <X> T_9_8.wire_logic_cluster/lc_7/clk
 (15 3)  (489 131)  (489 131)  routing T_9_8.sp4_h_l_1 <X> T_9_8.lc_trk_g0_4
 (16 3)  (490 131)  (490 131)  routing T_9_8.sp4_h_l_1 <X> T_9_8.lc_trk_g0_4
 (17 3)  (491 131)  (491 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (492 131)  (492 131)  routing T_9_8.sp4_r_v_b_29 <X> T_9_8.lc_trk_g0_5
 (28 3)  (502 131)  (502 131)  routing T_9_8.lc_trk_g2_1 <X> T_9_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 131)  (503 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (504 131)  (504 131)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (505 131)  (505 131)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (506 131)  (506 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (507 131)  (507 131)  routing T_9_8.lc_trk_g2_5 <X> T_9_8.input_2_1
 (39 3)  (513 131)  (513 131)  LC_1 Logic Functioning bit
 (40 3)  (514 131)  (514 131)  LC_1 Logic Functioning bit
 (43 3)  (517 131)  (517 131)  LC_1 Logic Functioning bit
 (48 3)  (522 131)  (522 131)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (525 131)  (525 131)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (479 132)  (479 132)  routing T_9_8.sp4_v_t_38 <X> T_9_8.sp4_h_r_3
 (14 4)  (488 132)  (488 132)  routing T_9_8.wire_logic_cluster/lc_0/out <X> T_9_8.lc_trk_g1_0
 (17 5)  (491 133)  (491 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (495 134)  (495 134)  routing T_9_8.wire_logic_cluster/lc_7/out <X> T_9_8.lc_trk_g1_7
 (22 6)  (496 134)  (496 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (501 134)  (501 134)  routing T_9_8.lc_trk_g1_7 <X> T_9_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 134)  (503 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 134)  (504 134)  routing T_9_8.lc_trk_g1_7 <X> T_9_8.wire_logic_cluster/lc_3/in_1
 (31 6)  (505 134)  (505 134)  routing T_9_8.lc_trk_g3_5 <X> T_9_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 134)  (506 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (507 134)  (507 134)  routing T_9_8.lc_trk_g3_5 <X> T_9_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (508 134)  (508 134)  routing T_9_8.lc_trk_g3_5 <X> T_9_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (510 134)  (510 134)  LC_3 Logic Functioning bit
 (38 6)  (512 134)  (512 134)  LC_3 Logic Functioning bit
 (30 7)  (504 135)  (504 135)  routing T_9_8.lc_trk_g1_7 <X> T_9_8.wire_logic_cluster/lc_3/in_1
 (36 7)  (510 135)  (510 135)  LC_3 Logic Functioning bit
 (38 7)  (512 135)  (512 135)  LC_3 Logic Functioning bit
 (11 8)  (485 136)  (485 136)  routing T_9_8.sp4_h_r_3 <X> T_9_8.sp4_v_b_8
 (17 8)  (491 136)  (491 136)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (492 136)  (492 136)  routing T_9_8.wire_logic_cluster/lc_1/out <X> T_9_8.lc_trk_g2_1
 (26 8)  (500 136)  (500 136)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 136)  (501 136)  routing T_9_8.lc_trk_g1_0 <X> T_9_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 136)  (503 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (506 136)  (506 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 136)  (507 136)  routing T_9_8.lc_trk_g2_1 <X> T_9_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (510 136)  (510 136)  LC_4 Logic Functioning bit
 (48 8)  (522 136)  (522 136)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (524 136)  (524 136)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (496 137)  (496 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (499 137)  (499 137)  routing T_9_8.sp4_r_v_b_34 <X> T_9_8.lc_trk_g2_2
 (26 9)  (500 137)  (500 137)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (501 137)  (501 137)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (502 137)  (502 137)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 137)  (503 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (11 10)  (485 138)  (485 138)  routing T_9_8.sp4_h_r_2 <X> T_9_8.sp4_v_t_45
 (13 10)  (487 138)  (487 138)  routing T_9_8.sp4_h_r_2 <X> T_9_8.sp4_v_t_45
 (15 10)  (489 138)  (489 138)  routing T_9_8.rgt_op_5 <X> T_9_8.lc_trk_g2_5
 (17 10)  (491 138)  (491 138)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (492 138)  (492 138)  routing T_9_8.rgt_op_5 <X> T_9_8.lc_trk_g2_5
 (25 10)  (499 138)  (499 138)  routing T_9_8.wire_logic_cluster/lc_6/out <X> T_9_8.lc_trk_g2_6
 (10 11)  (484 139)  (484 139)  routing T_9_8.sp4_h_l_39 <X> T_9_8.sp4_v_t_42
 (12 11)  (486 139)  (486 139)  routing T_9_8.sp4_h_r_2 <X> T_9_8.sp4_v_t_45
 (22 11)  (496 139)  (496 139)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (495 140)  (495 140)  routing T_9_8.sp12_v_t_0 <X> T_9_8.lc_trk_g3_3
 (22 12)  (496 140)  (496 140)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (498 140)  (498 140)  routing T_9_8.sp12_v_t_0 <X> T_9_8.lc_trk_g3_3
 (27 12)  (501 140)  (501 140)  routing T_9_8.lc_trk_g3_4 <X> T_9_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 140)  (502 140)  routing T_9_8.lc_trk_g3_4 <X> T_9_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 140)  (503 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 140)  (504 140)  routing T_9_8.lc_trk_g3_4 <X> T_9_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (505 140)  (505 140)  routing T_9_8.lc_trk_g0_5 <X> T_9_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 140)  (506 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (510 140)  (510 140)  LC_6 Logic Functioning bit
 (37 12)  (511 140)  (511 140)  LC_6 Logic Functioning bit
 (38 12)  (512 140)  (512 140)  LC_6 Logic Functioning bit
 (39 12)  (513 140)  (513 140)  LC_6 Logic Functioning bit
 (47 12)  (521 140)  (521 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (525 140)  (525 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (495 141)  (495 141)  routing T_9_8.sp12_v_t_0 <X> T_9_8.lc_trk_g3_3
 (26 13)  (500 141)  (500 141)  routing T_9_8.lc_trk_g3_3 <X> T_9_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (501 141)  (501 141)  routing T_9_8.lc_trk_g3_3 <X> T_9_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (502 141)  (502 141)  routing T_9_8.lc_trk_g3_3 <X> T_9_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 141)  (503 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (510 141)  (510 141)  LC_6 Logic Functioning bit
 (37 13)  (511 141)  (511 141)  LC_6 Logic Functioning bit
 (38 13)  (512 141)  (512 141)  LC_6 Logic Functioning bit
 (39 13)  (513 141)  (513 141)  LC_6 Logic Functioning bit
 (41 13)  (515 141)  (515 141)  LC_6 Logic Functioning bit
 (43 13)  (517 141)  (517 141)  LC_6 Logic Functioning bit
 (51 13)  (525 141)  (525 141)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (479 142)  (479 142)  routing T_9_8.sp4_v_t_38 <X> T_9_8.sp4_h_l_44
 (14 14)  (488 142)  (488 142)  routing T_9_8.rgt_op_4 <X> T_9_8.lc_trk_g3_4
 (16 14)  (490 142)  (490 142)  routing T_9_8.sp4_v_b_37 <X> T_9_8.lc_trk_g3_5
 (17 14)  (491 142)  (491 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (492 142)  (492 142)  routing T_9_8.sp4_v_b_37 <X> T_9_8.lc_trk_g3_5
 (21 14)  (495 142)  (495 142)  routing T_9_8.sp4_v_t_26 <X> T_9_8.lc_trk_g3_7
 (22 14)  (496 142)  (496 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (497 142)  (497 142)  routing T_9_8.sp4_v_t_26 <X> T_9_8.lc_trk_g3_7
 (26 14)  (500 142)  (500 142)  routing T_9_8.lc_trk_g3_4 <X> T_9_8.wire_logic_cluster/lc_7/in_0
 (29 14)  (503 142)  (503 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (505 142)  (505 142)  routing T_9_8.lc_trk_g1_7 <X> T_9_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 142)  (506 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (508 142)  (508 142)  routing T_9_8.lc_trk_g1_7 <X> T_9_8.wire_logic_cluster/lc_7/in_3
 (38 14)  (512 142)  (512 142)  LC_7 Logic Functioning bit
 (39 14)  (513 142)  (513 142)  LC_7 Logic Functioning bit
 (41 14)  (515 142)  (515 142)  LC_7 Logic Functioning bit
 (45 14)  (519 142)  (519 142)  LC_7 Logic Functioning bit
 (47 14)  (521 142)  (521 142)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (524 142)  (524 142)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (478 143)  (478 143)  routing T_9_8.sp4_v_t_38 <X> T_9_8.sp4_h_l_44
 (6 15)  (480 143)  (480 143)  routing T_9_8.sp4_v_t_38 <X> T_9_8.sp4_h_l_44
 (15 15)  (489 143)  (489 143)  routing T_9_8.rgt_op_4 <X> T_9_8.lc_trk_g3_4
 (17 15)  (491 143)  (491 143)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (492 143)  (492 143)  routing T_9_8.sp4_v_b_37 <X> T_9_8.lc_trk_g3_5
 (21 15)  (495 143)  (495 143)  routing T_9_8.sp4_v_t_26 <X> T_9_8.lc_trk_g3_7
 (27 15)  (501 143)  (501 143)  routing T_9_8.lc_trk_g3_4 <X> T_9_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (502 143)  (502 143)  routing T_9_8.lc_trk_g3_4 <X> T_9_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 143)  (503 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (505 143)  (505 143)  routing T_9_8.lc_trk_g1_7 <X> T_9_8.wire_logic_cluster/lc_7/in_3
 (38 15)  (512 143)  (512 143)  LC_7 Logic Functioning bit
 (48 15)  (522 143)  (522 143)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (525 143)  (525 143)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_8

 (25 0)  (553 128)  (553 128)  routing T_10_8.bnr_op_2 <X> T_10_8.lc_trk_g0_2
 (26 0)  (554 128)  (554 128)  routing T_10_8.lc_trk_g3_5 <X> T_10_8.wire_logic_cluster/lc_0/in_0
 (27 0)  (555 128)  (555 128)  routing T_10_8.lc_trk_g1_4 <X> T_10_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 128)  (557 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 128)  (558 128)  routing T_10_8.lc_trk_g1_4 <X> T_10_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (559 128)  (559 128)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 128)  (560 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 128)  (561 128)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (562 128)  (562 128)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (563 128)  (563 128)  routing T_10_8.lc_trk_g1_5 <X> T_10_8.input_2_0
 (39 0)  (567 128)  (567 128)  LC_0 Logic Functioning bit
 (53 0)  (581 128)  (581 128)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (550 129)  (550 129)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (553 129)  (553 129)  routing T_10_8.bnr_op_2 <X> T_10_8.lc_trk_g0_2
 (27 1)  (555 129)  (555 129)  routing T_10_8.lc_trk_g3_5 <X> T_10_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (556 129)  (556 129)  routing T_10_8.lc_trk_g3_5 <X> T_10_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 129)  (557 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (559 129)  (559 129)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (560 129)  (560 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (562 129)  (562 129)  routing T_10_8.lc_trk_g1_5 <X> T_10_8.input_2_0
 (0 2)  (528 130)  (528 130)  routing T_10_8.glb_netwk_7 <X> T_10_8.wire_logic_cluster/lc_7/clk
 (1 2)  (529 130)  (529 130)  routing T_10_8.glb_netwk_7 <X> T_10_8.wire_logic_cluster/lc_7/clk
 (2 2)  (530 130)  (530 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (545 130)  (545 130)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (554 130)  (554 130)  routing T_10_8.lc_trk_g2_7 <X> T_10_8.wire_logic_cluster/lc_1/in_0
 (29 2)  (557 130)  (557 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (559 130)  (559 130)  routing T_10_8.lc_trk_g3_5 <X> T_10_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (560 130)  (560 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 130)  (561 130)  routing T_10_8.lc_trk_g3_5 <X> T_10_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (562 130)  (562 130)  routing T_10_8.lc_trk_g3_5 <X> T_10_8.wire_logic_cluster/lc_1/in_3
 (41 2)  (569 130)  (569 130)  LC_1 Logic Functioning bit
 (43 2)  (571 130)  (571 130)  LC_1 Logic Functioning bit
 (45 2)  (573 130)  (573 130)  LC_1 Logic Functioning bit
 (46 2)  (574 130)  (574 130)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (578 130)  (578 130)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (528 131)  (528 131)  routing T_10_8.glb_netwk_7 <X> T_10_8.wire_logic_cluster/lc_7/clk
 (26 3)  (554 131)  (554 131)  routing T_10_8.lc_trk_g2_7 <X> T_10_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (556 131)  (556 131)  routing T_10_8.lc_trk_g2_7 <X> T_10_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 131)  (557 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 131)  (558 131)  routing T_10_8.lc_trk_g0_2 <X> T_10_8.wire_logic_cluster/lc_1/in_1
 (43 3)  (571 131)  (571 131)  LC_1 Logic Functioning bit
 (22 4)  (550 132)  (550 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (551 132)  (551 132)  routing T_10_8.sp4_h_r_3 <X> T_10_8.lc_trk_g1_3
 (24 4)  (552 132)  (552 132)  routing T_10_8.sp4_h_r_3 <X> T_10_8.lc_trk_g1_3
 (25 4)  (553 132)  (553 132)  routing T_10_8.sp4_h_l_7 <X> T_10_8.lc_trk_g1_2
 (28 4)  (556 132)  (556 132)  routing T_10_8.lc_trk_g2_5 <X> T_10_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 132)  (557 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 132)  (558 132)  routing T_10_8.lc_trk_g2_5 <X> T_10_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (559 132)  (559 132)  routing T_10_8.lc_trk_g0_5 <X> T_10_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 132)  (560 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (569 132)  (569 132)  LC_2 Logic Functioning bit
 (43 4)  (571 132)  (571 132)  LC_2 Logic Functioning bit
 (45 4)  (573 132)  (573 132)  LC_2 Logic Functioning bit
 (21 5)  (549 133)  (549 133)  routing T_10_8.sp4_h_r_3 <X> T_10_8.lc_trk_g1_3
 (22 5)  (550 133)  (550 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (551 133)  (551 133)  routing T_10_8.sp4_h_l_7 <X> T_10_8.lc_trk_g1_2
 (24 5)  (552 133)  (552 133)  routing T_10_8.sp4_h_l_7 <X> T_10_8.lc_trk_g1_2
 (25 5)  (553 133)  (553 133)  routing T_10_8.sp4_h_l_7 <X> T_10_8.lc_trk_g1_2
 (26 5)  (554 133)  (554 133)  routing T_10_8.lc_trk_g2_2 <X> T_10_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 133)  (556 133)  routing T_10_8.lc_trk_g2_2 <X> T_10_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 133)  (557 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (560 133)  (560 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (561 133)  (561 133)  routing T_10_8.lc_trk_g3_1 <X> T_10_8.input_2_2
 (34 5)  (562 133)  (562 133)  routing T_10_8.lc_trk_g3_1 <X> T_10_8.input_2_2
 (43 5)  (571 133)  (571 133)  LC_2 Logic Functioning bit
 (11 6)  (539 134)  (539 134)  routing T_10_8.sp4_h_r_11 <X> T_10_8.sp4_v_t_40
 (13 6)  (541 134)  (541 134)  routing T_10_8.sp4_h_r_11 <X> T_10_8.sp4_v_t_40
 (17 6)  (545 134)  (545 134)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (546 134)  (546 134)  routing T_10_8.bnr_op_5 <X> T_10_8.lc_trk_g1_5
 (21 6)  (549 134)  (549 134)  routing T_10_8.wire_logic_cluster/lc_7/out <X> T_10_8.lc_trk_g1_7
 (22 6)  (550 134)  (550 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (12 7)  (540 135)  (540 135)  routing T_10_8.sp4_h_r_11 <X> T_10_8.sp4_v_t_40
 (14 7)  (542 135)  (542 135)  routing T_10_8.sp4_h_r_4 <X> T_10_8.lc_trk_g1_4
 (15 7)  (543 135)  (543 135)  routing T_10_8.sp4_h_r_4 <X> T_10_8.lc_trk_g1_4
 (16 7)  (544 135)  (544 135)  routing T_10_8.sp4_h_r_4 <X> T_10_8.lc_trk_g1_4
 (17 7)  (545 135)  (545 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (546 135)  (546 135)  routing T_10_8.bnr_op_5 <X> T_10_8.lc_trk_g1_5
 (0 8)  (528 136)  (528 136)  routing T_10_8.glb_netwk_6 <X> T_10_8.glb2local_1
 (1 8)  (529 136)  (529 136)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (9 8)  (537 136)  (537 136)  routing T_10_8.sp4_v_t_42 <X> T_10_8.sp4_h_r_7
 (14 8)  (542 136)  (542 136)  routing T_10_8.sp4_h_l_21 <X> T_10_8.lc_trk_g2_0
 (25 8)  (553 136)  (553 136)  routing T_10_8.wire_logic_cluster/lc_2/out <X> T_10_8.lc_trk_g2_2
 (26 8)  (554 136)  (554 136)  routing T_10_8.lc_trk_g2_6 <X> T_10_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (555 136)  (555 136)  routing T_10_8.lc_trk_g1_2 <X> T_10_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 136)  (557 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (559 136)  (559 136)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (560 136)  (560 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 136)  (561 136)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (562 136)  (562 136)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_4/in_3
 (35 8)  (563 136)  (563 136)  routing T_10_8.lc_trk_g1_5 <X> T_10_8.input_2_4
 (36 8)  (564 136)  (564 136)  LC_4 Logic Functioning bit
 (37 8)  (565 136)  (565 136)  LC_4 Logic Functioning bit
 (38 8)  (566 136)  (566 136)  LC_4 Logic Functioning bit
 (1 9)  (529 137)  (529 137)  routing T_10_8.glb_netwk_6 <X> T_10_8.glb2local_1
 (15 9)  (543 137)  (543 137)  routing T_10_8.sp4_h_l_21 <X> T_10_8.lc_trk_g2_0
 (16 9)  (544 137)  (544 137)  routing T_10_8.sp4_h_l_21 <X> T_10_8.lc_trk_g2_0
 (17 9)  (545 137)  (545 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (550 137)  (550 137)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (554 137)  (554 137)  routing T_10_8.lc_trk_g2_6 <X> T_10_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (556 137)  (556 137)  routing T_10_8.lc_trk_g2_6 <X> T_10_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 137)  (557 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (558 137)  (558 137)  routing T_10_8.lc_trk_g1_2 <X> T_10_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (559 137)  (559 137)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (560 137)  (560 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (562 137)  (562 137)  routing T_10_8.lc_trk_g1_5 <X> T_10_8.input_2_4
 (36 9)  (564 137)  (564 137)  LC_4 Logic Functioning bit
 (37 9)  (565 137)  (565 137)  LC_4 Logic Functioning bit
 (53 9)  (581 137)  (581 137)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (543 138)  (543 138)  routing T_10_8.rgt_op_5 <X> T_10_8.lc_trk_g2_5
 (17 10)  (545 138)  (545 138)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (546 138)  (546 138)  routing T_10_8.rgt_op_5 <X> T_10_8.lc_trk_g2_5
 (22 10)  (550 138)  (550 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (31 10)  (559 138)  (559 138)  routing T_10_8.lc_trk_g3_5 <X> T_10_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 138)  (560 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 138)  (561 138)  routing T_10_8.lc_trk_g3_5 <X> T_10_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (562 138)  (562 138)  routing T_10_8.lc_trk_g3_5 <X> T_10_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (564 138)  (564 138)  LC_5 Logic Functioning bit
 (37 10)  (565 138)  (565 138)  LC_5 Logic Functioning bit
 (38 10)  (566 138)  (566 138)  LC_5 Logic Functioning bit
 (39 10)  (567 138)  (567 138)  LC_5 Logic Functioning bit
 (42 10)  (570 138)  (570 138)  LC_5 Logic Functioning bit
 (43 10)  (571 138)  (571 138)  LC_5 Logic Functioning bit
 (46 10)  (574 138)  (574 138)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (578 138)  (578 138)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (549 139)  (549 139)  routing T_10_8.sp4_r_v_b_39 <X> T_10_8.lc_trk_g2_7
 (22 11)  (550 139)  (550 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (564 139)  (564 139)  LC_5 Logic Functioning bit
 (37 11)  (565 139)  (565 139)  LC_5 Logic Functioning bit
 (38 11)  (566 139)  (566 139)  LC_5 Logic Functioning bit
 (39 11)  (567 139)  (567 139)  LC_5 Logic Functioning bit
 (42 11)  (570 139)  (570 139)  LC_5 Logic Functioning bit
 (43 11)  (571 139)  (571 139)  LC_5 Logic Functioning bit
 (51 11)  (579 139)  (579 139)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (533 140)  (533 140)  routing T_10_8.sp4_v_t_44 <X> T_10_8.sp4_h_r_9
 (6 12)  (534 140)  (534 140)  routing T_10_8.sp4_h_r_4 <X> T_10_8.sp4_v_b_9
 (15 12)  (543 140)  (543 140)  routing T_10_8.sp4_h_r_33 <X> T_10_8.lc_trk_g3_1
 (16 12)  (544 140)  (544 140)  routing T_10_8.sp4_h_r_33 <X> T_10_8.lc_trk_g3_1
 (17 12)  (545 140)  (545 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (546 140)  (546 140)  routing T_10_8.sp4_h_r_33 <X> T_10_8.lc_trk_g3_1
 (25 12)  (553 140)  (553 140)  routing T_10_8.wire_logic_cluster/lc_2/out <X> T_10_8.lc_trk_g3_2
 (26 12)  (554 140)  (554 140)  routing T_10_8.lc_trk_g1_7 <X> T_10_8.wire_logic_cluster/lc_6/in_0
 (28 12)  (556 140)  (556 140)  routing T_10_8.lc_trk_g2_5 <X> T_10_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 140)  (557 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 140)  (558 140)  routing T_10_8.lc_trk_g2_5 <X> T_10_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (559 140)  (559 140)  routing T_10_8.lc_trk_g0_5 <X> T_10_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 140)  (560 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (569 140)  (569 140)  LC_6 Logic Functioning bit
 (42 12)  (570 140)  (570 140)  LC_6 Logic Functioning bit
 (22 13)  (550 141)  (550 141)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (554 141)  (554 141)  routing T_10_8.lc_trk_g1_7 <X> T_10_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (555 141)  (555 141)  routing T_10_8.lc_trk_g1_7 <X> T_10_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 141)  (557 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (560 141)  (560 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (561 141)  (561 141)  routing T_10_8.lc_trk_g2_2 <X> T_10_8.input_2_6
 (35 13)  (563 141)  (563 141)  routing T_10_8.lc_trk_g2_2 <X> T_10_8.input_2_6
 (40 13)  (568 141)  (568 141)  LC_6 Logic Functioning bit
 (42 13)  (570 141)  (570 141)  LC_6 Logic Functioning bit
 (16 14)  (544 142)  (544 142)  routing T_10_8.sp4_v_t_16 <X> T_10_8.lc_trk_g3_5
 (17 14)  (545 142)  (545 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (546 142)  (546 142)  routing T_10_8.sp4_v_t_16 <X> T_10_8.lc_trk_g3_5
 (28 14)  (556 142)  (556 142)  routing T_10_8.lc_trk_g2_0 <X> T_10_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 142)  (557 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (560 142)  (560 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (562 142)  (562 142)  routing T_10_8.lc_trk_g1_3 <X> T_10_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (564 142)  (564 142)  LC_7 Logic Functioning bit
 (37 14)  (565 142)  (565 142)  LC_7 Logic Functioning bit
 (42 14)  (570 142)  (570 142)  LC_7 Logic Functioning bit
 (43 14)  (571 142)  (571 142)  LC_7 Logic Functioning bit
 (45 14)  (573 142)  (573 142)  LC_7 Logic Functioning bit
 (47 14)  (575 142)  (575 142)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (578 142)  (578 142)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (580 142)  (580 142)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (550 143)  (550 143)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (552 143)  (552 143)  routing T_10_8.tnr_op_6 <X> T_10_8.lc_trk_g3_6
 (26 15)  (554 143)  (554 143)  routing T_10_8.lc_trk_g3_2 <X> T_10_8.wire_logic_cluster/lc_7/in_0
 (27 15)  (555 143)  (555 143)  routing T_10_8.lc_trk_g3_2 <X> T_10_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (556 143)  (556 143)  routing T_10_8.lc_trk_g3_2 <X> T_10_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 143)  (557 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (559 143)  (559 143)  routing T_10_8.lc_trk_g1_3 <X> T_10_8.wire_logic_cluster/lc_7/in_3
 (37 15)  (565 143)  (565 143)  LC_7 Logic Functioning bit
 (42 15)  (570 143)  (570 143)  LC_7 Logic Functioning bit
 (43 15)  (571 143)  (571 143)  LC_7 Logic Functioning bit


LogicTile_11_8

 (10 0)  (592 128)  (592 128)  routing T_11_8.sp4_v_t_45 <X> T_11_8.sp4_h_r_1
 (15 0)  (597 128)  (597 128)  routing T_11_8.top_op_1 <X> T_11_8.lc_trk_g0_1
 (17 0)  (599 128)  (599 128)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (607 128)  (607 128)  routing T_11_8.wire_logic_cluster/lc_2/out <X> T_11_8.lc_trk_g0_2
 (26 0)  (608 128)  (608 128)  routing T_11_8.lc_trk_g2_6 <X> T_11_8.wire_logic_cluster/lc_0/in_0
 (29 0)  (611 128)  (611 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (613 128)  (613 128)  routing T_11_8.lc_trk_g1_6 <X> T_11_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (614 128)  (614 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (616 128)  (616 128)  routing T_11_8.lc_trk_g1_6 <X> T_11_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 128)  (618 128)  LC_0 Logic Functioning bit
 (37 0)  (619 128)  (619 128)  LC_0 Logic Functioning bit
 (38 0)  (620 128)  (620 128)  LC_0 Logic Functioning bit
 (39 0)  (621 128)  (621 128)  LC_0 Logic Functioning bit
 (41 0)  (623 128)  (623 128)  LC_0 Logic Functioning bit
 (46 0)  (628 128)  (628 128)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (597 129)  (597 129)  routing T_11_8.bot_op_0 <X> T_11_8.lc_trk_g0_0
 (17 1)  (599 129)  (599 129)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (600 129)  (600 129)  routing T_11_8.top_op_1 <X> T_11_8.lc_trk_g0_1
 (22 1)  (604 129)  (604 129)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (608 129)  (608 129)  routing T_11_8.lc_trk_g2_6 <X> T_11_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (610 129)  (610 129)  routing T_11_8.lc_trk_g2_6 <X> T_11_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (611 129)  (611 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (613 129)  (613 129)  routing T_11_8.lc_trk_g1_6 <X> T_11_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (614 129)  (614 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (618 129)  (618 129)  LC_0 Logic Functioning bit
 (37 1)  (619 129)  (619 129)  LC_0 Logic Functioning bit
 (38 1)  (620 129)  (620 129)  LC_0 Logic Functioning bit
 (39 1)  (621 129)  (621 129)  LC_0 Logic Functioning bit
 (41 1)  (623 129)  (623 129)  LC_0 Logic Functioning bit
 (43 1)  (625 129)  (625 129)  LC_0 Logic Functioning bit
 (48 1)  (630 129)  (630 129)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (633 129)  (633 129)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (582 130)  (582 130)  routing T_11_8.glb_netwk_7 <X> T_11_8.wire_logic_cluster/lc_7/clk
 (1 2)  (583 130)  (583 130)  routing T_11_8.glb_netwk_7 <X> T_11_8.wire_logic_cluster/lc_7/clk
 (2 2)  (584 130)  (584 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (588 130)  (588 130)  routing T_11_8.sp4_v_b_9 <X> T_11_8.sp4_v_t_37
 (21 2)  (603 130)  (603 130)  routing T_11_8.bnr_op_7 <X> T_11_8.lc_trk_g0_7
 (22 2)  (604 130)  (604 130)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (609 130)  (609 130)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (610 130)  (610 130)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 130)  (611 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 130)  (614 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (618 130)  (618 130)  LC_1 Logic Functioning bit
 (39 2)  (621 130)  (621 130)  LC_1 Logic Functioning bit
 (41 2)  (623 130)  (623 130)  LC_1 Logic Functioning bit
 (42 2)  (624 130)  (624 130)  LC_1 Logic Functioning bit
 (0 3)  (582 131)  (582 131)  routing T_11_8.glb_netwk_7 <X> T_11_8.wire_logic_cluster/lc_7/clk
 (5 3)  (587 131)  (587 131)  routing T_11_8.sp4_v_b_9 <X> T_11_8.sp4_v_t_37
 (21 3)  (603 131)  (603 131)  routing T_11_8.bnr_op_7 <X> T_11_8.lc_trk_g0_7
 (22 3)  (604 131)  (604 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (605 131)  (605 131)  routing T_11_8.sp4_h_r_6 <X> T_11_8.lc_trk_g0_6
 (24 3)  (606 131)  (606 131)  routing T_11_8.sp4_h_r_6 <X> T_11_8.lc_trk_g0_6
 (25 3)  (607 131)  (607 131)  routing T_11_8.sp4_h_r_6 <X> T_11_8.lc_trk_g0_6
 (30 3)  (612 131)  (612 131)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (613 131)  (613 131)  routing T_11_8.lc_trk_g0_2 <X> T_11_8.wire_logic_cluster/lc_1/in_3
 (36 3)  (618 131)  (618 131)  LC_1 Logic Functioning bit
 (39 3)  (621 131)  (621 131)  LC_1 Logic Functioning bit
 (41 3)  (623 131)  (623 131)  LC_1 Logic Functioning bit
 (42 3)  (624 131)  (624 131)  LC_1 Logic Functioning bit
 (14 4)  (596 132)  (596 132)  routing T_11_8.lft_op_0 <X> T_11_8.lc_trk_g1_0
 (16 4)  (598 132)  (598 132)  routing T_11_8.sp12_h_r_9 <X> T_11_8.lc_trk_g1_1
 (17 4)  (599 132)  (599 132)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (26 4)  (608 132)  (608 132)  routing T_11_8.lc_trk_g2_4 <X> T_11_8.wire_logic_cluster/lc_2/in_0
 (28 4)  (610 132)  (610 132)  routing T_11_8.lc_trk_g2_5 <X> T_11_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 132)  (611 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (612 132)  (612 132)  routing T_11_8.lc_trk_g2_5 <X> T_11_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (614 132)  (614 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (616 132)  (616 132)  routing T_11_8.lc_trk_g1_0 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (37 4)  (619 132)  (619 132)  LC_2 Logic Functioning bit
 (45 4)  (627 132)  (627 132)  LC_2 Logic Functioning bit
 (50 4)  (632 132)  (632 132)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (597 133)  (597 133)  routing T_11_8.lft_op_0 <X> T_11_8.lc_trk_g1_0
 (17 5)  (599 133)  (599 133)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (28 5)  (610 133)  (610 133)  routing T_11_8.lc_trk_g2_4 <X> T_11_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (611 133)  (611 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (618 133)  (618 133)  LC_2 Logic Functioning bit
 (43 5)  (625 133)  (625 133)  LC_2 Logic Functioning bit
 (14 6)  (596 134)  (596 134)  routing T_11_8.sp4_h_l_1 <X> T_11_8.lc_trk_g1_4
 (21 6)  (603 134)  (603 134)  routing T_11_8.wire_logic_cluster/lc_7/out <X> T_11_8.lc_trk_g1_7
 (22 6)  (604 134)  (604 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (608 134)  (608 134)  routing T_11_8.lc_trk_g3_4 <X> T_11_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (609 134)  (609 134)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 134)  (611 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (612 134)  (612 134)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (614 134)  (614 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (615 134)  (615 134)  routing T_11_8.lc_trk_g3_1 <X> T_11_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (616 134)  (616 134)  routing T_11_8.lc_trk_g3_1 <X> T_11_8.wire_logic_cluster/lc_3/in_3
 (35 6)  (617 134)  (617 134)  routing T_11_8.lc_trk_g0_7 <X> T_11_8.input_2_3
 (36 6)  (618 134)  (618 134)  LC_3 Logic Functioning bit
 (38 6)  (620 134)  (620 134)  LC_3 Logic Functioning bit
 (43 6)  (625 134)  (625 134)  LC_3 Logic Functioning bit
 (46 6)  (628 134)  (628 134)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (597 135)  (597 135)  routing T_11_8.sp4_h_l_1 <X> T_11_8.lc_trk_g1_4
 (16 7)  (598 135)  (598 135)  routing T_11_8.sp4_h_l_1 <X> T_11_8.lc_trk_g1_4
 (17 7)  (599 135)  (599 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (604 135)  (604 135)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (606 135)  (606 135)  routing T_11_8.top_op_6 <X> T_11_8.lc_trk_g1_6
 (25 7)  (607 135)  (607 135)  routing T_11_8.top_op_6 <X> T_11_8.lc_trk_g1_6
 (27 7)  (609 135)  (609 135)  routing T_11_8.lc_trk_g3_4 <X> T_11_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (610 135)  (610 135)  routing T_11_8.lc_trk_g3_4 <X> T_11_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (611 135)  (611 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (612 135)  (612 135)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_3/in_1
 (32 7)  (614 135)  (614 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (617 135)  (617 135)  routing T_11_8.lc_trk_g0_7 <X> T_11_8.input_2_3
 (37 7)  (619 135)  (619 135)  LC_3 Logic Functioning bit
 (42 7)  (624 135)  (624 135)  LC_3 Logic Functioning bit
 (53 7)  (635 135)  (635 135)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 9)  (598 137)  (598 137)  routing T_11_8.sp12_v_b_8 <X> T_11_8.lc_trk_g2_0
 (17 9)  (599 137)  (599 137)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (16 10)  (598 138)  (598 138)  routing T_11_8.sp4_v_t_16 <X> T_11_8.lc_trk_g2_5
 (17 10)  (599 138)  (599 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (600 138)  (600 138)  routing T_11_8.sp4_v_t_16 <X> T_11_8.lc_trk_g2_5
 (25 10)  (607 138)  (607 138)  routing T_11_8.rgt_op_6 <X> T_11_8.lc_trk_g2_6
 (32 10)  (614 138)  (614 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (615 138)  (615 138)  routing T_11_8.lc_trk_g2_0 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (618 138)  (618 138)  LC_5 Logic Functioning bit
 (37 10)  (619 138)  (619 138)  LC_5 Logic Functioning bit
 (38 10)  (620 138)  (620 138)  LC_5 Logic Functioning bit
 (39 10)  (621 138)  (621 138)  LC_5 Logic Functioning bit
 (45 10)  (627 138)  (627 138)  LC_5 Logic Functioning bit
 (46 10)  (628 138)  (628 138)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (634 138)  (634 138)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (596 139)  (596 139)  routing T_11_8.sp12_v_b_20 <X> T_11_8.lc_trk_g2_4
 (16 11)  (598 139)  (598 139)  routing T_11_8.sp12_v_b_20 <X> T_11_8.lc_trk_g2_4
 (17 11)  (599 139)  (599 139)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (604 139)  (604 139)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (606 139)  (606 139)  routing T_11_8.rgt_op_6 <X> T_11_8.lc_trk_g2_6
 (36 11)  (618 139)  (618 139)  LC_5 Logic Functioning bit
 (37 11)  (619 139)  (619 139)  LC_5 Logic Functioning bit
 (38 11)  (620 139)  (620 139)  LC_5 Logic Functioning bit
 (39 11)  (621 139)  (621 139)  LC_5 Logic Functioning bit
 (46 11)  (628 139)  (628 139)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (597 140)  (597 140)  routing T_11_8.rgt_op_1 <X> T_11_8.lc_trk_g3_1
 (17 12)  (599 140)  (599 140)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (600 140)  (600 140)  routing T_11_8.rgt_op_1 <X> T_11_8.lc_trk_g3_1
 (21 12)  (603 140)  (603 140)  routing T_11_8.sp4_v_t_22 <X> T_11_8.lc_trk_g3_3
 (22 12)  (604 140)  (604 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (605 140)  (605 140)  routing T_11_8.sp4_v_t_22 <X> T_11_8.lc_trk_g3_3
 (26 12)  (608 140)  (608 140)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (609 140)  (609 140)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (610 140)  (610 140)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (611 140)  (611 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (612 140)  (612 140)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (613 140)  (613 140)  routing T_11_8.lc_trk_g0_7 <X> T_11_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (614 140)  (614 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (619 140)  (619 140)  LC_6 Logic Functioning bit
 (41 12)  (623 140)  (623 140)  LC_6 Logic Functioning bit
 (42 12)  (624 140)  (624 140)  LC_6 Logic Functioning bit
 (43 12)  (625 140)  (625 140)  LC_6 Logic Functioning bit
 (47 12)  (629 140)  (629 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (603 141)  (603 141)  routing T_11_8.sp4_v_t_22 <X> T_11_8.lc_trk_g3_3
 (26 13)  (608 141)  (608 141)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (609 141)  (609 141)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (611 141)  (611 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (612 141)  (612 141)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (613 141)  (613 141)  routing T_11_8.lc_trk_g0_7 <X> T_11_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (614 141)  (614 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (616 141)  (616 141)  routing T_11_8.lc_trk_g1_1 <X> T_11_8.input_2_6
 (36 13)  (618 141)  (618 141)  LC_6 Logic Functioning bit
 (38 13)  (620 141)  (620 141)  LC_6 Logic Functioning bit
 (41 13)  (623 141)  (623 141)  LC_6 Logic Functioning bit
 (42 13)  (624 141)  (624 141)  LC_6 Logic Functioning bit
 (43 13)  (625 141)  (625 141)  LC_6 Logic Functioning bit
 (25 14)  (607 142)  (607 142)  routing T_11_8.sp4_v_b_38 <X> T_11_8.lc_trk_g3_6
 (26 14)  (608 142)  (608 142)  routing T_11_8.lc_trk_g1_4 <X> T_11_8.wire_logic_cluster/lc_7/in_0
 (29 14)  (611 142)  (611 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 142)  (612 142)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (613 142)  (613 142)  routing T_11_8.lc_trk_g2_4 <X> T_11_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (614 142)  (614 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (615 142)  (615 142)  routing T_11_8.lc_trk_g2_4 <X> T_11_8.wire_logic_cluster/lc_7/in_3
 (41 14)  (623 142)  (623 142)  LC_7 Logic Functioning bit
 (43 14)  (625 142)  (625 142)  LC_7 Logic Functioning bit
 (45 14)  (627 142)  (627 142)  LC_7 Logic Functioning bit
 (48 14)  (630 142)  (630 142)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (632 142)  (632 142)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (633 142)  (633 142)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (597 143)  (597 143)  routing T_11_8.tnr_op_4 <X> T_11_8.lc_trk_g3_4
 (17 15)  (599 143)  (599 143)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (604 143)  (604 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (605 143)  (605 143)  routing T_11_8.sp4_v_b_38 <X> T_11_8.lc_trk_g3_6
 (25 15)  (607 143)  (607 143)  routing T_11_8.sp4_v_b_38 <X> T_11_8.lc_trk_g3_6
 (27 15)  (609 143)  (609 143)  routing T_11_8.lc_trk_g1_4 <X> T_11_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 143)  (611 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (612 143)  (612 143)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_7/in_1
 (42 15)  (624 143)  (624 143)  LC_7 Logic Functioning bit
 (46 15)  (628 143)  (628 143)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_8

 (21 0)  (657 128)  (657 128)  routing T_12_8.wire_logic_cluster/lc_3/out <X> T_12_8.lc_trk_g0_3
 (22 0)  (658 128)  (658 128)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (658 129)  (658 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (636 130)  (636 130)  routing T_12_8.glb_netwk_7 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (1 2)  (637 130)  (637 130)  routing T_12_8.glb_netwk_7 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (2 2)  (638 130)  (638 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (644 130)  (644 130)  routing T_12_8.sp4_h_r_1 <X> T_12_8.sp4_h_l_36
 (21 2)  (657 130)  (657 130)  routing T_12_8.sp4_v_b_15 <X> T_12_8.lc_trk_g0_7
 (22 2)  (658 130)  (658 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (659 130)  (659 130)  routing T_12_8.sp4_v_b_15 <X> T_12_8.lc_trk_g0_7
 (27 2)  (663 130)  (663 130)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (664 130)  (664 130)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 130)  (665 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (666 130)  (666 130)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (32 2)  (668 130)  (668 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (671 130)  (671 130)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.input_2_1
 (41 2)  (677 130)  (677 130)  LC_1 Logic Functioning bit
 (43 2)  (679 130)  (679 130)  LC_1 Logic Functioning bit
 (45 2)  (681 130)  (681 130)  LC_1 Logic Functioning bit
 (0 3)  (636 131)  (636 131)  routing T_12_8.glb_netwk_7 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (21 3)  (657 131)  (657 131)  routing T_12_8.sp4_v_b_15 <X> T_12_8.lc_trk_g0_7
 (28 3)  (664 131)  (664 131)  routing T_12_8.lc_trk_g2_1 <X> T_12_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 131)  (665 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (666 131)  (666 131)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (667 131)  (667 131)  routing T_12_8.lc_trk_g0_2 <X> T_12_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (668 131)  (668 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (670 131)  (670 131)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.input_2_1
 (35 3)  (671 131)  (671 131)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.input_2_1
 (42 3)  (678 131)  (678 131)  LC_1 Logic Functioning bit
 (27 4)  (663 132)  (663 132)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (664 132)  (664 132)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 132)  (665 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (666 132)  (666 132)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (668 132)  (668 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (672 132)  (672 132)  LC_2 Logic Functioning bit
 (39 4)  (675 132)  (675 132)  LC_2 Logic Functioning bit
 (41 4)  (677 132)  (677 132)  LC_2 Logic Functioning bit
 (42 4)  (678 132)  (678 132)  LC_2 Logic Functioning bit
 (30 5)  (666 133)  (666 133)  routing T_12_8.lc_trk_g3_6 <X> T_12_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (667 133)  (667 133)  routing T_12_8.lc_trk_g0_3 <X> T_12_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (672 133)  (672 133)  LC_2 Logic Functioning bit
 (39 5)  (675 133)  (675 133)  LC_2 Logic Functioning bit
 (41 5)  (677 133)  (677 133)  LC_2 Logic Functioning bit
 (42 5)  (678 133)  (678 133)  LC_2 Logic Functioning bit
 (21 6)  (657 134)  (657 134)  routing T_12_8.lft_op_7 <X> T_12_8.lc_trk_g1_7
 (22 6)  (658 134)  (658 134)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (660 134)  (660 134)  routing T_12_8.lft_op_7 <X> T_12_8.lc_trk_g1_7
 (25 6)  (661 134)  (661 134)  routing T_12_8.lft_op_6 <X> T_12_8.lc_trk_g1_6
 (26 6)  (662 134)  (662 134)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (663 134)  (663 134)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (664 134)  (664 134)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 134)  (665 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (666 134)  (666 134)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (668 134)  (668 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (43 6)  (679 134)  (679 134)  LC_3 Logic Functioning bit
 (45 6)  (681 134)  (681 134)  LC_3 Logic Functioning bit
 (50 6)  (686 134)  (686 134)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (658 135)  (658 135)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (660 135)  (660 135)  routing T_12_8.lft_op_6 <X> T_12_8.lc_trk_g1_6
 (26 7)  (662 135)  (662 135)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.wire_logic_cluster/lc_3/in_0
 (27 7)  (663 135)  (663 135)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 135)  (665 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (666 135)  (666 135)  routing T_12_8.lc_trk_g3_7 <X> T_12_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (667 135)  (667 135)  routing T_12_8.lc_trk_g0_2 <X> T_12_8.wire_logic_cluster/lc_3/in_3
 (42 7)  (678 135)  (678 135)  LC_3 Logic Functioning bit
 (43 7)  (679 135)  (679 135)  LC_3 Logic Functioning bit
 (15 8)  (651 136)  (651 136)  routing T_12_8.rgt_op_1 <X> T_12_8.lc_trk_g2_1
 (17 8)  (653 136)  (653 136)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (654 136)  (654 136)  routing T_12_8.rgt_op_1 <X> T_12_8.lc_trk_g2_1
 (13 11)  (649 139)  (649 139)  routing T_12_8.sp4_v_b_3 <X> T_12_8.sp4_h_l_45
 (17 12)  (653 140)  (653 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (654 140)  (654 140)  routing T_12_8.wire_logic_cluster/lc_1/out <X> T_12_8.lc_trk_g3_1
 (25 12)  (661 140)  (661 140)  routing T_12_8.sp4_h_r_42 <X> T_12_8.lc_trk_g3_2
 (29 12)  (665 140)  (665 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (666 140)  (666 140)  routing T_12_8.lc_trk_g0_7 <X> T_12_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (668 140)  (668 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (669 140)  (669 140)  routing T_12_8.lc_trk_g3_2 <X> T_12_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (670 140)  (670 140)  routing T_12_8.lc_trk_g3_2 <X> T_12_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (672 140)  (672 140)  LC_6 Logic Functioning bit
 (38 12)  (674 140)  (674 140)  LC_6 Logic Functioning bit
 (46 12)  (682 140)  (682 140)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (658 141)  (658 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (659 141)  (659 141)  routing T_12_8.sp4_h_r_42 <X> T_12_8.lc_trk_g3_2
 (24 13)  (660 141)  (660 141)  routing T_12_8.sp4_h_r_42 <X> T_12_8.lc_trk_g3_2
 (25 13)  (661 141)  (661 141)  routing T_12_8.sp4_h_r_42 <X> T_12_8.lc_trk_g3_2
 (30 13)  (666 141)  (666 141)  routing T_12_8.lc_trk_g0_7 <X> T_12_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (667 141)  (667 141)  routing T_12_8.lc_trk_g3_2 <X> T_12_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (672 141)  (672 141)  LC_6 Logic Functioning bit
 (38 13)  (674 141)  (674 141)  LC_6 Logic Functioning bit
 (5 14)  (641 142)  (641 142)  routing T_12_8.sp4_v_b_9 <X> T_12_8.sp4_h_l_44
 (21 14)  (657 142)  (657 142)  routing T_12_8.rgt_op_7 <X> T_12_8.lc_trk_g3_7
 (22 14)  (658 142)  (658 142)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (660 142)  (660 142)  routing T_12_8.rgt_op_7 <X> T_12_8.lc_trk_g3_7
 (25 14)  (661 142)  (661 142)  routing T_12_8.rgt_op_6 <X> T_12_8.lc_trk_g3_6
 (27 14)  (663 142)  (663 142)  routing T_12_8.lc_trk_g1_7 <X> T_12_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 142)  (665 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (666 142)  (666 142)  routing T_12_8.lc_trk_g1_7 <X> T_12_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (668 142)  (668 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (669 142)  (669 142)  routing T_12_8.lc_trk_g3_1 <X> T_12_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (670 142)  (670 142)  routing T_12_8.lc_trk_g3_1 <X> T_12_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (672 142)  (672 142)  LC_7 Logic Functioning bit
 (38 14)  (674 142)  (674 142)  LC_7 Logic Functioning bit
 (3 15)  (639 143)  (639 143)  routing T_12_8.sp12_h_l_22 <X> T_12_8.sp12_v_t_22
 (22 15)  (658 143)  (658 143)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (660 143)  (660 143)  routing T_12_8.rgt_op_6 <X> T_12_8.lc_trk_g3_6
 (30 15)  (666 143)  (666 143)  routing T_12_8.lc_trk_g1_7 <X> T_12_8.wire_logic_cluster/lc_7/in_1
 (36 15)  (672 143)  (672 143)  LC_7 Logic Functioning bit
 (38 15)  (674 143)  (674 143)  LC_7 Logic Functioning bit


LogicTile_13_8

 (21 0)  (715 128)  (715 128)  routing T_13_8.lft_op_3 <X> T_13_8.lc_trk_g0_3
 (22 0)  (716 128)  (716 128)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (718 128)  (718 128)  routing T_13_8.lft_op_3 <X> T_13_8.lc_trk_g0_3
 (26 0)  (720 128)  (720 128)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.wire_logic_cluster/lc_0/in_0
 (29 0)  (723 128)  (723 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (729 128)  (729 128)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.input_2_0
 (37 0)  (731 128)  (731 128)  LC_0 Logic Functioning bit
 (39 0)  (733 128)  (733 128)  LC_0 Logic Functioning bit
 (40 0)  (734 128)  (734 128)  LC_0 Logic Functioning bit
 (42 0)  (736 128)  (736 128)  LC_0 Logic Functioning bit
 (44 0)  (738 128)  (738 128)  LC_0 Logic Functioning bit
 (26 1)  (720 129)  (720 129)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 129)  (723 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 129)  (724 129)  routing T_13_8.lc_trk_g0_3 <X> T_13_8.wire_logic_cluster/lc_0/in_1
 (32 1)  (726 129)  (726 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (729 129)  (729 129)  routing T_13_8.lc_trk_g0_6 <X> T_13_8.input_2_0
 (0 2)  (694 130)  (694 130)  routing T_13_8.glb_netwk_7 <X> T_13_8.wire_logic_cluster/lc_7/clk
 (1 2)  (695 130)  (695 130)  routing T_13_8.glb_netwk_7 <X> T_13_8.wire_logic_cluster/lc_7/clk
 (2 2)  (696 130)  (696 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (715 130)  (715 130)  routing T_13_8.lft_op_7 <X> T_13_8.lc_trk_g0_7
 (22 2)  (716 130)  (716 130)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (718 130)  (718 130)  routing T_13_8.lft_op_7 <X> T_13_8.lc_trk_g0_7
 (25 2)  (719 130)  (719 130)  routing T_13_8.wire_logic_cluster/lc_6/out <X> T_13_8.lc_trk_g0_6
 (27 2)  (721 130)  (721 130)  routing T_13_8.lc_trk_g1_1 <X> T_13_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 130)  (723 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 130)  (726 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (730 130)  (730 130)  LC_1 Logic Functioning bit
 (37 2)  (731 130)  (731 130)  LC_1 Logic Functioning bit
 (38 2)  (732 130)  (732 130)  LC_1 Logic Functioning bit
 (39 2)  (733 130)  (733 130)  LC_1 Logic Functioning bit
 (44 2)  (738 130)  (738 130)  LC_1 Logic Functioning bit
 (0 3)  (694 131)  (694 131)  routing T_13_8.glb_netwk_7 <X> T_13_8.wire_logic_cluster/lc_7/clk
 (22 3)  (716 131)  (716 131)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (40 3)  (734 131)  (734 131)  LC_1 Logic Functioning bit
 (41 3)  (735 131)  (735 131)  LC_1 Logic Functioning bit
 (42 3)  (736 131)  (736 131)  LC_1 Logic Functioning bit
 (43 3)  (737 131)  (737 131)  LC_1 Logic Functioning bit
 (5 4)  (699 132)  (699 132)  routing T_13_8.sp4_h_l_37 <X> T_13_8.sp4_h_r_3
 (15 4)  (709 132)  (709 132)  routing T_13_8.lft_op_1 <X> T_13_8.lc_trk_g1_1
 (17 4)  (711 132)  (711 132)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (712 132)  (712 132)  routing T_13_8.lft_op_1 <X> T_13_8.lc_trk_g1_1
 (27 4)  (721 132)  (721 132)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (722 132)  (722 132)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 132)  (723 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 132)  (724 132)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 132)  (726 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (730 132)  (730 132)  LC_2 Logic Functioning bit
 (37 4)  (731 132)  (731 132)  LC_2 Logic Functioning bit
 (38 4)  (732 132)  (732 132)  LC_2 Logic Functioning bit
 (39 4)  (733 132)  (733 132)  LC_2 Logic Functioning bit
 (44 4)  (738 132)  (738 132)  LC_2 Logic Functioning bit
 (4 5)  (698 133)  (698 133)  routing T_13_8.sp4_h_l_37 <X> T_13_8.sp4_h_r_3
 (16 5)  (710 133)  (710 133)  routing T_13_8.sp12_h_r_8 <X> T_13_8.lc_trk_g1_0
 (17 5)  (711 133)  (711 133)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (30 5)  (724 133)  (724 133)  routing T_13_8.lc_trk_g3_6 <X> T_13_8.wire_logic_cluster/lc_2/in_1
 (40 5)  (734 133)  (734 133)  LC_2 Logic Functioning bit
 (41 5)  (735 133)  (735 133)  LC_2 Logic Functioning bit
 (42 5)  (736 133)  (736 133)  LC_2 Logic Functioning bit
 (43 5)  (737 133)  (737 133)  LC_2 Logic Functioning bit
 (47 5)  (741 133)  (741 133)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (711 134)  (711 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (715 134)  (715 134)  routing T_13_8.wire_logic_cluster/lc_7/out <X> T_13_8.lc_trk_g1_7
 (22 6)  (716 134)  (716 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (719 134)  (719 134)  routing T_13_8.wire_logic_cluster/lc_6/out <X> T_13_8.lc_trk_g1_6
 (26 6)  (720 134)  (720 134)  routing T_13_8.lc_trk_g2_7 <X> T_13_8.wire_logic_cluster/lc_3/in_0
 (32 6)  (726 134)  (726 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (731 134)  (731 134)  LC_3 Logic Functioning bit
 (39 6)  (733 134)  (733 134)  LC_3 Logic Functioning bit
 (41 6)  (735 134)  (735 134)  LC_3 Logic Functioning bit
 (43 6)  (737 134)  (737 134)  LC_3 Logic Functioning bit
 (18 7)  (712 135)  (712 135)  routing T_13_8.sp4_r_v_b_29 <X> T_13_8.lc_trk_g1_5
 (22 7)  (716 135)  (716 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (720 135)  (720 135)  routing T_13_8.lc_trk_g2_7 <X> T_13_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (722 135)  (722 135)  routing T_13_8.lc_trk_g2_7 <X> T_13_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 135)  (723 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (730 135)  (730 135)  LC_3 Logic Functioning bit
 (38 7)  (732 135)  (732 135)  LC_3 Logic Functioning bit
 (40 7)  (734 135)  (734 135)  LC_3 Logic Functioning bit
 (42 7)  (736 135)  (736 135)  LC_3 Logic Functioning bit
 (8 9)  (702 137)  (702 137)  routing T_13_8.sp4_h_l_42 <X> T_13_8.sp4_v_b_7
 (9 9)  (703 137)  (703 137)  routing T_13_8.sp4_h_l_42 <X> T_13_8.sp4_v_b_7
 (21 10)  (715 138)  (715 138)  routing T_13_8.bnl_op_7 <X> T_13_8.lc_trk_g2_7
 (22 10)  (716 138)  (716 138)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (14 11)  (708 139)  (708 139)  routing T_13_8.tnl_op_4 <X> T_13_8.lc_trk_g2_4
 (15 11)  (709 139)  (709 139)  routing T_13_8.tnl_op_4 <X> T_13_8.lc_trk_g2_4
 (17 11)  (711 139)  (711 139)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (715 139)  (715 139)  routing T_13_8.bnl_op_7 <X> T_13_8.lc_trk_g2_7
 (26 12)  (720 140)  (720 140)  routing T_13_8.lc_trk_g1_5 <X> T_13_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (721 140)  (721 140)  routing T_13_8.lc_trk_g1_0 <X> T_13_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 140)  (723 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (725 140)  (725 140)  routing T_13_8.lc_trk_g1_6 <X> T_13_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 140)  (726 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (728 140)  (728 140)  routing T_13_8.lc_trk_g1_6 <X> T_13_8.wire_logic_cluster/lc_6/in_3
 (35 12)  (729 140)  (729 140)  routing T_13_8.lc_trk_g1_7 <X> T_13_8.input_2_6
 (42 12)  (736 140)  (736 140)  LC_6 Logic Functioning bit
 (45 12)  (739 140)  (739 140)  LC_6 Logic Functioning bit
 (27 13)  (721 141)  (721 141)  routing T_13_8.lc_trk_g1_5 <X> T_13_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 141)  (723 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (725 141)  (725 141)  routing T_13_8.lc_trk_g1_6 <X> T_13_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (726 141)  (726 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (728 141)  (728 141)  routing T_13_8.lc_trk_g1_7 <X> T_13_8.input_2_6
 (35 13)  (729 141)  (729 141)  routing T_13_8.lc_trk_g1_7 <X> T_13_8.input_2_6
 (41 13)  (735 141)  (735 141)  LC_6 Logic Functioning bit
 (43 13)  (737 141)  (737 141)  LC_6 Logic Functioning bit
 (25 14)  (719 142)  (719 142)  routing T_13_8.sp4_h_r_38 <X> T_13_8.lc_trk_g3_6
 (26 14)  (720 142)  (720 142)  routing T_13_8.lc_trk_g2_7 <X> T_13_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (721 142)  (721 142)  routing T_13_8.lc_trk_g1_5 <X> T_13_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 142)  (723 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 142)  (724 142)  routing T_13_8.lc_trk_g1_5 <X> T_13_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (725 142)  (725 142)  routing T_13_8.lc_trk_g2_4 <X> T_13_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 142)  (726 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (727 142)  (727 142)  routing T_13_8.lc_trk_g2_4 <X> T_13_8.wire_logic_cluster/lc_7/in_3
 (35 14)  (729 142)  (729 142)  routing T_13_8.lc_trk_g0_7 <X> T_13_8.input_2_7
 (39 14)  (733 142)  (733 142)  LC_7 Logic Functioning bit
 (46 14)  (740 142)  (740 142)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (716 143)  (716 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (717 143)  (717 143)  routing T_13_8.sp4_h_r_38 <X> T_13_8.lc_trk_g3_6
 (24 15)  (718 143)  (718 143)  routing T_13_8.sp4_h_r_38 <X> T_13_8.lc_trk_g3_6
 (26 15)  (720 143)  (720 143)  routing T_13_8.lc_trk_g2_7 <X> T_13_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (722 143)  (722 143)  routing T_13_8.lc_trk_g2_7 <X> T_13_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 143)  (723 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (726 143)  (726 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (729 143)  (729 143)  routing T_13_8.lc_trk_g0_7 <X> T_13_8.input_2_7


LogicTile_14_8

 (5 0)  (753 128)  (753 128)  routing T_14_8.sp4_v_t_37 <X> T_14_8.sp4_h_r_0
 (27 0)  (775 128)  (775 128)  routing T_14_8.lc_trk_g3_0 <X> T_14_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (776 128)  (776 128)  routing T_14_8.lc_trk_g3_0 <X> T_14_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 128)  (777 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (780 128)  (780 128)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (784 128)  (784 128)  LC_0 Logic Functioning bit
 (37 0)  (785 128)  (785 128)  LC_0 Logic Functioning bit
 (38 0)  (786 128)  (786 128)  LC_0 Logic Functioning bit
 (39 0)  (787 128)  (787 128)  LC_0 Logic Functioning bit
 (44 0)  (792 128)  (792 128)  LC_0 Logic Functioning bit
 (45 0)  (793 128)  (793 128)  LC_0 Logic Functioning bit
 (40 1)  (788 129)  (788 129)  LC_0 Logic Functioning bit
 (41 1)  (789 129)  (789 129)  LC_0 Logic Functioning bit
 (42 1)  (790 129)  (790 129)  LC_0 Logic Functioning bit
 (43 1)  (791 129)  (791 129)  LC_0 Logic Functioning bit
 (49 1)  (797 129)  (797 129)  Carry_In_Mux bit 

 (0 2)  (748 130)  (748 130)  routing T_14_8.glb_netwk_7 <X> T_14_8.wire_logic_cluster/lc_7/clk
 (1 2)  (749 130)  (749 130)  routing T_14_8.glb_netwk_7 <X> T_14_8.wire_logic_cluster/lc_7/clk
 (2 2)  (750 130)  (750 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (775 130)  (775 130)  routing T_14_8.lc_trk_g3_1 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (776 130)  (776 130)  routing T_14_8.lc_trk_g3_1 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 130)  (777 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (780 130)  (780 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (784 130)  (784 130)  LC_1 Logic Functioning bit
 (37 2)  (785 130)  (785 130)  LC_1 Logic Functioning bit
 (38 2)  (786 130)  (786 130)  LC_1 Logic Functioning bit
 (39 2)  (787 130)  (787 130)  LC_1 Logic Functioning bit
 (44 2)  (792 130)  (792 130)  LC_1 Logic Functioning bit
 (45 2)  (793 130)  (793 130)  LC_1 Logic Functioning bit
 (0 3)  (748 131)  (748 131)  routing T_14_8.glb_netwk_7 <X> T_14_8.wire_logic_cluster/lc_7/clk
 (40 3)  (788 131)  (788 131)  LC_1 Logic Functioning bit
 (41 3)  (789 131)  (789 131)  LC_1 Logic Functioning bit
 (42 3)  (790 131)  (790 131)  LC_1 Logic Functioning bit
 (43 3)  (791 131)  (791 131)  LC_1 Logic Functioning bit
 (48 3)  (796 131)  (796 131)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (769 132)  (769 132)  routing T_14_8.wire_logic_cluster/lc_3/out <X> T_14_8.lc_trk_g1_3
 (22 4)  (770 132)  (770 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (773 132)  (773 132)  routing T_14_8.wire_logic_cluster/lc_2/out <X> T_14_8.lc_trk_g1_2
 (27 4)  (775 132)  (775 132)  routing T_14_8.lc_trk_g1_2 <X> T_14_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 132)  (777 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (780 132)  (780 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (784 132)  (784 132)  LC_2 Logic Functioning bit
 (37 4)  (785 132)  (785 132)  LC_2 Logic Functioning bit
 (38 4)  (786 132)  (786 132)  LC_2 Logic Functioning bit
 (39 4)  (787 132)  (787 132)  LC_2 Logic Functioning bit
 (44 4)  (792 132)  (792 132)  LC_2 Logic Functioning bit
 (45 4)  (793 132)  (793 132)  LC_2 Logic Functioning bit
 (22 5)  (770 133)  (770 133)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (778 133)  (778 133)  routing T_14_8.lc_trk_g1_2 <X> T_14_8.wire_logic_cluster/lc_2/in_1
 (40 5)  (788 133)  (788 133)  LC_2 Logic Functioning bit
 (41 5)  (789 133)  (789 133)  LC_2 Logic Functioning bit
 (42 5)  (790 133)  (790 133)  LC_2 Logic Functioning bit
 (43 5)  (791 133)  (791 133)  LC_2 Logic Functioning bit
 (48 5)  (796 133)  (796 133)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (765 134)  (765 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (766 134)  (766 134)  routing T_14_8.wire_logic_cluster/lc_5/out <X> T_14_8.lc_trk_g1_5
 (25 6)  (773 134)  (773 134)  routing T_14_8.wire_logic_cluster/lc_6/out <X> T_14_8.lc_trk_g1_6
 (27 6)  (775 134)  (775 134)  routing T_14_8.lc_trk_g1_3 <X> T_14_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 134)  (777 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 134)  (780 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (784 134)  (784 134)  LC_3 Logic Functioning bit
 (37 6)  (785 134)  (785 134)  LC_3 Logic Functioning bit
 (38 6)  (786 134)  (786 134)  LC_3 Logic Functioning bit
 (39 6)  (787 134)  (787 134)  LC_3 Logic Functioning bit
 (44 6)  (792 134)  (792 134)  LC_3 Logic Functioning bit
 (45 6)  (793 134)  (793 134)  LC_3 Logic Functioning bit
 (22 7)  (770 135)  (770 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (778 135)  (778 135)  routing T_14_8.lc_trk_g1_3 <X> T_14_8.wire_logic_cluster/lc_3/in_1
 (40 7)  (788 135)  (788 135)  LC_3 Logic Functioning bit
 (41 7)  (789 135)  (789 135)  LC_3 Logic Functioning bit
 (42 7)  (790 135)  (790 135)  LC_3 Logic Functioning bit
 (43 7)  (791 135)  (791 135)  LC_3 Logic Functioning bit
 (12 8)  (760 136)  (760 136)  routing T_14_8.sp4_h_l_40 <X> T_14_8.sp4_h_r_8
 (27 8)  (775 136)  (775 136)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (776 136)  (776 136)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 136)  (777 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 136)  (778 136)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (780 136)  (780 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (784 136)  (784 136)  LC_4 Logic Functioning bit
 (37 8)  (785 136)  (785 136)  LC_4 Logic Functioning bit
 (38 8)  (786 136)  (786 136)  LC_4 Logic Functioning bit
 (39 8)  (787 136)  (787 136)  LC_4 Logic Functioning bit
 (44 8)  (792 136)  (792 136)  LC_4 Logic Functioning bit
 (45 8)  (793 136)  (793 136)  LC_4 Logic Functioning bit
 (13 9)  (761 137)  (761 137)  routing T_14_8.sp4_h_l_40 <X> T_14_8.sp4_h_r_8
 (40 9)  (788 137)  (788 137)  LC_4 Logic Functioning bit
 (41 9)  (789 137)  (789 137)  LC_4 Logic Functioning bit
 (42 9)  (790 137)  (790 137)  LC_4 Logic Functioning bit
 (43 9)  (791 137)  (791 137)  LC_4 Logic Functioning bit
 (27 10)  (775 138)  (775 138)  routing T_14_8.lc_trk_g1_5 <X> T_14_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 138)  (777 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 138)  (778 138)  routing T_14_8.lc_trk_g1_5 <X> T_14_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 138)  (780 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (784 138)  (784 138)  LC_5 Logic Functioning bit
 (37 10)  (785 138)  (785 138)  LC_5 Logic Functioning bit
 (38 10)  (786 138)  (786 138)  LC_5 Logic Functioning bit
 (39 10)  (787 138)  (787 138)  LC_5 Logic Functioning bit
 (44 10)  (792 138)  (792 138)  LC_5 Logic Functioning bit
 (45 10)  (793 138)  (793 138)  LC_5 Logic Functioning bit
 (40 11)  (788 139)  (788 139)  LC_5 Logic Functioning bit
 (41 11)  (789 139)  (789 139)  LC_5 Logic Functioning bit
 (42 11)  (790 139)  (790 139)  LC_5 Logic Functioning bit
 (43 11)  (791 139)  (791 139)  LC_5 Logic Functioning bit
 (48 11)  (796 139)  (796 139)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (9 12)  (757 140)  (757 140)  routing T_14_8.sp4_h_l_42 <X> T_14_8.sp4_h_r_10
 (10 12)  (758 140)  (758 140)  routing T_14_8.sp4_h_l_42 <X> T_14_8.sp4_h_r_10
 (14 12)  (762 140)  (762 140)  routing T_14_8.wire_logic_cluster/lc_0/out <X> T_14_8.lc_trk_g3_0
 (17 12)  (765 140)  (765 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (766 140)  (766 140)  routing T_14_8.wire_logic_cluster/lc_1/out <X> T_14_8.lc_trk_g3_1
 (27 12)  (775 140)  (775 140)  routing T_14_8.lc_trk_g1_6 <X> T_14_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 140)  (777 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 140)  (778 140)  routing T_14_8.lc_trk_g1_6 <X> T_14_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (780 140)  (780 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (784 140)  (784 140)  LC_6 Logic Functioning bit
 (37 12)  (785 140)  (785 140)  LC_6 Logic Functioning bit
 (38 12)  (786 140)  (786 140)  LC_6 Logic Functioning bit
 (39 12)  (787 140)  (787 140)  LC_6 Logic Functioning bit
 (44 12)  (792 140)  (792 140)  LC_6 Logic Functioning bit
 (45 12)  (793 140)  (793 140)  LC_6 Logic Functioning bit
 (6 13)  (754 141)  (754 141)  routing T_14_8.sp4_h_l_44 <X> T_14_8.sp4_h_r_9
 (17 13)  (765 141)  (765 141)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (778 141)  (778 141)  routing T_14_8.lc_trk_g1_6 <X> T_14_8.wire_logic_cluster/lc_6/in_1
 (40 13)  (788 141)  (788 141)  LC_6 Logic Functioning bit
 (41 13)  (789 141)  (789 141)  LC_6 Logic Functioning bit
 (42 13)  (790 141)  (790 141)  LC_6 Logic Functioning bit
 (43 13)  (791 141)  (791 141)  LC_6 Logic Functioning bit
 (14 14)  (762 142)  (762 142)  routing T_14_8.wire_logic_cluster/lc_4/out <X> T_14_8.lc_trk_g3_4
 (21 14)  (769 142)  (769 142)  routing T_14_8.wire_logic_cluster/lc_7/out <X> T_14_8.lc_trk_g3_7
 (22 14)  (770 142)  (770 142)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (775 142)  (775 142)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (776 142)  (776 142)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 142)  (777 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (778 142)  (778 142)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (780 142)  (780 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (784 142)  (784 142)  LC_7 Logic Functioning bit
 (37 14)  (785 142)  (785 142)  LC_7 Logic Functioning bit
 (38 14)  (786 142)  (786 142)  LC_7 Logic Functioning bit
 (39 14)  (787 142)  (787 142)  LC_7 Logic Functioning bit
 (44 14)  (792 142)  (792 142)  LC_7 Logic Functioning bit
 (45 14)  (793 142)  (793 142)  LC_7 Logic Functioning bit
 (17 15)  (765 143)  (765 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (778 143)  (778 143)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_7/in_1
 (40 15)  (788 143)  (788 143)  LC_7 Logic Functioning bit
 (41 15)  (789 143)  (789 143)  LC_7 Logic Functioning bit
 (42 15)  (790 143)  (790 143)  LC_7 Logic Functioning bit
 (43 15)  (791 143)  (791 143)  LC_7 Logic Functioning bit


LogicTile_15_8

 (8 0)  (810 128)  (810 128)  routing T_15_8.sp4_h_l_36 <X> T_15_8.sp4_h_r_1
 (12 0)  (814 128)  (814 128)  routing T_15_8.sp4_v_t_39 <X> T_15_8.sp4_h_r_2
 (0 2)  (802 130)  (802 130)  routing T_15_8.glb_netwk_7 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (1 2)  (803 130)  (803 130)  routing T_15_8.glb_netwk_7 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (2 2)  (804 130)  (804 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (802 131)  (802 131)  routing T_15_8.glb_netwk_7 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (22 5)  (824 133)  (824 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (825 133)  (825 133)  routing T_15_8.sp4_h_r_2 <X> T_15_8.lc_trk_g1_2
 (24 5)  (826 133)  (826 133)  routing T_15_8.sp4_h_r_2 <X> T_15_8.lc_trk_g1_2
 (25 5)  (827 133)  (827 133)  routing T_15_8.sp4_h_r_2 <X> T_15_8.lc_trk_g1_2
 (3 6)  (805 134)  (805 134)  routing T_15_8.sp12_h_r_0 <X> T_15_8.sp12_v_t_23
 (21 6)  (823 134)  (823 134)  routing T_15_8.wire_logic_cluster/lc_7/out <X> T_15_8.lc_trk_g1_7
 (22 6)  (824 134)  (824 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (3 7)  (805 135)  (805 135)  routing T_15_8.sp12_h_r_0 <X> T_15_8.sp12_v_t_23
 (22 12)  (824 140)  (824 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (825 140)  (825 140)  routing T_15_8.sp4_h_r_27 <X> T_15_8.lc_trk_g3_3
 (24 12)  (826 140)  (826 140)  routing T_15_8.sp4_h_r_27 <X> T_15_8.lc_trk_g3_3
 (8 13)  (810 141)  (810 141)  routing T_15_8.sp4_h_l_47 <X> T_15_8.sp4_v_b_10
 (9 13)  (811 141)  (811 141)  routing T_15_8.sp4_h_l_47 <X> T_15_8.sp4_v_b_10
 (21 13)  (823 141)  (823 141)  routing T_15_8.sp4_h_r_27 <X> T_15_8.lc_trk_g3_3
 (0 14)  (802 142)  (802 142)  routing T_15_8.glb_netwk_6 <X> T_15_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (803 142)  (803 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (828 142)  (828 142)  routing T_15_8.lc_trk_g3_4 <X> T_15_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (829 142)  (829 142)  routing T_15_8.lc_trk_g3_3 <X> T_15_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (830 142)  (830 142)  routing T_15_8.lc_trk_g3_3 <X> T_15_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 142)  (831 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (833 142)  (833 142)  routing T_15_8.lc_trk_g1_7 <X> T_15_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 142)  (834 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 142)  (836 142)  routing T_15_8.lc_trk_g1_7 <X> T_15_8.wire_logic_cluster/lc_7/in_3
 (38 14)  (840 142)  (840 142)  LC_7 Logic Functioning bit
 (39 14)  (841 142)  (841 142)  LC_7 Logic Functioning bit
 (45 14)  (847 142)  (847 142)  LC_7 Logic Functioning bit
 (52 14)  (854 142)  (854 142)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (802 143)  (802 143)  routing T_15_8.glb_netwk_6 <X> T_15_8.wire_logic_cluster/lc_7/s_r
 (17 15)  (819 143)  (819 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (829 143)  (829 143)  routing T_15_8.lc_trk_g3_4 <X> T_15_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (830 143)  (830 143)  routing T_15_8.lc_trk_g3_4 <X> T_15_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 143)  (831 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (832 143)  (832 143)  routing T_15_8.lc_trk_g3_3 <X> T_15_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (833 143)  (833 143)  routing T_15_8.lc_trk_g1_7 <X> T_15_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (834 143)  (834 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (836 143)  (836 143)  routing T_15_8.lc_trk_g1_2 <X> T_15_8.input_2_7
 (35 15)  (837 143)  (837 143)  routing T_15_8.lc_trk_g1_2 <X> T_15_8.input_2_7
 (36 15)  (838 143)  (838 143)  LC_7 Logic Functioning bit
 (37 15)  (839 143)  (839 143)  LC_7 Logic Functioning bit
 (38 15)  (840 143)  (840 143)  LC_7 Logic Functioning bit
 (39 15)  (841 143)  (841 143)  LC_7 Logic Functioning bit
 (42 15)  (844 143)  (844 143)  LC_7 Logic Functioning bit
 (43 15)  (845 143)  (845 143)  LC_7 Logic Functioning bit


LogicTile_16_8

 (17 0)  (873 128)  (873 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (881 128)  (881 128)  routing T_16_8.sp4_h_r_10 <X> T_16_8.lc_trk_g0_2
 (28 0)  (884 128)  (884 128)  routing T_16_8.lc_trk_g2_7 <X> T_16_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 128)  (885 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 128)  (886 128)  routing T_16_8.lc_trk_g2_7 <X> T_16_8.wire_logic_cluster/lc_0/in_1
 (35 0)  (891 128)  (891 128)  routing T_16_8.lc_trk_g2_6 <X> T_16_8.input_2_0
 (44 0)  (900 128)  (900 128)  LC_0 Logic Functioning bit
 (18 1)  (874 129)  (874 129)  routing T_16_8.sp4_r_v_b_34 <X> T_16_8.lc_trk_g0_1
 (22 1)  (878 129)  (878 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (879 129)  (879 129)  routing T_16_8.sp4_h_r_10 <X> T_16_8.lc_trk_g0_2
 (24 1)  (880 129)  (880 129)  routing T_16_8.sp4_h_r_10 <X> T_16_8.lc_trk_g0_2
 (30 1)  (886 129)  (886 129)  routing T_16_8.lc_trk_g2_7 <X> T_16_8.wire_logic_cluster/lc_0/in_1
 (32 1)  (888 129)  (888 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (889 129)  (889 129)  routing T_16_8.lc_trk_g2_6 <X> T_16_8.input_2_0
 (35 1)  (891 129)  (891 129)  routing T_16_8.lc_trk_g2_6 <X> T_16_8.input_2_0
 (6 2)  (862 130)  (862 130)  routing T_16_8.sp4_v_b_9 <X> T_16_8.sp4_v_t_37
 (8 2)  (864 130)  (864 130)  routing T_16_8.sp4_h_r_5 <X> T_16_8.sp4_h_l_36
 (10 2)  (866 130)  (866 130)  routing T_16_8.sp4_h_r_5 <X> T_16_8.sp4_h_l_36
 (29 2)  (885 130)  (885 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (888 130)  (888 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (892 130)  (892 130)  LC_1 Logic Functioning bit
 (37 2)  (893 130)  (893 130)  LC_1 Logic Functioning bit
 (38 2)  (894 130)  (894 130)  LC_1 Logic Functioning bit
 (39 2)  (895 130)  (895 130)  LC_1 Logic Functioning bit
 (44 2)  (900 130)  (900 130)  LC_1 Logic Functioning bit
 (52 2)  (908 130)  (908 130)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (861 131)  (861 131)  routing T_16_8.sp4_v_b_9 <X> T_16_8.sp4_v_t_37
 (30 3)  (886 131)  (886 131)  routing T_16_8.lc_trk_g0_2 <X> T_16_8.wire_logic_cluster/lc_1/in_1
 (40 3)  (896 131)  (896 131)  LC_1 Logic Functioning bit
 (41 3)  (897 131)  (897 131)  LC_1 Logic Functioning bit
 (42 3)  (898 131)  (898 131)  LC_1 Logic Functioning bit
 (43 3)  (899 131)  (899 131)  LC_1 Logic Functioning bit
 (27 4)  (883 132)  (883 132)  routing T_16_8.lc_trk_g3_0 <X> T_16_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (884 132)  (884 132)  routing T_16_8.lc_trk_g3_0 <X> T_16_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 132)  (885 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (888 132)  (888 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (892 132)  (892 132)  LC_2 Logic Functioning bit
 (39 4)  (895 132)  (895 132)  LC_2 Logic Functioning bit
 (41 4)  (897 132)  (897 132)  LC_2 Logic Functioning bit
 (42 4)  (898 132)  (898 132)  LC_2 Logic Functioning bit
 (44 4)  (900 132)  (900 132)  LC_2 Logic Functioning bit
 (32 5)  (888 133)  (888 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (889 133)  (889 133)  routing T_16_8.lc_trk_g3_3 <X> T_16_8.input_2_2
 (34 5)  (890 133)  (890 133)  routing T_16_8.lc_trk_g3_3 <X> T_16_8.input_2_2
 (35 5)  (891 133)  (891 133)  routing T_16_8.lc_trk_g3_3 <X> T_16_8.input_2_2
 (36 5)  (892 133)  (892 133)  LC_2 Logic Functioning bit
 (39 5)  (895 133)  (895 133)  LC_2 Logic Functioning bit
 (41 5)  (897 133)  (897 133)  LC_2 Logic Functioning bit
 (42 5)  (898 133)  (898 133)  LC_2 Logic Functioning bit
 (51 5)  (907 133)  (907 133)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (32 6)  (888 134)  (888 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (892 134)  (892 134)  LC_3 Logic Functioning bit
 (39 6)  (895 134)  (895 134)  LC_3 Logic Functioning bit
 (41 6)  (897 134)  (897 134)  LC_3 Logic Functioning bit
 (42 6)  (898 134)  (898 134)  LC_3 Logic Functioning bit
 (44 6)  (900 134)  (900 134)  LC_3 Logic Functioning bit
 (32 7)  (888 135)  (888 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (889 135)  (889 135)  routing T_16_8.lc_trk_g3_2 <X> T_16_8.input_2_3
 (34 7)  (890 135)  (890 135)  routing T_16_8.lc_trk_g3_2 <X> T_16_8.input_2_3
 (35 7)  (891 135)  (891 135)  routing T_16_8.lc_trk_g3_2 <X> T_16_8.input_2_3
 (37 7)  (893 135)  (893 135)  LC_3 Logic Functioning bit
 (38 7)  (894 135)  (894 135)  LC_3 Logic Functioning bit
 (40 7)  (896 135)  (896 135)  LC_3 Logic Functioning bit
 (43 7)  (899 135)  (899 135)  LC_3 Logic Functioning bit
 (53 7)  (909 135)  (909 135)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (29 8)  (885 136)  (885 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (888 136)  (888 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (892 136)  (892 136)  LC_4 Logic Functioning bit
 (37 8)  (893 136)  (893 136)  LC_4 Logic Functioning bit
 (38 8)  (894 136)  (894 136)  LC_4 Logic Functioning bit
 (39 8)  (895 136)  (895 136)  LC_4 Logic Functioning bit
 (44 8)  (900 136)  (900 136)  LC_4 Logic Functioning bit
 (53 8)  (909 136)  (909 136)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (870 137)  (870 137)  routing T_16_8.sp4_h_r_24 <X> T_16_8.lc_trk_g2_0
 (15 9)  (871 137)  (871 137)  routing T_16_8.sp4_h_r_24 <X> T_16_8.lc_trk_g2_0
 (16 9)  (872 137)  (872 137)  routing T_16_8.sp4_h_r_24 <X> T_16_8.lc_trk_g2_0
 (17 9)  (873 137)  (873 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (40 9)  (896 137)  (896 137)  LC_4 Logic Functioning bit
 (41 9)  (897 137)  (897 137)  LC_4 Logic Functioning bit
 (42 9)  (898 137)  (898 137)  LC_4 Logic Functioning bit
 (43 9)  (899 137)  (899 137)  LC_4 Logic Functioning bit
 (15 10)  (871 138)  (871 138)  routing T_16_8.rgt_op_5 <X> T_16_8.lc_trk_g2_5
 (17 10)  (873 138)  (873 138)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (874 138)  (874 138)  routing T_16_8.rgt_op_5 <X> T_16_8.lc_trk_g2_5
 (21 10)  (877 138)  (877 138)  routing T_16_8.sp4_h_l_34 <X> T_16_8.lc_trk_g2_7
 (22 10)  (878 138)  (878 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (879 138)  (879 138)  routing T_16_8.sp4_h_l_34 <X> T_16_8.lc_trk_g2_7
 (24 10)  (880 138)  (880 138)  routing T_16_8.sp4_h_l_34 <X> T_16_8.lc_trk_g2_7
 (25 10)  (881 138)  (881 138)  routing T_16_8.sp4_v_b_38 <X> T_16_8.lc_trk_g2_6
 (27 10)  (883 138)  (883 138)  routing T_16_8.lc_trk_g3_1 <X> T_16_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (884 138)  (884 138)  routing T_16_8.lc_trk_g3_1 <X> T_16_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 138)  (885 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (888 138)  (888 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (892 138)  (892 138)  LC_5 Logic Functioning bit
 (37 10)  (893 138)  (893 138)  LC_5 Logic Functioning bit
 (38 10)  (894 138)  (894 138)  LC_5 Logic Functioning bit
 (39 10)  (895 138)  (895 138)  LC_5 Logic Functioning bit
 (44 10)  (900 138)  (900 138)  LC_5 Logic Functioning bit
 (15 11)  (871 139)  (871 139)  routing T_16_8.tnr_op_4 <X> T_16_8.lc_trk_g2_4
 (17 11)  (873 139)  (873 139)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (877 139)  (877 139)  routing T_16_8.sp4_h_l_34 <X> T_16_8.lc_trk_g2_7
 (22 11)  (878 139)  (878 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (879 139)  (879 139)  routing T_16_8.sp4_v_b_38 <X> T_16_8.lc_trk_g2_6
 (25 11)  (881 139)  (881 139)  routing T_16_8.sp4_v_b_38 <X> T_16_8.lc_trk_g2_6
 (40 11)  (896 139)  (896 139)  LC_5 Logic Functioning bit
 (41 11)  (897 139)  (897 139)  LC_5 Logic Functioning bit
 (42 11)  (898 139)  (898 139)  LC_5 Logic Functioning bit
 (43 11)  (899 139)  (899 139)  LC_5 Logic Functioning bit
 (53 11)  (909 139)  (909 139)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (9 12)  (865 140)  (865 140)  routing T_16_8.sp4_v_t_47 <X> T_16_8.sp4_h_r_10
 (15 12)  (871 140)  (871 140)  routing T_16_8.tnr_op_1 <X> T_16_8.lc_trk_g3_1
 (17 12)  (873 140)  (873 140)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (878 140)  (878 140)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (880 140)  (880 140)  routing T_16_8.tnr_op_3 <X> T_16_8.lc_trk_g3_3
 (28 12)  (884 140)  (884 140)  routing T_16_8.lc_trk_g2_5 <X> T_16_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 140)  (885 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (886 140)  (886 140)  routing T_16_8.lc_trk_g2_5 <X> T_16_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (888 140)  (888 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (891 140)  (891 140)  routing T_16_8.lc_trk_g2_4 <X> T_16_8.input_2_6
 (36 12)  (892 140)  (892 140)  LC_6 Logic Functioning bit
 (39 12)  (895 140)  (895 140)  LC_6 Logic Functioning bit
 (41 12)  (897 140)  (897 140)  LC_6 Logic Functioning bit
 (42 12)  (898 140)  (898 140)  LC_6 Logic Functioning bit
 (44 12)  (900 140)  (900 140)  LC_6 Logic Functioning bit
 (51 12)  (907 140)  (907 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (871 141)  (871 141)  routing T_16_8.tnr_op_0 <X> T_16_8.lc_trk_g3_0
 (17 13)  (873 141)  (873 141)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (878 141)  (878 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (881 141)  (881 141)  routing T_16_8.sp4_r_v_b_42 <X> T_16_8.lc_trk_g3_2
 (32 13)  (888 141)  (888 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (889 141)  (889 141)  routing T_16_8.lc_trk_g2_4 <X> T_16_8.input_2_6
 (36 13)  (892 141)  (892 141)  LC_6 Logic Functioning bit
 (39 13)  (895 141)  (895 141)  LC_6 Logic Functioning bit
 (41 13)  (897 141)  (897 141)  LC_6 Logic Functioning bit
 (42 13)  (898 141)  (898 141)  LC_6 Logic Functioning bit
 (28 14)  (884 142)  (884 142)  routing T_16_8.lc_trk_g2_0 <X> T_16_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 142)  (885 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (888 142)  (888 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (892 142)  (892 142)  LC_7 Logic Functioning bit
 (37 14)  (893 142)  (893 142)  LC_7 Logic Functioning bit
 (38 14)  (894 142)  (894 142)  LC_7 Logic Functioning bit
 (39 14)  (895 142)  (895 142)  LC_7 Logic Functioning bit
 (44 14)  (900 142)  (900 142)  LC_7 Logic Functioning bit
 (3 15)  (859 143)  (859 143)  routing T_16_8.sp12_h_l_22 <X> T_16_8.sp12_v_t_22
 (40 15)  (896 143)  (896 143)  LC_7 Logic Functioning bit
 (41 15)  (897 143)  (897 143)  LC_7 Logic Functioning bit
 (42 15)  (898 143)  (898 143)  LC_7 Logic Functioning bit
 (43 15)  (899 143)  (899 143)  LC_7 Logic Functioning bit
 (51 15)  (907 143)  (907 143)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_8

 (14 0)  (924 128)  (924 128)  routing T_17_8.wire_logic_cluster/lc_0/out <X> T_17_8.lc_trk_g0_0
 (26 0)  (936 128)  (936 128)  routing T_17_8.lc_trk_g3_7 <X> T_17_8.wire_logic_cluster/lc_0/in_0
 (27 0)  (937 128)  (937 128)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 128)  (938 128)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 128)  (939 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (941 128)  (941 128)  routing T_17_8.lc_trk_g2_5 <X> T_17_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 128)  (942 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 128)  (943 128)  routing T_17_8.lc_trk_g2_5 <X> T_17_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (946 128)  (946 128)  LC_0 Logic Functioning bit
 (37 0)  (947 128)  (947 128)  LC_0 Logic Functioning bit
 (41 0)  (951 128)  (951 128)  LC_0 Logic Functioning bit
 (42 0)  (952 128)  (952 128)  LC_0 Logic Functioning bit
 (43 0)  (953 128)  (953 128)  LC_0 Logic Functioning bit
 (45 0)  (955 128)  (955 128)  LC_0 Logic Functioning bit
 (46 0)  (956 128)  (956 128)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (927 129)  (927 129)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (936 129)  (936 129)  routing T_17_8.lc_trk_g3_7 <X> T_17_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (937 129)  (937 129)  routing T_17_8.lc_trk_g3_7 <X> T_17_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (938 129)  (938 129)  routing T_17_8.lc_trk_g3_7 <X> T_17_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 129)  (939 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (940 129)  (940 129)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.wire_logic_cluster/lc_0/in_1
 (32 1)  (942 129)  (942 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (946 129)  (946 129)  LC_0 Logic Functioning bit
 (37 1)  (947 129)  (947 129)  LC_0 Logic Functioning bit
 (43 1)  (953 129)  (953 129)  LC_0 Logic Functioning bit
 (0 2)  (910 130)  (910 130)  routing T_17_8.glb_netwk_7 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (1 2)  (911 130)  (911 130)  routing T_17_8.glb_netwk_7 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (2 2)  (912 130)  (912 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (936 130)  (936 130)  routing T_17_8.lc_trk_g2_5 <X> T_17_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (937 130)  (937 130)  routing T_17_8.lc_trk_g1_1 <X> T_17_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 130)  (939 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 130)  (942 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 130)  (943 130)  routing T_17_8.lc_trk_g3_1 <X> T_17_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (944 130)  (944 130)  routing T_17_8.lc_trk_g3_1 <X> T_17_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (946 130)  (946 130)  LC_1 Logic Functioning bit
 (37 2)  (947 130)  (947 130)  LC_1 Logic Functioning bit
 (38 2)  (948 130)  (948 130)  LC_1 Logic Functioning bit
 (41 2)  (951 130)  (951 130)  LC_1 Logic Functioning bit
 (43 2)  (953 130)  (953 130)  LC_1 Logic Functioning bit
 (45 2)  (955 130)  (955 130)  LC_1 Logic Functioning bit
 (0 3)  (910 131)  (910 131)  routing T_17_8.glb_netwk_7 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (8 3)  (918 131)  (918 131)  routing T_17_8.sp4_h_r_7 <X> T_17_8.sp4_v_t_36
 (9 3)  (919 131)  (919 131)  routing T_17_8.sp4_h_r_7 <X> T_17_8.sp4_v_t_36
 (10 3)  (920 131)  (920 131)  routing T_17_8.sp4_h_r_7 <X> T_17_8.sp4_v_t_36
 (28 3)  (938 131)  (938 131)  routing T_17_8.lc_trk_g2_5 <X> T_17_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 131)  (939 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (942 131)  (942 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (943 131)  (943 131)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.input_2_1
 (34 3)  (944 131)  (944 131)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.input_2_1
 (35 3)  (945 131)  (945 131)  routing T_17_8.lc_trk_g3_2 <X> T_17_8.input_2_1
 (36 3)  (946 131)  (946 131)  LC_1 Logic Functioning bit
 (41 3)  (951 131)  (951 131)  LC_1 Logic Functioning bit
 (43 3)  (953 131)  (953 131)  LC_1 Logic Functioning bit
 (48 3)  (958 131)  (958 131)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (927 132)  (927 132)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (928 132)  (928 132)  routing T_17_8.wire_logic_cluster/lc_1/out <X> T_17_8.lc_trk_g1_1
 (22 6)  (932 134)  (932 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (933 134)  (933 134)  routing T_17_8.sp4_h_r_7 <X> T_17_8.lc_trk_g1_7
 (24 6)  (934 134)  (934 134)  routing T_17_8.sp4_h_r_7 <X> T_17_8.lc_trk_g1_7
 (21 7)  (931 135)  (931 135)  routing T_17_8.sp4_h_r_7 <X> T_17_8.lc_trk_g1_7
 (10 8)  (920 136)  (920 136)  routing T_17_8.sp4_v_t_39 <X> T_17_8.sp4_h_r_7
 (15 8)  (925 136)  (925 136)  routing T_17_8.sp4_v_t_28 <X> T_17_8.lc_trk_g2_1
 (16 8)  (926 136)  (926 136)  routing T_17_8.sp4_v_t_28 <X> T_17_8.lc_trk_g2_1
 (17 8)  (927 136)  (927 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (936 136)  (936 136)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.wire_logic_cluster/lc_4/in_0
 (35 8)  (945 136)  (945 136)  routing T_17_8.lc_trk_g1_7 <X> T_17_8.input_2_4
 (36 8)  (946 136)  (946 136)  LC_4 Logic Functioning bit
 (43 8)  (953 136)  (953 136)  LC_4 Logic Functioning bit
 (26 9)  (936 137)  (936 137)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 137)  (938 137)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 137)  (939 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (942 137)  (942 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (944 137)  (944 137)  routing T_17_8.lc_trk_g1_7 <X> T_17_8.input_2_4
 (35 9)  (945 137)  (945 137)  routing T_17_8.lc_trk_g1_7 <X> T_17_8.input_2_4
 (37 9)  (947 137)  (947 137)  LC_4 Logic Functioning bit
 (42 9)  (952 137)  (952 137)  LC_4 Logic Functioning bit
 (14 10)  (924 138)  (924 138)  routing T_17_8.sp4_h_r_44 <X> T_17_8.lc_trk_g2_4
 (15 10)  (925 138)  (925 138)  routing T_17_8.sp4_h_r_45 <X> T_17_8.lc_trk_g2_5
 (16 10)  (926 138)  (926 138)  routing T_17_8.sp4_h_r_45 <X> T_17_8.lc_trk_g2_5
 (17 10)  (927 138)  (927 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (928 138)  (928 138)  routing T_17_8.sp4_h_r_45 <X> T_17_8.lc_trk_g2_5
 (25 10)  (935 138)  (935 138)  routing T_17_8.sp4_v_b_30 <X> T_17_8.lc_trk_g2_6
 (27 10)  (937 138)  (937 138)  routing T_17_8.lc_trk_g1_7 <X> T_17_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 138)  (939 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 138)  (940 138)  routing T_17_8.lc_trk_g1_7 <X> T_17_8.wire_logic_cluster/lc_5/in_1
 (31 10)  (941 138)  (941 138)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 138)  (942 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 138)  (943 138)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (946 138)  (946 138)  LC_5 Logic Functioning bit
 (38 10)  (948 138)  (948 138)  LC_5 Logic Functioning bit
 (14 11)  (924 139)  (924 139)  routing T_17_8.sp4_h_r_44 <X> T_17_8.lc_trk_g2_4
 (15 11)  (925 139)  (925 139)  routing T_17_8.sp4_h_r_44 <X> T_17_8.lc_trk_g2_4
 (16 11)  (926 139)  (926 139)  routing T_17_8.sp4_h_r_44 <X> T_17_8.lc_trk_g2_4
 (17 11)  (927 139)  (927 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (928 139)  (928 139)  routing T_17_8.sp4_h_r_45 <X> T_17_8.lc_trk_g2_5
 (22 11)  (932 139)  (932 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (933 139)  (933 139)  routing T_17_8.sp4_v_b_30 <X> T_17_8.lc_trk_g2_6
 (30 11)  (940 139)  (940 139)  routing T_17_8.lc_trk_g1_7 <X> T_17_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (941 139)  (941 139)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (946 139)  (946 139)  LC_5 Logic Functioning bit
 (38 11)  (948 139)  (948 139)  LC_5 Logic Functioning bit
 (15 12)  (925 140)  (925 140)  routing T_17_8.sp4_h_r_25 <X> T_17_8.lc_trk_g3_1
 (16 12)  (926 140)  (926 140)  routing T_17_8.sp4_h_r_25 <X> T_17_8.lc_trk_g3_1
 (17 12)  (927 140)  (927 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (28 12)  (938 140)  (938 140)  routing T_17_8.lc_trk_g2_1 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 140)  (939 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (941 140)  (941 140)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 140)  (942 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 140)  (943 140)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (944 140)  (944 140)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (37 12)  (947 140)  (947 140)  LC_6 Logic Functioning bit
 (39 12)  (949 140)  (949 140)  LC_6 Logic Functioning bit
 (46 12)  (956 140)  (956 140)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (957 140)  (957 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (962 140)  (962 140)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (928 141)  (928 141)  routing T_17_8.sp4_h_r_25 <X> T_17_8.lc_trk_g3_1
 (22 13)  (932 141)  (932 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (941 141)  (941 141)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (37 13)  (947 141)  (947 141)  LC_6 Logic Functioning bit
 (39 13)  (949 141)  (949 141)  LC_6 Logic Functioning bit
 (0 14)  (910 142)  (910 142)  routing T_17_8.lc_trk_g2_4 <X> T_17_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (911 142)  (911 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (918 142)  (918 142)  routing T_17_8.sp4_v_t_41 <X> T_17_8.sp4_h_l_47
 (9 14)  (919 142)  (919 142)  routing T_17_8.sp4_v_t_41 <X> T_17_8.sp4_h_l_47
 (10 14)  (920 142)  (920 142)  routing T_17_8.sp4_v_t_41 <X> T_17_8.sp4_h_l_47
 (21 14)  (931 142)  (931 142)  routing T_17_8.sp4_h_l_34 <X> T_17_8.lc_trk_g3_7
 (22 14)  (932 142)  (932 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (933 142)  (933 142)  routing T_17_8.sp4_h_l_34 <X> T_17_8.lc_trk_g3_7
 (24 14)  (934 142)  (934 142)  routing T_17_8.sp4_h_l_34 <X> T_17_8.lc_trk_g3_7
 (1 15)  (911 143)  (911 143)  routing T_17_8.lc_trk_g2_4 <X> T_17_8.wire_logic_cluster/lc_7/s_r
 (21 15)  (931 143)  (931 143)  routing T_17_8.sp4_h_l_34 <X> T_17_8.lc_trk_g3_7
 (22 15)  (932 143)  (932 143)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (933 143)  (933 143)  routing T_17_8.sp12_v_b_14 <X> T_17_8.lc_trk_g3_6


RAM_Tile_19_8

 (6 14)  (1024 142)  (1024 142)  routing T_19_8.sp4_h_l_41 <X> T_19_8.sp4_v_t_44


DSP_Tile_0_7

 (22 0)  (22 112)  (22 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (23 112)  (23 112)  routing T_0_7.sp4_h_r_3 <X> T_0_7.lc_trk_g0_3
 (24 0)  (24 112)  (24 112)  routing T_0_7.sp4_h_r_3 <X> T_0_7.lc_trk_g0_3
 (26 0)  (26 112)  (26 112)  routing T_0_7.lc_trk_g3_7 <X> T_0_7.wire_mult/lc_0/in_0
 (28 0)  (28 112)  (28 112)  routing T_0_7.lc_trk_g2_7 <X> T_0_7.wire_mult/lc_0/in_1
 (29 0)  (29 112)  (29 112)  Enable bit of Mux _mult/lcb1_0 => lc_trk_g2_7 wire_mult/lc_0/in_1
 (30 0)  (30 112)  (30 112)  routing T_0_7.lc_trk_g2_7 <X> T_0_7.wire_mult/lc_0/in_1
 (31 0)  (31 112)  (31 112)  routing T_0_7.lc_trk_g1_6 <X> T_0_7.wire_mult/lc_0/in_3
 (32 0)  (32 112)  (32 112)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g1_6 wire_mult/lc_0/in_3
 (34 0)  (34 112)  (34 112)  routing T_0_7.lc_trk_g1_6 <X> T_0_7.wire_mult/lc_0/in_3
 (36 0)  (36 112)  (36 112)  LC_0 Logic Functioning bit
 (37 0)  (37 112)  (37 112)  LC_0 Logic Functioning bit
 (42 0)  (42 112)  (42 112)  LC_0 Logic Functioning bit
 (43 0)  (43 112)  (43 112)  LC_0 Logic Functioning bit
 (50 0)  (50 112)  (50 112)  Cascade buffer Enable bit: MULT2_LC00_inmux02_5

 (53 0)  (53 112)  (53 112)  Enable bit of Mux _out_links/OutMuxa_0 => wire_mult/mult/O_16 sp4_r_v_b_17
 (7 1)  (7 113)  (7 113)  MAC16 functional bit: MULT2_bram_cbit_0

 (21 1)  (21 113)  (21 113)  routing T_0_7.sp4_h_r_3 <X> T_0_7.lc_trk_g0_3
 (22 1)  (22 113)  (22 113)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_18 lc_trk_g0_2
 (23 1)  (23 113)  (23 113)  routing T_0_7.sp12_h_r_18 <X> T_0_7.lc_trk_g0_2
 (25 1)  (25 113)  (25 113)  routing T_0_7.sp12_h_r_18 <X> T_0_7.lc_trk_g0_2
 (26 1)  (26 113)  (26 113)  routing T_0_7.lc_trk_g3_7 <X> T_0_7.wire_mult/lc_0/in_0
 (27 1)  (27 113)  (27 113)  routing T_0_7.lc_trk_g3_7 <X> T_0_7.wire_mult/lc_0/in_0
 (28 1)  (28 113)  (28 113)  routing T_0_7.lc_trk_g3_7 <X> T_0_7.wire_mult/lc_0/in_0
 (29 1)  (29 113)  (29 113)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g3_7 wire_mult/lc_0/in_0
 (30 1)  (30 113)  (30 113)  routing T_0_7.lc_trk_g2_7 <X> T_0_7.wire_mult/lc_0/in_1
 (31 1)  (31 113)  (31 113)  routing T_0_7.lc_trk_g1_6 <X> T_0_7.wire_mult/lc_0/in_3
 (36 1)  (36 113)  (36 113)  LC_0 Logic Functioning bit
 (37 1)  (37 113)  (37 113)  LC_0 Logic Functioning bit
 (42 1)  (42 113)  (42 113)  LC_0 Logic Functioning bit
 (43 1)  (43 113)  (43 113)  LC_0 Logic Functioning bit
 (15 2)  (15 114)  (15 114)  routing T_0_7.sp4_h_l_0 <X> T_0_7.lc_trk_g0_5
 (16 2)  (16 114)  (16 114)  routing T_0_7.sp4_h_l_0 <X> T_0_7.lc_trk_g0_5
 (17 2)  (17 114)  (17 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_0 lc_trk_g0_5
 (18 2)  (18 114)  (18 114)  routing T_0_7.sp4_h_l_0 <X> T_0_7.lc_trk_g0_5
 (22 2)  (22 114)  (22 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (23 114)  (23 114)  routing T_0_7.sp4_h_r_7 <X> T_0_7.lc_trk_g0_7
 (24 2)  (24 114)  (24 114)  routing T_0_7.sp4_h_r_7 <X> T_0_7.lc_trk_g0_7
 (25 2)  (25 114)  (25 114)  routing T_0_7.sp4_h_r_22 <X> T_0_7.lc_trk_g0_6
 (27 2)  (27 114)  (27 114)  routing T_0_7.lc_trk_g1_3 <X> T_0_7.wire_mult/lc_1/in_1
 (29 2)  (29 114)  (29 114)  Enable bit of Mux _mult/lcb1_1 => lc_trk_g1_3 wire_mult/lc_1/in_1
 (31 2)  (31 114)  (31 114)  routing T_0_7.lc_trk_g0_6 <X> T_0_7.wire_mult/lc_1/in_3
 (32 2)  (32 114)  (32 114)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g0_6 wire_mult/lc_1/in_3
 (36 2)  (36 114)  (36 114)  LC_1 Logic Functioning bit
 (37 2)  (37 114)  (37 114)  LC_1 Logic Functioning bit
 (42 2)  (42 114)  (42 114)  LC_1 Logic Functioning bit
 (43 2)  (43 114)  (43 114)  LC_1 Logic Functioning bit
 (50 2)  (50 114)  (50 114)  Cascade buffer Enable bit: MULT2_LC01_inmux02_5

 (53 2)  (53 114)  (53 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_mult/mult/O_17 sp4_r_v_b_19
 (21 3)  (21 115)  (21 115)  routing T_0_7.sp4_h_r_7 <X> T_0_7.lc_trk_g0_7
 (22 3)  (22 115)  (22 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (23 115)  (23 115)  routing T_0_7.sp4_h_r_22 <X> T_0_7.lc_trk_g0_6
 (24 3)  (24 115)  (24 115)  routing T_0_7.sp4_h_r_22 <X> T_0_7.lc_trk_g0_6
 (25 3)  (25 115)  (25 115)  routing T_0_7.sp4_h_r_22 <X> T_0_7.lc_trk_g0_6
 (30 3)  (30 115)  (30 115)  routing T_0_7.lc_trk_g1_3 <X> T_0_7.wire_mult/lc_1/in_1
 (31 3)  (31 115)  (31 115)  routing T_0_7.lc_trk_g0_6 <X> T_0_7.wire_mult/lc_1/in_3
 (36 3)  (36 115)  (36 115)  LC_1 Logic Functioning bit
 (37 3)  (37 115)  (37 115)  LC_1 Logic Functioning bit
 (42 3)  (42 115)  (42 115)  LC_1 Logic Functioning bit
 (43 3)  (43 115)  (43 115)  LC_1 Logic Functioning bit
 (15 4)  (15 116)  (15 116)  routing T_0_7.sp4_h_r_17 <X> T_0_7.lc_trk_g1_1
 (16 4)  (16 116)  (16 116)  routing T_0_7.sp4_h_r_17 <X> T_0_7.lc_trk_g1_1
 (17 4)  (17 116)  (17 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (18 116)  (18 116)  routing T_0_7.sp4_h_r_17 <X> T_0_7.lc_trk_g1_1
 (22 4)  (22 116)  (22 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (27 116)  (27 116)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_mult/lc_2/in_1
 (28 4)  (28 116)  (28 116)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_mult/lc_2/in_1
 (29 4)  (29 116)  (29 116)  Enable bit of Mux _mult/lcb1_2 => lc_trk_g3_6 wire_mult/lc_2/in_1
 (30 4)  (30 116)  (30 116)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_mult/lc_2/in_1
 (32 4)  (32 116)  (32 116)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g0_3 wire_mult/lc_2/in_3
 (36 4)  (36 116)  (36 116)  LC_2 Logic Functioning bit
 (37 4)  (37 116)  (37 116)  LC_2 Logic Functioning bit
 (42 4)  (42 116)  (42 116)  LC_2 Logic Functioning bit
 (43 4)  (43 116)  (43 116)  LC_2 Logic Functioning bit
 (50 4)  (50 116)  (50 116)  Cascade buffer Enable bit: MULT2_LC02_inmux02_5

 (4 5)  (4 117)  (4 117)  routing T_0_7.sp4_v_t_47 <X> T_0_7.sp4_h_r_3
 (18 5)  (18 117)  (18 117)  routing T_0_7.sp4_h_r_17 <X> T_0_7.lc_trk_g1_1
 (21 5)  (21 117)  (21 117)  routing T_0_7.sp4_r_v_b_27 <X> T_0_7.lc_trk_g1_3
 (30 5)  (30 117)  (30 117)  routing T_0_7.lc_trk_g3_6 <X> T_0_7.wire_mult/lc_2/in_1
 (31 5)  (31 117)  (31 117)  routing T_0_7.lc_trk_g0_3 <X> T_0_7.wire_mult/lc_2/in_3
 (36 5)  (36 117)  (36 117)  LC_2 Logic Functioning bit
 (37 5)  (37 117)  (37 117)  LC_2 Logic Functioning bit
 (42 5)  (42 117)  (42 117)  LC_2 Logic Functioning bit
 (43 5)  (43 117)  (43 117)  LC_2 Logic Functioning bit
 (7 6)  (7 118)  (7 118)  MAC16 functional bit: MULT2_bram_cbit_7

 (16 6)  (16 118)  (16 118)  routing T_0_7.sp12_h_l_18 <X> T_0_7.lc_trk_g1_5
 (17 6)  (17 118)  (17 118)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (29 6)  (29 118)  (29 118)  Enable bit of Mux _mult/lcb1_3 => lc_trk_g0_2 wire_mult/lc_3/in_1
 (32 6)  (32 118)  (32 118)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g1_1 wire_mult/lc_3/in_3
 (34 6)  (34 118)  (34 118)  routing T_0_7.lc_trk_g1_1 <X> T_0_7.wire_mult/lc_3/in_3
 (36 6)  (36 118)  (36 118)  LC_3 Logic Functioning bit
 (37 6)  (37 118)  (37 118)  LC_3 Logic Functioning bit
 (42 6)  (42 118)  (42 118)  LC_3 Logic Functioning bit
 (43 6)  (43 118)  (43 118)  LC_3 Logic Functioning bit
 (50 6)  (50 118)  (50 118)  Cascade buffer Enable bit: MULT2_LC03_inmux02_5

 (53 6)  (53 118)  (53 118)  Enable bit of Mux _out_links/OutMuxa_3 => wire_mult/mult/O_19 sp4_r_v_b_23
 (18 7)  (18 119)  (18 119)  routing T_0_7.sp12_h_l_18 <X> T_0_7.lc_trk_g1_5
 (22 7)  (22 119)  (22 119)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (23 119)  (23 119)  routing T_0_7.sp12_h_l_21 <X> T_0_7.lc_trk_g1_6
 (25 7)  (25 119)  (25 119)  routing T_0_7.sp12_h_l_21 <X> T_0_7.lc_trk_g1_6
 (30 7)  (30 119)  (30 119)  routing T_0_7.lc_trk_g0_2 <X> T_0_7.wire_mult/lc_3/in_1
 (36 7)  (36 119)  (36 119)  LC_3 Logic Functioning bit
 (37 7)  (37 119)  (37 119)  LC_3 Logic Functioning bit
 (42 7)  (42 119)  (42 119)  LC_3 Logic Functioning bit
 (43 7)  (43 119)  (43 119)  LC_3 Logic Functioning bit
 (3 8)  (3 120)  (3 120)  routing T_0_7.sp12_v_t_22 <X> T_0_7.sp12_v_b_1
 (25 8)  (25 120)  (25 120)  routing T_0_7.sp12_v_b_2 <X> T_0_7.lc_trk_g2_2
 (29 8)  (29 120)  (29 120)  Enable bit of Mux _mult/lcb1_4 => lc_trk_g0_7 wire_mult/lc_4/in_1
 (30 8)  (30 120)  (30 120)  routing T_0_7.lc_trk_g0_7 <X> T_0_7.wire_mult/lc_4/in_1
 (31 8)  (31 120)  (31 120)  routing T_0_7.lc_trk_g2_5 <X> T_0_7.wire_mult/lc_4/in_3
 (32 8)  (32 120)  (32 120)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g2_5 wire_mult/lc_4/in_3
 (33 8)  (33 120)  (33 120)  routing T_0_7.lc_trk_g2_5 <X> T_0_7.wire_mult/lc_4/in_3
 (36 8)  (36 120)  (36 120)  LC_4 Logic Functioning bit
 (37 8)  (37 120)  (37 120)  LC_4 Logic Functioning bit
 (42 8)  (42 120)  (42 120)  LC_4 Logic Functioning bit
 (43 8)  (43 120)  (43 120)  LC_4 Logic Functioning bit
 (50 8)  (50 120)  (50 120)  Cascade buffer Enable bit: MULT2_LC04_inmux02_5

 (22 9)  (22 121)  (22 121)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_2 lc_trk_g2_2
 (24 9)  (24 121)  (24 121)  routing T_0_7.sp12_v_b_2 <X> T_0_7.lc_trk_g2_2
 (25 9)  (25 121)  (25 121)  routing T_0_7.sp12_v_b_2 <X> T_0_7.lc_trk_g2_2
 (30 9)  (30 121)  (30 121)  routing T_0_7.lc_trk_g0_7 <X> T_0_7.wire_mult/lc_4/in_1
 (36 9)  (36 121)  (36 121)  LC_4 Logic Functioning bit
 (37 9)  (37 121)  (37 121)  LC_4 Logic Functioning bit
 (42 9)  (42 121)  (42 121)  LC_4 Logic Functioning bit
 (43 9)  (43 121)  (43 121)  LC_4 Logic Functioning bit
 (52 9)  (52 121)  (52 121)  Enable bit of Mux _out_links/OutMux9_4 => wire_mult/mult/O_20 sp4_r_v_b_9
 (15 10)  (15 122)  (15 122)  routing T_0_7.sp4_h_r_45 <X> T_0_7.lc_trk_g2_5
 (16 10)  (16 122)  (16 122)  routing T_0_7.sp4_h_r_45 <X> T_0_7.lc_trk_g2_5
 (17 10)  (17 122)  (17 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (18 122)  (18 122)  routing T_0_7.sp4_h_r_45 <X> T_0_7.lc_trk_g2_5
 (22 10)  (22 122)  (22 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (23 122)  (23 122)  routing T_0_7.sp4_v_b_47 <X> T_0_7.lc_trk_g2_7
 (24 10)  (24 122)  (24 122)  routing T_0_7.sp4_v_b_47 <X> T_0_7.lc_trk_g2_7
 (27 10)  (27 122)  (27 122)  routing T_0_7.lc_trk_g3_3 <X> T_0_7.wire_mult/lc_5/in_1
 (28 10)  (28 122)  (28 122)  routing T_0_7.lc_trk_g3_3 <X> T_0_7.wire_mult/lc_5/in_1
 (29 10)  (29 122)  (29 122)  Enable bit of Mux _mult/lcb1_5 => lc_trk_g3_3 wire_mult/lc_5/in_1
 (31 10)  (31 122)  (31 122)  routing T_0_7.lc_trk_g1_5 <X> T_0_7.wire_mult/lc_5/in_3
 (32 10)  (32 122)  (32 122)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g1_5 wire_mult/lc_5/in_3
 (34 10)  (34 122)  (34 122)  routing T_0_7.lc_trk_g1_5 <X> T_0_7.wire_mult/lc_5/in_3
 (36 10)  (36 122)  (36 122)  LC_5 Logic Functioning bit
 (37 10)  (37 122)  (37 122)  LC_5 Logic Functioning bit
 (42 10)  (42 122)  (42 122)  LC_5 Logic Functioning bit
 (43 10)  (43 122)  (43 122)  LC_5 Logic Functioning bit
 (50 10)  (50 122)  (50 122)  Cascade buffer Enable bit: MULT2_LC05_inmux02_5

 (18 11)  (18 123)  (18 123)  routing T_0_7.sp4_h_r_45 <X> T_0_7.lc_trk_g2_5
 (30 11)  (30 123)  (30 123)  routing T_0_7.lc_trk_g3_3 <X> T_0_7.wire_mult/lc_5/in_1
 (36 11)  (36 123)  (36 123)  LC_5 Logic Functioning bit
 (37 11)  (37 123)  (37 123)  LC_5 Logic Functioning bit
 (42 11)  (42 123)  (42 123)  LC_5 Logic Functioning bit
 (43 11)  (43 123)  (43 123)  LC_5 Logic Functioning bit
 (15 12)  (15 124)  (15 124)  routing T_0_7.sp12_v_b_1 <X> T_0_7.lc_trk_g3_1
 (17 12)  (17 124)  (17 124)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (18 124)  (18 124)  routing T_0_7.sp12_v_b_1 <X> T_0_7.lc_trk_g3_1
 (21 12)  (21 124)  (21 124)  routing T_0_7.sp4_h_l_22 <X> T_0_7.lc_trk_g3_3
 (22 12)  (22 124)  (22 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_22 lc_trk_g3_3
 (23 12)  (23 124)  (23 124)  routing T_0_7.sp4_h_l_22 <X> T_0_7.lc_trk_g3_3
 (24 12)  (24 124)  (24 124)  routing T_0_7.sp4_h_l_22 <X> T_0_7.lc_trk_g3_3
 (27 12)  (27 124)  (27 124)  routing T_0_7.lc_trk_g3_2 <X> T_0_7.wire_mult/lc_6/in_1
 (28 12)  (28 124)  (28 124)  routing T_0_7.lc_trk_g3_2 <X> T_0_7.wire_mult/lc_6/in_1
 (29 12)  (29 124)  (29 124)  Enable bit of Mux _mult/lcb1_6 => lc_trk_g3_2 wire_mult/lc_6/in_1
 (31 12)  (31 124)  (31 124)  routing T_0_7.lc_trk_g0_5 <X> T_0_7.wire_mult/lc_6/in_3
 (32 12)  (32 124)  (32 124)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g0_5 wire_mult/lc_6/in_3
 (36 12)  (36 124)  (36 124)  LC_6 Logic Functioning bit
 (37 12)  (37 124)  (37 124)  LC_6 Logic Functioning bit
 (42 12)  (42 124)  (42 124)  LC_6 Logic Functioning bit
 (43 12)  (43 124)  (43 124)  LC_6 Logic Functioning bit
 (50 12)  (50 124)  (50 124)  Cascade buffer Enable bit: MULT2_LC06_inmux02_5

 (18 13)  (18 125)  (18 125)  routing T_0_7.sp12_v_b_1 <X> T_0_7.lc_trk_g3_1
 (22 13)  (22 125)  (22 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (23 125)  (23 125)  routing T_0_7.sp4_v_t_31 <X> T_0_7.lc_trk_g3_2
 (24 13)  (24 125)  (24 125)  routing T_0_7.sp4_v_t_31 <X> T_0_7.lc_trk_g3_2
 (30 13)  (30 125)  (30 125)  routing T_0_7.lc_trk_g3_2 <X> T_0_7.wire_mult/lc_6/in_1
 (36 13)  (36 125)  (36 125)  LC_6 Logic Functioning bit
 (37 13)  (37 125)  (37 125)  LC_6 Logic Functioning bit
 (42 13)  (42 125)  (42 125)  LC_6 Logic Functioning bit
 (43 13)  (43 125)  (43 125)  LC_6 Logic Functioning bit
 (21 14)  (21 126)  (21 126)  routing T_0_7.sp4_v_t_18 <X> T_0_7.lc_trk_g3_7
 (22 14)  (22 126)  (22 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (23 126)  (23 126)  routing T_0_7.sp4_v_t_18 <X> T_0_7.lc_trk_g3_7
 (28 14)  (28 126)  (28 126)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.wire_mult/lc_7/in_1
 (29 14)  (29 126)  (29 126)  Enable bit of Mux _mult/lcb1_7 => lc_trk_g2_2 wire_mult/lc_7/in_1
 (32 14)  (32 126)  (32 126)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g3_1 wire_mult/lc_7/in_3
 (33 14)  (33 126)  (33 126)  routing T_0_7.lc_trk_g3_1 <X> T_0_7.wire_mult/lc_7/in_3
 (34 14)  (34 126)  (34 126)  routing T_0_7.lc_trk_g3_1 <X> T_0_7.wire_mult/lc_7/in_3
 (36 14)  (36 126)  (36 126)  LC_7 Logic Functioning bit
 (37 14)  (37 126)  (37 126)  LC_7 Logic Functioning bit
 (42 14)  (42 126)  (42 126)  LC_7 Logic Functioning bit
 (43 14)  (43 126)  (43 126)  LC_7 Logic Functioning bit
 (50 14)  (50 126)  (50 126)  Cascade buffer Enable bit: MULT2_LC07_inmux02_5

 (22 15)  (22 127)  (22 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_35 lc_trk_g3_6
 (23 15)  (23 127)  (23 127)  routing T_0_7.sp4_v_t_35 <X> T_0_7.lc_trk_g3_6
 (24 15)  (24 127)  (24 127)  routing T_0_7.sp4_v_t_35 <X> T_0_7.lc_trk_g3_6
 (30 15)  (30 127)  (30 127)  routing T_0_7.lc_trk_g2_2 <X> T_0_7.wire_mult/lc_7/in_1
 (36 15)  (36 127)  (36 127)  LC_7 Logic Functioning bit
 (37 15)  (37 127)  (37 127)  LC_7 Logic Functioning bit
 (42 15)  (42 127)  (42 127)  LC_7 Logic Functioning bit
 (43 15)  (43 127)  (43 127)  LC_7 Logic Functioning bit


LogicTile_1_7

 (0 2)  (54 114)  (54 114)  routing T_1_7.glb_netwk_7 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (1 2)  (55 114)  (55 114)  routing T_1_7.glb_netwk_7 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (2 2)  (56 114)  (56 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 115)  (54 115)  routing T_1_7.glb_netwk_7 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (1 4)  (55 116)  (55 116)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (54 117)  (54 117)  routing T_1_7.glb_netwk_3 <X> T_1_7.wire_logic_cluster/lc_7/cen
 (15 6)  (69 118)  (69 118)  routing T_1_7.lft_op_5 <X> T_1_7.lc_trk_g1_5
 (17 6)  (71 118)  (71 118)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (72 118)  (72 118)  routing T_1_7.lft_op_5 <X> T_1_7.lc_trk_g1_5
 (31 6)  (85 118)  (85 118)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 118)  (86 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (88 118)  (88 118)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 118)  (90 118)  LC_3 Logic Functioning bit
 (37 6)  (91 118)  (91 118)  LC_3 Logic Functioning bit
 (38 6)  (92 118)  (92 118)  LC_3 Logic Functioning bit
 (39 6)  (93 118)  (93 118)  LC_3 Logic Functioning bit
 (45 6)  (99 118)  (99 118)  LC_3 Logic Functioning bit
 (46 6)  (100 118)  (100 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (106 118)  (106 118)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (90 119)  (90 119)  LC_3 Logic Functioning bit
 (37 7)  (91 119)  (91 119)  LC_3 Logic Functioning bit
 (38 7)  (92 119)  (92 119)  LC_3 Logic Functioning bit
 (39 7)  (93 119)  (93 119)  LC_3 Logic Functioning bit
 (3 10)  (57 122)  (57 122)  routing T_1_7.sp12_h_r_1 <X> T_1_7.sp12_h_l_22
 (12 10)  (66 122)  (66 122)  routing T_1_7.sp4_v_t_45 <X> T_1_7.sp4_h_l_45
 (3 11)  (57 123)  (57 123)  routing T_1_7.sp12_h_r_1 <X> T_1_7.sp12_h_l_22
 (11 11)  (65 123)  (65 123)  routing T_1_7.sp4_v_t_45 <X> T_1_7.sp4_h_l_45
 (1 14)  (55 126)  (55 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (54 127)  (54 127)  routing T_1_7.glb_netwk_2 <X> T_1_7.wire_logic_cluster/lc_7/s_r


LogicTile_2_7

 (25 0)  (133 112)  (133 112)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g0_2
 (22 1)  (130 113)  (130 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (131 113)  (131 113)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g0_2
 (24 1)  (132 113)  (132 113)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g0_2
 (25 1)  (133 113)  (133 113)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g0_2
 (0 2)  (108 114)  (108 114)  routing T_2_7.glb_netwk_7 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (1 2)  (109 114)  (109 114)  routing T_2_7.glb_netwk_7 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (2 2)  (110 114)  (110 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (108 115)  (108 115)  routing T_2_7.glb_netwk_7 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (17 3)  (125 115)  (125 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 4)  (109 116)  (109 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (109 117)  (109 117)  routing T_2_7.lc_trk_g0_2 <X> T_2_7.wire_logic_cluster/lc_7/cen
 (0 6)  (108 118)  (108 118)  routing T_2_7.glb_netwk_2 <X> T_2_7.glb2local_0
 (1 6)  (109 118)  (109 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (28 6)  (136 118)  (136 118)  routing T_2_7.lc_trk_g2_2 <X> T_2_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 118)  (137 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (139 118)  (139 118)  routing T_2_7.lc_trk_g0_4 <X> T_2_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 118)  (140 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (149 118)  (149 118)  LC_3 Logic Functioning bit
 (43 6)  (151 118)  (151 118)  LC_3 Logic Functioning bit
 (45 6)  (153 118)  (153 118)  LC_3 Logic Functioning bit
 (30 7)  (138 119)  (138 119)  routing T_2_7.lc_trk_g2_2 <X> T_2_7.wire_logic_cluster/lc_3/in_1
 (41 7)  (149 119)  (149 119)  LC_3 Logic Functioning bit
 (43 7)  (151 119)  (151 119)  LC_3 Logic Functioning bit
 (51 7)  (159 119)  (159 119)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (133 120)  (133 120)  routing T_2_7.sp4_h_r_34 <X> T_2_7.lc_trk_g2_2
 (22 9)  (130 121)  (130 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (131 121)  (131 121)  routing T_2_7.sp4_h_r_34 <X> T_2_7.lc_trk_g2_2
 (24 9)  (132 121)  (132 121)  routing T_2_7.sp4_h_r_34 <X> T_2_7.lc_trk_g2_2
 (3 10)  (111 122)  (111 122)  routing T_2_7.sp12_v_t_22 <X> T_2_7.sp12_h_l_22
 (17 12)  (125 124)  (125 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (126 125)  (126 125)  routing T_2_7.sp4_r_v_b_41 <X> T_2_7.lc_trk_g3_1
 (12 14)  (120 126)  (120 126)  routing T_2_7.sp4_v_t_46 <X> T_2_7.sp4_h_l_46
 (27 14)  (135 126)  (135 126)  routing T_2_7.lc_trk_g3_1 <X> T_2_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 126)  (136 126)  routing T_2_7.lc_trk_g3_1 <X> T_2_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 126)  (137 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (139 126)  (139 126)  routing T_2_7.lc_trk_g0_4 <X> T_2_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 126)  (140 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (149 126)  (149 126)  LC_7 Logic Functioning bit
 (43 14)  (151 126)  (151 126)  LC_7 Logic Functioning bit
 (45 14)  (153 126)  (153 126)  LC_7 Logic Functioning bit
 (51 14)  (159 126)  (159 126)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (119 127)  (119 127)  routing T_2_7.sp4_v_t_46 <X> T_2_7.sp4_h_l_46
 (41 15)  (149 127)  (149 127)  LC_7 Logic Functioning bit
 (43 15)  (151 127)  (151 127)  LC_7 Logic Functioning bit


LogicTile_3_7

 (4 1)  (166 113)  (166 113)  routing T_3_7.sp4_v_t_42 <X> T_3_7.sp4_h_r_0
 (5 2)  (167 114)  (167 114)  routing T_3_7.sp4_v_t_43 <X> T_3_7.sp4_h_l_37
 (4 3)  (166 115)  (166 115)  routing T_3_7.sp4_v_t_43 <X> T_3_7.sp4_h_l_37
 (6 3)  (168 115)  (168 115)  routing T_3_7.sp4_v_t_43 <X> T_3_7.sp4_h_l_37
 (11 4)  (173 116)  (173 116)  routing T_3_7.sp4_h_r_0 <X> T_3_7.sp4_v_b_5
 (8 6)  (170 118)  (170 118)  routing T_3_7.sp4_v_t_47 <X> T_3_7.sp4_h_l_41
 (9 6)  (171 118)  (171 118)  routing T_3_7.sp4_v_t_47 <X> T_3_7.sp4_h_l_41
 (10 6)  (172 118)  (172 118)  routing T_3_7.sp4_v_t_47 <X> T_3_7.sp4_h_l_41
 (3 10)  (165 122)  (165 122)  routing T_3_7.sp12_v_t_22 <X> T_3_7.sp12_h_l_22
 (12 14)  (174 126)  (174 126)  routing T_3_7.sp4_v_t_46 <X> T_3_7.sp4_h_l_46
 (11 15)  (173 127)  (173 127)  routing T_3_7.sp4_v_t_46 <X> T_3_7.sp4_h_l_46


LogicTile_4_7

 (29 0)  (245 112)  (245 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 112)  (246 112)  routing T_4_7.lc_trk_g0_5 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 112)  (247 112)  routing T_4_7.lc_trk_g2_5 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 112)  (248 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 112)  (249 112)  routing T_4_7.lc_trk_g2_5 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 112)  (252 112)  LC_0 Logic Functioning bit
 (38 0)  (254 112)  (254 112)  LC_0 Logic Functioning bit
 (36 1)  (252 113)  (252 113)  LC_0 Logic Functioning bit
 (38 1)  (254 113)  (254 113)  LC_0 Logic Functioning bit
 (15 2)  (231 114)  (231 114)  routing T_4_7.sp4_h_r_13 <X> T_4_7.lc_trk_g0_5
 (16 2)  (232 114)  (232 114)  routing T_4_7.sp4_h_r_13 <X> T_4_7.lc_trk_g0_5
 (17 2)  (233 114)  (233 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (234 114)  (234 114)  routing T_4_7.sp4_h_r_13 <X> T_4_7.lc_trk_g0_5
 (26 2)  (242 114)  (242 114)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_1/in_0
 (28 2)  (244 114)  (244 114)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 114)  (245 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 114)  (246 114)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (247 114)  (247 114)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 114)  (248 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 114)  (249 114)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 114)  (252 114)  LC_1 Logic Functioning bit
 (50 2)  (266 114)  (266 114)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (242 115)  (242 115)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (243 115)  (243 115)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 115)  (244 115)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 115)  (245 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 115)  (247 115)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (10 7)  (226 119)  (226 119)  routing T_4_7.sp4_h_l_46 <X> T_4_7.sp4_v_t_41
 (8 10)  (224 122)  (224 122)  routing T_4_7.sp4_v_t_42 <X> T_4_7.sp4_h_l_42
 (9 10)  (225 122)  (225 122)  routing T_4_7.sp4_v_t_42 <X> T_4_7.sp4_h_l_42
 (14 10)  (230 122)  (230 122)  routing T_4_7.sp4_v_b_36 <X> T_4_7.lc_trk_g2_4
 (15 10)  (231 122)  (231 122)  routing T_4_7.sp4_v_t_32 <X> T_4_7.lc_trk_g2_5
 (16 10)  (232 122)  (232 122)  routing T_4_7.sp4_v_t_32 <X> T_4_7.lc_trk_g2_5
 (17 10)  (233 122)  (233 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 11)  (230 123)  (230 123)  routing T_4_7.sp4_v_b_36 <X> T_4_7.lc_trk_g2_4
 (16 11)  (232 123)  (232 123)  routing T_4_7.sp4_v_b_36 <X> T_4_7.lc_trk_g2_4
 (17 11)  (233 123)  (233 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (238 123)  (238 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (239 123)  (239 123)  routing T_4_7.sp4_v_b_46 <X> T_4_7.lc_trk_g2_6
 (24 11)  (240 123)  (240 123)  routing T_4_7.sp4_v_b_46 <X> T_4_7.lc_trk_g2_6
 (8 14)  (224 126)  (224 126)  routing T_4_7.sp4_h_r_10 <X> T_4_7.sp4_h_l_47
 (22 15)  (238 127)  (238 127)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (240 127)  (240 127)  routing T_4_7.tnr_op_6 <X> T_4_7.lc_trk_g3_6


LogicTile_5_7

 (21 0)  (291 112)  (291 112)  routing T_5_7.wire_logic_cluster/lc_3/out <X> T_5_7.lc_trk_g0_3
 (22 0)  (292 112)  (292 112)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (270 114)  (270 114)  routing T_5_7.glb_netwk_7 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (1 2)  (271 114)  (271 114)  routing T_5_7.glb_netwk_7 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (2 2)  (272 114)  (272 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 115)  (270 115)  routing T_5_7.glb_netwk_7 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (26 6)  (296 118)  (296 118)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (28 6)  (298 118)  (298 118)  routing T_5_7.lc_trk_g2_2 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 118)  (299 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (301 118)  (301 118)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 118)  (302 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 118)  (303 118)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 118)  (304 118)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 118)  (306 118)  LC_3 Logic Functioning bit
 (37 6)  (307 118)  (307 118)  LC_3 Logic Functioning bit
 (38 6)  (308 118)  (308 118)  LC_3 Logic Functioning bit
 (41 6)  (311 118)  (311 118)  LC_3 Logic Functioning bit
 (43 6)  (313 118)  (313 118)  LC_3 Logic Functioning bit
 (45 6)  (315 118)  (315 118)  LC_3 Logic Functioning bit
 (46 6)  (316 118)  (316 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (296 119)  (296 119)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (27 7)  (297 119)  (297 119)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 119)  (298 119)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 119)  (299 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 119)  (300 119)  routing T_5_7.lc_trk_g2_2 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (301 119)  (301 119)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (302 119)  (302 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (305 119)  (305 119)  routing T_5_7.lc_trk_g0_3 <X> T_5_7.input_2_3
 (36 7)  (306 119)  (306 119)  LC_3 Logic Functioning bit
 (37 7)  (307 119)  (307 119)  LC_3 Logic Functioning bit
 (25 8)  (295 120)  (295 120)  routing T_5_7.sp4_h_r_34 <X> T_5_7.lc_trk_g2_2
 (22 9)  (292 121)  (292 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (293 121)  (293 121)  routing T_5_7.sp4_h_r_34 <X> T_5_7.lc_trk_g2_2
 (24 9)  (294 121)  (294 121)  routing T_5_7.sp4_h_r_34 <X> T_5_7.lc_trk_g2_2
 (10 10)  (280 122)  (280 122)  routing T_5_7.sp4_v_b_2 <X> T_5_7.sp4_h_l_42
 (0 14)  (270 126)  (270 126)  routing T_5_7.glb_netwk_6 <X> T_5_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 126)  (271 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (292 126)  (292 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (293 126)  (293 126)  routing T_5_7.sp4_h_r_31 <X> T_5_7.lc_trk_g3_7
 (24 14)  (294 126)  (294 126)  routing T_5_7.sp4_h_r_31 <X> T_5_7.lc_trk_g3_7
 (25 14)  (295 126)  (295 126)  routing T_5_7.sp4_v_b_38 <X> T_5_7.lc_trk_g3_6
 (0 15)  (270 127)  (270 127)  routing T_5_7.glb_netwk_6 <X> T_5_7.wire_logic_cluster/lc_7/s_r
 (21 15)  (291 127)  (291 127)  routing T_5_7.sp4_h_r_31 <X> T_5_7.lc_trk_g3_7
 (22 15)  (292 127)  (292 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (293 127)  (293 127)  routing T_5_7.sp4_v_b_38 <X> T_5_7.lc_trk_g3_6
 (25 15)  (295 127)  (295 127)  routing T_5_7.sp4_v_b_38 <X> T_5_7.lc_trk_g3_6


LogicTile_7_7

 (10 0)  (376 112)  (376 112)  routing T_7_7.sp4_v_t_45 <X> T_7_7.sp4_h_r_1
 (0 2)  (366 114)  (366 114)  routing T_7_7.glb_netwk_7 <X> T_7_7.wire_logic_cluster/lc_7/clk
 (1 2)  (367 114)  (367 114)  routing T_7_7.glb_netwk_7 <X> T_7_7.wire_logic_cluster/lc_7/clk
 (2 2)  (368 114)  (368 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (388 114)  (388 114)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (390 114)  (390 114)  routing T_7_7.top_op_7 <X> T_7_7.lc_trk_g0_7
 (0 3)  (366 115)  (366 115)  routing T_7_7.glb_netwk_7 <X> T_7_7.wire_logic_cluster/lc_7/clk
 (21 3)  (387 115)  (387 115)  routing T_7_7.top_op_7 <X> T_7_7.lc_trk_g0_7
 (21 4)  (387 116)  (387 116)  routing T_7_7.wire_logic_cluster/lc_3/out <X> T_7_7.lc_trk_g1_3
 (22 4)  (388 116)  (388 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 6)  (381 118)  (381 118)  routing T_7_7.top_op_5 <X> T_7_7.lc_trk_g1_5
 (17 6)  (383 118)  (383 118)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (392 118)  (392 118)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (393 118)  (393 118)  routing T_7_7.lc_trk_g1_3 <X> T_7_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 118)  (395 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (397 118)  (397 118)  routing T_7_7.lc_trk_g1_5 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 118)  (398 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (400 118)  (400 118)  routing T_7_7.lc_trk_g1_5 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (35 6)  (401 118)  (401 118)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.input_2_3
 (36 6)  (402 118)  (402 118)  LC_3 Logic Functioning bit
 (38 6)  (404 118)  (404 118)  LC_3 Logic Functioning bit
 (43 6)  (409 118)  (409 118)  LC_3 Logic Functioning bit
 (45 6)  (411 118)  (411 118)  LC_3 Logic Functioning bit
 (18 7)  (384 119)  (384 119)  routing T_7_7.top_op_5 <X> T_7_7.lc_trk_g1_5
 (26 7)  (392 119)  (392 119)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 119)  (394 119)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 119)  (395 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 119)  (396 119)  routing T_7_7.lc_trk_g1_3 <X> T_7_7.wire_logic_cluster/lc_3/in_1
 (32 7)  (398 119)  (398 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (399 119)  (399 119)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.input_2_3
 (34 7)  (400 119)  (400 119)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.input_2_3
 (35 7)  (401 119)  (401 119)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.input_2_3
 (36 7)  (402 119)  (402 119)  LC_3 Logic Functioning bit
 (37 7)  (403 119)  (403 119)  LC_3 Logic Functioning bit
 (38 7)  (404 119)  (404 119)  LC_3 Logic Functioning bit
 (42 7)  (408 119)  (408 119)  LC_3 Logic Functioning bit
 (28 8)  (394 120)  (394 120)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 120)  (395 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 120)  (396 120)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (31 8)  (397 120)  (397 120)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 120)  (398 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (402 120)  (402 120)  LC_4 Logic Functioning bit
 (37 8)  (403 120)  (403 120)  LC_4 Logic Functioning bit
 (38 8)  (404 120)  (404 120)  LC_4 Logic Functioning bit
 (39 8)  (405 120)  (405 120)  LC_4 Logic Functioning bit
 (41 8)  (407 120)  (407 120)  LC_4 Logic Functioning bit
 (43 8)  (409 120)  (409 120)  LC_4 Logic Functioning bit
 (45 8)  (411 120)  (411 120)  LC_4 Logic Functioning bit
 (51 8)  (417 120)  (417 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (392 121)  (392 121)  routing T_7_7.lc_trk_g1_3 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (393 121)  (393 121)  routing T_7_7.lc_trk_g1_3 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 121)  (395 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 121)  (396 121)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (397 121)  (397 121)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (402 121)  (402 121)  LC_4 Logic Functioning bit
 (37 9)  (403 121)  (403 121)  LC_4 Logic Functioning bit
 (38 9)  (404 121)  (404 121)  LC_4 Logic Functioning bit
 (39 9)  (405 121)  (405 121)  LC_4 Logic Functioning bit
 (51 9)  (417 121)  (417 121)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (374 122)  (374 122)  routing T_7_7.sp4_v_t_42 <X> T_7_7.sp4_h_l_42
 (9 10)  (375 122)  (375 122)  routing T_7_7.sp4_v_t_42 <X> T_7_7.sp4_h_l_42
 (22 10)  (388 122)  (388 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (389 122)  (389 122)  routing T_7_7.sp4_v_b_47 <X> T_7_7.lc_trk_g2_7
 (24 10)  (390 122)  (390 122)  routing T_7_7.sp4_v_b_47 <X> T_7_7.lc_trk_g2_7
 (0 14)  (366 126)  (366 126)  routing T_7_7.glb_netwk_6 <X> T_7_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 126)  (367 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (374 126)  (374 126)  routing T_7_7.sp4_v_t_47 <X> T_7_7.sp4_h_l_47
 (9 14)  (375 126)  (375 126)  routing T_7_7.sp4_v_t_47 <X> T_7_7.sp4_h_l_47
 (25 14)  (391 126)  (391 126)  routing T_7_7.sp4_h_r_46 <X> T_7_7.lc_trk_g3_6
 (0 15)  (366 127)  (366 127)  routing T_7_7.glb_netwk_6 <X> T_7_7.wire_logic_cluster/lc_7/s_r
 (22 15)  (388 127)  (388 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (389 127)  (389 127)  routing T_7_7.sp4_h_r_46 <X> T_7_7.lc_trk_g3_6
 (24 15)  (390 127)  (390 127)  routing T_7_7.sp4_h_r_46 <X> T_7_7.lc_trk_g3_6
 (25 15)  (391 127)  (391 127)  routing T_7_7.sp4_h_r_46 <X> T_7_7.lc_trk_g3_6


LogicTile_8_7

 (8 0)  (428 112)  (428 112)  routing T_8_7.sp4_v_b_1 <X> T_8_7.sp4_h_r_1
 (9 0)  (429 112)  (429 112)  routing T_8_7.sp4_v_b_1 <X> T_8_7.sp4_h_r_1
 (27 0)  (447 112)  (447 112)  routing T_8_7.lc_trk_g1_0 <X> T_8_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 112)  (449 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (451 112)  (451 112)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 112)  (452 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 112)  (453 112)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 112)  (454 112)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (455 112)  (455 112)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.input_2_0
 (36 0)  (456 112)  (456 112)  LC_0 Logic Functioning bit
 (37 0)  (457 112)  (457 112)  LC_0 Logic Functioning bit
 (38 0)  (458 112)  (458 112)  LC_0 Logic Functioning bit
 (39 0)  (459 112)  (459 112)  LC_0 Logic Functioning bit
 (44 0)  (464 112)  (464 112)  LC_0 Logic Functioning bit
 (45 0)  (465 112)  (465 112)  LC_0 Logic Functioning bit
 (32 1)  (452 113)  (452 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (453 113)  (453 113)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.input_2_0
 (40 1)  (460 113)  (460 113)  LC_0 Logic Functioning bit
 (41 1)  (461 113)  (461 113)  LC_0 Logic Functioning bit
 (42 1)  (462 113)  (462 113)  LC_0 Logic Functioning bit
 (43 1)  (463 113)  (463 113)  LC_0 Logic Functioning bit
 (0 2)  (420 114)  (420 114)  routing T_8_7.glb_netwk_7 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (1 2)  (421 114)  (421 114)  routing T_8_7.glb_netwk_7 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (2 2)  (422 114)  (422 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (447 114)  (447 114)  routing T_8_7.lc_trk_g3_1 <X> T_8_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 114)  (448 114)  routing T_8_7.lc_trk_g3_1 <X> T_8_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 114)  (449 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 114)  (452 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 114)  (456 114)  LC_1 Logic Functioning bit
 (37 2)  (457 114)  (457 114)  LC_1 Logic Functioning bit
 (38 2)  (458 114)  (458 114)  LC_1 Logic Functioning bit
 (39 2)  (459 114)  (459 114)  LC_1 Logic Functioning bit
 (44 2)  (464 114)  (464 114)  LC_1 Logic Functioning bit
 (45 2)  (465 114)  (465 114)  LC_1 Logic Functioning bit
 (0 3)  (420 115)  (420 115)  routing T_8_7.glb_netwk_7 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (9 3)  (429 115)  (429 115)  routing T_8_7.sp4_v_b_1 <X> T_8_7.sp4_v_t_36
 (40 3)  (460 115)  (460 115)  LC_1 Logic Functioning bit
 (41 3)  (461 115)  (461 115)  LC_1 Logic Functioning bit
 (42 3)  (462 115)  (462 115)  LC_1 Logic Functioning bit
 (43 3)  (463 115)  (463 115)  LC_1 Logic Functioning bit
 (14 4)  (434 116)  (434 116)  routing T_8_7.wire_logic_cluster/lc_0/out <X> T_8_7.lc_trk_g1_0
 (21 4)  (441 116)  (441 116)  routing T_8_7.wire_logic_cluster/lc_3/out <X> T_8_7.lc_trk_g1_3
 (22 4)  (442 116)  (442 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (445 116)  (445 116)  routing T_8_7.wire_logic_cluster/lc_2/out <X> T_8_7.lc_trk_g1_2
 (27 4)  (447 116)  (447 116)  routing T_8_7.lc_trk_g1_2 <X> T_8_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 116)  (449 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 116)  (452 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 116)  (456 116)  LC_2 Logic Functioning bit
 (37 4)  (457 116)  (457 116)  LC_2 Logic Functioning bit
 (38 4)  (458 116)  (458 116)  LC_2 Logic Functioning bit
 (39 4)  (459 116)  (459 116)  LC_2 Logic Functioning bit
 (44 4)  (464 116)  (464 116)  LC_2 Logic Functioning bit
 (45 4)  (465 116)  (465 116)  LC_2 Logic Functioning bit
 (17 5)  (437 117)  (437 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (442 117)  (442 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (450 117)  (450 117)  routing T_8_7.lc_trk_g1_2 <X> T_8_7.wire_logic_cluster/lc_2/in_1
 (40 5)  (460 117)  (460 117)  LC_2 Logic Functioning bit
 (41 5)  (461 117)  (461 117)  LC_2 Logic Functioning bit
 (42 5)  (462 117)  (462 117)  LC_2 Logic Functioning bit
 (43 5)  (463 117)  (463 117)  LC_2 Logic Functioning bit
 (14 6)  (434 118)  (434 118)  routing T_8_7.wire_logic_cluster/lc_4/out <X> T_8_7.lc_trk_g1_4
 (17 6)  (437 118)  (437 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (438 118)  (438 118)  routing T_8_7.wire_logic_cluster/lc_5/out <X> T_8_7.lc_trk_g1_5
 (25 6)  (445 118)  (445 118)  routing T_8_7.wire_logic_cluster/lc_6/out <X> T_8_7.lc_trk_g1_6
 (27 6)  (447 118)  (447 118)  routing T_8_7.lc_trk_g1_3 <X> T_8_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 118)  (449 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 118)  (452 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 118)  (456 118)  LC_3 Logic Functioning bit
 (37 6)  (457 118)  (457 118)  LC_3 Logic Functioning bit
 (38 6)  (458 118)  (458 118)  LC_3 Logic Functioning bit
 (39 6)  (459 118)  (459 118)  LC_3 Logic Functioning bit
 (44 6)  (464 118)  (464 118)  LC_3 Logic Functioning bit
 (45 6)  (465 118)  (465 118)  LC_3 Logic Functioning bit
 (17 7)  (437 119)  (437 119)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (442 119)  (442 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (450 119)  (450 119)  routing T_8_7.lc_trk_g1_3 <X> T_8_7.wire_logic_cluster/lc_3/in_1
 (40 7)  (460 119)  (460 119)  LC_3 Logic Functioning bit
 (41 7)  (461 119)  (461 119)  LC_3 Logic Functioning bit
 (42 7)  (462 119)  (462 119)  LC_3 Logic Functioning bit
 (43 7)  (463 119)  (463 119)  LC_3 Logic Functioning bit
 (27 8)  (447 120)  (447 120)  routing T_8_7.lc_trk_g1_4 <X> T_8_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 120)  (449 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 120)  (450 120)  routing T_8_7.lc_trk_g1_4 <X> T_8_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 120)  (452 120)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (456 120)  (456 120)  LC_4 Logic Functioning bit
 (37 8)  (457 120)  (457 120)  LC_4 Logic Functioning bit
 (38 8)  (458 120)  (458 120)  LC_4 Logic Functioning bit
 (39 8)  (459 120)  (459 120)  LC_4 Logic Functioning bit
 (44 8)  (464 120)  (464 120)  LC_4 Logic Functioning bit
 (45 8)  (465 120)  (465 120)  LC_4 Logic Functioning bit
 (40 9)  (460 121)  (460 121)  LC_4 Logic Functioning bit
 (41 9)  (461 121)  (461 121)  LC_4 Logic Functioning bit
 (42 9)  (462 121)  (462 121)  LC_4 Logic Functioning bit
 (43 9)  (463 121)  (463 121)  LC_4 Logic Functioning bit
 (27 10)  (447 122)  (447 122)  routing T_8_7.lc_trk_g1_5 <X> T_8_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 122)  (449 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 122)  (450 122)  routing T_8_7.lc_trk_g1_5 <X> T_8_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 122)  (452 122)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (456 122)  (456 122)  LC_5 Logic Functioning bit
 (37 10)  (457 122)  (457 122)  LC_5 Logic Functioning bit
 (38 10)  (458 122)  (458 122)  LC_5 Logic Functioning bit
 (39 10)  (459 122)  (459 122)  LC_5 Logic Functioning bit
 (44 10)  (464 122)  (464 122)  LC_5 Logic Functioning bit
 (45 10)  (465 122)  (465 122)  LC_5 Logic Functioning bit
 (14 11)  (434 123)  (434 123)  routing T_8_7.tnl_op_4 <X> T_8_7.lc_trk_g2_4
 (15 11)  (435 123)  (435 123)  routing T_8_7.tnl_op_4 <X> T_8_7.lc_trk_g2_4
 (17 11)  (437 123)  (437 123)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (40 11)  (460 123)  (460 123)  LC_5 Logic Functioning bit
 (41 11)  (461 123)  (461 123)  LC_5 Logic Functioning bit
 (42 11)  (462 123)  (462 123)  LC_5 Logic Functioning bit
 (43 11)  (463 123)  (463 123)  LC_5 Logic Functioning bit
 (17 12)  (437 124)  (437 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (438 124)  (438 124)  routing T_8_7.wire_logic_cluster/lc_1/out <X> T_8_7.lc_trk_g3_1
 (27 12)  (447 124)  (447 124)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 124)  (449 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 124)  (450 124)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 124)  (452 124)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (456 124)  (456 124)  LC_6 Logic Functioning bit
 (37 12)  (457 124)  (457 124)  LC_6 Logic Functioning bit
 (38 12)  (458 124)  (458 124)  LC_6 Logic Functioning bit
 (39 12)  (459 124)  (459 124)  LC_6 Logic Functioning bit
 (44 12)  (464 124)  (464 124)  LC_6 Logic Functioning bit
 (45 12)  (465 124)  (465 124)  LC_6 Logic Functioning bit
 (30 13)  (450 125)  (450 125)  routing T_8_7.lc_trk_g1_6 <X> T_8_7.wire_logic_cluster/lc_6/in_1
 (40 13)  (460 125)  (460 125)  LC_6 Logic Functioning bit
 (41 13)  (461 125)  (461 125)  LC_6 Logic Functioning bit
 (42 13)  (462 125)  (462 125)  LC_6 Logic Functioning bit
 (43 13)  (463 125)  (463 125)  LC_6 Logic Functioning bit
 (0 14)  (420 126)  (420 126)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (421 126)  (421 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (428 126)  (428 126)  routing T_8_7.sp4_v_t_47 <X> T_8_7.sp4_h_l_47
 (9 14)  (429 126)  (429 126)  routing T_8_7.sp4_v_t_47 <X> T_8_7.sp4_h_l_47
 (17 14)  (437 126)  (437 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (441 126)  (441 126)  routing T_8_7.wire_logic_cluster/lc_7/out <X> T_8_7.lc_trk_g3_7
 (22 14)  (442 126)  (442 126)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (447 126)  (447 126)  routing T_8_7.lc_trk_g3_7 <X> T_8_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 126)  (448 126)  routing T_8_7.lc_trk_g3_7 <X> T_8_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 126)  (449 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 126)  (450 126)  routing T_8_7.lc_trk_g3_7 <X> T_8_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 126)  (452 126)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (456 126)  (456 126)  LC_7 Logic Functioning bit
 (37 14)  (457 126)  (457 126)  LC_7 Logic Functioning bit
 (38 14)  (458 126)  (458 126)  LC_7 Logic Functioning bit
 (39 14)  (459 126)  (459 126)  LC_7 Logic Functioning bit
 (44 14)  (464 126)  (464 126)  LC_7 Logic Functioning bit
 (45 14)  (465 126)  (465 126)  LC_7 Logic Functioning bit
 (0 15)  (420 127)  (420 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_logic_cluster/lc_7/s_r
 (1 15)  (421 127)  (421 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_logic_cluster/lc_7/s_r
 (14 15)  (434 127)  (434 127)  routing T_8_7.tnl_op_4 <X> T_8_7.lc_trk_g3_4
 (15 15)  (435 127)  (435 127)  routing T_8_7.tnl_op_4 <X> T_8_7.lc_trk_g3_4
 (17 15)  (437 127)  (437 127)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (30 15)  (450 127)  (450 127)  routing T_8_7.lc_trk_g3_7 <X> T_8_7.wire_logic_cluster/lc_7/in_1
 (40 15)  (460 127)  (460 127)  LC_7 Logic Functioning bit
 (41 15)  (461 127)  (461 127)  LC_7 Logic Functioning bit
 (42 15)  (462 127)  (462 127)  LC_7 Logic Functioning bit
 (43 15)  (463 127)  (463 127)  LC_7 Logic Functioning bit


LogicTile_9_7

 (0 2)  (474 114)  (474 114)  routing T_9_7.glb_netwk_7 <X> T_9_7.wire_logic_cluster/lc_7/clk
 (1 2)  (475 114)  (475 114)  routing T_9_7.glb_netwk_7 <X> T_9_7.wire_logic_cluster/lc_7/clk
 (2 2)  (476 114)  (476 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 115)  (474 115)  routing T_9_7.glb_netwk_7 <X> T_9_7.wire_logic_cluster/lc_7/clk
 (9 7)  (483 119)  (483 119)  routing T_9_7.sp4_v_b_4 <X> T_9_7.sp4_v_t_41
 (15 8)  (489 120)  (489 120)  routing T_9_7.sp4_h_r_25 <X> T_9_7.lc_trk_g2_1
 (16 8)  (490 120)  (490 120)  routing T_9_7.sp4_h_r_25 <X> T_9_7.lc_trk_g2_1
 (17 8)  (491 120)  (491 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (15 9)  (489 121)  (489 121)  routing T_9_7.sp4_v_t_29 <X> T_9_7.lc_trk_g2_0
 (16 9)  (490 121)  (490 121)  routing T_9_7.sp4_v_t_29 <X> T_9_7.lc_trk_g2_0
 (17 9)  (491 121)  (491 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (492 121)  (492 121)  routing T_9_7.sp4_h_r_25 <X> T_9_7.lc_trk_g2_1
 (25 10)  (499 122)  (499 122)  routing T_9_7.wire_logic_cluster/lc_6/out <X> T_9_7.lc_trk_g2_6
 (22 11)  (496 123)  (496 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 12)  (501 124)  (501 124)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 124)  (502 124)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 124)  (503 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 124)  (504 124)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 124)  (506 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 124)  (507 124)  routing T_9_7.lc_trk_g2_1 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (35 12)  (509 124)  (509 124)  routing T_9_7.lc_trk_g2_6 <X> T_9_7.input_2_6
 (37 12)  (511 124)  (511 124)  LC_6 Logic Functioning bit
 (41 12)  (515 124)  (515 124)  LC_6 Logic Functioning bit
 (42 12)  (516 124)  (516 124)  LC_6 Logic Functioning bit
 (43 12)  (517 124)  (517 124)  LC_6 Logic Functioning bit
 (45 12)  (519 124)  (519 124)  LC_6 Logic Functioning bit
 (47 12)  (521 124)  (521 124)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (28 13)  (502 125)  (502 125)  routing T_9_7.lc_trk_g2_0 <X> T_9_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 125)  (503 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 125)  (504 125)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_6/in_1
 (32 13)  (506 125)  (506 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (507 125)  (507 125)  routing T_9_7.lc_trk_g2_6 <X> T_9_7.input_2_6
 (35 13)  (509 125)  (509 125)  routing T_9_7.lc_trk_g2_6 <X> T_9_7.input_2_6
 (36 13)  (510 125)  (510 125)  LC_6 Logic Functioning bit
 (37 13)  (511 125)  (511 125)  LC_6 Logic Functioning bit
 (39 13)  (513 125)  (513 125)  LC_6 Logic Functioning bit
 (43 13)  (517 125)  (517 125)  LC_6 Logic Functioning bit
 (0 14)  (474 126)  (474 126)  routing T_9_7.glb_netwk_6 <X> T_9_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (475 126)  (475 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (474 127)  (474 127)  routing T_9_7.glb_netwk_6 <X> T_9_7.wire_logic_cluster/lc_7/s_r
 (22 15)  (496 127)  (496 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (499 127)  (499 127)  routing T_9_7.sp4_r_v_b_46 <X> T_9_7.lc_trk_g3_6


LogicTile_10_7

 (10 0)  (538 112)  (538 112)  routing T_10_7.sp4_v_t_45 <X> T_10_7.sp4_h_r_1
 (0 2)  (528 114)  (528 114)  routing T_10_7.glb_netwk_7 <X> T_10_7.wire_logic_cluster/lc_7/clk
 (1 2)  (529 114)  (529 114)  routing T_10_7.glb_netwk_7 <X> T_10_7.wire_logic_cluster/lc_7/clk
 (2 2)  (530 114)  (530 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (555 114)  (555 114)  routing T_10_7.lc_trk_g3_1 <X> T_10_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (556 114)  (556 114)  routing T_10_7.lc_trk_g3_1 <X> T_10_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 114)  (557 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (559 114)  (559 114)  routing T_10_7.lc_trk_g0_4 <X> T_10_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (560 114)  (560 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (568 114)  (568 114)  LC_1 Logic Functioning bit
 (41 2)  (569 114)  (569 114)  LC_1 Logic Functioning bit
 (42 2)  (570 114)  (570 114)  LC_1 Logic Functioning bit
 (43 2)  (571 114)  (571 114)  LC_1 Logic Functioning bit
 (0 3)  (528 115)  (528 115)  routing T_10_7.glb_netwk_7 <X> T_10_7.wire_logic_cluster/lc_7/clk
 (17 3)  (545 115)  (545 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (554 115)  (554 115)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (555 115)  (555 115)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (556 115)  (556 115)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 115)  (557 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (569 115)  (569 115)  LC_1 Logic Functioning bit
 (43 3)  (571 115)  (571 115)  LC_1 Logic Functioning bit
 (26 4)  (554 116)  (554 116)  routing T_10_7.lc_trk_g2_4 <X> T_10_7.wire_logic_cluster/lc_2/in_0
 (28 4)  (556 116)  (556 116)  routing T_10_7.lc_trk_g2_5 <X> T_10_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 116)  (557 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 116)  (558 116)  routing T_10_7.lc_trk_g2_5 <X> T_10_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (559 116)  (559 116)  routing T_10_7.lc_trk_g1_4 <X> T_10_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 116)  (560 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (562 116)  (562 116)  routing T_10_7.lc_trk_g1_4 <X> T_10_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 116)  (564 116)  LC_2 Logic Functioning bit
 (38 4)  (566 116)  (566 116)  LC_2 Logic Functioning bit
 (39 4)  (567 116)  (567 116)  LC_2 Logic Functioning bit
 (40 4)  (568 116)  (568 116)  LC_2 Logic Functioning bit
 (41 4)  (569 116)  (569 116)  LC_2 Logic Functioning bit
 (43 4)  (571 116)  (571 116)  LC_2 Logic Functioning bit
 (45 4)  (573 116)  (573 116)  LC_2 Logic Functioning bit
 (50 4)  (578 116)  (578 116)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (556 117)  (556 117)  routing T_10_7.lc_trk_g2_4 <X> T_10_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 117)  (557 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (565 117)  (565 117)  LC_2 Logic Functioning bit
 (38 5)  (566 117)  (566 117)  LC_2 Logic Functioning bit
 (39 5)  (567 117)  (567 117)  LC_2 Logic Functioning bit
 (40 5)  (568 117)  (568 117)  LC_2 Logic Functioning bit
 (41 5)  (569 117)  (569 117)  LC_2 Logic Functioning bit
 (46 5)  (574 117)  (574 117)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (0 6)  (528 118)  (528 118)  routing T_10_7.glb_netwk_6 <X> T_10_7.glb2local_0
 (1 6)  (529 118)  (529 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (529 119)  (529 119)  routing T_10_7.glb_netwk_6 <X> T_10_7.glb2local_0
 (15 7)  (543 119)  (543 119)  routing T_10_7.sp4_v_t_9 <X> T_10_7.lc_trk_g1_4
 (16 7)  (544 119)  (544 119)  routing T_10_7.sp4_v_t_9 <X> T_10_7.lc_trk_g1_4
 (17 7)  (545 119)  (545 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (15 10)  (543 122)  (543 122)  routing T_10_7.rgt_op_5 <X> T_10_7.lc_trk_g2_5
 (17 10)  (545 122)  (545 122)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (546 122)  (546 122)  routing T_10_7.rgt_op_5 <X> T_10_7.lc_trk_g2_5
 (14 11)  (542 123)  (542 123)  routing T_10_7.sp4_r_v_b_36 <X> T_10_7.lc_trk_g2_4
 (17 11)  (545 123)  (545 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (15 12)  (543 124)  (543 124)  routing T_10_7.sp4_h_r_25 <X> T_10_7.lc_trk_g3_1
 (16 12)  (544 124)  (544 124)  routing T_10_7.sp4_h_r_25 <X> T_10_7.lc_trk_g3_1
 (17 12)  (545 124)  (545 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (553 124)  (553 124)  routing T_10_7.wire_logic_cluster/lc_2/out <X> T_10_7.lc_trk_g3_2
 (18 13)  (546 125)  (546 125)  routing T_10_7.sp4_h_r_25 <X> T_10_7.lc_trk_g3_1
 (22 13)  (550 125)  (550 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_11_7

 (21 0)  (603 112)  (603 112)  routing T_11_7.wire_logic_cluster/lc_3/out <X> T_11_7.lc_trk_g0_3
 (22 0)  (604 112)  (604 112)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (608 112)  (608 112)  routing T_11_7.lc_trk_g1_7 <X> T_11_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (609 112)  (609 112)  routing T_11_7.lc_trk_g1_2 <X> T_11_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 112)  (611 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (617 112)  (617 112)  routing T_11_7.lc_trk_g1_7 <X> T_11_7.input_2_0
 (37 0)  (619 112)  (619 112)  LC_0 Logic Functioning bit
 (39 0)  (621 112)  (621 112)  LC_0 Logic Functioning bit
 (40 0)  (622 112)  (622 112)  LC_0 Logic Functioning bit
 (42 0)  (624 112)  (624 112)  LC_0 Logic Functioning bit
 (44 0)  (626 112)  (626 112)  LC_0 Logic Functioning bit
 (26 1)  (608 113)  (608 113)  routing T_11_7.lc_trk_g1_7 <X> T_11_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (609 113)  (609 113)  routing T_11_7.lc_trk_g1_7 <X> T_11_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (611 113)  (611 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (612 113)  (612 113)  routing T_11_7.lc_trk_g1_2 <X> T_11_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (614 113)  (614 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (616 113)  (616 113)  routing T_11_7.lc_trk_g1_7 <X> T_11_7.input_2_0
 (35 1)  (617 113)  (617 113)  routing T_11_7.lc_trk_g1_7 <X> T_11_7.input_2_0
 (0 2)  (582 114)  (582 114)  routing T_11_7.glb_netwk_7 <X> T_11_7.wire_logic_cluster/lc_7/clk
 (1 2)  (583 114)  (583 114)  routing T_11_7.glb_netwk_7 <X> T_11_7.wire_logic_cluster/lc_7/clk
 (2 2)  (584 114)  (584 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (593 114)  (593 114)  routing T_11_7.sp4_h_r_8 <X> T_11_7.sp4_v_t_39
 (13 2)  (595 114)  (595 114)  routing T_11_7.sp4_h_r_8 <X> T_11_7.sp4_v_t_39
 (27 2)  (609 114)  (609 114)  routing T_11_7.lc_trk_g1_3 <X> T_11_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (611 114)  (611 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (614 114)  (614 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (618 114)  (618 114)  LC_1 Logic Functioning bit
 (37 2)  (619 114)  (619 114)  LC_1 Logic Functioning bit
 (38 2)  (620 114)  (620 114)  LC_1 Logic Functioning bit
 (39 2)  (621 114)  (621 114)  LC_1 Logic Functioning bit
 (44 2)  (626 114)  (626 114)  LC_1 Logic Functioning bit
 (0 3)  (582 115)  (582 115)  routing T_11_7.glb_netwk_7 <X> T_11_7.wire_logic_cluster/lc_7/clk
 (12 3)  (594 115)  (594 115)  routing T_11_7.sp4_h_r_8 <X> T_11_7.sp4_v_t_39
 (30 3)  (612 115)  (612 115)  routing T_11_7.lc_trk_g1_3 <X> T_11_7.wire_logic_cluster/lc_1/in_1
 (40 3)  (622 115)  (622 115)  LC_1 Logic Functioning bit
 (41 3)  (623 115)  (623 115)  LC_1 Logic Functioning bit
 (42 3)  (624 115)  (624 115)  LC_1 Logic Functioning bit
 (43 3)  (625 115)  (625 115)  LC_1 Logic Functioning bit
 (22 4)  (604 116)  (604 116)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (606 116)  (606 116)  routing T_11_7.bot_op_3 <X> T_11_7.lc_trk_g1_3
 (28 4)  (610 116)  (610 116)  routing T_11_7.lc_trk_g2_1 <X> T_11_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 116)  (611 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (614 116)  (614 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (618 116)  (618 116)  LC_2 Logic Functioning bit
 (37 4)  (619 116)  (619 116)  LC_2 Logic Functioning bit
 (38 4)  (620 116)  (620 116)  LC_2 Logic Functioning bit
 (39 4)  (621 116)  (621 116)  LC_2 Logic Functioning bit
 (44 4)  (626 116)  (626 116)  LC_2 Logic Functioning bit
 (22 5)  (604 117)  (604 117)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (606 117)  (606 117)  routing T_11_7.top_op_2 <X> T_11_7.lc_trk_g1_2
 (25 5)  (607 117)  (607 117)  routing T_11_7.top_op_2 <X> T_11_7.lc_trk_g1_2
 (40 5)  (622 117)  (622 117)  LC_2 Logic Functioning bit
 (41 5)  (623 117)  (623 117)  LC_2 Logic Functioning bit
 (42 5)  (624 117)  (624 117)  LC_2 Logic Functioning bit
 (43 5)  (625 117)  (625 117)  LC_2 Logic Functioning bit
 (17 6)  (599 118)  (599 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (600 118)  (600 118)  routing T_11_7.wire_logic_cluster/lc_5/out <X> T_11_7.lc_trk_g1_5
 (21 6)  (603 118)  (603 118)  routing T_11_7.wire_logic_cluster/lc_7/out <X> T_11_7.lc_trk_g1_7
 (22 6)  (604 118)  (604 118)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (609 118)  (609 118)  routing T_11_7.lc_trk_g1_5 <X> T_11_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 118)  (611 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (612 118)  (612 118)  routing T_11_7.lc_trk_g1_5 <X> T_11_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (614 118)  (614 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (619 118)  (619 118)  LC_3 Logic Functioning bit
 (39 6)  (621 118)  (621 118)  LC_3 Logic Functioning bit
 (41 6)  (623 118)  (623 118)  LC_3 Logic Functioning bit
 (43 6)  (625 118)  (625 118)  LC_3 Logic Functioning bit
 (37 7)  (619 119)  (619 119)  LC_3 Logic Functioning bit
 (39 7)  (621 119)  (621 119)  LC_3 Logic Functioning bit
 (41 7)  (623 119)  (623 119)  LC_3 Logic Functioning bit
 (43 7)  (625 119)  (625 119)  LC_3 Logic Functioning bit
 (15 8)  (597 120)  (597 120)  routing T_11_7.tnl_op_1 <X> T_11_7.lc_trk_g2_1
 (17 8)  (599 120)  (599 120)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (608 120)  (608 120)  routing T_11_7.lc_trk_g1_5 <X> T_11_7.wire_logic_cluster/lc_4/in_0
 (28 8)  (610 120)  (610 120)  routing T_11_7.lc_trk_g2_1 <X> T_11_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 120)  (611 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (614 120)  (614 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (615 120)  (615 120)  routing T_11_7.lc_trk_g3_0 <X> T_11_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (616 120)  (616 120)  routing T_11_7.lc_trk_g3_0 <X> T_11_7.wire_logic_cluster/lc_4/in_3
 (37 8)  (619 120)  (619 120)  LC_4 Logic Functioning bit
 (39 8)  (621 120)  (621 120)  LC_4 Logic Functioning bit
 (42 8)  (624 120)  (624 120)  LC_4 Logic Functioning bit
 (51 8)  (633 120)  (633 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (596 121)  (596 121)  routing T_11_7.tnl_op_0 <X> T_11_7.lc_trk_g2_0
 (15 9)  (597 121)  (597 121)  routing T_11_7.tnl_op_0 <X> T_11_7.lc_trk_g2_0
 (17 9)  (599 121)  (599 121)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (600 121)  (600 121)  routing T_11_7.tnl_op_1 <X> T_11_7.lc_trk_g2_1
 (22 9)  (604 121)  (604 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (605 121)  (605 121)  routing T_11_7.sp4_v_b_42 <X> T_11_7.lc_trk_g2_2
 (24 9)  (606 121)  (606 121)  routing T_11_7.sp4_v_b_42 <X> T_11_7.lc_trk_g2_2
 (27 9)  (609 121)  (609 121)  routing T_11_7.lc_trk_g1_5 <X> T_11_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 121)  (611 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (614 121)  (614 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (615 121)  (615 121)  routing T_11_7.lc_trk_g2_2 <X> T_11_7.input_2_4
 (35 9)  (617 121)  (617 121)  routing T_11_7.lc_trk_g2_2 <X> T_11_7.input_2_4
 (36 9)  (618 121)  (618 121)  LC_4 Logic Functioning bit
 (37 9)  (619 121)  (619 121)  LC_4 Logic Functioning bit
 (38 9)  (620 121)  (620 121)  LC_4 Logic Functioning bit
 (39 9)  (621 121)  (621 121)  LC_4 Logic Functioning bit
 (42 9)  (624 121)  (624 121)  LC_4 Logic Functioning bit
 (43 9)  (625 121)  (625 121)  LC_4 Logic Functioning bit
 (46 9)  (628 121)  (628 121)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (603 122)  (603 122)  routing T_11_7.wire_logic_cluster/lc_7/out <X> T_11_7.lc_trk_g2_7
 (22 10)  (604 122)  (604 122)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (610 122)  (610 122)  routing T_11_7.lc_trk_g2_0 <X> T_11_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 122)  (611 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (613 122)  (613 122)  routing T_11_7.lc_trk_g3_7 <X> T_11_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (614 122)  (614 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (615 122)  (615 122)  routing T_11_7.lc_trk_g3_7 <X> T_11_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (616 122)  (616 122)  routing T_11_7.lc_trk_g3_7 <X> T_11_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (617 122)  (617 122)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.input_2_5
 (41 10)  (623 122)  (623 122)  LC_5 Logic Functioning bit
 (43 10)  (625 122)  (625 122)  LC_5 Logic Functioning bit
 (45 10)  (627 122)  (627 122)  LC_5 Logic Functioning bit
 (26 11)  (608 123)  (608 123)  routing T_11_7.lc_trk_g0_3 <X> T_11_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (611 123)  (611 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (613 123)  (613 123)  routing T_11_7.lc_trk_g3_7 <X> T_11_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (614 123)  (614 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (615 123)  (615 123)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.input_2_5
 (34 11)  (616 123)  (616 123)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.input_2_5
 (42 11)  (624 123)  (624 123)  LC_5 Logic Functioning bit
 (51 11)  (633 123)  (633 123)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (585 124)  (585 124)  routing T_11_7.sp12_v_t_22 <X> T_11_7.sp12_h_r_1
 (14 12)  (596 124)  (596 124)  routing T_11_7.rgt_op_0 <X> T_11_7.lc_trk_g3_0
 (15 13)  (597 125)  (597 125)  routing T_11_7.rgt_op_0 <X> T_11_7.lc_trk_g3_0
 (17 13)  (599 125)  (599 125)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (14 14)  (596 126)  (596 126)  routing T_11_7.wire_logic_cluster/lc_4/out <X> T_11_7.lc_trk_g3_4
 (22 14)  (604 126)  (604 126)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (605 126)  (605 126)  routing T_11_7.sp12_v_b_23 <X> T_11_7.lc_trk_g3_7
 (26 14)  (608 126)  (608 126)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_7/in_0
 (28 14)  (610 126)  (610 126)  routing T_11_7.lc_trk_g2_0 <X> T_11_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 126)  (611 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (613 126)  (613 126)  routing T_11_7.lc_trk_g3_7 <X> T_11_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (614 126)  (614 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (615 126)  (615 126)  routing T_11_7.lc_trk_g3_7 <X> T_11_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (616 126)  (616 126)  routing T_11_7.lc_trk_g3_7 <X> T_11_7.wire_logic_cluster/lc_7/in_3
 (35 14)  (617 126)  (617 126)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.input_2_7
 (42 14)  (624 126)  (624 126)  LC_7 Logic Functioning bit
 (45 14)  (627 126)  (627 126)  LC_7 Logic Functioning bit
 (51 14)  (633 126)  (633 126)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (599 127)  (599 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (603 127)  (603 127)  routing T_11_7.sp12_v_b_23 <X> T_11_7.lc_trk_g3_7
 (26 15)  (608 127)  (608 127)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (610 127)  (610 127)  routing T_11_7.lc_trk_g2_7 <X> T_11_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 127)  (611 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (613 127)  (613 127)  routing T_11_7.lc_trk_g3_7 <X> T_11_7.wire_logic_cluster/lc_7/in_3
 (32 15)  (614 127)  (614 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (615 127)  (615 127)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.input_2_7
 (34 15)  (616 127)  (616 127)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.input_2_7
 (41 15)  (623 127)  (623 127)  LC_7 Logic Functioning bit
 (43 15)  (625 127)  (625 127)  LC_7 Logic Functioning bit


LogicTile_12_7

 (5 0)  (641 112)  (641 112)  routing T_12_7.sp4_v_b_6 <X> T_12_7.sp4_h_r_0
 (26 0)  (662 112)  (662 112)  routing T_12_7.lc_trk_g1_5 <X> T_12_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (663 112)  (663 112)  routing T_12_7.lc_trk_g3_2 <X> T_12_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (664 112)  (664 112)  routing T_12_7.lc_trk_g3_2 <X> T_12_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (665 112)  (665 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (668 112)  (668 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (669 112)  (669 112)  routing T_12_7.lc_trk_g2_1 <X> T_12_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (671 112)  (671 112)  routing T_12_7.lc_trk_g2_4 <X> T_12_7.input_2_0
 (36 0)  (672 112)  (672 112)  LC_0 Logic Functioning bit
 (37 0)  (673 112)  (673 112)  LC_0 Logic Functioning bit
 (39 0)  (675 112)  (675 112)  LC_0 Logic Functioning bit
 (45 0)  (681 112)  (681 112)  LC_0 Logic Functioning bit
 (4 1)  (640 113)  (640 113)  routing T_12_7.sp4_v_b_6 <X> T_12_7.sp4_h_r_0
 (6 1)  (642 113)  (642 113)  routing T_12_7.sp4_v_b_6 <X> T_12_7.sp4_h_r_0
 (27 1)  (663 113)  (663 113)  routing T_12_7.lc_trk_g1_5 <X> T_12_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (665 113)  (665 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (666 113)  (666 113)  routing T_12_7.lc_trk_g3_2 <X> T_12_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (668 113)  (668 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (669 113)  (669 113)  routing T_12_7.lc_trk_g2_4 <X> T_12_7.input_2_0
 (36 1)  (672 113)  (672 113)  LC_0 Logic Functioning bit
 (37 1)  (673 113)  (673 113)  LC_0 Logic Functioning bit
 (38 1)  (674 113)  (674 113)  LC_0 Logic Functioning bit
 (39 1)  (675 113)  (675 113)  LC_0 Logic Functioning bit
 (53 1)  (689 113)  (689 113)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (636 114)  (636 114)  routing T_12_7.glb_netwk_7 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (1 2)  (637 114)  (637 114)  routing T_12_7.glb_netwk_7 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (2 2)  (638 114)  (638 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (663 114)  (663 114)  routing T_12_7.lc_trk_g3_5 <X> T_12_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (664 114)  (664 114)  routing T_12_7.lc_trk_g3_5 <X> T_12_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 114)  (665 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (666 114)  (666 114)  routing T_12_7.lc_trk_g3_5 <X> T_12_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (667 114)  (667 114)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (668 114)  (668 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (676 114)  (676 114)  LC_1 Logic Functioning bit
 (41 2)  (677 114)  (677 114)  LC_1 Logic Functioning bit
 (42 2)  (678 114)  (678 114)  LC_1 Logic Functioning bit
 (43 2)  (679 114)  (679 114)  LC_1 Logic Functioning bit
 (0 3)  (636 115)  (636 115)  routing T_12_7.glb_netwk_7 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (22 3)  (658 115)  (658 115)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (662 115)  (662 115)  routing T_12_7.lc_trk_g1_2 <X> T_12_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (663 115)  (663 115)  routing T_12_7.lc_trk_g1_2 <X> T_12_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 115)  (665 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (667 115)  (667 115)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_1/in_3
 (41 3)  (677 115)  (677 115)  LC_1 Logic Functioning bit
 (43 3)  (679 115)  (679 115)  LC_1 Logic Functioning bit
 (14 4)  (650 116)  (650 116)  routing T_12_7.sp4_h_l_5 <X> T_12_7.lc_trk_g1_0
 (25 4)  (661 116)  (661 116)  routing T_12_7.wire_logic_cluster/lc_2/out <X> T_12_7.lc_trk_g1_2
 (26 4)  (662 116)  (662 116)  routing T_12_7.lc_trk_g1_7 <X> T_12_7.wire_logic_cluster/lc_2/in_0
 (28 4)  (664 116)  (664 116)  routing T_12_7.lc_trk_g2_7 <X> T_12_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 116)  (665 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (666 116)  (666 116)  routing T_12_7.lc_trk_g2_7 <X> T_12_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (668 116)  (668 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 116)  (669 116)  routing T_12_7.lc_trk_g3_0 <X> T_12_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (670 116)  (670 116)  routing T_12_7.lc_trk_g3_0 <X> T_12_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (672 116)  (672 116)  LC_2 Logic Functioning bit
 (38 4)  (674 116)  (674 116)  LC_2 Logic Functioning bit
 (39 4)  (675 116)  (675 116)  LC_2 Logic Functioning bit
 (40 4)  (676 116)  (676 116)  LC_2 Logic Functioning bit
 (41 4)  (677 116)  (677 116)  LC_2 Logic Functioning bit
 (45 4)  (681 116)  (681 116)  LC_2 Logic Functioning bit
 (50 4)  (686 116)  (686 116)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (650 117)  (650 117)  routing T_12_7.sp4_h_l_5 <X> T_12_7.lc_trk_g1_0
 (15 5)  (651 117)  (651 117)  routing T_12_7.sp4_h_l_5 <X> T_12_7.lc_trk_g1_0
 (16 5)  (652 117)  (652 117)  routing T_12_7.sp4_h_l_5 <X> T_12_7.lc_trk_g1_0
 (17 5)  (653 117)  (653 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (658 117)  (658 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (662 117)  (662 117)  routing T_12_7.lc_trk_g1_7 <X> T_12_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (663 117)  (663 117)  routing T_12_7.lc_trk_g1_7 <X> T_12_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 117)  (665 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (666 117)  (666 117)  routing T_12_7.lc_trk_g2_7 <X> T_12_7.wire_logic_cluster/lc_2/in_1
 (36 5)  (672 117)  (672 117)  LC_2 Logic Functioning bit
 (37 5)  (673 117)  (673 117)  LC_2 Logic Functioning bit
 (38 5)  (674 117)  (674 117)  LC_2 Logic Functioning bit
 (39 5)  (675 117)  (675 117)  LC_2 Logic Functioning bit
 (40 5)  (676 117)  (676 117)  LC_2 Logic Functioning bit
 (41 5)  (677 117)  (677 117)  LC_2 Logic Functioning bit
 (48 5)  (684 117)  (684 117)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (651 118)  (651 118)  routing T_12_7.lft_op_5 <X> T_12_7.lc_trk_g1_5
 (17 6)  (653 118)  (653 118)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (654 118)  (654 118)  routing T_12_7.lft_op_5 <X> T_12_7.lc_trk_g1_5
 (22 6)  (658 118)  (658 118)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (660 118)  (660 118)  routing T_12_7.top_op_7 <X> T_12_7.lc_trk_g1_7
 (21 7)  (657 119)  (657 119)  routing T_12_7.top_op_7 <X> T_12_7.lc_trk_g1_7
 (15 8)  (651 120)  (651 120)  routing T_12_7.rgt_op_1 <X> T_12_7.lc_trk_g2_1
 (17 8)  (653 120)  (653 120)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (654 120)  (654 120)  routing T_12_7.rgt_op_1 <X> T_12_7.lc_trk_g2_1
 (0 10)  (636 122)  (636 122)  routing T_12_7.glb_netwk_6 <X> T_12_7.glb2local_2
 (1 10)  (637 122)  (637 122)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (14 10)  (650 122)  (650 122)  routing T_12_7.rgt_op_4 <X> T_12_7.lc_trk_g2_4
 (21 10)  (657 122)  (657 122)  routing T_12_7.wire_logic_cluster/lc_7/out <X> T_12_7.lc_trk_g2_7
 (22 10)  (658 122)  (658 122)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (1 11)  (637 123)  (637 123)  routing T_12_7.glb_netwk_6 <X> T_12_7.glb2local_2
 (15 11)  (651 123)  (651 123)  routing T_12_7.rgt_op_4 <X> T_12_7.lc_trk_g2_4
 (17 11)  (653 123)  (653 123)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (650 124)  (650 124)  routing T_12_7.sp4_v_t_21 <X> T_12_7.lc_trk_g3_0
 (22 12)  (658 124)  (658 124)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (660 124)  (660 124)  routing T_12_7.tnr_op_3 <X> T_12_7.lc_trk_g3_3
 (14 13)  (650 125)  (650 125)  routing T_12_7.sp4_v_t_21 <X> T_12_7.lc_trk_g3_0
 (16 13)  (652 125)  (652 125)  routing T_12_7.sp4_v_t_21 <X> T_12_7.lc_trk_g3_0
 (17 13)  (653 125)  (653 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (658 125)  (658 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (651 126)  (651 126)  routing T_12_7.tnl_op_5 <X> T_12_7.lc_trk_g3_5
 (17 14)  (653 126)  (653 126)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (658 126)  (658 126)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (660 126)  (660 126)  routing T_12_7.tnr_op_7 <X> T_12_7.lc_trk_g3_7
 (27 14)  (663 126)  (663 126)  routing T_12_7.lc_trk_g3_3 <X> T_12_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (664 126)  (664 126)  routing T_12_7.lc_trk_g3_3 <X> T_12_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (665 126)  (665 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (667 126)  (667 126)  routing T_12_7.lc_trk_g3_7 <X> T_12_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (668 126)  (668 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (669 126)  (669 126)  routing T_12_7.lc_trk_g3_7 <X> T_12_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (670 126)  (670 126)  routing T_12_7.lc_trk_g3_7 <X> T_12_7.wire_logic_cluster/lc_7/in_3
 (35 14)  (671 126)  (671 126)  routing T_12_7.lc_trk_g3_6 <X> T_12_7.input_2_7
 (45 14)  (681 126)  (681 126)  LC_7 Logic Functioning bit
 (52 14)  (688 126)  (688 126)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (654 127)  (654 127)  routing T_12_7.tnl_op_5 <X> T_12_7.lc_trk_g3_5
 (22 15)  (658 127)  (658 127)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (660 127)  (660 127)  routing T_12_7.tnl_op_6 <X> T_12_7.lc_trk_g3_6
 (25 15)  (661 127)  (661 127)  routing T_12_7.tnl_op_6 <X> T_12_7.lc_trk_g3_6
 (27 15)  (663 127)  (663 127)  routing T_12_7.lc_trk_g1_0 <X> T_12_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (665 127)  (665 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (666 127)  (666 127)  routing T_12_7.lc_trk_g3_3 <X> T_12_7.wire_logic_cluster/lc_7/in_1
 (31 15)  (667 127)  (667 127)  routing T_12_7.lc_trk_g3_7 <X> T_12_7.wire_logic_cluster/lc_7/in_3
 (32 15)  (668 127)  (668 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (669 127)  (669 127)  routing T_12_7.lc_trk_g3_6 <X> T_12_7.input_2_7
 (34 15)  (670 127)  (670 127)  routing T_12_7.lc_trk_g3_6 <X> T_12_7.input_2_7
 (35 15)  (671 127)  (671 127)  routing T_12_7.lc_trk_g3_6 <X> T_12_7.input_2_7
 (36 15)  (672 127)  (672 127)  LC_7 Logic Functioning bit
 (38 15)  (674 127)  (674 127)  LC_7 Logic Functioning bit
 (43 15)  (679 127)  (679 127)  LC_7 Logic Functioning bit
 (48 15)  (684 127)  (684 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_7

 (0 2)  (694 114)  (694 114)  routing T_13_7.glb_netwk_7 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (1 2)  (695 114)  (695 114)  routing T_13_7.glb_netwk_7 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (2 2)  (696 114)  (696 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (720 114)  (720 114)  routing T_13_7.lc_trk_g3_4 <X> T_13_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (721 114)  (721 114)  routing T_13_7.lc_trk_g1_5 <X> T_13_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 114)  (723 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (724 114)  (724 114)  routing T_13_7.lc_trk_g1_5 <X> T_13_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (725 114)  (725 114)  routing T_13_7.lc_trk_g0_4 <X> T_13_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 114)  (726 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (42 2)  (736 114)  (736 114)  LC_1 Logic Functioning bit
 (0 3)  (694 115)  (694 115)  routing T_13_7.glb_netwk_7 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (17 3)  (711 115)  (711 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (27 3)  (721 115)  (721 115)  routing T_13_7.lc_trk_g3_4 <X> T_13_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (722 115)  (722 115)  routing T_13_7.lc_trk_g3_4 <X> T_13_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 115)  (723 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (726 115)  (726 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (728 115)  (728 115)  routing T_13_7.lc_trk_g1_0 <X> T_13_7.input_2_1
 (40 3)  (734 115)  (734 115)  LC_1 Logic Functioning bit
 (42 3)  (736 115)  (736 115)  LC_1 Logic Functioning bit
 (43 3)  (737 115)  (737 115)  LC_1 Logic Functioning bit
 (14 4)  (708 116)  (708 116)  routing T_13_7.lft_op_0 <X> T_13_7.lc_trk_g1_0
 (15 5)  (709 117)  (709 117)  routing T_13_7.lft_op_0 <X> T_13_7.lc_trk_g1_0
 (17 5)  (711 117)  (711 117)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (0 6)  (694 118)  (694 118)  routing T_13_7.glb_netwk_6 <X> T_13_7.glb2local_0
 (1 6)  (695 118)  (695 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (15 6)  (709 118)  (709 118)  routing T_13_7.sp4_h_r_13 <X> T_13_7.lc_trk_g1_5
 (16 6)  (710 118)  (710 118)  routing T_13_7.sp4_h_r_13 <X> T_13_7.lc_trk_g1_5
 (17 6)  (711 118)  (711 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (712 118)  (712 118)  routing T_13_7.sp4_h_r_13 <X> T_13_7.lc_trk_g1_5
 (1 7)  (695 119)  (695 119)  routing T_13_7.glb_netwk_6 <X> T_13_7.glb2local_0
 (15 8)  (709 120)  (709 120)  routing T_13_7.sp4_h_r_41 <X> T_13_7.lc_trk_g2_1
 (16 8)  (710 120)  (710 120)  routing T_13_7.sp4_h_r_41 <X> T_13_7.lc_trk_g2_1
 (17 8)  (711 120)  (711 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (712 120)  (712 120)  routing T_13_7.sp4_h_r_41 <X> T_13_7.lc_trk_g2_1
 (26 8)  (720 120)  (720 120)  routing T_13_7.lc_trk_g0_4 <X> T_13_7.wire_logic_cluster/lc_4/in_0
 (28 8)  (722 120)  (722 120)  routing T_13_7.lc_trk_g2_1 <X> T_13_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 120)  (723 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (725 120)  (725 120)  routing T_13_7.lc_trk_g3_4 <X> T_13_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 120)  (726 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 120)  (727 120)  routing T_13_7.lc_trk_g3_4 <X> T_13_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (728 120)  (728 120)  routing T_13_7.lc_trk_g3_4 <X> T_13_7.wire_logic_cluster/lc_4/in_3
 (35 8)  (729 120)  (729 120)  routing T_13_7.lc_trk_g1_5 <X> T_13_7.input_2_4
 (37 8)  (731 120)  (731 120)  LC_4 Logic Functioning bit
 (45 8)  (739 120)  (739 120)  LC_4 Logic Functioning bit
 (18 9)  (712 121)  (712 121)  routing T_13_7.sp4_h_r_41 <X> T_13_7.lc_trk_g2_1
 (29 9)  (723 121)  (723 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (726 121)  (726 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (728 121)  (728 121)  routing T_13_7.lc_trk_g1_5 <X> T_13_7.input_2_4
 (36 9)  (730 121)  (730 121)  LC_4 Logic Functioning bit
 (43 9)  (737 121)  (737 121)  LC_4 Logic Functioning bit
 (3 10)  (697 122)  (697 122)  routing T_13_7.sp12_v_t_22 <X> T_13_7.sp12_h_l_22
 (14 14)  (708 126)  (708 126)  routing T_13_7.wire_logic_cluster/lc_4/out <X> T_13_7.lc_trk_g3_4
 (17 15)  (711 127)  (711 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_14_7

 (22 0)  (770 112)  (770 112)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (772 112)  (772 112)  routing T_14_7.bot_op_3 <X> T_14_7.lc_trk_g0_3
 (29 0)  (777 112)  (777 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (783 112)  (783 112)  routing T_14_7.lc_trk_g1_5 <X> T_14_7.input_2_0
 (44 0)  (792 112)  (792 112)  LC_0 Logic Functioning bit
 (30 1)  (778 113)  (778 113)  routing T_14_7.lc_trk_g0_3 <X> T_14_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (780 113)  (780 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (782 113)  (782 113)  routing T_14_7.lc_trk_g1_5 <X> T_14_7.input_2_0
 (0 2)  (748 114)  (748 114)  routing T_14_7.glb_netwk_7 <X> T_14_7.wire_logic_cluster/lc_7/clk
 (1 2)  (749 114)  (749 114)  routing T_14_7.glb_netwk_7 <X> T_14_7.wire_logic_cluster/lc_7/clk
 (2 2)  (750 114)  (750 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (762 114)  (762 114)  routing T_14_7.bnr_op_4 <X> T_14_7.lc_trk_g0_4
 (29 2)  (777 114)  (777 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 114)  (778 114)  routing T_14_7.lc_trk_g0_4 <X> T_14_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 114)  (780 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (784 114)  (784 114)  LC_1 Logic Functioning bit
 (37 2)  (785 114)  (785 114)  LC_1 Logic Functioning bit
 (38 2)  (786 114)  (786 114)  LC_1 Logic Functioning bit
 (39 2)  (787 114)  (787 114)  LC_1 Logic Functioning bit
 (44 2)  (792 114)  (792 114)  LC_1 Logic Functioning bit
 (0 3)  (748 115)  (748 115)  routing T_14_7.glb_netwk_7 <X> T_14_7.wire_logic_cluster/lc_7/clk
 (14 3)  (762 115)  (762 115)  routing T_14_7.bnr_op_4 <X> T_14_7.lc_trk_g0_4
 (17 3)  (765 115)  (765 115)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (40 3)  (788 115)  (788 115)  LC_1 Logic Functioning bit
 (41 3)  (789 115)  (789 115)  LC_1 Logic Functioning bit
 (42 3)  (790 115)  (790 115)  LC_1 Logic Functioning bit
 (43 3)  (791 115)  (791 115)  LC_1 Logic Functioning bit
 (9 4)  (757 116)  (757 116)  routing T_14_7.sp4_h_l_36 <X> T_14_7.sp4_h_r_4
 (10 4)  (758 116)  (758 116)  routing T_14_7.sp4_h_l_36 <X> T_14_7.sp4_h_r_4
 (21 4)  (769 116)  (769 116)  routing T_14_7.wire_logic_cluster/lc_3/out <X> T_14_7.lc_trk_g1_3
 (22 4)  (770 116)  (770 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (773 116)  (773 116)  routing T_14_7.wire_logic_cluster/lc_2/out <X> T_14_7.lc_trk_g1_2
 (27 4)  (775 116)  (775 116)  routing T_14_7.lc_trk_g1_2 <X> T_14_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 116)  (777 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (780 116)  (780 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (784 116)  (784 116)  LC_2 Logic Functioning bit
 (37 4)  (785 116)  (785 116)  LC_2 Logic Functioning bit
 (38 4)  (786 116)  (786 116)  LC_2 Logic Functioning bit
 (39 4)  (787 116)  (787 116)  LC_2 Logic Functioning bit
 (44 4)  (792 116)  (792 116)  LC_2 Logic Functioning bit
 (45 4)  (793 116)  (793 116)  LC_2 Logic Functioning bit
 (4 5)  (752 117)  (752 117)  routing T_14_7.sp4_v_t_47 <X> T_14_7.sp4_h_r_3
 (22 5)  (770 117)  (770 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (778 117)  (778 117)  routing T_14_7.lc_trk_g1_2 <X> T_14_7.wire_logic_cluster/lc_2/in_1
 (40 5)  (788 117)  (788 117)  LC_2 Logic Functioning bit
 (41 5)  (789 117)  (789 117)  LC_2 Logic Functioning bit
 (42 5)  (790 117)  (790 117)  LC_2 Logic Functioning bit
 (43 5)  (791 117)  (791 117)  LC_2 Logic Functioning bit
 (17 6)  (765 118)  (765 118)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (766 118)  (766 118)  routing T_14_7.bnr_op_5 <X> T_14_7.lc_trk_g1_5
 (25 6)  (773 118)  (773 118)  routing T_14_7.wire_logic_cluster/lc_6/out <X> T_14_7.lc_trk_g1_6
 (27 6)  (775 118)  (775 118)  routing T_14_7.lc_trk_g1_3 <X> T_14_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 118)  (777 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 118)  (780 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (784 118)  (784 118)  LC_3 Logic Functioning bit
 (37 6)  (785 118)  (785 118)  LC_3 Logic Functioning bit
 (38 6)  (786 118)  (786 118)  LC_3 Logic Functioning bit
 (39 6)  (787 118)  (787 118)  LC_3 Logic Functioning bit
 (44 6)  (792 118)  (792 118)  LC_3 Logic Functioning bit
 (45 6)  (793 118)  (793 118)  LC_3 Logic Functioning bit
 (18 7)  (766 119)  (766 119)  routing T_14_7.bnr_op_5 <X> T_14_7.lc_trk_g1_5
 (22 7)  (770 119)  (770 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (778 119)  (778 119)  routing T_14_7.lc_trk_g1_3 <X> T_14_7.wire_logic_cluster/lc_3/in_1
 (40 7)  (788 119)  (788 119)  LC_3 Logic Functioning bit
 (41 7)  (789 119)  (789 119)  LC_3 Logic Functioning bit
 (42 7)  (790 119)  (790 119)  LC_3 Logic Functioning bit
 (43 7)  (791 119)  (791 119)  LC_3 Logic Functioning bit
 (27 8)  (775 120)  (775 120)  routing T_14_7.lc_trk_g3_4 <X> T_14_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (776 120)  (776 120)  routing T_14_7.lc_trk_g3_4 <X> T_14_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 120)  (777 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 120)  (778 120)  routing T_14_7.lc_trk_g3_4 <X> T_14_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (780 120)  (780 120)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (784 120)  (784 120)  LC_4 Logic Functioning bit
 (37 8)  (785 120)  (785 120)  LC_4 Logic Functioning bit
 (38 8)  (786 120)  (786 120)  LC_4 Logic Functioning bit
 (39 8)  (787 120)  (787 120)  LC_4 Logic Functioning bit
 (44 8)  (792 120)  (792 120)  LC_4 Logic Functioning bit
 (45 8)  (793 120)  (793 120)  LC_4 Logic Functioning bit
 (40 9)  (788 121)  (788 121)  LC_4 Logic Functioning bit
 (41 9)  (789 121)  (789 121)  LC_4 Logic Functioning bit
 (42 9)  (790 121)  (790 121)  LC_4 Logic Functioning bit
 (43 9)  (791 121)  (791 121)  LC_4 Logic Functioning bit
 (27 10)  (775 122)  (775 122)  routing T_14_7.lc_trk_g3_5 <X> T_14_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (776 122)  (776 122)  routing T_14_7.lc_trk_g3_5 <X> T_14_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 122)  (777 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 122)  (778 122)  routing T_14_7.lc_trk_g3_5 <X> T_14_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 122)  (780 122)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (784 122)  (784 122)  LC_5 Logic Functioning bit
 (37 10)  (785 122)  (785 122)  LC_5 Logic Functioning bit
 (38 10)  (786 122)  (786 122)  LC_5 Logic Functioning bit
 (39 10)  (787 122)  (787 122)  LC_5 Logic Functioning bit
 (44 10)  (792 122)  (792 122)  LC_5 Logic Functioning bit
 (45 10)  (793 122)  (793 122)  LC_5 Logic Functioning bit
 (40 11)  (788 123)  (788 123)  LC_5 Logic Functioning bit
 (41 11)  (789 123)  (789 123)  LC_5 Logic Functioning bit
 (42 11)  (790 123)  (790 123)  LC_5 Logic Functioning bit
 (43 11)  (791 123)  (791 123)  LC_5 Logic Functioning bit
 (27 12)  (775 124)  (775 124)  routing T_14_7.lc_trk_g1_6 <X> T_14_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 124)  (777 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 124)  (778 124)  routing T_14_7.lc_trk_g1_6 <X> T_14_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (780 124)  (780 124)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (784 124)  (784 124)  LC_6 Logic Functioning bit
 (37 12)  (785 124)  (785 124)  LC_6 Logic Functioning bit
 (38 12)  (786 124)  (786 124)  LC_6 Logic Functioning bit
 (39 12)  (787 124)  (787 124)  LC_6 Logic Functioning bit
 (44 12)  (792 124)  (792 124)  LC_6 Logic Functioning bit
 (45 12)  (793 124)  (793 124)  LC_6 Logic Functioning bit
 (30 13)  (778 125)  (778 125)  routing T_14_7.lc_trk_g1_6 <X> T_14_7.wire_logic_cluster/lc_6/in_1
 (40 13)  (788 125)  (788 125)  LC_6 Logic Functioning bit
 (41 13)  (789 125)  (789 125)  LC_6 Logic Functioning bit
 (42 13)  (790 125)  (790 125)  LC_6 Logic Functioning bit
 (43 13)  (791 125)  (791 125)  LC_6 Logic Functioning bit
 (14 14)  (762 126)  (762 126)  routing T_14_7.wire_logic_cluster/lc_4/out <X> T_14_7.lc_trk_g3_4
 (17 14)  (765 126)  (765 126)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (766 126)  (766 126)  routing T_14_7.wire_logic_cluster/lc_5/out <X> T_14_7.lc_trk_g3_5
 (21 14)  (769 126)  (769 126)  routing T_14_7.wire_logic_cluster/lc_7/out <X> T_14_7.lc_trk_g3_7
 (22 14)  (770 126)  (770 126)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (775 126)  (775 126)  routing T_14_7.lc_trk_g3_7 <X> T_14_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (776 126)  (776 126)  routing T_14_7.lc_trk_g3_7 <X> T_14_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 126)  (777 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (778 126)  (778 126)  routing T_14_7.lc_trk_g3_7 <X> T_14_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (780 126)  (780 126)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (784 126)  (784 126)  LC_7 Logic Functioning bit
 (37 14)  (785 126)  (785 126)  LC_7 Logic Functioning bit
 (38 14)  (786 126)  (786 126)  LC_7 Logic Functioning bit
 (39 14)  (787 126)  (787 126)  LC_7 Logic Functioning bit
 (44 14)  (792 126)  (792 126)  LC_7 Logic Functioning bit
 (45 14)  (793 126)  (793 126)  LC_7 Logic Functioning bit
 (17 15)  (765 127)  (765 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (778 127)  (778 127)  routing T_14_7.lc_trk_g3_7 <X> T_14_7.wire_logic_cluster/lc_7/in_1
 (40 15)  (788 127)  (788 127)  LC_7 Logic Functioning bit
 (41 15)  (789 127)  (789 127)  LC_7 Logic Functioning bit
 (42 15)  (790 127)  (790 127)  LC_7 Logic Functioning bit
 (43 15)  (791 127)  (791 127)  LC_7 Logic Functioning bit


LogicTile_15_7

 (21 0)  (823 112)  (823 112)  routing T_15_7.lft_op_3 <X> T_15_7.lc_trk_g0_3
 (22 0)  (824 112)  (824 112)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (826 112)  (826 112)  routing T_15_7.lft_op_3 <X> T_15_7.lc_trk_g0_3
 (14 2)  (816 114)  (816 114)  routing T_15_7.lft_op_4 <X> T_15_7.lc_trk_g0_4
 (15 2)  (817 114)  (817 114)  routing T_15_7.bot_op_5 <X> T_15_7.lc_trk_g0_5
 (17 2)  (819 114)  (819 114)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (823 114)  (823 114)  routing T_15_7.lft_op_7 <X> T_15_7.lc_trk_g0_7
 (22 2)  (824 114)  (824 114)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (826 114)  (826 114)  routing T_15_7.lft_op_7 <X> T_15_7.lc_trk_g0_7
 (25 2)  (827 114)  (827 114)  routing T_15_7.lft_op_6 <X> T_15_7.lc_trk_g0_6
 (15 3)  (817 115)  (817 115)  routing T_15_7.lft_op_4 <X> T_15_7.lc_trk_g0_4
 (17 3)  (819 115)  (819 115)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (824 115)  (824 115)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (826 115)  (826 115)  routing T_15_7.lft_op_6 <X> T_15_7.lc_trk_g0_6
 (21 4)  (823 116)  (823 116)  routing T_15_7.wire_logic_cluster/lc_3/out <X> T_15_7.lc_trk_g1_3
 (22 4)  (824 116)  (824 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (12 6)  (814 118)  (814 118)  routing T_15_7.sp4_v_b_5 <X> T_15_7.sp4_h_l_40
 (25 6)  (827 118)  (827 118)  routing T_15_7.sp4_h_r_14 <X> T_15_7.lc_trk_g1_6
 (26 6)  (828 118)  (828 118)  routing T_15_7.lc_trk_g0_7 <X> T_15_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (831 118)  (831 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 118)  (832 118)  routing T_15_7.lc_trk_g0_6 <X> T_15_7.wire_logic_cluster/lc_3/in_1
 (31 6)  (833 118)  (833 118)  routing T_15_7.lc_trk_g0_4 <X> T_15_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 118)  (834 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (838 118)  (838 118)  LC_3 Logic Functioning bit
 (22 7)  (824 119)  (824 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (825 119)  (825 119)  routing T_15_7.sp4_h_r_14 <X> T_15_7.lc_trk_g1_6
 (24 7)  (826 119)  (826 119)  routing T_15_7.sp4_h_r_14 <X> T_15_7.lc_trk_g1_6
 (26 7)  (828 119)  (828 119)  routing T_15_7.lc_trk_g0_7 <X> T_15_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 119)  (831 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 119)  (832 119)  routing T_15_7.lc_trk_g0_6 <X> T_15_7.wire_logic_cluster/lc_3/in_1
 (32 7)  (834 119)  (834 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (835 119)  (835 119)  routing T_15_7.lc_trk_g3_0 <X> T_15_7.input_2_3
 (34 7)  (836 119)  (836 119)  routing T_15_7.lc_trk_g3_0 <X> T_15_7.input_2_3
 (21 8)  (823 120)  (823 120)  routing T_15_7.bnl_op_3 <X> T_15_7.lc_trk_g2_3
 (22 8)  (824 120)  (824 120)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (29 8)  (831 120)  (831 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (834 120)  (834 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 120)  (835 120)  routing T_15_7.lc_trk_g2_3 <X> T_15_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 120)  (838 120)  LC_4 Logic Functioning bit
 (38 8)  (840 120)  (840 120)  LC_4 Logic Functioning bit
 (21 9)  (823 121)  (823 121)  routing T_15_7.bnl_op_3 <X> T_15_7.lc_trk_g2_3
 (30 9)  (832 121)  (832 121)  routing T_15_7.lc_trk_g0_3 <X> T_15_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (833 121)  (833 121)  routing T_15_7.lc_trk_g2_3 <X> T_15_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (838 121)  (838 121)  LC_4 Logic Functioning bit
 (38 9)  (840 121)  (840 121)  LC_4 Logic Functioning bit
 (16 10)  (818 122)  (818 122)  routing T_15_7.sp4_v_b_37 <X> T_15_7.lc_trk_g2_5
 (17 10)  (819 122)  (819 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (820 122)  (820 122)  routing T_15_7.sp4_v_b_37 <X> T_15_7.lc_trk_g2_5
 (26 10)  (828 122)  (828 122)  routing T_15_7.lc_trk_g1_6 <X> T_15_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (829 122)  (829 122)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (830 122)  (830 122)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 122)  (831 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 122)  (832 122)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (834 122)  (834 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 122)  (836 122)  routing T_15_7.lc_trk_g1_3 <X> T_15_7.wire_logic_cluster/lc_5/in_3
 (37 10)  (839 122)  (839 122)  LC_5 Logic Functioning bit
 (50 10)  (852 122)  (852 122)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (820 123)  (820 123)  routing T_15_7.sp4_v_b_37 <X> T_15_7.lc_trk_g2_5
 (26 11)  (828 123)  (828 123)  routing T_15_7.lc_trk_g1_6 <X> T_15_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (829 123)  (829 123)  routing T_15_7.lc_trk_g1_6 <X> T_15_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 123)  (831 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (832 123)  (832 123)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (833 123)  (833 123)  routing T_15_7.lc_trk_g1_3 <X> T_15_7.wire_logic_cluster/lc_5/in_3
 (22 12)  (824 124)  (824 124)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (826 124)  (826 124)  routing T_15_7.tnl_op_3 <X> T_15_7.lc_trk_g3_3
 (29 12)  (831 124)  (831 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 124)  (832 124)  routing T_15_7.lc_trk_g0_5 <X> T_15_7.wire_logic_cluster/lc_6/in_1
 (31 12)  (833 124)  (833 124)  routing T_15_7.lc_trk_g2_5 <X> T_15_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 124)  (834 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 124)  (835 124)  routing T_15_7.lc_trk_g2_5 <X> T_15_7.wire_logic_cluster/lc_6/in_3
 (50 12)  (852 124)  (852 124)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (816 125)  (816 125)  routing T_15_7.tnl_op_0 <X> T_15_7.lc_trk_g3_0
 (15 13)  (817 125)  (817 125)  routing T_15_7.tnl_op_0 <X> T_15_7.lc_trk_g3_0
 (17 13)  (819 125)  (819 125)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (823 125)  (823 125)  routing T_15_7.tnl_op_3 <X> T_15_7.lc_trk_g3_3
 (26 13)  (828 125)  (828 125)  routing T_15_7.lc_trk_g3_3 <X> T_15_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (829 125)  (829 125)  routing T_15_7.lc_trk_g3_3 <X> T_15_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 125)  (830 125)  routing T_15_7.lc_trk_g3_3 <X> T_15_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 125)  (831 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (838 125)  (838 125)  LC_6 Logic Functioning bit
 (22 14)  (824 126)  (824 126)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (826 126)  (826 126)  routing T_15_7.tnl_op_7 <X> T_15_7.lc_trk_g3_7
 (21 15)  (823 127)  (823 127)  routing T_15_7.tnl_op_7 <X> T_15_7.lc_trk_g3_7


LogicTile_16_7

 (22 0)  (878 112)  (878 112)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (879 112)  (879 112)  routing T_16_7.sp12_h_l_16 <X> T_16_7.lc_trk_g0_3
 (32 0)  (888 112)  (888 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (892 112)  (892 112)  LC_0 Logic Functioning bit
 (37 0)  (893 112)  (893 112)  LC_0 Logic Functioning bit
 (38 0)  (894 112)  (894 112)  LC_0 Logic Functioning bit
 (39 0)  (895 112)  (895 112)  LC_0 Logic Functioning bit
 (45 0)  (901 112)  (901 112)  LC_0 Logic Functioning bit
 (52 0)  (908 112)  (908 112)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (877 113)  (877 113)  routing T_16_7.sp12_h_l_16 <X> T_16_7.lc_trk_g0_3
 (22 1)  (878 113)  (878 113)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (879 113)  (879 113)  routing T_16_7.sp12_h_r_10 <X> T_16_7.lc_trk_g0_2
 (31 1)  (887 113)  (887 113)  routing T_16_7.lc_trk_g0_3 <X> T_16_7.wire_logic_cluster/lc_0/in_3
 (36 1)  (892 113)  (892 113)  LC_0 Logic Functioning bit
 (37 1)  (893 113)  (893 113)  LC_0 Logic Functioning bit
 (38 1)  (894 113)  (894 113)  LC_0 Logic Functioning bit
 (39 1)  (895 113)  (895 113)  LC_0 Logic Functioning bit
 (53 1)  (909 113)  (909 113)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (856 114)  (856 114)  routing T_16_7.glb_netwk_7 <X> T_16_7.wire_logic_cluster/lc_7/clk
 (1 2)  (857 114)  (857 114)  routing T_16_7.glb_netwk_7 <X> T_16_7.wire_logic_cluster/lc_7/clk
 (2 2)  (858 114)  (858 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (887 114)  (887 114)  routing T_16_7.lc_trk_g2_4 <X> T_16_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 114)  (888 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 114)  (889 114)  routing T_16_7.lc_trk_g2_4 <X> T_16_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (892 114)  (892 114)  LC_1 Logic Functioning bit
 (37 2)  (893 114)  (893 114)  LC_1 Logic Functioning bit
 (38 2)  (894 114)  (894 114)  LC_1 Logic Functioning bit
 (39 2)  (895 114)  (895 114)  LC_1 Logic Functioning bit
 (45 2)  (901 114)  (901 114)  LC_1 Logic Functioning bit
 (46 2)  (902 114)  (902 114)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (908 114)  (908 114)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (856 115)  (856 115)  routing T_16_7.glb_netwk_7 <X> T_16_7.wire_logic_cluster/lc_7/clk
 (36 3)  (892 115)  (892 115)  LC_1 Logic Functioning bit
 (37 3)  (893 115)  (893 115)  LC_1 Logic Functioning bit
 (38 3)  (894 115)  (894 115)  LC_1 Logic Functioning bit
 (39 3)  (895 115)  (895 115)  LC_1 Logic Functioning bit
 (1 4)  (857 116)  (857 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (857 117)  (857 117)  routing T_16_7.lc_trk_g0_2 <X> T_16_7.wire_logic_cluster/lc_7/cen
 (14 11)  (870 123)  (870 123)  routing T_16_7.sp4_h_l_17 <X> T_16_7.lc_trk_g2_4
 (15 11)  (871 123)  (871 123)  routing T_16_7.sp4_h_l_17 <X> T_16_7.lc_trk_g2_4
 (16 11)  (872 123)  (872 123)  routing T_16_7.sp4_h_l_17 <X> T_16_7.lc_trk_g2_4
 (17 11)  (873 123)  (873 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (856 126)  (856 126)  routing T_16_7.glb_netwk_6 <X> T_16_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 126)  (857 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (856 127)  (856 127)  routing T_16_7.glb_netwk_6 <X> T_16_7.wire_logic_cluster/lc_7/s_r


RAM_Tile_19_7

 (8 11)  (1026 123)  (1026 123)  routing T_19_7.sp4_h_l_42 <X> T_19_7.sp4_v_t_42


DSP_Tile_0_6

 (7 0)  (7 96)  (7 96)  MAC16 functional bit: MULT1_bram_cbit_1

 (26 0)  (26 96)  (26 96)  routing T_0_6.lc_trk_g2_6 <X> T_0_6.wire_mult/lc_0/in_0
 (31 0)  (31 96)  (31 96)  routing T_0_6.lc_trk_g0_5 <X> T_0_6.wire_mult/lc_0/in_3
 (32 0)  (32 96)  (32 96)  Enable bit of Mux _mult/lcb3_0 => lc_trk_g0_5 wire_mult/lc_0/in_3
 (36 0)  (36 96)  (36 96)  LC_0 Logic Functioning bit
 (37 0)  (37 96)  (37 96)  LC_0 Logic Functioning bit
 (42 0)  (42 96)  (42 96)  LC_0 Logic Functioning bit
 (43 0)  (43 96)  (43 96)  LC_0 Logic Functioning bit
 (50 0)  (50 96)  (50 96)  Cascade buffer Enable bit: MULT1_LC00_inmux02_5

 (7 1)  (7 97)  (7 97)  MAC16 functional bit: MULT1_bram_cbit_0

 (26 1)  (26 97)  (26 97)  routing T_0_6.lc_trk_g2_6 <X> T_0_6.wire_mult/lc_0/in_0
 (28 1)  (28 97)  (28 97)  routing T_0_6.lc_trk_g2_6 <X> T_0_6.wire_mult/lc_0/in_0
 (29 1)  (29 97)  (29 97)  Enable bit of Mux _mult/lcb0_0 => lc_trk_g2_6 wire_mult/lc_0/in_0
 (36 1)  (36 97)  (36 97)  LC_0 Logic Functioning bit
 (37 1)  (37 97)  (37 97)  LC_0 Logic Functioning bit
 (42 1)  (42 97)  (42 97)  LC_0 Logic Functioning bit
 (43 1)  (43 97)  (43 97)  LC_0 Logic Functioning bit
 (47 1)  (47 97)  (47 97)  Enable bit of Mux _out_links/OutMux8_0 => wire_mult/mult/O_8 sp4_h_l_21
 (15 2)  (15 98)  (15 98)  routing T_0_6.sp4_h_l_0 <X> T_0_6.lc_trk_g0_5
 (16 2)  (16 98)  (16 98)  routing T_0_6.sp4_h_l_0 <X> T_0_6.lc_trk_g0_5
 (17 2)  (17 98)  (17 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_0 lc_trk_g0_5
 (18 2)  (18 98)  (18 98)  routing T_0_6.sp4_h_l_0 <X> T_0_6.lc_trk_g0_5
 (31 2)  (31 98)  (31 98)  routing T_0_6.lc_trk_g3_5 <X> T_0_6.wire_mult/lc_1/in_3
 (32 2)  (32 98)  (32 98)  Enable bit of Mux _mult/lcb3_1 => lc_trk_g3_5 wire_mult/lc_1/in_3
 (33 2)  (33 98)  (33 98)  routing T_0_6.lc_trk_g3_5 <X> T_0_6.wire_mult/lc_1/in_3
 (34 2)  (34 98)  (34 98)  routing T_0_6.lc_trk_g3_5 <X> T_0_6.wire_mult/lc_1/in_3
 (36 2)  (36 98)  (36 98)  LC_1 Logic Functioning bit
 (37 2)  (37 98)  (37 98)  LC_1 Logic Functioning bit
 (42 2)  (42 98)  (42 98)  LC_1 Logic Functioning bit
 (43 2)  (43 98)  (43 98)  LC_1 Logic Functioning bit
 (50 2)  (50 98)  (50 98)  Cascade buffer Enable bit: MULT1_LC01_inmux02_5

 (14 3)  (14 99)  (14 99)  routing T_0_6.sp4_h_r_4 <X> T_0_6.lc_trk_g0_4
 (15 3)  (15 99)  (15 99)  routing T_0_6.sp4_h_r_4 <X> T_0_6.lc_trk_g0_4
 (16 3)  (16 99)  (16 99)  routing T_0_6.sp4_h_r_4 <X> T_0_6.lc_trk_g0_4
 (17 3)  (17 99)  (17 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (36 99)  (36 99)  LC_1 Logic Functioning bit
 (37 3)  (37 99)  (37 99)  LC_1 Logic Functioning bit
 (42 3)  (42 99)  (42 99)  LC_1 Logic Functioning bit
 (43 3)  (43 99)  (43 99)  LC_1 Logic Functioning bit
 (51 3)  (51 99)  (51 99)  Enable bit of Mux _out_links/OutMux2_1 => wire_mult/mult/O_9 sp4_v_t_23
 (25 4)  (25 100)  (25 100)  routing T_0_6.sp4_h_r_10 <X> T_0_6.lc_trk_g1_2
 (31 4)  (31 100)  (31 100)  routing T_0_6.lc_trk_g1_4 <X> T_0_6.wire_mult/lc_2/in_3
 (32 4)  (32 100)  (32 100)  Enable bit of Mux _mult/lcb3_2 => lc_trk_g1_4 wire_mult/lc_2/in_3
 (34 4)  (34 100)  (34 100)  routing T_0_6.lc_trk_g1_4 <X> T_0_6.wire_mult/lc_2/in_3
 (36 4)  (36 100)  (36 100)  LC_2 Logic Functioning bit
 (37 4)  (37 100)  (37 100)  LC_2 Logic Functioning bit
 (42 4)  (42 100)  (42 100)  LC_2 Logic Functioning bit
 (43 4)  (43 100)  (43 100)  LC_2 Logic Functioning bit
 (50 4)  (50 100)  (50 100)  Cascade buffer Enable bit: MULT1_LC02_inmux02_5

 (22 5)  (22 101)  (22 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (23 101)  (23 101)  routing T_0_6.sp4_h_r_10 <X> T_0_6.lc_trk_g1_2
 (24 5)  (24 101)  (24 101)  routing T_0_6.sp4_h_r_10 <X> T_0_6.lc_trk_g1_2
 (36 5)  (36 101)  (36 101)  LC_2 Logic Functioning bit
 (37 5)  (37 101)  (37 101)  LC_2 Logic Functioning bit
 (42 5)  (42 101)  (42 101)  LC_2 Logic Functioning bit
 (43 5)  (43 101)  (43 101)  LC_2 Logic Functioning bit
 (7 6)  (7 102)  (7 102)  MAC16 functional bit: MULT1_bram_cbit_7

 (14 6)  (14 102)  (14 102)  routing T_0_6.sp4_h_r_12 <X> T_0_6.lc_trk_g1_4
 (25 6)  (25 102)  (25 102)  routing T_0_6.sp4_h_l_3 <X> T_0_6.lc_trk_g1_6
 (31 6)  (31 102)  (31 102)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_mult/lc_3/in_3
 (32 6)  (32 102)  (32 102)  Enable bit of Mux _mult/lcb3_3 => lc_trk_g0_4 wire_mult/lc_3/in_3
 (36 6)  (36 102)  (36 102)  LC_3 Logic Functioning bit
 (37 6)  (37 102)  (37 102)  LC_3 Logic Functioning bit
 (42 6)  (42 102)  (42 102)  LC_3 Logic Functioning bit
 (43 6)  (43 102)  (43 102)  LC_3 Logic Functioning bit
 (50 6)  (50 102)  (50 102)  Cascade buffer Enable bit: MULT1_LC03_inmux02_5

 (15 7)  (15 103)  (15 103)  routing T_0_6.sp4_h_r_12 <X> T_0_6.lc_trk_g1_4
 (16 7)  (16 103)  (16 103)  routing T_0_6.sp4_h_r_12 <X> T_0_6.lc_trk_g1_4
 (17 7)  (17 103)  (17 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (22 7)  (22 103)  (22 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (23 103)  (23 103)  routing T_0_6.sp4_h_l_3 <X> T_0_6.lc_trk_g1_6
 (24 7)  (24 103)  (24 103)  routing T_0_6.sp4_h_l_3 <X> T_0_6.lc_trk_g1_6
 (36 7)  (36 103)  (36 103)  LC_3 Logic Functioning bit
 (37 7)  (37 103)  (37 103)  LC_3 Logic Functioning bit
 (42 7)  (42 103)  (42 103)  LC_3 Logic Functioning bit
 (43 7)  (43 103)  (43 103)  LC_3 Logic Functioning bit
 (51 7)  (51 103)  (51 103)  Enable bit of Mux _out_links/OutMux2_3 => wire_mult/mult/O_11 sp4_v_b_38
 (31 8)  (31 104)  (31 104)  routing T_0_6.lc_trk_g1_6 <X> T_0_6.wire_mult/lc_4/in_3
 (32 8)  (32 104)  (32 104)  Enable bit of Mux _mult/lcb3_4 => lc_trk_g1_6 wire_mult/lc_4/in_3
 (34 8)  (34 104)  (34 104)  routing T_0_6.lc_trk_g1_6 <X> T_0_6.wire_mult/lc_4/in_3
 (36 8)  (36 104)  (36 104)  LC_4 Logic Functioning bit
 (37 8)  (37 104)  (37 104)  LC_4 Logic Functioning bit
 (42 8)  (42 104)  (42 104)  LC_4 Logic Functioning bit
 (43 8)  (43 104)  (43 104)  LC_4 Logic Functioning bit
 (50 8)  (50 104)  (50 104)  Cascade buffer Enable bit: MULT1_LC04_inmux02_5

 (31 9)  (31 105)  (31 105)  routing T_0_6.lc_trk_g1_6 <X> T_0_6.wire_mult/lc_4/in_3
 (36 9)  (36 105)  (36 105)  LC_4 Logic Functioning bit
 (37 9)  (37 105)  (37 105)  LC_4 Logic Functioning bit
 (42 9)  (42 105)  (42 105)  LC_4 Logic Functioning bit
 (43 9)  (43 105)  (43 105)  LC_4 Logic Functioning bit
 (32 10)  (32 106)  (32 106)  Enable bit of Mux _mult/lcb3_5 => lc_trk_g3_3 wire_mult/lc_5/in_3
 (33 10)  (33 106)  (33 106)  routing T_0_6.lc_trk_g3_3 <X> T_0_6.wire_mult/lc_5/in_3
 (34 10)  (34 106)  (34 106)  routing T_0_6.lc_trk_g3_3 <X> T_0_6.wire_mult/lc_5/in_3
 (36 10)  (36 106)  (36 106)  LC_5 Logic Functioning bit
 (37 10)  (37 106)  (37 106)  LC_5 Logic Functioning bit
 (42 10)  (42 106)  (42 106)  LC_5 Logic Functioning bit
 (43 10)  (43 106)  (43 106)  LC_5 Logic Functioning bit
 (50 10)  (50 106)  (50 106)  Cascade buffer Enable bit: MULT1_LC05_inmux02_5

 (14 11)  (14 107)  (14 107)  routing T_0_6.sp4_h_l_17 <X> T_0_6.lc_trk_g2_4
 (15 11)  (15 107)  (15 107)  routing T_0_6.sp4_h_l_17 <X> T_0_6.lc_trk_g2_4
 (16 11)  (16 107)  (16 107)  routing T_0_6.sp4_h_l_17 <X> T_0_6.lc_trk_g2_4
 (17 11)  (17 107)  (17 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (22 107)  (22 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_35 lc_trk_g2_6
 (23 11)  (23 107)  (23 107)  routing T_0_6.sp4_v_t_35 <X> T_0_6.lc_trk_g2_6
 (24 11)  (24 107)  (24 107)  routing T_0_6.sp4_v_t_35 <X> T_0_6.lc_trk_g2_6
 (31 11)  (31 107)  (31 107)  routing T_0_6.lc_trk_g3_3 <X> T_0_6.wire_mult/lc_5/in_3
 (36 11)  (36 107)  (36 107)  LC_5 Logic Functioning bit
 (37 11)  (37 107)  (37 107)  LC_5 Logic Functioning bit
 (42 11)  (42 107)  (42 107)  LC_5 Logic Functioning bit
 (43 11)  (43 107)  (43 107)  LC_5 Logic Functioning bit
 (22 12)  (22 108)  (22 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (23 108)  (23 108)  routing T_0_6.sp4_h_r_27 <X> T_0_6.lc_trk_g3_3
 (24 12)  (24 108)  (24 108)  routing T_0_6.sp4_h_r_27 <X> T_0_6.lc_trk_g3_3
 (32 12)  (32 108)  (32 108)  Enable bit of Mux _mult/lcb3_6 => lc_trk_g1_2 wire_mult/lc_6/in_3
 (34 12)  (34 108)  (34 108)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_mult/lc_6/in_3
 (36 12)  (36 108)  (36 108)  LC_6 Logic Functioning bit
 (37 12)  (37 108)  (37 108)  LC_6 Logic Functioning bit
 (42 12)  (42 108)  (42 108)  LC_6 Logic Functioning bit
 (43 12)  (43 108)  (43 108)  LC_6 Logic Functioning bit
 (50 12)  (50 108)  (50 108)  Cascade buffer Enable bit: MULT1_LC06_inmux02_5

 (21 13)  (21 109)  (21 109)  routing T_0_6.sp4_h_r_27 <X> T_0_6.lc_trk_g3_3
 (31 13)  (31 109)  (31 109)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_mult/lc_6/in_3
 (36 13)  (36 109)  (36 109)  LC_6 Logic Functioning bit
 (37 13)  (37 109)  (37 109)  LC_6 Logic Functioning bit
 (42 13)  (42 109)  (42 109)  LC_6 Logic Functioning bit
 (43 13)  (43 109)  (43 109)  LC_6 Logic Functioning bit
 (15 14)  (15 110)  (15 110)  routing T_0_6.sp4_h_l_16 <X> T_0_6.lc_trk_g3_5
 (16 14)  (16 110)  (16 110)  routing T_0_6.sp4_h_l_16 <X> T_0_6.lc_trk_g3_5
 (17 14)  (17 110)  (17 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (31 110)  (31 110)  routing T_0_6.lc_trk_g2_4 <X> T_0_6.wire_mult/lc_7/in_3
 (32 14)  (32 110)  (32 110)  Enable bit of Mux _mult/lcb3_7 => lc_trk_g2_4 wire_mult/lc_7/in_3
 (33 14)  (33 110)  (33 110)  routing T_0_6.lc_trk_g2_4 <X> T_0_6.wire_mult/lc_7/in_3
 (36 14)  (36 110)  (36 110)  LC_7 Logic Functioning bit
 (37 14)  (37 110)  (37 110)  LC_7 Logic Functioning bit
 (42 14)  (42 110)  (42 110)  LC_7 Logic Functioning bit
 (43 14)  (43 110)  (43 110)  LC_7 Logic Functioning bit
 (50 14)  (50 110)  (50 110)  Cascade buffer Enable bit: MULT1_LC07_inmux02_5

 (18 15)  (18 111)  (18 111)  routing T_0_6.sp4_h_l_16 <X> T_0_6.lc_trk_g3_5
 (36 15)  (36 111)  (36 111)  LC_7 Logic Functioning bit
 (37 15)  (37 111)  (37 111)  LC_7 Logic Functioning bit
 (42 15)  (42 111)  (42 111)  LC_7 Logic Functioning bit
 (43 15)  (43 111)  (43 111)  LC_7 Logic Functioning bit


LogicTile_1_6

 (25 0)  (79 96)  (79 96)  routing T_1_6.lft_op_2 <X> T_1_6.lc_trk_g0_2
 (26 0)  (80 96)  (80 96)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (36 0)  (90 96)  (90 96)  LC_0 Logic Functioning bit
 (38 0)  (92 96)  (92 96)  LC_0 Logic Functioning bit
 (41 0)  (95 96)  (95 96)  LC_0 Logic Functioning bit
 (43 0)  (97 96)  (97 96)  LC_0 Logic Functioning bit
 (45 0)  (99 96)  (99 96)  LC_0 Logic Functioning bit
 (52 0)  (106 96)  (106 96)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (76 97)  (76 97)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (78 97)  (78 97)  routing T_1_6.lft_op_2 <X> T_1_6.lc_trk_g0_2
 (26 1)  (80 97)  (80 97)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (81 97)  (81 97)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (82 97)  (82 97)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 97)  (83 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (91 97)  (91 97)  LC_0 Logic Functioning bit
 (39 1)  (93 97)  (93 97)  LC_0 Logic Functioning bit
 (40 1)  (94 97)  (94 97)  LC_0 Logic Functioning bit
 (42 1)  (96 97)  (96 97)  LC_0 Logic Functioning bit
 (0 2)  (54 98)  (54 98)  routing T_1_6.glb_netwk_7 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (1 2)  (55 98)  (55 98)  routing T_1_6.glb_netwk_7 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (2 2)  (56 98)  (56 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (85 98)  (85 98)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 98)  (86 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (87 98)  (87 98)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 98)  (90 98)  LC_1 Logic Functioning bit
 (37 2)  (91 98)  (91 98)  LC_1 Logic Functioning bit
 (38 2)  (92 98)  (92 98)  LC_1 Logic Functioning bit
 (39 2)  (93 98)  (93 98)  LC_1 Logic Functioning bit
 (45 2)  (99 98)  (99 98)  LC_1 Logic Functioning bit
 (0 3)  (54 99)  (54 99)  routing T_1_6.glb_netwk_7 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (31 3)  (85 99)  (85 99)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (36 3)  (90 99)  (90 99)  LC_1 Logic Functioning bit
 (37 3)  (91 99)  (91 99)  LC_1 Logic Functioning bit
 (38 3)  (92 99)  (92 99)  LC_1 Logic Functioning bit
 (39 3)  (93 99)  (93 99)  LC_1 Logic Functioning bit
 (47 3)  (101 99)  (101 99)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (55 100)  (55 100)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (31 4)  (85 100)  (85 100)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (86 100)  (86 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 100)  (87 100)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 100)  (90 100)  LC_2 Logic Functioning bit
 (37 4)  (91 100)  (91 100)  LC_2 Logic Functioning bit
 (38 4)  (92 100)  (92 100)  LC_2 Logic Functioning bit
 (39 4)  (93 100)  (93 100)  LC_2 Logic Functioning bit
 (45 4)  (99 100)  (99 100)  LC_2 Logic Functioning bit
 (0 5)  (54 101)  (54 101)  routing T_1_6.glb_netwk_3 <X> T_1_6.wire_logic_cluster/lc_7/cen
 (31 5)  (85 101)  (85 101)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (90 101)  (90 101)  LC_2 Logic Functioning bit
 (37 5)  (91 101)  (91 101)  LC_2 Logic Functioning bit
 (38 5)  (92 101)  (92 101)  LC_2 Logic Functioning bit
 (39 5)  (93 101)  (93 101)  LC_2 Logic Functioning bit
 (53 5)  (107 101)  (107 101)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (69 102)  (69 102)  routing T_1_6.lft_op_5 <X> T_1_6.lc_trk_g1_5
 (17 6)  (71 102)  (71 102)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (72 102)  (72 102)  routing T_1_6.lft_op_5 <X> T_1_6.lc_trk_g1_5
 (25 6)  (79 102)  (79 102)  routing T_1_6.lft_op_6 <X> T_1_6.lc_trk_g1_6
 (32 6)  (86 102)  (86 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 102)  (87 102)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 102)  (90 102)  LC_3 Logic Functioning bit
 (37 6)  (91 102)  (91 102)  LC_3 Logic Functioning bit
 (38 6)  (92 102)  (92 102)  LC_3 Logic Functioning bit
 (39 6)  (93 102)  (93 102)  LC_3 Logic Functioning bit
 (45 6)  (99 102)  (99 102)  LC_3 Logic Functioning bit
 (22 7)  (76 103)  (76 103)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (78 103)  (78 103)  routing T_1_6.lft_op_6 <X> T_1_6.lc_trk_g1_6
 (31 7)  (85 103)  (85 103)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (36 7)  (90 103)  (90 103)  LC_3 Logic Functioning bit
 (37 7)  (91 103)  (91 103)  LC_3 Logic Functioning bit
 (38 7)  (92 103)  (92 103)  LC_3 Logic Functioning bit
 (39 7)  (93 103)  (93 103)  LC_3 Logic Functioning bit
 (53 7)  (107 103)  (107 103)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (69 104)  (69 104)  routing T_1_6.sp4_v_t_28 <X> T_1_6.lc_trk_g2_1
 (16 8)  (70 104)  (70 104)  routing T_1_6.sp4_v_t_28 <X> T_1_6.lc_trk_g2_1
 (17 8)  (71 104)  (71 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (32 8)  (86 104)  (86 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 104)  (87 104)  routing T_1_6.lc_trk_g2_1 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 104)  (90 104)  LC_4 Logic Functioning bit
 (37 8)  (91 104)  (91 104)  LC_4 Logic Functioning bit
 (38 8)  (92 104)  (92 104)  LC_4 Logic Functioning bit
 (39 8)  (93 104)  (93 104)  LC_4 Logic Functioning bit
 (45 8)  (99 104)  (99 104)  LC_4 Logic Functioning bit
 (48 8)  (102 104)  (102 104)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (76 105)  (76 105)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (78 105)  (78 105)  routing T_1_6.tnl_op_2 <X> T_1_6.lc_trk_g2_2
 (25 9)  (79 105)  (79 105)  routing T_1_6.tnl_op_2 <X> T_1_6.lc_trk_g2_2
 (36 9)  (90 105)  (90 105)  LC_4 Logic Functioning bit
 (37 9)  (91 105)  (91 105)  LC_4 Logic Functioning bit
 (38 9)  (92 105)  (92 105)  LC_4 Logic Functioning bit
 (39 9)  (93 105)  (93 105)  LC_4 Logic Functioning bit
 (22 10)  (76 106)  (76 106)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (78 106)  (78 106)  routing T_1_6.tnl_op_7 <X> T_1_6.lc_trk_g2_7
 (31 10)  (85 106)  (85 106)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (86 106)  (86 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (88 106)  (88 106)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 106)  (90 106)  LC_5 Logic Functioning bit
 (37 10)  (91 106)  (91 106)  LC_5 Logic Functioning bit
 (38 10)  (92 106)  (92 106)  LC_5 Logic Functioning bit
 (39 10)  (93 106)  (93 106)  LC_5 Logic Functioning bit
 (45 10)  (99 106)  (99 106)  LC_5 Logic Functioning bit
 (21 11)  (75 107)  (75 107)  routing T_1_6.tnl_op_7 <X> T_1_6.lc_trk_g2_7
 (22 11)  (76 107)  (76 107)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (78 107)  (78 107)  routing T_1_6.tnl_op_6 <X> T_1_6.lc_trk_g2_6
 (25 11)  (79 107)  (79 107)  routing T_1_6.tnl_op_6 <X> T_1_6.lc_trk_g2_6
 (36 11)  (90 107)  (90 107)  LC_5 Logic Functioning bit
 (37 11)  (91 107)  (91 107)  LC_5 Logic Functioning bit
 (38 11)  (92 107)  (92 107)  LC_5 Logic Functioning bit
 (39 11)  (93 107)  (93 107)  LC_5 Logic Functioning bit
 (53 11)  (107 107)  (107 107)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (31 12)  (85 108)  (85 108)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 108)  (86 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (88 108)  (88 108)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 108)  (90 108)  LC_6 Logic Functioning bit
 (37 12)  (91 108)  (91 108)  LC_6 Logic Functioning bit
 (38 12)  (92 108)  (92 108)  LC_6 Logic Functioning bit
 (39 12)  (93 108)  (93 108)  LC_6 Logic Functioning bit
 (45 12)  (99 108)  (99 108)  LC_6 Logic Functioning bit
 (31 13)  (85 109)  (85 109)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 109)  (90 109)  LC_6 Logic Functioning bit
 (37 13)  (91 109)  (91 109)  LC_6 Logic Functioning bit
 (38 13)  (92 109)  (92 109)  LC_6 Logic Functioning bit
 (39 13)  (93 109)  (93 109)  LC_6 Logic Functioning bit
 (53 13)  (107 109)  (107 109)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (55 110)  (55 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (21 14)  (75 110)  (75 110)  routing T_1_6.bnl_op_7 <X> T_1_6.lc_trk_g3_7
 (22 14)  (76 110)  (76 110)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (32 14)  (86 110)  (86 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (90 110)  (90 110)  LC_7 Logic Functioning bit
 (37 14)  (91 110)  (91 110)  LC_7 Logic Functioning bit
 (38 14)  (92 110)  (92 110)  LC_7 Logic Functioning bit
 (39 14)  (93 110)  (93 110)  LC_7 Logic Functioning bit
 (45 14)  (99 110)  (99 110)  LC_7 Logic Functioning bit
 (48 14)  (102 110)  (102 110)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (54 111)  (54 111)  routing T_1_6.glb_netwk_2 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (21 15)  (75 111)  (75 111)  routing T_1_6.bnl_op_7 <X> T_1_6.lc_trk_g3_7
 (31 15)  (85 111)  (85 111)  routing T_1_6.lc_trk_g0_2 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (90 111)  (90 111)  LC_7 Logic Functioning bit
 (37 15)  (91 111)  (91 111)  LC_7 Logic Functioning bit
 (38 15)  (92 111)  (92 111)  LC_7 Logic Functioning bit
 (39 15)  (93 111)  (93 111)  LC_7 Logic Functioning bit


LogicTile_2_6

 (25 0)  (133 96)  (133 96)  routing T_2_6.sp12_h_r_2 <X> T_2_6.lc_trk_g0_2
 (22 1)  (130 97)  (130 97)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (132 97)  (132 97)  routing T_2_6.sp12_h_r_2 <X> T_2_6.lc_trk_g0_2
 (25 1)  (133 97)  (133 97)  routing T_2_6.sp12_h_r_2 <X> T_2_6.lc_trk_g0_2
 (0 2)  (108 98)  (108 98)  routing T_2_6.glb_netwk_7 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (1 2)  (109 98)  (109 98)  routing T_2_6.glb_netwk_7 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (2 2)  (110 98)  (110 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (130 98)  (130 98)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (134 98)  (134 98)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (31 2)  (139 98)  (139 98)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 98)  (140 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (142 98)  (142 98)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (37 2)  (145 98)  (145 98)  LC_1 Logic Functioning bit
 (39 2)  (147 98)  (147 98)  LC_1 Logic Functioning bit
 (45 2)  (153 98)  (153 98)  LC_1 Logic Functioning bit
 (0 3)  (108 99)  (108 99)  routing T_2_6.glb_netwk_7 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (26 3)  (134 99)  (134 99)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 99)  (137 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (144 99)  (144 99)  LC_1 Logic Functioning bit
 (38 3)  (146 99)  (146 99)  LC_1 Logic Functioning bit
 (47 3)  (155 99)  (155 99)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (109 100)  (109 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (28 4)  (136 100)  (136 100)  routing T_2_6.lc_trk_g2_1 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 100)  (137 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (139 100)  (139 100)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 100)  (140 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (149 100)  (149 100)  LC_2 Logic Functioning bit
 (43 4)  (151 100)  (151 100)  LC_2 Logic Functioning bit
 (45 4)  (153 100)  (153 100)  LC_2 Logic Functioning bit
 (1 5)  (109 101)  (109 101)  routing T_2_6.lc_trk_g0_2 <X> T_2_6.wire_logic_cluster/lc_7/cen
 (31 5)  (139 101)  (139 101)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (41 5)  (149 101)  (149 101)  LC_2 Logic Functioning bit
 (43 5)  (151 101)  (151 101)  LC_2 Logic Functioning bit
 (47 5)  (155 101)  (155 101)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (113 102)  (113 102)  routing T_2_6.sp4_v_t_38 <X> T_2_6.sp4_h_l_38
 (8 6)  (116 102)  (116 102)  routing T_2_6.sp4_h_r_8 <X> T_2_6.sp4_h_l_41
 (10 6)  (118 102)  (118 102)  routing T_2_6.sp4_h_r_8 <X> T_2_6.sp4_h_l_41
 (12 6)  (120 102)  (120 102)  routing T_2_6.sp4_v_t_46 <X> T_2_6.sp4_h_l_40
 (15 6)  (123 102)  (123 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (16 6)  (124 102)  (124 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (17 6)  (125 102)  (125 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (126 102)  (126 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (6 7)  (114 103)  (114 103)  routing T_2_6.sp4_v_t_38 <X> T_2_6.sp4_h_l_38
 (11 7)  (119 103)  (119 103)  routing T_2_6.sp4_v_t_46 <X> T_2_6.sp4_h_l_40
 (13 7)  (121 103)  (121 103)  routing T_2_6.sp4_v_t_46 <X> T_2_6.sp4_h_l_40
 (18 7)  (126 103)  (126 103)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (13 8)  (121 104)  (121 104)  routing T_2_6.sp4_h_l_45 <X> T_2_6.sp4_v_b_8
 (15 8)  (123 104)  (123 104)  routing T_2_6.sp4_h_r_25 <X> T_2_6.lc_trk_g2_1
 (16 8)  (124 104)  (124 104)  routing T_2_6.sp4_h_r_25 <X> T_2_6.lc_trk_g2_1
 (17 8)  (125 104)  (125 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (135 104)  (135 104)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (136 104)  (136 104)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 104)  (137 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (139 104)  (139 104)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 104)  (140 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (149 104)  (149 104)  LC_4 Logic Functioning bit
 (43 8)  (151 104)  (151 104)  LC_4 Logic Functioning bit
 (45 8)  (153 104)  (153 104)  LC_4 Logic Functioning bit
 (12 9)  (120 105)  (120 105)  routing T_2_6.sp4_h_l_45 <X> T_2_6.sp4_v_b_8
 (18 9)  (126 105)  (126 105)  routing T_2_6.sp4_h_r_25 <X> T_2_6.lc_trk_g2_1
 (30 9)  (138 105)  (138 105)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 105)  (139 105)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (41 9)  (149 105)  (149 105)  LC_4 Logic Functioning bit
 (43 9)  (151 105)  (151 105)  LC_4 Logic Functioning bit
 (46 9)  (154 105)  (154 105)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (0 12)  (108 108)  (108 108)  routing T_2_6.glb_netwk_2 <X> T_2_6.glb2local_3
 (1 12)  (109 108)  (109 108)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (22 13)  (130 109)  (130 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (131 109)  (131 109)  routing T_2_6.sp4_h_l_15 <X> T_2_6.lc_trk_g3_2
 (24 13)  (132 109)  (132 109)  routing T_2_6.sp4_h_l_15 <X> T_2_6.lc_trk_g3_2
 (25 13)  (133 109)  (133 109)  routing T_2_6.sp4_h_l_15 <X> T_2_6.lc_trk_g3_2
 (3 15)  (111 111)  (111 111)  routing T_2_6.sp12_h_l_22 <X> T_2_6.sp12_v_t_22


LogicTile_3_6

 (4 3)  (166 99)  (166 99)  routing T_3_6.sp4_v_b_7 <X> T_3_6.sp4_h_l_37
 (5 6)  (167 102)  (167 102)  routing T_3_6.sp4_v_b_3 <X> T_3_6.sp4_h_l_38
 (8 15)  (170 111)  (170 111)  routing T_3_6.sp4_h_l_47 <X> T_3_6.sp4_v_t_47


LogicTile_4_6

 (8 2)  (224 98)  (224 98)  routing T_4_6.sp4_v_t_36 <X> T_4_6.sp4_h_l_36
 (9 2)  (225 98)  (225 98)  routing T_4_6.sp4_v_t_36 <X> T_4_6.sp4_h_l_36
 (12 2)  (228 98)  (228 98)  routing T_4_6.sp4_v_t_45 <X> T_4_6.sp4_h_l_39
 (11 3)  (227 99)  (227 99)  routing T_4_6.sp4_v_t_45 <X> T_4_6.sp4_h_l_39
 (13 3)  (229 99)  (229 99)  routing T_4_6.sp4_v_t_45 <X> T_4_6.sp4_h_l_39
 (17 3)  (233 99)  (233 99)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (216 102)  (216 102)  routing T_4_6.glb_netwk_6 <X> T_4_6.glb2local_0
 (1 6)  (217 102)  (217 102)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (9 6)  (225 102)  (225 102)  routing T_4_6.sp4_v_b_4 <X> T_4_6.sp4_h_l_41
 (21 6)  (237 102)  (237 102)  routing T_4_6.sp4_h_l_10 <X> T_4_6.lc_trk_g1_7
 (22 6)  (238 102)  (238 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (239 102)  (239 102)  routing T_4_6.sp4_h_l_10 <X> T_4_6.lc_trk_g1_7
 (24 6)  (240 102)  (240 102)  routing T_4_6.sp4_h_l_10 <X> T_4_6.lc_trk_g1_7
 (1 7)  (217 103)  (217 103)  routing T_4_6.glb_netwk_6 <X> T_4_6.glb2local_0
 (21 7)  (237 103)  (237 103)  routing T_4_6.sp4_h_l_10 <X> T_4_6.lc_trk_g1_7
 (14 14)  (230 110)  (230 110)  routing T_4_6.sp4_h_r_44 <X> T_4_6.lc_trk_g3_4
 (26 14)  (242 110)  (242 110)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (243 110)  (243 110)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 110)  (245 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 110)  (246 110)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 110)  (247 110)  routing T_4_6.lc_trk_g0_4 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 110)  (248 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (252 110)  (252 110)  LC_7 Logic Functioning bit
 (37 14)  (253 110)  (253 110)  LC_7 Logic Functioning bit
 (38 14)  (254 110)  (254 110)  LC_7 Logic Functioning bit
 (39 14)  (255 110)  (255 110)  LC_7 Logic Functioning bit
 (41 14)  (257 110)  (257 110)  LC_7 Logic Functioning bit
 (43 14)  (259 110)  (259 110)  LC_7 Logic Functioning bit
 (47 14)  (263 110)  (263 110)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (230 111)  (230 111)  routing T_4_6.sp4_h_r_44 <X> T_4_6.lc_trk_g3_4
 (15 15)  (231 111)  (231 111)  routing T_4_6.sp4_h_r_44 <X> T_4_6.lc_trk_g3_4
 (16 15)  (232 111)  (232 111)  routing T_4_6.sp4_h_r_44 <X> T_4_6.lc_trk_g3_4
 (17 15)  (233 111)  (233 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (27 15)  (243 111)  (243 111)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 111)  (244 111)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 111)  (245 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 111)  (246 111)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (36 15)  (252 111)  (252 111)  LC_7 Logic Functioning bit
 (37 15)  (253 111)  (253 111)  LC_7 Logic Functioning bit
 (38 15)  (254 111)  (254 111)  LC_7 Logic Functioning bit
 (39 15)  (255 111)  (255 111)  LC_7 Logic Functioning bit
 (51 15)  (267 111)  (267 111)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (268 111)  (268 111)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_5_6

 (0 2)  (270 98)  (270 98)  routing T_5_6.glb_netwk_7 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (1 2)  (271 98)  (271 98)  routing T_5_6.glb_netwk_7 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (2 2)  (272 98)  (272 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 99)  (270 99)  routing T_5_6.glb_netwk_7 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (15 6)  (285 102)  (285 102)  routing T_5_6.sp4_h_r_21 <X> T_5_6.lc_trk_g1_5
 (16 6)  (286 102)  (286 102)  routing T_5_6.sp4_h_r_21 <X> T_5_6.lc_trk_g1_5
 (17 6)  (287 102)  (287 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (288 102)  (288 102)  routing T_5_6.sp4_h_r_21 <X> T_5_6.lc_trk_g1_5
 (3 7)  (273 103)  (273 103)  routing T_5_6.sp12_h_l_23 <X> T_5_6.sp12_v_t_23
 (18 7)  (288 103)  (288 103)  routing T_5_6.sp4_h_r_21 <X> T_5_6.lc_trk_g1_5
 (21 10)  (291 106)  (291 106)  routing T_5_6.wire_logic_cluster/lc_7/out <X> T_5_6.lc_trk_g2_7
 (22 10)  (292 106)  (292 106)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (11 11)  (281 107)  (281 107)  routing T_5_6.sp4_h_r_8 <X> T_5_6.sp4_h_l_45
 (5 12)  (275 108)  (275 108)  routing T_5_6.sp4_v_t_44 <X> T_5_6.sp4_h_r_9
 (0 14)  (270 110)  (270 110)  routing T_5_6.glb_netwk_6 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (271 110)  (271 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (275 110)  (275 110)  routing T_5_6.sp4_v_t_38 <X> T_5_6.sp4_h_l_44
 (15 14)  (285 110)  (285 110)  routing T_5_6.sp4_v_t_32 <X> T_5_6.lc_trk_g3_5
 (16 14)  (286 110)  (286 110)  routing T_5_6.sp4_v_t_32 <X> T_5_6.lc_trk_g3_5
 (17 14)  (287 110)  (287 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (296 110)  (296 110)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (297 110)  (297 110)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 110)  (298 110)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 110)  (299 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 110)  (300 110)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (301 110)  (301 110)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 110)  (302 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (304 110)  (304 110)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (45 14)  (315 110)  (315 110)  LC_7 Logic Functioning bit
 (52 14)  (322 110)  (322 110)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (270 111)  (270 111)  routing T_5_6.glb_netwk_6 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (4 15)  (274 111)  (274 111)  routing T_5_6.sp4_v_t_38 <X> T_5_6.sp4_h_l_44
 (6 15)  (276 111)  (276 111)  routing T_5_6.sp4_v_t_38 <X> T_5_6.sp4_h_l_44
 (26 15)  (296 111)  (296 111)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 111)  (298 111)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 111)  (299 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (41 15)  (311 111)  (311 111)  LC_7 Logic Functioning bit
 (43 15)  (313 111)  (313 111)  LC_7 Logic Functioning bit
 (46 15)  (316 111)  (316 111)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_6_6

 (10 13)  (334 109)  (334 109)  routing T_6_6.sp4_h_r_5 <X> T_6_6.sp4_v_b_10
 (11 14)  (335 110)  (335 110)  routing T_6_6.sp4_h_r_5 <X> T_6_6.sp4_v_t_46
 (13 14)  (337 110)  (337 110)  routing T_6_6.sp4_h_r_5 <X> T_6_6.sp4_v_t_46
 (12 15)  (336 111)  (336 111)  routing T_6_6.sp4_h_r_5 <X> T_6_6.sp4_v_t_46


LogicTile_7_6

 (8 0)  (374 96)  (374 96)  routing T_7_6.sp4_h_l_40 <X> T_7_6.sp4_h_r_1
 (10 0)  (376 96)  (376 96)  routing T_7_6.sp4_h_l_40 <X> T_7_6.sp4_h_r_1
 (22 0)  (388 96)  (388 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (389 96)  (389 96)  routing T_7_6.sp4_h_r_3 <X> T_7_6.lc_trk_g0_3
 (24 0)  (390 96)  (390 96)  routing T_7_6.sp4_h_r_3 <X> T_7_6.lc_trk_g0_3
 (21 1)  (387 97)  (387 97)  routing T_7_6.sp4_h_r_3 <X> T_7_6.lc_trk_g0_3
 (0 2)  (366 98)  (366 98)  routing T_7_6.glb_netwk_7 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (1 2)  (367 98)  (367 98)  routing T_7_6.glb_netwk_7 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (2 2)  (368 98)  (368 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 98)  (380 98)  routing T_7_6.wire_logic_cluster/lc_4/out <X> T_7_6.lc_trk_g0_4
 (0 3)  (366 99)  (366 99)  routing T_7_6.glb_netwk_7 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (17 3)  (383 99)  (383 99)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (4 5)  (370 101)  (370 101)  routing T_7_6.sp4_v_t_47 <X> T_7_6.sp4_h_r_3
 (11 7)  (377 103)  (377 103)  routing T_7_6.sp4_h_r_5 <X> T_7_6.sp4_h_l_40
 (15 8)  (381 104)  (381 104)  routing T_7_6.sp4_h_r_33 <X> T_7_6.lc_trk_g2_1
 (16 8)  (382 104)  (382 104)  routing T_7_6.sp4_h_r_33 <X> T_7_6.lc_trk_g2_1
 (17 8)  (383 104)  (383 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (384 104)  (384 104)  routing T_7_6.sp4_h_r_33 <X> T_7_6.lc_trk_g2_1
 (28 8)  (394 104)  (394 104)  routing T_7_6.lc_trk_g2_1 <X> T_7_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 104)  (395 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (398 104)  (398 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (401 104)  (401 104)  routing T_7_6.lc_trk_g0_4 <X> T_7_6.input_2_4
 (36 8)  (402 104)  (402 104)  LC_4 Logic Functioning bit
 (37 8)  (403 104)  (403 104)  LC_4 Logic Functioning bit
 (38 8)  (404 104)  (404 104)  LC_4 Logic Functioning bit
 (41 8)  (407 104)  (407 104)  LC_4 Logic Functioning bit
 (43 8)  (409 104)  (409 104)  LC_4 Logic Functioning bit
 (45 8)  (411 104)  (411 104)  LC_4 Logic Functioning bit
 (46 8)  (412 104)  (412 104)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (393 105)  (393 105)  routing T_7_6.lc_trk_g3_1 <X> T_7_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 105)  (394 105)  routing T_7_6.lc_trk_g3_1 <X> T_7_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 105)  (395 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (397 105)  (397 105)  routing T_7_6.lc_trk_g0_3 <X> T_7_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (398 105)  (398 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (402 105)  (402 105)  LC_4 Logic Functioning bit
 (37 9)  (403 105)  (403 105)  LC_4 Logic Functioning bit
 (39 9)  (405 105)  (405 105)  LC_4 Logic Functioning bit
 (41 9)  (407 105)  (407 105)  LC_4 Logic Functioning bit
 (43 9)  (409 105)  (409 105)  LC_4 Logic Functioning bit
 (13 10)  (379 106)  (379 106)  routing T_7_6.sp4_h_r_8 <X> T_7_6.sp4_v_t_45
 (12 11)  (378 107)  (378 107)  routing T_7_6.sp4_h_r_8 <X> T_7_6.sp4_v_t_45
 (10 12)  (376 108)  (376 108)  routing T_7_6.sp4_v_t_40 <X> T_7_6.sp4_h_r_10
 (15 12)  (381 108)  (381 108)  routing T_7_6.rgt_op_1 <X> T_7_6.lc_trk_g3_1
 (17 12)  (383 108)  (383 108)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (384 108)  (384 108)  routing T_7_6.rgt_op_1 <X> T_7_6.lc_trk_g3_1
 (0 14)  (366 110)  (366 110)  routing T_7_6.glb_netwk_6 <X> T_7_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (367 110)  (367 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (374 110)  (374 110)  routing T_7_6.sp4_v_t_47 <X> T_7_6.sp4_h_l_47
 (9 14)  (375 110)  (375 110)  routing T_7_6.sp4_v_t_47 <X> T_7_6.sp4_h_l_47
 (0 15)  (366 111)  (366 111)  routing T_7_6.glb_netwk_6 <X> T_7_6.wire_logic_cluster/lc_7/s_r


LogicTile_8_6

 (27 0)  (447 96)  (447 96)  routing T_8_6.lc_trk_g1_4 <X> T_8_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 96)  (449 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 96)  (450 96)  routing T_8_6.lc_trk_g1_4 <X> T_8_6.wire_logic_cluster/lc_0/in_1
 (31 0)  (451 96)  (451 96)  routing T_8_6.lc_trk_g0_7 <X> T_8_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 96)  (452 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (456 96)  (456 96)  LC_0 Logic Functioning bit
 (37 0)  (457 96)  (457 96)  LC_0 Logic Functioning bit
 (38 0)  (458 96)  (458 96)  LC_0 Logic Functioning bit
 (39 0)  (459 96)  (459 96)  LC_0 Logic Functioning bit
 (41 0)  (461 96)  (461 96)  LC_0 Logic Functioning bit
 (43 0)  (463 96)  (463 96)  LC_0 Logic Functioning bit
 (46 0)  (466 96)  (466 96)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (473 96)  (473 96)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (31 1)  (451 97)  (451 97)  routing T_8_6.lc_trk_g0_7 <X> T_8_6.wire_logic_cluster/lc_0/in_3
 (36 1)  (456 97)  (456 97)  LC_0 Logic Functioning bit
 (37 1)  (457 97)  (457 97)  LC_0 Logic Functioning bit
 (38 1)  (458 97)  (458 97)  LC_0 Logic Functioning bit
 (39 1)  (459 97)  (459 97)  LC_0 Logic Functioning bit
 (41 1)  (461 97)  (461 97)  LC_0 Logic Functioning bit
 (43 1)  (463 97)  (463 97)  LC_0 Logic Functioning bit
 (22 2)  (442 98)  (442 98)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (28 2)  (448 98)  (448 98)  routing T_8_6.lc_trk_g2_0 <X> T_8_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 98)  (449 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 98)  (451 98)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 98)  (452 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 98)  (453 98)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 98)  (456 98)  LC_1 Logic Functioning bit
 (38 2)  (458 98)  (458 98)  LC_1 Logic Functioning bit
 (36 3)  (456 99)  (456 99)  LC_1 Logic Functioning bit
 (38 3)  (458 99)  (458 99)  LC_1 Logic Functioning bit
 (14 6)  (434 102)  (434 102)  routing T_8_6.lft_op_4 <X> T_8_6.lc_trk_g1_4
 (5 7)  (425 103)  (425 103)  routing T_8_6.sp4_h_l_38 <X> T_8_6.sp4_v_t_38
 (15 7)  (435 103)  (435 103)  routing T_8_6.lft_op_4 <X> T_8_6.lc_trk_g1_4
 (17 7)  (437 103)  (437 103)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (12 8)  (432 104)  (432 104)  routing T_8_6.sp4_v_t_45 <X> T_8_6.sp4_h_r_8
 (14 8)  (434 104)  (434 104)  routing T_8_6.rgt_op_0 <X> T_8_6.lc_trk_g2_0
 (15 9)  (435 105)  (435 105)  routing T_8_6.rgt_op_0 <X> T_8_6.lc_trk_g2_0
 (17 9)  (437 105)  (437 105)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (12 10)  (432 106)  (432 106)  routing T_8_6.sp4_v_t_45 <X> T_8_6.sp4_h_l_45
 (11 11)  (431 107)  (431 107)  routing T_8_6.sp4_v_t_45 <X> T_8_6.sp4_h_l_45
 (14 11)  (434 107)  (434 107)  routing T_8_6.tnl_op_4 <X> T_8_6.lc_trk_g2_4
 (15 11)  (435 107)  (435 107)  routing T_8_6.tnl_op_4 <X> T_8_6.lc_trk_g2_4
 (17 11)  (437 107)  (437 107)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (0 12)  (420 108)  (420 108)  routing T_8_6.glb_netwk_6 <X> T_8_6.glb2local_3
 (1 12)  (421 108)  (421 108)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (1 13)  (421 109)  (421 109)  routing T_8_6.glb_netwk_6 <X> T_8_6.glb2local_3


LogicTile_9_6

 (14 0)  (488 96)  (488 96)  routing T_9_6.wire_logic_cluster/lc_0/out <X> T_9_6.lc_trk_g0_0
 (27 0)  (501 96)  (501 96)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 96)  (502 96)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 96)  (503 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (505 96)  (505 96)  routing T_9_6.lc_trk_g0_7 <X> T_9_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 96)  (506 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (515 96)  (515 96)  LC_0 Logic Functioning bit
 (42 0)  (516 96)  (516 96)  LC_0 Logic Functioning bit
 (45 0)  (519 96)  (519 96)  LC_0 Logic Functioning bit
 (17 1)  (491 97)  (491 97)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (500 97)  (500 97)  routing T_9_6.lc_trk_g3_3 <X> T_9_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (501 97)  (501 97)  routing T_9_6.lc_trk_g3_3 <X> T_9_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (502 97)  (502 97)  routing T_9_6.lc_trk_g3_3 <X> T_9_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 97)  (503 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (504 97)  (504 97)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (505 97)  (505 97)  routing T_9_6.lc_trk_g0_7 <X> T_9_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (506 97)  (506 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (516 97)  (516 97)  LC_0 Logic Functioning bit
 (43 1)  (517 97)  (517 97)  LC_0 Logic Functioning bit
 (47 1)  (521 97)  (521 97)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (474 98)  (474 98)  routing T_9_6.glb_netwk_7 <X> T_9_6.wire_logic_cluster/lc_7/clk
 (1 2)  (475 98)  (475 98)  routing T_9_6.glb_netwk_7 <X> T_9_6.wire_logic_cluster/lc_7/clk
 (2 2)  (476 98)  (476 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (496 98)  (496 98)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (474 99)  (474 99)  routing T_9_6.glb_netwk_7 <X> T_9_6.wire_logic_cluster/lc_7/clk
 (5 4)  (479 100)  (479 100)  routing T_9_6.sp4_h_l_37 <X> T_9_6.sp4_h_r_3
 (4 5)  (478 101)  (478 101)  routing T_9_6.sp4_h_l_37 <X> T_9_6.sp4_h_r_3
 (11 6)  (485 102)  (485 102)  routing T_9_6.sp4_h_l_37 <X> T_9_6.sp4_v_t_40
 (12 10)  (486 106)  (486 106)  routing T_9_6.sp4_v_t_45 <X> T_9_6.sp4_h_l_45
 (11 11)  (485 107)  (485 107)  routing T_9_6.sp4_v_t_45 <X> T_9_6.sp4_h_l_45
 (0 12)  (474 108)  (474 108)  routing T_9_6.glb_netwk_6 <X> T_9_6.glb2local_3
 (1 12)  (475 108)  (475 108)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (22 12)  (496 108)  (496 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (497 108)  (497 108)  routing T_9_6.sp4_h_r_27 <X> T_9_6.lc_trk_g3_3
 (24 12)  (498 108)  (498 108)  routing T_9_6.sp4_h_r_27 <X> T_9_6.lc_trk_g3_3
 (25 12)  (499 108)  (499 108)  routing T_9_6.sp4_h_r_34 <X> T_9_6.lc_trk_g3_2
 (1 13)  (475 109)  (475 109)  routing T_9_6.glb_netwk_6 <X> T_9_6.glb2local_3
 (21 13)  (495 109)  (495 109)  routing T_9_6.sp4_h_r_27 <X> T_9_6.lc_trk_g3_3
 (22 13)  (496 109)  (496 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (497 109)  (497 109)  routing T_9_6.sp4_h_r_34 <X> T_9_6.lc_trk_g3_2
 (24 13)  (498 109)  (498 109)  routing T_9_6.sp4_h_r_34 <X> T_9_6.lc_trk_g3_2
 (11 14)  (485 110)  (485 110)  routing T_9_6.sp4_h_r_5 <X> T_9_6.sp4_v_t_46
 (13 14)  (487 110)  (487 110)  routing T_9_6.sp4_h_r_5 <X> T_9_6.sp4_v_t_46
 (12 15)  (486 111)  (486 111)  routing T_9_6.sp4_h_r_5 <X> T_9_6.sp4_v_t_46


LogicTile_10_6

 (32 0)  (560 96)  (560 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 96)  (561 96)  routing T_10_6.lc_trk_g3_0 <X> T_10_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (562 96)  (562 96)  routing T_10_6.lc_trk_g3_0 <X> T_10_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 96)  (564 96)  LC_0 Logic Functioning bit
 (37 0)  (565 96)  (565 96)  LC_0 Logic Functioning bit
 (38 0)  (566 96)  (566 96)  LC_0 Logic Functioning bit
 (39 0)  (567 96)  (567 96)  LC_0 Logic Functioning bit
 (45 0)  (573 96)  (573 96)  LC_0 Logic Functioning bit
 (46 0)  (574 96)  (574 96)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (575 96)  (575 96)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (550 97)  (550 97)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (552 97)  (552 97)  routing T_10_6.bot_op_2 <X> T_10_6.lc_trk_g0_2
 (36 1)  (564 97)  (564 97)  LC_0 Logic Functioning bit
 (37 1)  (565 97)  (565 97)  LC_0 Logic Functioning bit
 (38 1)  (566 97)  (566 97)  LC_0 Logic Functioning bit
 (39 1)  (567 97)  (567 97)  LC_0 Logic Functioning bit
 (53 1)  (581 97)  (581 97)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (528 98)  (528 98)  routing T_10_6.glb_netwk_7 <X> T_10_6.wire_logic_cluster/lc_7/clk
 (1 2)  (529 98)  (529 98)  routing T_10_6.glb_netwk_7 <X> T_10_6.wire_logic_cluster/lc_7/clk
 (2 2)  (530 98)  (530 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 99)  (528 99)  routing T_10_6.glb_netwk_7 <X> T_10_6.wire_logic_cluster/lc_7/clk
 (1 4)  (529 100)  (529 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (529 101)  (529 101)  routing T_10_6.lc_trk_g0_2 <X> T_10_6.wire_logic_cluster/lc_7/cen
 (13 6)  (541 102)  (541 102)  routing T_10_6.sp4_h_r_5 <X> T_10_6.sp4_v_t_40
 (9 7)  (537 103)  (537 103)  routing T_10_6.sp4_v_b_8 <X> T_10_6.sp4_v_t_41
 (10 7)  (538 103)  (538 103)  routing T_10_6.sp4_v_b_8 <X> T_10_6.sp4_v_t_41
 (11 7)  (539 103)  (539 103)  routing T_10_6.sp4_h_r_5 <X> T_10_6.sp4_h_l_40
 (12 7)  (540 103)  (540 103)  routing T_10_6.sp4_h_r_5 <X> T_10_6.sp4_v_t_40
 (14 12)  (542 108)  (542 108)  routing T_10_6.sp4_h_l_21 <X> T_10_6.lc_trk_g3_0
 (15 13)  (543 109)  (543 109)  routing T_10_6.sp4_h_l_21 <X> T_10_6.lc_trk_g3_0
 (16 13)  (544 109)  (544 109)  routing T_10_6.sp4_h_l_21 <X> T_10_6.lc_trk_g3_0
 (17 13)  (545 109)  (545 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (528 110)  (528 110)  routing T_10_6.glb_netwk_6 <X> T_10_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (529 110)  (529 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (528 111)  (528 111)  routing T_10_6.glb_netwk_6 <X> T_10_6.wire_logic_cluster/lc_7/s_r


LogicTile_11_6

 (14 0)  (596 96)  (596 96)  routing T_11_6.sp12_h_r_0 <X> T_11_6.lc_trk_g0_0
 (15 0)  (597 96)  (597 96)  routing T_11_6.top_op_1 <X> T_11_6.lc_trk_g0_1
 (17 0)  (599 96)  (599 96)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (14 1)  (596 97)  (596 97)  routing T_11_6.sp12_h_r_0 <X> T_11_6.lc_trk_g0_0
 (15 1)  (597 97)  (597 97)  routing T_11_6.sp12_h_r_0 <X> T_11_6.lc_trk_g0_0
 (17 1)  (599 97)  (599 97)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (18 1)  (600 97)  (600 97)  routing T_11_6.top_op_1 <X> T_11_6.lc_trk_g0_1
 (0 2)  (582 98)  (582 98)  routing T_11_6.glb_netwk_7 <X> T_11_6.wire_logic_cluster/lc_7/clk
 (1 2)  (583 98)  (583 98)  routing T_11_6.glb_netwk_7 <X> T_11_6.wire_logic_cluster/lc_7/clk
 (2 2)  (584 98)  (584 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (582 99)  (582 99)  routing T_11_6.glb_netwk_7 <X> T_11_6.wire_logic_cluster/lc_7/clk
 (3 6)  (585 102)  (585 102)  routing T_11_6.sp12_h_r_0 <X> T_11_6.sp12_v_t_23
 (29 6)  (611 102)  (611 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (614 102)  (614 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (615 102)  (615 102)  routing T_11_6.lc_trk_g3_1 <X> T_11_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (616 102)  (616 102)  routing T_11_6.lc_trk_g3_1 <X> T_11_6.wire_logic_cluster/lc_3/in_3
 (35 6)  (617 102)  (617 102)  routing T_11_6.lc_trk_g1_4 <X> T_11_6.input_2_3
 (45 6)  (627 102)  (627 102)  LC_3 Logic Functioning bit
 (3 7)  (585 103)  (585 103)  routing T_11_6.sp12_h_r_0 <X> T_11_6.sp12_v_t_23
 (14 7)  (596 103)  (596 103)  routing T_11_6.top_op_4 <X> T_11_6.lc_trk_g1_4
 (15 7)  (597 103)  (597 103)  routing T_11_6.top_op_4 <X> T_11_6.lc_trk_g1_4
 (17 7)  (599 103)  (599 103)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (29 7)  (611 103)  (611 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (614 103)  (614 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (616 103)  (616 103)  routing T_11_6.lc_trk_g1_4 <X> T_11_6.input_2_3
 (37 7)  (619 103)  (619 103)  LC_3 Logic Functioning bit
 (39 7)  (621 103)  (621 103)  LC_3 Logic Functioning bit
 (42 7)  (624 103)  (624 103)  LC_3 Logic Functioning bit
 (51 7)  (633 103)  (633 103)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (635 103)  (635 103)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (6 10)  (588 106)  (588 106)  routing T_11_6.sp4_h_l_36 <X> T_11_6.sp4_v_t_43
 (15 12)  (597 108)  (597 108)  routing T_11_6.sp4_v_t_28 <X> T_11_6.lc_trk_g3_1
 (16 12)  (598 108)  (598 108)  routing T_11_6.sp4_v_t_28 <X> T_11_6.lc_trk_g3_1
 (17 12)  (599 108)  (599 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1


LogicTile_13_6

 (11 2)  (705 98)  (705 98)  routing T_13_6.sp4_h_r_8 <X> T_13_6.sp4_v_t_39
 (13 2)  (707 98)  (707 98)  routing T_13_6.sp4_h_r_8 <X> T_13_6.sp4_v_t_39
 (12 3)  (706 99)  (706 99)  routing T_13_6.sp4_h_r_8 <X> T_13_6.sp4_v_t_39
 (5 8)  (699 104)  (699 104)  routing T_13_6.sp4_h_l_38 <X> T_13_6.sp4_h_r_6
 (4 9)  (698 105)  (698 105)  routing T_13_6.sp4_h_l_38 <X> T_13_6.sp4_h_r_6
 (10 15)  (704 111)  (704 111)  routing T_13_6.sp4_h_l_40 <X> T_13_6.sp4_v_t_47


LogicTile_14_6

 (0 2)  (748 98)  (748 98)  routing T_14_6.glb_netwk_7 <X> T_14_6.wire_logic_cluster/lc_7/clk
 (1 2)  (749 98)  (749 98)  routing T_14_6.glb_netwk_7 <X> T_14_6.wire_logic_cluster/lc_7/clk
 (2 2)  (750 98)  (750 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (776 98)  (776 98)  routing T_14_6.lc_trk_g2_4 <X> T_14_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 98)  (777 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 98)  (778 98)  routing T_14_6.lc_trk_g2_4 <X> T_14_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 98)  (780 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 98)  (781 98)  routing T_14_6.lc_trk_g2_2 <X> T_14_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (783 98)  (783 98)  routing T_14_6.lc_trk_g2_7 <X> T_14_6.input_2_1
 (36 2)  (784 98)  (784 98)  LC_1 Logic Functioning bit
 (0 3)  (748 99)  (748 99)  routing T_14_6.glb_netwk_7 <X> T_14_6.wire_logic_cluster/lc_7/clk
 (26 3)  (774 99)  (774 99)  routing T_14_6.lc_trk_g3_2 <X> T_14_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (775 99)  (775 99)  routing T_14_6.lc_trk_g3_2 <X> T_14_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (776 99)  (776 99)  routing T_14_6.lc_trk_g3_2 <X> T_14_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 99)  (777 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (779 99)  (779 99)  routing T_14_6.lc_trk_g2_2 <X> T_14_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (780 99)  (780 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (781 99)  (781 99)  routing T_14_6.lc_trk_g2_7 <X> T_14_6.input_2_1
 (35 3)  (783 99)  (783 99)  routing T_14_6.lc_trk_g2_7 <X> T_14_6.input_2_1
 (21 4)  (769 100)  (769 100)  routing T_14_6.wire_logic_cluster/lc_3/out <X> T_14_6.lc_trk_g1_3
 (22 4)  (770 100)  (770 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (774 100)  (774 100)  routing T_14_6.lc_trk_g1_5 <X> T_14_6.wire_logic_cluster/lc_2/in_0
 (27 4)  (775 100)  (775 100)  routing T_14_6.lc_trk_g1_2 <X> T_14_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 100)  (777 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (779 100)  (779 100)  routing T_14_6.lc_trk_g3_4 <X> T_14_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 100)  (780 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 100)  (781 100)  routing T_14_6.lc_trk_g3_4 <X> T_14_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (782 100)  (782 100)  routing T_14_6.lc_trk_g3_4 <X> T_14_6.wire_logic_cluster/lc_2/in_3
 (42 4)  (790 100)  (790 100)  LC_2 Logic Functioning bit
 (22 5)  (770 101)  (770 101)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (772 101)  (772 101)  routing T_14_6.top_op_2 <X> T_14_6.lc_trk_g1_2
 (25 5)  (773 101)  (773 101)  routing T_14_6.top_op_2 <X> T_14_6.lc_trk_g1_2
 (27 5)  (775 101)  (775 101)  routing T_14_6.lc_trk_g1_5 <X> T_14_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 101)  (777 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 101)  (778 101)  routing T_14_6.lc_trk_g1_2 <X> T_14_6.wire_logic_cluster/lc_2/in_1
 (32 5)  (780 101)  (780 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (781 101)  (781 101)  routing T_14_6.lc_trk_g3_3 <X> T_14_6.input_2_2
 (34 5)  (782 101)  (782 101)  routing T_14_6.lc_trk_g3_3 <X> T_14_6.input_2_2
 (35 5)  (783 101)  (783 101)  routing T_14_6.lc_trk_g3_3 <X> T_14_6.input_2_2
 (13 6)  (761 102)  (761 102)  routing T_14_6.sp4_h_r_5 <X> T_14_6.sp4_v_t_40
 (15 6)  (763 102)  (763 102)  routing T_14_6.top_op_5 <X> T_14_6.lc_trk_g1_5
 (17 6)  (765 102)  (765 102)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (774 102)  (774 102)  routing T_14_6.lc_trk_g2_5 <X> T_14_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (775 102)  (775 102)  routing T_14_6.lc_trk_g3_1 <X> T_14_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (776 102)  (776 102)  routing T_14_6.lc_trk_g3_1 <X> T_14_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 102)  (777 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (779 102)  (779 102)  routing T_14_6.lc_trk_g2_6 <X> T_14_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 102)  (780 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 102)  (781 102)  routing T_14_6.lc_trk_g2_6 <X> T_14_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (784 102)  (784 102)  LC_3 Logic Functioning bit
 (38 6)  (786 102)  (786 102)  LC_3 Logic Functioning bit
 (41 6)  (789 102)  (789 102)  LC_3 Logic Functioning bit
 (43 6)  (791 102)  (791 102)  LC_3 Logic Functioning bit
 (45 6)  (793 102)  (793 102)  LC_3 Logic Functioning bit
 (50 6)  (798 102)  (798 102)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (759 103)  (759 103)  routing T_14_6.sp4_h_r_5 <X> T_14_6.sp4_h_l_40
 (12 7)  (760 103)  (760 103)  routing T_14_6.sp4_h_r_5 <X> T_14_6.sp4_v_t_40
 (18 7)  (766 103)  (766 103)  routing T_14_6.top_op_5 <X> T_14_6.lc_trk_g1_5
 (28 7)  (776 103)  (776 103)  routing T_14_6.lc_trk_g2_5 <X> T_14_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 103)  (777 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (779 103)  (779 103)  routing T_14_6.lc_trk_g2_6 <X> T_14_6.wire_logic_cluster/lc_3/in_3
 (36 7)  (784 103)  (784 103)  LC_3 Logic Functioning bit
 (37 7)  (785 103)  (785 103)  LC_3 Logic Functioning bit
 (39 7)  (787 103)  (787 103)  LC_3 Logic Functioning bit
 (40 7)  (788 103)  (788 103)  LC_3 Logic Functioning bit
 (42 7)  (790 103)  (790 103)  LC_3 Logic Functioning bit
 (22 9)  (770 105)  (770 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (771 105)  (771 105)  routing T_14_6.sp4_v_b_42 <X> T_14_6.lc_trk_g2_2
 (24 9)  (772 105)  (772 105)  routing T_14_6.sp4_v_b_42 <X> T_14_6.lc_trk_g2_2
 (17 10)  (765 106)  (765 106)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (766 106)  (766 106)  routing T_14_6.wire_logic_cluster/lc_5/out <X> T_14_6.lc_trk_g2_5
 (22 10)  (770 106)  (770 106)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (771 106)  (771 106)  routing T_14_6.sp12_v_b_23 <X> T_14_6.lc_trk_g2_7
 (27 10)  (775 106)  (775 106)  routing T_14_6.lc_trk_g3_5 <X> T_14_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (776 106)  (776 106)  routing T_14_6.lc_trk_g3_5 <X> T_14_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 106)  (777 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 106)  (778 106)  routing T_14_6.lc_trk_g3_5 <X> T_14_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 106)  (780 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (782 106)  (782 106)  routing T_14_6.lc_trk_g1_3 <X> T_14_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (784 106)  (784 106)  LC_5 Logic Functioning bit
 (39 10)  (787 106)  (787 106)  LC_5 Logic Functioning bit
 (41 10)  (789 106)  (789 106)  LC_5 Logic Functioning bit
 (42 10)  (790 106)  (790 106)  LC_5 Logic Functioning bit
 (15 11)  (763 107)  (763 107)  routing T_14_6.sp4_v_t_33 <X> T_14_6.lc_trk_g2_4
 (16 11)  (764 107)  (764 107)  routing T_14_6.sp4_v_t_33 <X> T_14_6.lc_trk_g2_4
 (17 11)  (765 107)  (765 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (769 107)  (769 107)  routing T_14_6.sp12_v_b_23 <X> T_14_6.lc_trk_g2_7
 (22 11)  (770 107)  (770 107)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (772 107)  (772 107)  routing T_14_6.tnr_op_6 <X> T_14_6.lc_trk_g2_6
 (31 11)  (779 107)  (779 107)  routing T_14_6.lc_trk_g1_3 <X> T_14_6.wire_logic_cluster/lc_5/in_3
 (36 11)  (784 107)  (784 107)  LC_5 Logic Functioning bit
 (39 11)  (787 107)  (787 107)  LC_5 Logic Functioning bit
 (41 11)  (789 107)  (789 107)  LC_5 Logic Functioning bit
 (42 11)  (790 107)  (790 107)  LC_5 Logic Functioning bit
 (17 12)  (765 108)  (765 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (766 108)  (766 108)  routing T_14_6.wire_logic_cluster/lc_1/out <X> T_14_6.lc_trk_g3_1
 (22 12)  (770 108)  (770 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (771 108)  (771 108)  routing T_14_6.sp4_v_t_30 <X> T_14_6.lc_trk_g3_3
 (24 12)  (772 108)  (772 108)  routing T_14_6.sp4_v_t_30 <X> T_14_6.lc_trk_g3_3
 (25 12)  (773 108)  (773 108)  routing T_14_6.sp4_v_t_23 <X> T_14_6.lc_trk_g3_2
 (22 13)  (770 109)  (770 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (771 109)  (771 109)  routing T_14_6.sp4_v_t_23 <X> T_14_6.lc_trk_g3_2
 (25 13)  (773 109)  (773 109)  routing T_14_6.sp4_v_t_23 <X> T_14_6.lc_trk_g3_2
 (14 14)  (762 110)  (762 110)  routing T_14_6.rgt_op_4 <X> T_14_6.lc_trk_g3_4
 (15 14)  (763 110)  (763 110)  routing T_14_6.rgt_op_5 <X> T_14_6.lc_trk_g3_5
 (17 14)  (765 110)  (765 110)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (766 110)  (766 110)  routing T_14_6.rgt_op_5 <X> T_14_6.lc_trk_g3_5
 (15 15)  (763 111)  (763 111)  routing T_14_6.rgt_op_4 <X> T_14_6.lc_trk_g3_4
 (17 15)  (765 111)  (765 111)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_15_6

 (15 0)  (817 96)  (817 96)  routing T_15_6.lft_op_1 <X> T_15_6.lc_trk_g0_1
 (17 0)  (819 96)  (819 96)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (820 96)  (820 96)  routing T_15_6.lft_op_1 <X> T_15_6.lc_trk_g0_1
 (25 0)  (827 96)  (827 96)  routing T_15_6.lft_op_2 <X> T_15_6.lc_trk_g0_2
 (29 0)  (831 96)  (831 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (833 96)  (833 96)  routing T_15_6.lc_trk_g1_6 <X> T_15_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 96)  (834 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (836 96)  (836 96)  routing T_15_6.lc_trk_g1_6 <X> T_15_6.wire_logic_cluster/lc_0/in_3
 (37 0)  (839 96)  (839 96)  LC_0 Logic Functioning bit
 (39 0)  (841 96)  (841 96)  LC_0 Logic Functioning bit
 (40 0)  (842 96)  (842 96)  LC_0 Logic Functioning bit
 (41 0)  (843 96)  (843 96)  LC_0 Logic Functioning bit
 (42 0)  (844 96)  (844 96)  LC_0 Logic Functioning bit
 (43 0)  (845 96)  (845 96)  LC_0 Logic Functioning bit
 (45 0)  (847 96)  (847 96)  LC_0 Logic Functioning bit
 (46 0)  (848 96)  (848 96)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (849 96)  (849 96)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (824 97)  (824 97)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (826 97)  (826 97)  routing T_15_6.lft_op_2 <X> T_15_6.lc_trk_g0_2
 (26 1)  (828 97)  (828 97)  routing T_15_6.lc_trk_g0_2 <X> T_15_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 97)  (831 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (833 97)  (833 97)  routing T_15_6.lc_trk_g1_6 <X> T_15_6.wire_logic_cluster/lc_0/in_3
 (36 1)  (838 97)  (838 97)  LC_0 Logic Functioning bit
 (37 1)  (839 97)  (839 97)  LC_0 Logic Functioning bit
 (38 1)  (840 97)  (840 97)  LC_0 Logic Functioning bit
 (39 1)  (841 97)  (841 97)  LC_0 Logic Functioning bit
 (40 1)  (842 97)  (842 97)  LC_0 Logic Functioning bit
 (41 1)  (843 97)  (843 97)  LC_0 Logic Functioning bit
 (42 1)  (844 97)  (844 97)  LC_0 Logic Functioning bit
 (43 1)  (845 97)  (845 97)  LC_0 Logic Functioning bit
 (47 1)  (849 97)  (849 97)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (850 97)  (850 97)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (855 97)  (855 97)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (802 98)  (802 98)  routing T_15_6.glb_netwk_7 <X> T_15_6.wire_logic_cluster/lc_7/clk
 (1 2)  (803 98)  (803 98)  routing T_15_6.glb_netwk_7 <X> T_15_6.wire_logic_cluster/lc_7/clk
 (2 2)  (804 98)  (804 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (802 99)  (802 99)  routing T_15_6.glb_netwk_7 <X> T_15_6.wire_logic_cluster/lc_7/clk
 (15 4)  (817 100)  (817 100)  routing T_15_6.lft_op_1 <X> T_15_6.lc_trk_g1_1
 (17 4)  (819 100)  (819 100)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (820 100)  (820 100)  routing T_15_6.lft_op_1 <X> T_15_6.lc_trk_g1_1
 (17 6)  (819 102)  (819 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (820 102)  (820 102)  routing T_15_6.wire_logic_cluster/lc_5/out <X> T_15_6.lc_trk_g1_5
 (22 7)  (824 103)  (824 103)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (826 103)  (826 103)  routing T_15_6.top_op_6 <X> T_15_6.lc_trk_g1_6
 (25 7)  (827 103)  (827 103)  routing T_15_6.top_op_6 <X> T_15_6.lc_trk_g1_6
 (15 8)  (817 104)  (817 104)  routing T_15_6.tnl_op_1 <X> T_15_6.lc_trk_g2_1
 (17 8)  (819 104)  (819 104)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (830 104)  (830 104)  routing T_15_6.lc_trk_g2_1 <X> T_15_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 104)  (831 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (833 104)  (833 104)  routing T_15_6.lc_trk_g1_6 <X> T_15_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 104)  (834 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (836 104)  (836 104)  routing T_15_6.lc_trk_g1_6 <X> T_15_6.wire_logic_cluster/lc_4/in_3
 (38 8)  (840 104)  (840 104)  LC_4 Logic Functioning bit
 (41 8)  (843 104)  (843 104)  LC_4 Logic Functioning bit
 (43 8)  (845 104)  (845 104)  LC_4 Logic Functioning bit
 (45 8)  (847 104)  (847 104)  LC_4 Logic Functioning bit
 (18 9)  (820 105)  (820 105)  routing T_15_6.tnl_op_1 <X> T_15_6.lc_trk_g2_1
 (27 9)  (829 105)  (829 105)  routing T_15_6.lc_trk_g1_1 <X> T_15_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 105)  (831 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (833 105)  (833 105)  routing T_15_6.lc_trk_g1_6 <X> T_15_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (834 105)  (834 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (837 105)  (837 105)  routing T_15_6.lc_trk_g0_2 <X> T_15_6.input_2_4
 (36 9)  (838 105)  (838 105)  LC_4 Logic Functioning bit
 (38 9)  (840 105)  (840 105)  LC_4 Logic Functioning bit
 (41 9)  (843 105)  (843 105)  LC_4 Logic Functioning bit
 (43 9)  (845 105)  (845 105)  LC_4 Logic Functioning bit
 (26 10)  (828 106)  (828 106)  routing T_15_6.lc_trk_g1_6 <X> T_15_6.wire_logic_cluster/lc_5/in_0
 (29 10)  (831 106)  (831 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (833 106)  (833 106)  routing T_15_6.lc_trk_g1_5 <X> T_15_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 106)  (834 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 106)  (836 106)  routing T_15_6.lc_trk_g1_5 <X> T_15_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (838 106)  (838 106)  LC_5 Logic Functioning bit
 (40 10)  (842 106)  (842 106)  LC_5 Logic Functioning bit
 (41 10)  (843 106)  (843 106)  LC_5 Logic Functioning bit
 (42 10)  (844 106)  (844 106)  LC_5 Logic Functioning bit
 (43 10)  (845 106)  (845 106)  LC_5 Logic Functioning bit
 (45 10)  (847 106)  (847 106)  LC_5 Logic Functioning bit
 (26 11)  (828 107)  (828 107)  routing T_15_6.lc_trk_g1_6 <X> T_15_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (829 107)  (829 107)  routing T_15_6.lc_trk_g1_6 <X> T_15_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 107)  (831 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (832 107)  (832 107)  routing T_15_6.lc_trk_g0_2 <X> T_15_6.wire_logic_cluster/lc_5/in_1
 (32 11)  (834 107)  (834 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (40 11)  (842 107)  (842 107)  LC_5 Logic Functioning bit
 (41 11)  (843 107)  (843 107)  LC_5 Logic Functioning bit
 (42 11)  (844 107)  (844 107)  LC_5 Logic Functioning bit
 (43 11)  (845 107)  (845 107)  LC_5 Logic Functioning bit


LogicTile_17_6

 (4 0)  (914 96)  (914 96)  routing T_17_6.sp4_h_l_43 <X> T_17_6.sp4_v_b_0
 (6 0)  (916 96)  (916 96)  routing T_17_6.sp4_h_l_43 <X> T_17_6.sp4_v_b_0
 (5 1)  (915 97)  (915 97)  routing T_17_6.sp4_h_l_43 <X> T_17_6.sp4_v_b_0


LogicTile_18_6

 (3 7)  (967 103)  (967 103)  routing T_18_6.sp12_h_l_23 <X> T_18_6.sp12_v_t_23
 (12 7)  (976 103)  (976 103)  routing T_18_6.sp4_h_l_40 <X> T_18_6.sp4_v_t_40


DSP_Tile_0_5

 (36 0)  (36 80)  (36 80)  LC_0 Logic Functioning bit
 (37 0)  (37 80)  (37 80)  LC_0 Logic Functioning bit
 (42 0)  (42 80)  (42 80)  LC_0 Logic Functioning bit
 (43 0)  (43 80)  (43 80)  LC_0 Logic Functioning bit
 (50 0)  (50 80)  (50 80)  Cascade buffer Enable bit: MULT0_LC00_inmux02_5

 (36 1)  (36 81)  (36 81)  LC_0 Logic Functioning bit
 (37 1)  (37 81)  (37 81)  LC_0 Logic Functioning bit
 (42 1)  (42 81)  (42 81)  LC_0 Logic Functioning bit
 (43 1)  (43 81)  (43 81)  LC_0 Logic Functioning bit
 (36 2)  (36 82)  (36 82)  LC_1 Logic Functioning bit
 (37 2)  (37 82)  (37 82)  LC_1 Logic Functioning bit
 (42 2)  (42 82)  (42 82)  LC_1 Logic Functioning bit
 (43 2)  (43 82)  (43 82)  LC_1 Logic Functioning bit
 (50 2)  (50 82)  (50 82)  Cascade buffer Enable bit: MULT0_LC01_inmux02_5

 (36 3)  (36 83)  (36 83)  LC_1 Logic Functioning bit
 (37 3)  (37 83)  (37 83)  LC_1 Logic Functioning bit
 (42 3)  (42 83)  (42 83)  LC_1 Logic Functioning bit
 (43 3)  (43 83)  (43 83)  LC_1 Logic Functioning bit
 (36 4)  (36 84)  (36 84)  LC_2 Logic Functioning bit
 (37 4)  (37 84)  (37 84)  LC_2 Logic Functioning bit
 (42 4)  (42 84)  (42 84)  LC_2 Logic Functioning bit
 (43 4)  (43 84)  (43 84)  LC_2 Logic Functioning bit
 (50 4)  (50 84)  (50 84)  Cascade buffer Enable bit: MULT0_LC02_inmux02_5

 (36 5)  (36 85)  (36 85)  LC_2 Logic Functioning bit
 (37 5)  (37 85)  (37 85)  LC_2 Logic Functioning bit
 (42 5)  (42 85)  (42 85)  LC_2 Logic Functioning bit
 (43 5)  (43 85)  (43 85)  LC_2 Logic Functioning bit
 (36 6)  (36 86)  (36 86)  LC_3 Logic Functioning bit
 (37 6)  (37 86)  (37 86)  LC_3 Logic Functioning bit
 (42 6)  (42 86)  (42 86)  LC_3 Logic Functioning bit
 (43 6)  (43 86)  (43 86)  LC_3 Logic Functioning bit
 (50 6)  (50 86)  (50 86)  Cascade buffer Enable bit: MULT0_LC03_inmux02_5

 (36 7)  (36 87)  (36 87)  LC_3 Logic Functioning bit
 (37 7)  (37 87)  (37 87)  LC_3 Logic Functioning bit
 (42 7)  (42 87)  (42 87)  LC_3 Logic Functioning bit
 (43 7)  (43 87)  (43 87)  LC_3 Logic Functioning bit
 (36 8)  (36 88)  (36 88)  LC_4 Logic Functioning bit
 (37 8)  (37 88)  (37 88)  LC_4 Logic Functioning bit
 (42 8)  (42 88)  (42 88)  LC_4 Logic Functioning bit
 (43 8)  (43 88)  (43 88)  LC_4 Logic Functioning bit
 (48 8)  (48 88)  (48 88)  Enable bit of Mux _out_links/OutMux5_4 => wire_mult/mult/O_4 sp12_h_l_15
 (50 8)  (50 88)  (50 88)  Cascade buffer Enable bit: MULT0_LC04_inmux02_5

 (13 9)  (13 89)  (13 89)  routing T_0_5.sp4_v_t_38 <X> T_0_5.sp4_h_r_8
 (36 9)  (36 89)  (36 89)  LC_4 Logic Functioning bit
 (37 9)  (37 89)  (37 89)  LC_4 Logic Functioning bit
 (42 9)  (42 89)  (42 89)  LC_4 Logic Functioning bit
 (43 9)  (43 89)  (43 89)  LC_4 Logic Functioning bit
 (36 10)  (36 90)  (36 90)  LC_5 Logic Functioning bit
 (37 10)  (37 90)  (37 90)  LC_5 Logic Functioning bit
 (42 10)  (42 90)  (42 90)  LC_5 Logic Functioning bit
 (43 10)  (43 90)  (43 90)  LC_5 Logic Functioning bit
 (50 10)  (50 90)  (50 90)  Cascade buffer Enable bit: MULT0_LC05_inmux02_5

 (51 10)  (51 90)  (51 90)  Enable bit of Mux _out_links/OutMux2_5 => wire_mult/mult/O_5 sp4_v_t_31
 (36 11)  (36 91)  (36 91)  LC_5 Logic Functioning bit
 (37 11)  (37 91)  (37 91)  LC_5 Logic Functioning bit
 (42 11)  (42 91)  (42 91)  LC_5 Logic Functioning bit
 (43 11)  (43 91)  (43 91)  LC_5 Logic Functioning bit
 (36 12)  (36 92)  (36 92)  LC_6 Logic Functioning bit
 (37 12)  (37 92)  (37 92)  LC_6 Logic Functioning bit
 (42 12)  (42 92)  (42 92)  LC_6 Logic Functioning bit
 (43 12)  (43 92)  (43 92)  LC_6 Logic Functioning bit
 (50 12)  (50 92)  (50 92)  Cascade buffer Enable bit: MULT0_LC06_inmux02_5

 (36 13)  (36 93)  (36 93)  LC_6 Logic Functioning bit
 (37 13)  (37 93)  (37 93)  LC_6 Logic Functioning bit
 (42 13)  (42 93)  (42 93)  LC_6 Logic Functioning bit
 (43 13)  (43 93)  (43 93)  LC_6 Logic Functioning bit
 (53 13)  (53 93)  (53 93)  Enable bit of Mux _out_links/OutMuxb_6 => wire_mult/mult/O_6 sp4_r_v_b_45
 (36 14)  (36 94)  (36 94)  LC_7 Logic Functioning bit
 (37 14)  (37 94)  (37 94)  LC_7 Logic Functioning bit
 (42 14)  (42 94)  (42 94)  LC_7 Logic Functioning bit
 (43 14)  (43 94)  (43 94)  LC_7 Logic Functioning bit
 (50 14)  (50 94)  (50 94)  Cascade buffer Enable bit: MULT0_LC07_inmux02_5

 (36 15)  (36 95)  (36 95)  LC_7 Logic Functioning bit
 (37 15)  (37 95)  (37 95)  LC_7 Logic Functioning bit
 (42 15)  (42 95)  (42 95)  LC_7 Logic Functioning bit
 (43 15)  (43 95)  (43 95)  LC_7 Logic Functioning bit


LogicTile_1_5

 (31 0)  (85 80)  (85 80)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 80)  (86 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 80)  (87 80)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (88 80)  (88 80)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 80)  (90 80)  LC_0 Logic Functioning bit
 (37 0)  (91 80)  (91 80)  LC_0 Logic Functioning bit
 (38 0)  (92 80)  (92 80)  LC_0 Logic Functioning bit
 (39 0)  (93 80)  (93 80)  LC_0 Logic Functioning bit
 (45 0)  (99 80)  (99 80)  LC_0 Logic Functioning bit
 (52 0)  (106 80)  (106 80)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (90 81)  (90 81)  LC_0 Logic Functioning bit
 (37 1)  (91 81)  (91 81)  LC_0 Logic Functioning bit
 (38 1)  (92 81)  (92 81)  LC_0 Logic Functioning bit
 (39 1)  (93 81)  (93 81)  LC_0 Logic Functioning bit
 (46 1)  (100 81)  (100 81)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (54 82)  (54 82)  routing T_1_5.glb_netwk_7 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (1 2)  (55 82)  (55 82)  routing T_1_5.glb_netwk_7 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (2 2)  (56 82)  (56 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 83)  (54 83)  routing T_1_5.glb_netwk_7 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (1 4)  (55 84)  (55 84)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (80 84)  (80 84)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (36 4)  (90 84)  (90 84)  LC_2 Logic Functioning bit
 (38 4)  (92 84)  (92 84)  LC_2 Logic Functioning bit
 (41 4)  (95 84)  (95 84)  LC_2 Logic Functioning bit
 (43 4)  (97 84)  (97 84)  LC_2 Logic Functioning bit
 (45 4)  (99 84)  (99 84)  LC_2 Logic Functioning bit
 (0 5)  (54 85)  (54 85)  routing T_1_5.glb_netwk_3 <X> T_1_5.wire_logic_cluster/lc_7/cen
 (26 5)  (80 85)  (80 85)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (81 85)  (81 85)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (82 85)  (82 85)  routing T_1_5.lc_trk_g3_7 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 85)  (83 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (91 85)  (91 85)  LC_2 Logic Functioning bit
 (39 5)  (93 85)  (93 85)  LC_2 Logic Functioning bit
 (40 5)  (94 85)  (94 85)  LC_2 Logic Functioning bit
 (42 5)  (96 85)  (96 85)  LC_2 Logic Functioning bit
 (46 5)  (100 85)  (100 85)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (36 6)  (90 86)  (90 86)  LC_3 Logic Functioning bit
 (38 6)  (92 86)  (92 86)  LC_3 Logic Functioning bit
 (41 6)  (95 86)  (95 86)  LC_3 Logic Functioning bit
 (43 6)  (97 86)  (97 86)  LC_3 Logic Functioning bit
 (45 6)  (99 86)  (99 86)  LC_3 Logic Functioning bit
 (28 7)  (82 87)  (82 87)  routing T_1_5.lc_trk_g2_1 <X> T_1_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (83 87)  (83 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (91 87)  (91 87)  LC_3 Logic Functioning bit
 (39 7)  (93 87)  (93 87)  LC_3 Logic Functioning bit
 (40 7)  (94 87)  (94 87)  LC_3 Logic Functioning bit
 (42 7)  (96 87)  (96 87)  LC_3 Logic Functioning bit
 (51 7)  (105 87)  (105 87)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (69 88)  (69 88)  routing T_1_5.sp4_v_t_28 <X> T_1_5.lc_trk_g2_1
 (16 8)  (70 88)  (70 88)  routing T_1_5.sp4_v_t_28 <X> T_1_5.lc_trk_g2_1
 (17 8)  (71 88)  (71 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (76 88)  (76 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (77 88)  (77 88)  routing T_1_5.sp4_v_t_30 <X> T_1_5.lc_trk_g2_3
 (24 8)  (78 88)  (78 88)  routing T_1_5.sp4_v_t_30 <X> T_1_5.lc_trk_g2_3
 (32 8)  (86 88)  (86 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 88)  (87 88)  routing T_1_5.lc_trk_g2_3 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 88)  (90 88)  LC_4 Logic Functioning bit
 (37 8)  (91 88)  (91 88)  LC_4 Logic Functioning bit
 (38 8)  (92 88)  (92 88)  LC_4 Logic Functioning bit
 (39 8)  (93 88)  (93 88)  LC_4 Logic Functioning bit
 (45 8)  (99 88)  (99 88)  LC_4 Logic Functioning bit
 (51 8)  (105 88)  (105 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (85 89)  (85 89)  routing T_1_5.lc_trk_g2_3 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (90 89)  (90 89)  LC_4 Logic Functioning bit
 (37 9)  (91 89)  (91 89)  LC_4 Logic Functioning bit
 (38 9)  (92 89)  (92 89)  LC_4 Logic Functioning bit
 (39 9)  (93 89)  (93 89)  LC_4 Logic Functioning bit
 (7 10)  (61 90)  (61 90)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (76 90)  (76 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (77 90)  (77 90)  routing T_1_5.sp4_v_b_47 <X> T_1_5.lc_trk_g2_7
 (24 10)  (78 90)  (78 90)  routing T_1_5.sp4_v_b_47 <X> T_1_5.lc_trk_g2_7
 (7 11)  (61 91)  (61 91)  Column buffer control bit: LH_colbuf_cntl_2

 (16 12)  (70 92)  (70 92)  routing T_1_5.sp4_v_b_33 <X> T_1_5.lc_trk_g3_1
 (17 12)  (71 92)  (71 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (72 92)  (72 92)  routing T_1_5.sp4_v_b_33 <X> T_1_5.lc_trk_g3_1
 (31 12)  (85 92)  (85 92)  routing T_1_5.lc_trk_g2_7 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (86 92)  (86 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 92)  (87 92)  routing T_1_5.lc_trk_g2_7 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 92)  (90 92)  LC_6 Logic Functioning bit
 (37 12)  (91 92)  (91 92)  LC_6 Logic Functioning bit
 (38 12)  (92 92)  (92 92)  LC_6 Logic Functioning bit
 (39 12)  (93 92)  (93 92)  LC_6 Logic Functioning bit
 (45 12)  (99 92)  (99 92)  LC_6 Logic Functioning bit
 (51 12)  (105 92)  (105 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (72 93)  (72 93)  routing T_1_5.sp4_v_b_33 <X> T_1_5.lc_trk_g3_1
 (31 13)  (85 93)  (85 93)  routing T_1_5.lc_trk_g2_7 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 93)  (90 93)  LC_6 Logic Functioning bit
 (37 13)  (91 93)  (91 93)  LC_6 Logic Functioning bit
 (38 13)  (92 93)  (92 93)  LC_6 Logic Functioning bit
 (39 13)  (93 93)  (93 93)  LC_6 Logic Functioning bit
 (46 13)  (100 93)  (100 93)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (55 94)  (55 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (7 14)  (61 94)  (61 94)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (76 94)  (76 94)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (78 94)  (78 94)  routing T_1_5.tnl_op_7 <X> T_1_5.lc_trk_g3_7
 (32 14)  (86 94)  (86 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 94)  (87 94)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (88 94)  (88 94)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 94)  (90 94)  LC_7 Logic Functioning bit
 (37 14)  (91 94)  (91 94)  LC_7 Logic Functioning bit
 (38 14)  (92 94)  (92 94)  LC_7 Logic Functioning bit
 (39 14)  (93 94)  (93 94)  LC_7 Logic Functioning bit
 (45 14)  (99 94)  (99 94)  LC_7 Logic Functioning bit
 (47 14)  (101 94)  (101 94)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (54 95)  (54 95)  routing T_1_5.glb_netwk_2 <X> T_1_5.wire_logic_cluster/lc_7/s_r
 (14 15)  (68 95)  (68 95)  routing T_1_5.tnl_op_4 <X> T_1_5.lc_trk_g3_4
 (15 15)  (69 95)  (69 95)  routing T_1_5.tnl_op_4 <X> T_1_5.lc_trk_g3_4
 (17 15)  (71 95)  (71 95)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (75 95)  (75 95)  routing T_1_5.tnl_op_7 <X> T_1_5.lc_trk_g3_7
 (36 15)  (90 95)  (90 95)  LC_7 Logic Functioning bit
 (37 15)  (91 95)  (91 95)  LC_7 Logic Functioning bit
 (38 15)  (92 95)  (92 95)  LC_7 Logic Functioning bit
 (39 15)  (93 95)  (93 95)  LC_7 Logic Functioning bit


LogicTile_2_5

 (0 2)  (108 82)  (108 82)  routing T_2_5.glb_netwk_7 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (1 2)  (109 82)  (109 82)  routing T_2_5.glb_netwk_7 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (110 82)  (110 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (108 83)  (108 83)  routing T_2_5.glb_netwk_7 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (1 4)  (109 84)  (109 84)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (108 85)  (108 85)  routing T_2_5.glb_netwk_3 <X> T_2_5.wire_logic_cluster/lc_7/cen
 (15 6)  (123 86)  (123 86)  routing T_2_5.sp4_v_b_21 <X> T_2_5.lc_trk_g1_5
 (16 6)  (124 86)  (124 86)  routing T_2_5.sp4_v_b_21 <X> T_2_5.lc_trk_g1_5
 (17 6)  (125 86)  (125 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (31 6)  (139 86)  (139 86)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 86)  (140 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (142 86)  (142 86)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 86)  (144 86)  LC_3 Logic Functioning bit
 (37 6)  (145 86)  (145 86)  LC_3 Logic Functioning bit
 (38 6)  (146 86)  (146 86)  LC_3 Logic Functioning bit
 (39 6)  (147 86)  (147 86)  LC_3 Logic Functioning bit
 (45 6)  (153 86)  (153 86)  LC_3 Logic Functioning bit
 (52 6)  (160 86)  (160 86)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (144 87)  (144 87)  LC_3 Logic Functioning bit
 (37 7)  (145 87)  (145 87)  LC_3 Logic Functioning bit
 (38 7)  (146 87)  (146 87)  LC_3 Logic Functioning bit
 (39 7)  (147 87)  (147 87)  LC_3 Logic Functioning bit
 (32 8)  (140 88)  (140 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 88)  (141 88)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 88)  (142 88)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 88)  (144 88)  LC_4 Logic Functioning bit
 (37 8)  (145 88)  (145 88)  LC_4 Logic Functioning bit
 (38 8)  (146 88)  (146 88)  LC_4 Logic Functioning bit
 (39 8)  (147 88)  (147 88)  LC_4 Logic Functioning bit
 (45 8)  (153 88)  (153 88)  LC_4 Logic Functioning bit
 (51 8)  (159 88)  (159 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (144 89)  (144 89)  LC_4 Logic Functioning bit
 (37 9)  (145 89)  (145 89)  LC_4 Logic Functioning bit
 (38 9)  (146 89)  (146 89)  LC_4 Logic Functioning bit
 (39 9)  (147 89)  (147 89)  LC_4 Logic Functioning bit
 (7 10)  (115 90)  (115 90)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (115 91)  (115 91)  Column buffer control bit: LH_colbuf_cntl_2

 (14 12)  (122 92)  (122 92)  routing T_2_5.sp4_h_l_21 <X> T_2_5.lc_trk_g3_0
 (15 13)  (123 93)  (123 93)  routing T_2_5.sp4_h_l_21 <X> T_2_5.lc_trk_g3_0
 (16 13)  (124 93)  (124 93)  routing T_2_5.sp4_h_l_21 <X> T_2_5.lc_trk_g3_0
 (17 13)  (125 93)  (125 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (1 14)  (109 94)  (109 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (7 14)  (115 94)  (115 94)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (108 95)  (108 95)  routing T_2_5.glb_netwk_2 <X> T_2_5.wire_logic_cluster/lc_7/s_r


LogicTile_3_5

 (26 0)  (188 80)  (188 80)  routing T_3_5.lc_trk_g0_4 <X> T_3_5.wire_logic_cluster/lc_0/in_0
 (31 0)  (193 80)  (193 80)  routing T_3_5.lc_trk_g0_5 <X> T_3_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 80)  (194 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (199 80)  (199 80)  LC_0 Logic Functioning bit
 (39 0)  (201 80)  (201 80)  LC_0 Logic Functioning bit
 (45 0)  (207 80)  (207 80)  LC_0 Logic Functioning bit
 (53 0)  (215 80)  (215 80)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (29 1)  (191 81)  (191 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (198 81)  (198 81)  LC_0 Logic Functioning bit
 (38 1)  (200 81)  (200 81)  LC_0 Logic Functioning bit
 (0 2)  (162 82)  (162 82)  routing T_3_5.glb_netwk_7 <X> T_3_5.wire_logic_cluster/lc_7/clk
 (1 2)  (163 82)  (163 82)  routing T_3_5.glb_netwk_7 <X> T_3_5.wire_logic_cluster/lc_7/clk
 (2 2)  (164 82)  (164 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (178 82)  (178 82)  routing T_3_5.sp12_h_r_13 <X> T_3_5.lc_trk_g0_5
 (17 2)  (179 82)  (179 82)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (189 82)  (189 82)  routing T_3_5.lc_trk_g3_5 <X> T_3_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 82)  (190 82)  routing T_3_5.lc_trk_g3_5 <X> T_3_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 82)  (191 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 82)  (192 82)  routing T_3_5.lc_trk_g3_5 <X> T_3_5.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 82)  (193 82)  routing T_3_5.lc_trk_g0_4 <X> T_3_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 82)  (194 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (203 82)  (203 82)  LC_1 Logic Functioning bit
 (43 2)  (205 82)  (205 82)  LC_1 Logic Functioning bit
 (45 2)  (207 82)  (207 82)  LC_1 Logic Functioning bit
 (0 3)  (162 83)  (162 83)  routing T_3_5.glb_netwk_7 <X> T_3_5.wire_logic_cluster/lc_7/clk
 (17 3)  (179 83)  (179 83)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (41 3)  (203 83)  (203 83)  LC_1 Logic Functioning bit
 (43 3)  (205 83)  (205 83)  LC_1 Logic Functioning bit
 (48 3)  (210 83)  (210 83)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (162 84)  (162 84)  routing T_3_5.lc_trk_g3_3 <X> T_3_5.wire_logic_cluster/lc_7/cen
 (1 4)  (163 84)  (163 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (162 85)  (162 85)  routing T_3_5.lc_trk_g3_3 <X> T_3_5.wire_logic_cluster/lc_7/cen
 (1 5)  (163 85)  (163 85)  routing T_3_5.lc_trk_g3_3 <X> T_3_5.wire_logic_cluster/lc_7/cen
 (0 6)  (162 86)  (162 86)  routing T_3_5.glb_netwk_2 <X> T_3_5.glb2local_0
 (1 6)  (163 86)  (163 86)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (7 10)  (169 90)  (169 90)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (169 91)  (169 91)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (184 91)  (184 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (185 91)  (185 91)  routing T_3_5.sp4_h_r_30 <X> T_3_5.lc_trk_g2_6
 (24 11)  (186 91)  (186 91)  routing T_3_5.sp4_h_r_30 <X> T_3_5.lc_trk_g2_6
 (25 11)  (187 91)  (187 91)  routing T_3_5.sp4_h_r_30 <X> T_3_5.lc_trk_g2_6
 (22 12)  (184 92)  (184 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (183 93)  (183 93)  routing T_3_5.sp4_r_v_b_43 <X> T_3_5.lc_trk_g3_3
 (7 14)  (169 94)  (169 94)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (178 94)  (178 94)  routing T_3_5.sp4_v_t_16 <X> T_3_5.lc_trk_g3_5
 (17 14)  (179 94)  (179 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (180 94)  (180 94)  routing T_3_5.sp4_v_t_16 <X> T_3_5.lc_trk_g3_5
 (28 14)  (190 94)  (190 94)  routing T_3_5.lc_trk_g2_6 <X> T_3_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 94)  (191 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 94)  (192 94)  routing T_3_5.lc_trk_g2_6 <X> T_3_5.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 94)  (193 94)  routing T_3_5.lc_trk_g0_4 <X> T_3_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 94)  (194 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (203 94)  (203 94)  LC_7 Logic Functioning bit
 (43 14)  (205 94)  (205 94)  LC_7 Logic Functioning bit
 (45 14)  (207 94)  (207 94)  LC_7 Logic Functioning bit
 (30 15)  (192 95)  (192 95)  routing T_3_5.lc_trk_g2_6 <X> T_3_5.wire_logic_cluster/lc_7/in_1
 (41 15)  (203 95)  (203 95)  LC_7 Logic Functioning bit
 (43 15)  (205 95)  (205 95)  LC_7 Logic Functioning bit
 (48 15)  (210 95)  (210 95)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_5

 (8 3)  (224 83)  (224 83)  routing T_4_5.sp4_h_l_36 <X> T_4_5.sp4_v_t_36
 (3 7)  (219 87)  (219 87)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_v_t_23
 (7 14)  (223 94)  (223 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (223 95)  (223 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_5

 (9 5)  (279 85)  (279 85)  routing T_5_5.sp4_v_t_45 <X> T_5_5.sp4_v_b_4
 (10 5)  (280 85)  (280 85)  routing T_5_5.sp4_v_t_45 <X> T_5_5.sp4_v_b_4
 (11 6)  (281 86)  (281 86)  routing T_5_5.sp4_h_l_37 <X> T_5_5.sp4_v_t_40
 (8 7)  (278 87)  (278 87)  routing T_5_5.sp4_h_l_41 <X> T_5_5.sp4_v_t_41
 (5 10)  (275 90)  (275 90)  routing T_5_5.sp4_h_r_3 <X> T_5_5.sp4_h_l_43
 (4 11)  (274 91)  (274 91)  routing T_5_5.sp4_h_r_3 <X> T_5_5.sp4_h_l_43
 (7 14)  (277 94)  (277 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (277 95)  (277 95)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_6_5



LogicTile_7_5

 (7 14)  (373 94)  (373 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (373 95)  (373 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_8_5

 (7 14)  (427 94)  (427 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (427 95)  (427 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_9_5

 (5 6)  (479 86)  (479 86)  routing T_9_5.sp4_v_t_38 <X> T_9_5.sp4_h_l_38
 (6 7)  (480 87)  (480 87)  routing T_9_5.sp4_v_t_38 <X> T_9_5.sp4_h_l_38
 (3 10)  (477 90)  (477 90)  routing T_9_5.sp12_v_t_22 <X> T_9_5.sp12_h_l_22
 (7 14)  (481 94)  (481 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (481 95)  (481 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_5

 (17 2)  (545 82)  (545 82)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 4)  (555 84)  (555 84)  routing T_10_5.lc_trk_g1_2 <X> T_10_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 84)  (557 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (559 84)  (559 84)  routing T_10_5.lc_trk_g0_5 <X> T_10_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 84)  (560 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (564 84)  (564 84)  LC_2 Logic Functioning bit
 (37 4)  (565 84)  (565 84)  LC_2 Logic Functioning bit
 (38 4)  (566 84)  (566 84)  LC_2 Logic Functioning bit
 (39 4)  (567 84)  (567 84)  LC_2 Logic Functioning bit
 (40 4)  (568 84)  (568 84)  LC_2 Logic Functioning bit
 (42 4)  (570 84)  (570 84)  LC_2 Logic Functioning bit
 (22 5)  (550 85)  (550 85)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (30 5)  (558 85)  (558 85)  routing T_10_5.lc_trk_g1_2 <X> T_10_5.wire_logic_cluster/lc_2/in_1
 (36 5)  (564 85)  (564 85)  LC_2 Logic Functioning bit
 (37 5)  (565 85)  (565 85)  LC_2 Logic Functioning bit
 (38 5)  (566 85)  (566 85)  LC_2 Logic Functioning bit
 (39 5)  (567 85)  (567 85)  LC_2 Logic Functioning bit
 (40 5)  (568 85)  (568 85)  LC_2 Logic Functioning bit
 (42 5)  (570 85)  (570 85)  LC_2 Logic Functioning bit
 (0 8)  (528 88)  (528 88)  routing T_10_5.glb_netwk_6 <X> T_10_5.glb2local_1
 (1 8)  (529 88)  (529 88)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (1 9)  (529 89)  (529 89)  routing T_10_5.glb_netwk_6 <X> T_10_5.glb2local_1
 (7 14)  (535 94)  (535 94)  Column buffer control bit: LH_colbuf_cntl_7

 (3 15)  (531 95)  (531 95)  routing T_10_5.sp12_h_l_22 <X> T_10_5.sp12_v_t_22
 (7 15)  (535 95)  (535 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_5

 (7 14)  (589 94)  (589 94)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_5

 (7 14)  (643 94)  (643 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (643 95)  (643 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_5

 (7 14)  (701 94)  (701 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (701 95)  (701 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_5

 (7 14)  (755 94)  (755 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (755 95)  (755 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_5

 (7 14)  (809 94)  (809 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (809 95)  (809 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_5

 (7 14)  (863 94)  (863 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (863 95)  (863 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_5

 (7 14)  (917 94)  (917 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (917 95)  (917 95)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_5

 (7 14)  (971 94)  (971 94)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (971 95)  (971 95)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_19_5



LogicTile_20_5



LogicTile_21_5



LogicTile_22_5



LogicTile_23_5



LogicTile_24_5



DSP_Tile_25_5



IpCon_Tile_0_4

 (36 0)  (36 64)  (36 64)  LC_0 Logic Functioning bit
 (37 0)  (37 64)  (37 64)  LC_0 Logic Functioning bit
 (42 0)  (42 64)  (42 64)  LC_0 Logic Functioning bit
 (43 0)  (43 64)  (43 64)  LC_0 Logic Functioning bit
 (50 0)  (50 64)  (50 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 65)  (36 65)  LC_0 Logic Functioning bit
 (37 1)  (37 65)  (37 65)  LC_0 Logic Functioning bit
 (42 1)  (42 65)  (42 65)  LC_0 Logic Functioning bit
 (43 1)  (43 65)  (43 65)  LC_0 Logic Functioning bit
 (36 2)  (36 66)  (36 66)  LC_1 Logic Functioning bit
 (37 2)  (37 66)  (37 66)  LC_1 Logic Functioning bit
 (42 2)  (42 66)  (42 66)  LC_1 Logic Functioning bit
 (43 2)  (43 66)  (43 66)  LC_1 Logic Functioning bit
 (50 2)  (50 66)  (50 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 67)  (36 67)  LC_1 Logic Functioning bit
 (37 3)  (37 67)  (37 67)  LC_1 Logic Functioning bit
 (42 3)  (42 67)  (42 67)  LC_1 Logic Functioning bit
 (43 3)  (43 67)  (43 67)  LC_1 Logic Functioning bit
 (36 4)  (36 68)  (36 68)  LC_2 Logic Functioning bit
 (37 4)  (37 68)  (37 68)  LC_2 Logic Functioning bit
 (42 4)  (42 68)  (42 68)  LC_2 Logic Functioning bit
 (43 4)  (43 68)  (43 68)  LC_2 Logic Functioning bit
 (50 4)  (50 68)  (50 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 69)  (36 69)  LC_2 Logic Functioning bit
 (37 5)  (37 69)  (37 69)  LC_2 Logic Functioning bit
 (42 5)  (42 69)  (42 69)  LC_2 Logic Functioning bit
 (43 5)  (43 69)  (43 69)  LC_2 Logic Functioning bit
 (36 6)  (36 70)  (36 70)  LC_3 Logic Functioning bit
 (37 6)  (37 70)  (37 70)  LC_3 Logic Functioning bit
 (42 6)  (42 70)  (42 70)  LC_3 Logic Functioning bit
 (43 6)  (43 70)  (43 70)  LC_3 Logic Functioning bit
 (50 6)  (50 70)  (50 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 71)  (36 71)  LC_3 Logic Functioning bit
 (37 7)  (37 71)  (37 71)  LC_3 Logic Functioning bit
 (42 7)  (42 71)  (42 71)  LC_3 Logic Functioning bit
 (43 7)  (43 71)  (43 71)  LC_3 Logic Functioning bit
 (36 8)  (36 72)  (36 72)  LC_4 Logic Functioning bit
 (37 8)  (37 72)  (37 72)  LC_4 Logic Functioning bit
 (42 8)  (42 72)  (42 72)  LC_4 Logic Functioning bit
 (43 8)  (43 72)  (43 72)  LC_4 Logic Functioning bit
 (50 8)  (50 72)  (50 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 73)  (36 73)  LC_4 Logic Functioning bit
 (37 9)  (37 73)  (37 73)  LC_4 Logic Functioning bit
 (42 9)  (42 73)  (42 73)  LC_4 Logic Functioning bit
 (43 9)  (43 73)  (43 73)  LC_4 Logic Functioning bit
 (36 10)  (36 74)  (36 74)  LC_5 Logic Functioning bit
 (37 10)  (37 74)  (37 74)  LC_5 Logic Functioning bit
 (42 10)  (42 74)  (42 74)  LC_5 Logic Functioning bit
 (43 10)  (43 74)  (43 74)  LC_5 Logic Functioning bit
 (50 10)  (50 74)  (50 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 75)  (36 75)  LC_5 Logic Functioning bit
 (37 11)  (37 75)  (37 75)  LC_5 Logic Functioning bit
 (42 11)  (42 75)  (42 75)  LC_5 Logic Functioning bit
 (43 11)  (43 75)  (43 75)  LC_5 Logic Functioning bit
 (36 12)  (36 76)  (36 76)  LC_6 Logic Functioning bit
 (37 12)  (37 76)  (37 76)  LC_6 Logic Functioning bit
 (42 12)  (42 76)  (42 76)  LC_6 Logic Functioning bit
 (43 12)  (43 76)  (43 76)  LC_6 Logic Functioning bit
 (50 12)  (50 76)  (50 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 77)  (36 77)  LC_6 Logic Functioning bit
 (37 13)  (37 77)  (37 77)  LC_6 Logic Functioning bit
 (42 13)  (42 77)  (42 77)  LC_6 Logic Functioning bit
 (43 13)  (43 77)  (43 77)  LC_6 Logic Functioning bit
 (36 14)  (36 78)  (36 78)  LC_7 Logic Functioning bit
 (37 14)  (37 78)  (37 78)  LC_7 Logic Functioning bit
 (42 14)  (42 78)  (42 78)  LC_7 Logic Functioning bit
 (43 14)  (43 78)  (43 78)  LC_7 Logic Functioning bit
 (50 14)  (50 78)  (50 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 79)  (36 79)  LC_7 Logic Functioning bit
 (37 15)  (37 79)  (37 79)  LC_7 Logic Functioning bit
 (42 15)  (42 79)  (42 79)  LC_7 Logic Functioning bit
 (43 15)  (43 79)  (43 79)  LC_7 Logic Functioning bit


LogicTile_1_4



LogicTile_2_4



LogicTile_3_4



LogicTile_4_4



LogicTile_5_4



RAM_Tile_6_4



LogicTile_7_4



LogicTile_8_4

 (8 4)  (428 68)  (428 68)  routing T_8_4.sp4_v_b_10 <X> T_8_4.sp4_h_r_4
 (9 4)  (429 68)  (429 68)  routing T_8_4.sp4_v_b_10 <X> T_8_4.sp4_h_r_4
 (10 4)  (430 68)  (430 68)  routing T_8_4.sp4_v_b_10 <X> T_8_4.sp4_h_r_4
 (7 14)  (427 78)  (427 78)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_9_4

 (7 14)  (481 78)  (481 78)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_10_4



LogicTile_11_4

 (32 0)  (614 64)  (614 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (615 64)  (615 64)  routing T_11_4.lc_trk_g2_1 <X> T_11_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 64)  (618 64)  LC_0 Logic Functioning bit
 (37 0)  (619 64)  (619 64)  LC_0 Logic Functioning bit
 (38 0)  (620 64)  (620 64)  LC_0 Logic Functioning bit
 (39 0)  (621 64)  (621 64)  LC_0 Logic Functioning bit
 (45 0)  (627 64)  (627 64)  LC_0 Logic Functioning bit
 (52 0)  (634 64)  (634 64)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (618 65)  (618 65)  LC_0 Logic Functioning bit
 (37 1)  (619 65)  (619 65)  LC_0 Logic Functioning bit
 (38 1)  (620 65)  (620 65)  LC_0 Logic Functioning bit
 (39 1)  (621 65)  (621 65)  LC_0 Logic Functioning bit
 (0 2)  (582 66)  (582 66)  routing T_11_4.glb_netwk_7 <X> T_11_4.wire_logic_cluster/lc_7/clk
 (1 2)  (583 66)  (583 66)  routing T_11_4.glb_netwk_7 <X> T_11_4.wire_logic_cluster/lc_7/clk
 (2 2)  (584 66)  (584 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (582 67)  (582 67)  routing T_11_4.glb_netwk_7 <X> T_11_4.wire_logic_cluster/lc_7/clk
 (15 8)  (597 72)  (597 72)  routing T_11_4.sp4_h_r_41 <X> T_11_4.lc_trk_g2_1
 (16 8)  (598 72)  (598 72)  routing T_11_4.sp4_h_r_41 <X> T_11_4.lc_trk_g2_1
 (17 8)  (599 72)  (599 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (600 72)  (600 72)  routing T_11_4.sp4_h_r_41 <X> T_11_4.lc_trk_g2_1
 (18 9)  (600 73)  (600 73)  routing T_11_4.sp4_h_r_41 <X> T_11_4.lc_trk_g2_1
 (7 14)  (589 78)  (589 78)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_4

 (7 15)  (643 79)  (643 79)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_4



LogicTile_14_4



LogicTile_15_4

 (4 8)  (806 72)  (806 72)  routing T_15_4.sp4_v_t_47 <X> T_15_4.sp4_v_b_6
 (6 8)  (808 72)  (808 72)  routing T_15_4.sp4_v_t_47 <X> T_15_4.sp4_v_b_6


LogicTile_16_4



LogicTile_17_4



LogicTile_18_4



RAM_Tile_19_4



LogicTile_20_4



LogicTile_21_4



LogicTile_22_4



LogicTile_23_4



LogicTile_24_4



IpCon_Tile_25_4

 (36 0)  (1366 64)  (1366 64)  LC_0 Logic Functioning bit
 (37 0)  (1367 64)  (1367 64)  LC_0 Logic Functioning bit
 (42 0)  (1372 64)  (1372 64)  LC_0 Logic Functioning bit
 (43 0)  (1373 64)  (1373 64)  LC_0 Logic Functioning bit
 (50 0)  (1380 64)  (1380 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 65)  (1366 65)  LC_0 Logic Functioning bit
 (37 1)  (1367 65)  (1367 65)  LC_0 Logic Functioning bit
 (42 1)  (1372 65)  (1372 65)  LC_0 Logic Functioning bit
 (43 1)  (1373 65)  (1373 65)  LC_0 Logic Functioning bit
 (36 2)  (1366 66)  (1366 66)  LC_1 Logic Functioning bit
 (37 2)  (1367 66)  (1367 66)  LC_1 Logic Functioning bit
 (42 2)  (1372 66)  (1372 66)  LC_1 Logic Functioning bit
 (43 2)  (1373 66)  (1373 66)  LC_1 Logic Functioning bit
 (50 2)  (1380 66)  (1380 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 67)  (1366 67)  LC_1 Logic Functioning bit
 (37 3)  (1367 67)  (1367 67)  LC_1 Logic Functioning bit
 (42 3)  (1372 67)  (1372 67)  LC_1 Logic Functioning bit
 (43 3)  (1373 67)  (1373 67)  LC_1 Logic Functioning bit
 (36 4)  (1366 68)  (1366 68)  LC_2 Logic Functioning bit
 (37 4)  (1367 68)  (1367 68)  LC_2 Logic Functioning bit
 (42 4)  (1372 68)  (1372 68)  LC_2 Logic Functioning bit
 (43 4)  (1373 68)  (1373 68)  LC_2 Logic Functioning bit
 (50 4)  (1380 68)  (1380 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 69)  (1366 69)  LC_2 Logic Functioning bit
 (37 5)  (1367 69)  (1367 69)  LC_2 Logic Functioning bit
 (42 5)  (1372 69)  (1372 69)  LC_2 Logic Functioning bit
 (43 5)  (1373 69)  (1373 69)  LC_2 Logic Functioning bit
 (36 6)  (1366 70)  (1366 70)  LC_3 Logic Functioning bit
 (37 6)  (1367 70)  (1367 70)  LC_3 Logic Functioning bit
 (42 6)  (1372 70)  (1372 70)  LC_3 Logic Functioning bit
 (43 6)  (1373 70)  (1373 70)  LC_3 Logic Functioning bit
 (50 6)  (1380 70)  (1380 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 71)  (1366 71)  LC_3 Logic Functioning bit
 (37 7)  (1367 71)  (1367 71)  LC_3 Logic Functioning bit
 (42 7)  (1372 71)  (1372 71)  LC_3 Logic Functioning bit
 (43 7)  (1373 71)  (1373 71)  LC_3 Logic Functioning bit
 (36 8)  (1366 72)  (1366 72)  LC_4 Logic Functioning bit
 (37 8)  (1367 72)  (1367 72)  LC_4 Logic Functioning bit
 (42 8)  (1372 72)  (1372 72)  LC_4 Logic Functioning bit
 (43 8)  (1373 72)  (1373 72)  LC_4 Logic Functioning bit
 (50 8)  (1380 72)  (1380 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 73)  (1366 73)  LC_4 Logic Functioning bit
 (37 9)  (1367 73)  (1367 73)  LC_4 Logic Functioning bit
 (42 9)  (1372 73)  (1372 73)  LC_4 Logic Functioning bit
 (43 9)  (1373 73)  (1373 73)  LC_4 Logic Functioning bit
 (36 10)  (1366 74)  (1366 74)  LC_5 Logic Functioning bit
 (37 10)  (1367 74)  (1367 74)  LC_5 Logic Functioning bit
 (42 10)  (1372 74)  (1372 74)  LC_5 Logic Functioning bit
 (43 10)  (1373 74)  (1373 74)  LC_5 Logic Functioning bit
 (50 10)  (1380 74)  (1380 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 75)  (1366 75)  LC_5 Logic Functioning bit
 (37 11)  (1367 75)  (1367 75)  LC_5 Logic Functioning bit
 (42 11)  (1372 75)  (1372 75)  LC_5 Logic Functioning bit
 (43 11)  (1373 75)  (1373 75)  LC_5 Logic Functioning bit
 (36 12)  (1366 76)  (1366 76)  LC_6 Logic Functioning bit
 (37 12)  (1367 76)  (1367 76)  LC_6 Logic Functioning bit
 (42 12)  (1372 76)  (1372 76)  LC_6 Logic Functioning bit
 (43 12)  (1373 76)  (1373 76)  LC_6 Logic Functioning bit
 (50 12)  (1380 76)  (1380 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 77)  (1366 77)  LC_6 Logic Functioning bit
 (37 13)  (1367 77)  (1367 77)  LC_6 Logic Functioning bit
 (42 13)  (1372 77)  (1372 77)  LC_6 Logic Functioning bit
 (43 13)  (1373 77)  (1373 77)  LC_6 Logic Functioning bit
 (36 14)  (1366 78)  (1366 78)  LC_7 Logic Functioning bit
 (37 14)  (1367 78)  (1367 78)  LC_7 Logic Functioning bit
 (42 14)  (1372 78)  (1372 78)  LC_7 Logic Functioning bit
 (43 14)  (1373 78)  (1373 78)  LC_7 Logic Functioning bit
 (50 14)  (1380 78)  (1380 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 79)  (1366 79)  LC_7 Logic Functioning bit
 (37 15)  (1367 79)  (1367 79)  LC_7 Logic Functioning bit
 (42 15)  (1372 79)  (1372 79)  LC_7 Logic Functioning bit
 (43 15)  (1373 79)  (1373 79)  LC_7 Logic Functioning bit


IpCon_Tile_0_3

 (36 0)  (36 48)  (36 48)  LC_0 Logic Functioning bit
 (37 0)  (37 48)  (37 48)  LC_0 Logic Functioning bit
 (42 0)  (42 48)  (42 48)  LC_0 Logic Functioning bit
 (43 0)  (43 48)  (43 48)  LC_0 Logic Functioning bit
 (50 0)  (50 48)  (50 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 49)  (36 49)  LC_0 Logic Functioning bit
 (37 1)  (37 49)  (37 49)  LC_0 Logic Functioning bit
 (42 1)  (42 49)  (42 49)  LC_0 Logic Functioning bit
 (43 1)  (43 49)  (43 49)  LC_0 Logic Functioning bit
 (36 2)  (36 50)  (36 50)  LC_1 Logic Functioning bit
 (37 2)  (37 50)  (37 50)  LC_1 Logic Functioning bit
 (42 2)  (42 50)  (42 50)  LC_1 Logic Functioning bit
 (43 2)  (43 50)  (43 50)  LC_1 Logic Functioning bit
 (50 2)  (50 50)  (50 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 51)  (36 51)  LC_1 Logic Functioning bit
 (37 3)  (37 51)  (37 51)  LC_1 Logic Functioning bit
 (42 3)  (42 51)  (42 51)  LC_1 Logic Functioning bit
 (43 3)  (43 51)  (43 51)  LC_1 Logic Functioning bit
 (36 4)  (36 52)  (36 52)  LC_2 Logic Functioning bit
 (37 4)  (37 52)  (37 52)  LC_2 Logic Functioning bit
 (42 4)  (42 52)  (42 52)  LC_2 Logic Functioning bit
 (43 4)  (43 52)  (43 52)  LC_2 Logic Functioning bit
 (50 4)  (50 52)  (50 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 53)  (36 53)  LC_2 Logic Functioning bit
 (37 5)  (37 53)  (37 53)  LC_2 Logic Functioning bit
 (42 5)  (42 53)  (42 53)  LC_2 Logic Functioning bit
 (43 5)  (43 53)  (43 53)  LC_2 Logic Functioning bit
 (36 6)  (36 54)  (36 54)  LC_3 Logic Functioning bit
 (37 6)  (37 54)  (37 54)  LC_3 Logic Functioning bit
 (42 6)  (42 54)  (42 54)  LC_3 Logic Functioning bit
 (43 6)  (43 54)  (43 54)  LC_3 Logic Functioning bit
 (50 6)  (50 54)  (50 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 55)  (36 55)  LC_3 Logic Functioning bit
 (37 7)  (37 55)  (37 55)  LC_3 Logic Functioning bit
 (42 7)  (42 55)  (42 55)  LC_3 Logic Functioning bit
 (43 7)  (43 55)  (43 55)  LC_3 Logic Functioning bit
 (36 8)  (36 56)  (36 56)  LC_4 Logic Functioning bit
 (37 8)  (37 56)  (37 56)  LC_4 Logic Functioning bit
 (42 8)  (42 56)  (42 56)  LC_4 Logic Functioning bit
 (43 8)  (43 56)  (43 56)  LC_4 Logic Functioning bit
 (50 8)  (50 56)  (50 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 57)  (36 57)  LC_4 Logic Functioning bit
 (37 9)  (37 57)  (37 57)  LC_4 Logic Functioning bit
 (42 9)  (42 57)  (42 57)  LC_4 Logic Functioning bit
 (43 9)  (43 57)  (43 57)  LC_4 Logic Functioning bit
 (36 10)  (36 58)  (36 58)  LC_5 Logic Functioning bit
 (37 10)  (37 58)  (37 58)  LC_5 Logic Functioning bit
 (42 10)  (42 58)  (42 58)  LC_5 Logic Functioning bit
 (43 10)  (43 58)  (43 58)  LC_5 Logic Functioning bit
 (50 10)  (50 58)  (50 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 59)  (36 59)  LC_5 Logic Functioning bit
 (37 11)  (37 59)  (37 59)  LC_5 Logic Functioning bit
 (42 11)  (42 59)  (42 59)  LC_5 Logic Functioning bit
 (43 11)  (43 59)  (43 59)  LC_5 Logic Functioning bit
 (36 12)  (36 60)  (36 60)  LC_6 Logic Functioning bit
 (37 12)  (37 60)  (37 60)  LC_6 Logic Functioning bit
 (42 12)  (42 60)  (42 60)  LC_6 Logic Functioning bit
 (43 12)  (43 60)  (43 60)  LC_6 Logic Functioning bit
 (50 12)  (50 60)  (50 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 61)  (36 61)  LC_6 Logic Functioning bit
 (37 13)  (37 61)  (37 61)  LC_6 Logic Functioning bit
 (42 13)  (42 61)  (42 61)  LC_6 Logic Functioning bit
 (43 13)  (43 61)  (43 61)  LC_6 Logic Functioning bit
 (36 14)  (36 62)  (36 62)  LC_7 Logic Functioning bit
 (37 14)  (37 62)  (37 62)  LC_7 Logic Functioning bit
 (42 14)  (42 62)  (42 62)  LC_7 Logic Functioning bit
 (43 14)  (43 62)  (43 62)  LC_7 Logic Functioning bit
 (50 14)  (50 62)  (50 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 63)  (36 63)  LC_7 Logic Functioning bit
 (37 15)  (37 63)  (37 63)  LC_7 Logic Functioning bit
 (42 15)  (42 63)  (42 63)  LC_7 Logic Functioning bit
 (43 15)  (43 63)  (43 63)  LC_7 Logic Functioning bit


LogicTile_8_3

 (8 3)  (428 51)  (428 51)  routing T_8_3.sp4_h_r_1 <X> T_8_3.sp4_v_t_36
 (9 3)  (429 51)  (429 51)  routing T_8_3.sp4_h_r_1 <X> T_8_3.sp4_v_t_36


LogicTile_9_3

 (0 2)  (474 50)  (474 50)  routing T_9_3.glb_netwk_7 <X> T_9_3.wire_logic_cluster/lc_7/clk
 (1 2)  (475 50)  (475 50)  routing T_9_3.glb_netwk_7 <X> T_9_3.wire_logic_cluster/lc_7/clk
 (2 2)  (476 50)  (476 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (505 50)  (505 50)  routing T_9_3.lc_trk_g1_7 <X> T_9_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 50)  (506 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (508 50)  (508 50)  routing T_9_3.lc_trk_g1_7 <X> T_9_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (510 50)  (510 50)  LC_1 Logic Functioning bit
 (37 2)  (511 50)  (511 50)  LC_1 Logic Functioning bit
 (38 2)  (512 50)  (512 50)  LC_1 Logic Functioning bit
 (39 2)  (513 50)  (513 50)  LC_1 Logic Functioning bit
 (45 2)  (519 50)  (519 50)  LC_1 Logic Functioning bit
 (0 3)  (474 51)  (474 51)  routing T_9_3.glb_netwk_7 <X> T_9_3.wire_logic_cluster/lc_7/clk
 (31 3)  (505 51)  (505 51)  routing T_9_3.lc_trk_g1_7 <X> T_9_3.wire_logic_cluster/lc_1/in_3
 (36 3)  (510 51)  (510 51)  LC_1 Logic Functioning bit
 (37 3)  (511 51)  (511 51)  LC_1 Logic Functioning bit
 (38 3)  (512 51)  (512 51)  LC_1 Logic Functioning bit
 (39 3)  (513 51)  (513 51)  LC_1 Logic Functioning bit
 (22 6)  (496 54)  (496 54)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (498 54)  (498 54)  routing T_9_3.bot_op_7 <X> T_9_3.lc_trk_g1_7
 (17 8)  (491 56)  (491 56)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (492 56)  (492 56)  routing T_9_3.wire_logic_cluster/lc_1/out <X> T_9_3.lc_trk_g2_1
 (32 12)  (506 60)  (506 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 60)  (507 60)  routing T_9_3.lc_trk_g2_1 <X> T_9_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (510 60)  (510 60)  LC_6 Logic Functioning bit
 (37 12)  (511 60)  (511 60)  LC_6 Logic Functioning bit
 (38 12)  (512 60)  (512 60)  LC_6 Logic Functioning bit
 (39 12)  (513 60)  (513 60)  LC_6 Logic Functioning bit
 (45 12)  (519 60)  (519 60)  LC_6 Logic Functioning bit
 (52 12)  (526 60)  (526 60)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (510 61)  (510 61)  LC_6 Logic Functioning bit
 (37 13)  (511 61)  (511 61)  LC_6 Logic Functioning bit
 (38 13)  (512 61)  (512 61)  LC_6 Logic Functioning bit
 (39 13)  (513 61)  (513 61)  LC_6 Logic Functioning bit
 (46 13)  (520 61)  (520 61)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (527 61)  (527 61)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_12_3

 (6 10)  (642 58)  (642 58)  routing T_12_3.sp4_h_l_36 <X> T_12_3.sp4_v_t_43
 (4 13)  (640 61)  (640 61)  routing T_12_3.sp4_h_l_36 <X> T_12_3.sp4_h_r_9
 (6 13)  (642 61)  (642 61)  routing T_12_3.sp4_h_l_36 <X> T_12_3.sp4_h_r_9


LogicTile_16_3

 (4 4)  (860 52)  (860 52)  routing T_16_3.sp4_h_l_44 <X> T_16_3.sp4_v_b_3
 (6 4)  (862 52)  (862 52)  routing T_16_3.sp4_h_l_44 <X> T_16_3.sp4_v_b_3
 (5 5)  (861 53)  (861 53)  routing T_16_3.sp4_h_l_44 <X> T_16_3.sp4_v_b_3


IpCon_Tile_25_3

 (36 0)  (1366 48)  (1366 48)  LC_0 Logic Functioning bit
 (37 0)  (1367 48)  (1367 48)  LC_0 Logic Functioning bit
 (42 0)  (1372 48)  (1372 48)  LC_0 Logic Functioning bit
 (43 0)  (1373 48)  (1373 48)  LC_0 Logic Functioning bit
 (50 0)  (1380 48)  (1380 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 49)  (1366 49)  LC_0 Logic Functioning bit
 (37 1)  (1367 49)  (1367 49)  LC_0 Logic Functioning bit
 (42 1)  (1372 49)  (1372 49)  LC_0 Logic Functioning bit
 (43 1)  (1373 49)  (1373 49)  LC_0 Logic Functioning bit
 (36 2)  (1366 50)  (1366 50)  LC_1 Logic Functioning bit
 (37 2)  (1367 50)  (1367 50)  LC_1 Logic Functioning bit
 (42 2)  (1372 50)  (1372 50)  LC_1 Logic Functioning bit
 (43 2)  (1373 50)  (1373 50)  LC_1 Logic Functioning bit
 (50 2)  (1380 50)  (1380 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 51)  (1366 51)  LC_1 Logic Functioning bit
 (37 3)  (1367 51)  (1367 51)  LC_1 Logic Functioning bit
 (42 3)  (1372 51)  (1372 51)  LC_1 Logic Functioning bit
 (43 3)  (1373 51)  (1373 51)  LC_1 Logic Functioning bit
 (36 4)  (1366 52)  (1366 52)  LC_2 Logic Functioning bit
 (37 4)  (1367 52)  (1367 52)  LC_2 Logic Functioning bit
 (42 4)  (1372 52)  (1372 52)  LC_2 Logic Functioning bit
 (43 4)  (1373 52)  (1373 52)  LC_2 Logic Functioning bit
 (50 4)  (1380 52)  (1380 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 53)  (1366 53)  LC_2 Logic Functioning bit
 (37 5)  (1367 53)  (1367 53)  LC_2 Logic Functioning bit
 (42 5)  (1372 53)  (1372 53)  LC_2 Logic Functioning bit
 (43 5)  (1373 53)  (1373 53)  LC_2 Logic Functioning bit
 (36 6)  (1366 54)  (1366 54)  LC_3 Logic Functioning bit
 (37 6)  (1367 54)  (1367 54)  LC_3 Logic Functioning bit
 (42 6)  (1372 54)  (1372 54)  LC_3 Logic Functioning bit
 (43 6)  (1373 54)  (1373 54)  LC_3 Logic Functioning bit
 (50 6)  (1380 54)  (1380 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 55)  (1366 55)  LC_3 Logic Functioning bit
 (37 7)  (1367 55)  (1367 55)  LC_3 Logic Functioning bit
 (42 7)  (1372 55)  (1372 55)  LC_3 Logic Functioning bit
 (43 7)  (1373 55)  (1373 55)  LC_3 Logic Functioning bit
 (36 8)  (1366 56)  (1366 56)  LC_4 Logic Functioning bit
 (37 8)  (1367 56)  (1367 56)  LC_4 Logic Functioning bit
 (42 8)  (1372 56)  (1372 56)  LC_4 Logic Functioning bit
 (43 8)  (1373 56)  (1373 56)  LC_4 Logic Functioning bit
 (50 8)  (1380 56)  (1380 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 57)  (1366 57)  LC_4 Logic Functioning bit
 (37 9)  (1367 57)  (1367 57)  LC_4 Logic Functioning bit
 (42 9)  (1372 57)  (1372 57)  LC_4 Logic Functioning bit
 (43 9)  (1373 57)  (1373 57)  LC_4 Logic Functioning bit
 (36 10)  (1366 58)  (1366 58)  LC_5 Logic Functioning bit
 (37 10)  (1367 58)  (1367 58)  LC_5 Logic Functioning bit
 (42 10)  (1372 58)  (1372 58)  LC_5 Logic Functioning bit
 (43 10)  (1373 58)  (1373 58)  LC_5 Logic Functioning bit
 (50 10)  (1380 58)  (1380 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 59)  (1366 59)  LC_5 Logic Functioning bit
 (37 11)  (1367 59)  (1367 59)  LC_5 Logic Functioning bit
 (42 11)  (1372 59)  (1372 59)  LC_5 Logic Functioning bit
 (43 11)  (1373 59)  (1373 59)  LC_5 Logic Functioning bit
 (36 12)  (1366 60)  (1366 60)  LC_6 Logic Functioning bit
 (37 12)  (1367 60)  (1367 60)  LC_6 Logic Functioning bit
 (42 12)  (1372 60)  (1372 60)  LC_6 Logic Functioning bit
 (43 12)  (1373 60)  (1373 60)  LC_6 Logic Functioning bit
 (50 12)  (1380 60)  (1380 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 61)  (1366 61)  LC_6 Logic Functioning bit
 (37 13)  (1367 61)  (1367 61)  LC_6 Logic Functioning bit
 (42 13)  (1372 61)  (1372 61)  LC_6 Logic Functioning bit
 (43 13)  (1373 61)  (1373 61)  LC_6 Logic Functioning bit
 (36 14)  (1366 62)  (1366 62)  LC_7 Logic Functioning bit
 (37 14)  (1367 62)  (1367 62)  LC_7 Logic Functioning bit
 (42 14)  (1372 62)  (1372 62)  LC_7 Logic Functioning bit
 (43 14)  (1373 62)  (1373 62)  LC_7 Logic Functioning bit
 (50 14)  (1380 62)  (1380 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 63)  (1366 63)  LC_7 Logic Functioning bit
 (37 15)  (1367 63)  (1367 63)  LC_7 Logic Functioning bit
 (42 15)  (1372 63)  (1372 63)  LC_7 Logic Functioning bit
 (43 15)  (1373 63)  (1373 63)  LC_7 Logic Functioning bit


IpCon_Tile_0_2

 (36 0)  (36 32)  (36 32)  LC_0 Logic Functioning bit
 (37 0)  (37 32)  (37 32)  LC_0 Logic Functioning bit
 (42 0)  (42 32)  (42 32)  LC_0 Logic Functioning bit
 (43 0)  (43 32)  (43 32)  LC_0 Logic Functioning bit
 (50 0)  (50 32)  (50 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 33)  (36 33)  LC_0 Logic Functioning bit
 (37 1)  (37 33)  (37 33)  LC_0 Logic Functioning bit
 (42 1)  (42 33)  (42 33)  LC_0 Logic Functioning bit
 (43 1)  (43 33)  (43 33)  LC_0 Logic Functioning bit
 (36 2)  (36 34)  (36 34)  LC_1 Logic Functioning bit
 (37 2)  (37 34)  (37 34)  LC_1 Logic Functioning bit
 (42 2)  (42 34)  (42 34)  LC_1 Logic Functioning bit
 (43 2)  (43 34)  (43 34)  LC_1 Logic Functioning bit
 (50 2)  (50 34)  (50 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 35)  (36 35)  LC_1 Logic Functioning bit
 (37 3)  (37 35)  (37 35)  LC_1 Logic Functioning bit
 (42 3)  (42 35)  (42 35)  LC_1 Logic Functioning bit
 (43 3)  (43 35)  (43 35)  LC_1 Logic Functioning bit
 (36 4)  (36 36)  (36 36)  LC_2 Logic Functioning bit
 (37 4)  (37 36)  (37 36)  LC_2 Logic Functioning bit
 (42 4)  (42 36)  (42 36)  LC_2 Logic Functioning bit
 (43 4)  (43 36)  (43 36)  LC_2 Logic Functioning bit
 (50 4)  (50 36)  (50 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 37)  (36 37)  LC_2 Logic Functioning bit
 (37 5)  (37 37)  (37 37)  LC_2 Logic Functioning bit
 (42 5)  (42 37)  (42 37)  LC_2 Logic Functioning bit
 (43 5)  (43 37)  (43 37)  LC_2 Logic Functioning bit
 (36 6)  (36 38)  (36 38)  LC_3 Logic Functioning bit
 (37 6)  (37 38)  (37 38)  LC_3 Logic Functioning bit
 (42 6)  (42 38)  (42 38)  LC_3 Logic Functioning bit
 (43 6)  (43 38)  (43 38)  LC_3 Logic Functioning bit
 (50 6)  (50 38)  (50 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 39)  (36 39)  LC_3 Logic Functioning bit
 (37 7)  (37 39)  (37 39)  LC_3 Logic Functioning bit
 (42 7)  (42 39)  (42 39)  LC_3 Logic Functioning bit
 (43 7)  (43 39)  (43 39)  LC_3 Logic Functioning bit
 (36 8)  (36 40)  (36 40)  LC_4 Logic Functioning bit
 (37 8)  (37 40)  (37 40)  LC_4 Logic Functioning bit
 (42 8)  (42 40)  (42 40)  LC_4 Logic Functioning bit
 (43 8)  (43 40)  (43 40)  LC_4 Logic Functioning bit
 (50 8)  (50 40)  (50 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 41)  (36 41)  LC_4 Logic Functioning bit
 (37 9)  (37 41)  (37 41)  LC_4 Logic Functioning bit
 (42 9)  (42 41)  (42 41)  LC_4 Logic Functioning bit
 (43 9)  (43 41)  (43 41)  LC_4 Logic Functioning bit
 (36 10)  (36 42)  (36 42)  LC_5 Logic Functioning bit
 (37 10)  (37 42)  (37 42)  LC_5 Logic Functioning bit
 (42 10)  (42 42)  (42 42)  LC_5 Logic Functioning bit
 (43 10)  (43 42)  (43 42)  LC_5 Logic Functioning bit
 (50 10)  (50 42)  (50 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 43)  (36 43)  LC_5 Logic Functioning bit
 (37 11)  (37 43)  (37 43)  LC_5 Logic Functioning bit
 (42 11)  (42 43)  (42 43)  LC_5 Logic Functioning bit
 (43 11)  (43 43)  (43 43)  LC_5 Logic Functioning bit
 (36 12)  (36 44)  (36 44)  LC_6 Logic Functioning bit
 (37 12)  (37 44)  (37 44)  LC_6 Logic Functioning bit
 (42 12)  (42 44)  (42 44)  LC_6 Logic Functioning bit
 (43 12)  (43 44)  (43 44)  LC_6 Logic Functioning bit
 (50 12)  (50 44)  (50 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 45)  (36 45)  LC_6 Logic Functioning bit
 (37 13)  (37 45)  (37 45)  LC_6 Logic Functioning bit
 (42 13)  (42 45)  (42 45)  LC_6 Logic Functioning bit
 (43 13)  (43 45)  (43 45)  LC_6 Logic Functioning bit
 (36 14)  (36 46)  (36 46)  LC_7 Logic Functioning bit
 (37 14)  (37 46)  (37 46)  LC_7 Logic Functioning bit
 (42 14)  (42 46)  (42 46)  LC_7 Logic Functioning bit
 (43 14)  (43 46)  (43 46)  LC_7 Logic Functioning bit
 (50 14)  (50 46)  (50 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 47)  (36 47)  LC_7 Logic Functioning bit
 (37 15)  (37 47)  (37 47)  LC_7 Logic Functioning bit
 (42 15)  (42 47)  (42 47)  LC_7 Logic Functioning bit
 (43 15)  (43 47)  (43 47)  LC_7 Logic Functioning bit


RAM_Tile_6_2

 (4 8)  (328 40)  (328 40)  routing T_6_2.sp4_v_t_47 <X> T_6_2.sp4_v_b_6
 (6 8)  (330 40)  (330 40)  routing T_6_2.sp4_v_t_47 <X> T_6_2.sp4_v_b_6


LogicTile_8_2

 (0 2)  (420 34)  (420 34)  routing T_8_2.glb_netwk_7 <X> T_8_2.wire_logic_cluster/lc_7/clk
 (1 2)  (421 34)  (421 34)  routing T_8_2.glb_netwk_7 <X> T_8_2.wire_logic_cluster/lc_7/clk
 (2 2)  (422 34)  (422 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (452 34)  (452 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (454 34)  (454 34)  routing T_8_2.lc_trk_g1_1 <X> T_8_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 34)  (456 34)  LC_1 Logic Functioning bit
 (37 2)  (457 34)  (457 34)  LC_1 Logic Functioning bit
 (38 2)  (458 34)  (458 34)  LC_1 Logic Functioning bit
 (39 2)  (459 34)  (459 34)  LC_1 Logic Functioning bit
 (45 2)  (465 34)  (465 34)  LC_1 Logic Functioning bit
 (0 3)  (420 35)  (420 35)  routing T_8_2.glb_netwk_7 <X> T_8_2.wire_logic_cluster/lc_7/clk
 (36 3)  (456 35)  (456 35)  LC_1 Logic Functioning bit
 (37 3)  (457 35)  (457 35)  LC_1 Logic Functioning bit
 (38 3)  (458 35)  (458 35)  LC_1 Logic Functioning bit
 (39 3)  (459 35)  (459 35)  LC_1 Logic Functioning bit
 (51 3)  (471 35)  (471 35)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (435 36)  (435 36)  routing T_8_2.bot_op_1 <X> T_8_2.lc_trk_g1_1
 (17 4)  (437 36)  (437 36)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1


LogicTile_9_2

 (15 1)  (489 33)  (489 33)  routing T_9_2.bot_op_0 <X> T_9_2.lc_trk_g0_0
 (17 1)  (491 33)  (491 33)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (474 34)  (474 34)  routing T_9_2.glb_netwk_7 <X> T_9_2.wire_logic_cluster/lc_7/clk
 (1 2)  (475 34)  (475 34)  routing T_9_2.glb_netwk_7 <X> T_9_2.wire_logic_cluster/lc_7/clk
 (2 2)  (476 34)  (476 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 35)  (474 35)  routing T_9_2.glb_netwk_7 <X> T_9_2.wire_logic_cluster/lc_7/clk
 (29 14)  (503 46)  (503 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (510 46)  (510 46)  LC_7 Logic Functioning bit
 (38 14)  (512 46)  (512 46)  LC_7 Logic Functioning bit
 (41 14)  (515 46)  (515 46)  LC_7 Logic Functioning bit
 (43 14)  (517 46)  (517 46)  LC_7 Logic Functioning bit
 (45 14)  (519 46)  (519 46)  LC_7 Logic Functioning bit
 (36 15)  (510 47)  (510 47)  LC_7 Logic Functioning bit
 (38 15)  (512 47)  (512 47)  LC_7 Logic Functioning bit
 (41 15)  (515 47)  (515 47)  LC_7 Logic Functioning bit
 (43 15)  (517 47)  (517 47)  LC_7 Logic Functioning bit


LogicTile_17_2

 (6 4)  (916 36)  (916 36)  routing T_17_2.sp4_v_t_37 <X> T_17_2.sp4_v_b_3
 (5 5)  (915 37)  (915 37)  routing T_17_2.sp4_v_t_37 <X> T_17_2.sp4_v_b_3


IpCon_Tile_25_2

 (36 0)  (1366 32)  (1366 32)  LC_0 Logic Functioning bit
 (37 0)  (1367 32)  (1367 32)  LC_0 Logic Functioning bit
 (42 0)  (1372 32)  (1372 32)  LC_0 Logic Functioning bit
 (43 0)  (1373 32)  (1373 32)  LC_0 Logic Functioning bit
 (50 0)  (1380 32)  (1380 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 33)  (1366 33)  LC_0 Logic Functioning bit
 (37 1)  (1367 33)  (1367 33)  LC_0 Logic Functioning bit
 (42 1)  (1372 33)  (1372 33)  LC_0 Logic Functioning bit
 (43 1)  (1373 33)  (1373 33)  LC_0 Logic Functioning bit
 (36 2)  (1366 34)  (1366 34)  LC_1 Logic Functioning bit
 (37 2)  (1367 34)  (1367 34)  LC_1 Logic Functioning bit
 (42 2)  (1372 34)  (1372 34)  LC_1 Logic Functioning bit
 (43 2)  (1373 34)  (1373 34)  LC_1 Logic Functioning bit
 (50 2)  (1380 34)  (1380 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 35)  (1366 35)  LC_1 Logic Functioning bit
 (37 3)  (1367 35)  (1367 35)  LC_1 Logic Functioning bit
 (42 3)  (1372 35)  (1372 35)  LC_1 Logic Functioning bit
 (43 3)  (1373 35)  (1373 35)  LC_1 Logic Functioning bit
 (36 4)  (1366 36)  (1366 36)  LC_2 Logic Functioning bit
 (37 4)  (1367 36)  (1367 36)  LC_2 Logic Functioning bit
 (42 4)  (1372 36)  (1372 36)  LC_2 Logic Functioning bit
 (43 4)  (1373 36)  (1373 36)  LC_2 Logic Functioning bit
 (50 4)  (1380 36)  (1380 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 37)  (1366 37)  LC_2 Logic Functioning bit
 (37 5)  (1367 37)  (1367 37)  LC_2 Logic Functioning bit
 (42 5)  (1372 37)  (1372 37)  LC_2 Logic Functioning bit
 (43 5)  (1373 37)  (1373 37)  LC_2 Logic Functioning bit
 (36 6)  (1366 38)  (1366 38)  LC_3 Logic Functioning bit
 (37 6)  (1367 38)  (1367 38)  LC_3 Logic Functioning bit
 (42 6)  (1372 38)  (1372 38)  LC_3 Logic Functioning bit
 (43 6)  (1373 38)  (1373 38)  LC_3 Logic Functioning bit
 (50 6)  (1380 38)  (1380 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 39)  (1366 39)  LC_3 Logic Functioning bit
 (37 7)  (1367 39)  (1367 39)  LC_3 Logic Functioning bit
 (42 7)  (1372 39)  (1372 39)  LC_3 Logic Functioning bit
 (43 7)  (1373 39)  (1373 39)  LC_3 Logic Functioning bit
 (36 8)  (1366 40)  (1366 40)  LC_4 Logic Functioning bit
 (37 8)  (1367 40)  (1367 40)  LC_4 Logic Functioning bit
 (42 8)  (1372 40)  (1372 40)  LC_4 Logic Functioning bit
 (43 8)  (1373 40)  (1373 40)  LC_4 Logic Functioning bit
 (50 8)  (1380 40)  (1380 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 41)  (1366 41)  LC_4 Logic Functioning bit
 (37 9)  (1367 41)  (1367 41)  LC_4 Logic Functioning bit
 (42 9)  (1372 41)  (1372 41)  LC_4 Logic Functioning bit
 (43 9)  (1373 41)  (1373 41)  LC_4 Logic Functioning bit
 (36 10)  (1366 42)  (1366 42)  LC_5 Logic Functioning bit
 (37 10)  (1367 42)  (1367 42)  LC_5 Logic Functioning bit
 (42 10)  (1372 42)  (1372 42)  LC_5 Logic Functioning bit
 (43 10)  (1373 42)  (1373 42)  LC_5 Logic Functioning bit
 (50 10)  (1380 42)  (1380 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 43)  (1366 43)  LC_5 Logic Functioning bit
 (37 11)  (1367 43)  (1367 43)  LC_5 Logic Functioning bit
 (42 11)  (1372 43)  (1372 43)  LC_5 Logic Functioning bit
 (43 11)  (1373 43)  (1373 43)  LC_5 Logic Functioning bit
 (36 12)  (1366 44)  (1366 44)  LC_6 Logic Functioning bit
 (37 12)  (1367 44)  (1367 44)  LC_6 Logic Functioning bit
 (42 12)  (1372 44)  (1372 44)  LC_6 Logic Functioning bit
 (43 12)  (1373 44)  (1373 44)  LC_6 Logic Functioning bit
 (50 12)  (1380 44)  (1380 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 45)  (1366 45)  LC_6 Logic Functioning bit
 (37 13)  (1367 45)  (1367 45)  LC_6 Logic Functioning bit
 (42 13)  (1372 45)  (1372 45)  LC_6 Logic Functioning bit
 (43 13)  (1373 45)  (1373 45)  LC_6 Logic Functioning bit
 (36 14)  (1366 46)  (1366 46)  LC_7 Logic Functioning bit
 (37 14)  (1367 46)  (1367 46)  LC_7 Logic Functioning bit
 (42 14)  (1372 46)  (1372 46)  LC_7 Logic Functioning bit
 (43 14)  (1373 46)  (1373 46)  LC_7 Logic Functioning bit
 (50 14)  (1380 46)  (1380 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 47)  (1366 47)  LC_7 Logic Functioning bit
 (37 15)  (1367 47)  (1367 47)  LC_7 Logic Functioning bit
 (42 15)  (1372 47)  (1372 47)  LC_7 Logic Functioning bit
 (43 15)  (1373 47)  (1373 47)  LC_7 Logic Functioning bit


IpCon_Tile_0_1

 (36 0)  (36 16)  (36 16)  LC_0 Logic Functioning bit
 (37 0)  (37 16)  (37 16)  LC_0 Logic Functioning bit
 (42 0)  (42 16)  (42 16)  LC_0 Logic Functioning bit
 (43 0)  (43 16)  (43 16)  LC_0 Logic Functioning bit
 (50 0)  (50 16)  (50 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 17)  (36 17)  LC_0 Logic Functioning bit
 (37 1)  (37 17)  (37 17)  LC_0 Logic Functioning bit
 (42 1)  (42 17)  (42 17)  LC_0 Logic Functioning bit
 (43 1)  (43 17)  (43 17)  LC_0 Logic Functioning bit
 (36 2)  (36 18)  (36 18)  LC_1 Logic Functioning bit
 (37 2)  (37 18)  (37 18)  LC_1 Logic Functioning bit
 (42 2)  (42 18)  (42 18)  LC_1 Logic Functioning bit
 (43 2)  (43 18)  (43 18)  LC_1 Logic Functioning bit
 (50 2)  (50 18)  (50 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 19)  (36 19)  LC_1 Logic Functioning bit
 (37 3)  (37 19)  (37 19)  LC_1 Logic Functioning bit
 (42 3)  (42 19)  (42 19)  LC_1 Logic Functioning bit
 (43 3)  (43 19)  (43 19)  LC_1 Logic Functioning bit
 (36 4)  (36 20)  (36 20)  LC_2 Logic Functioning bit
 (37 4)  (37 20)  (37 20)  LC_2 Logic Functioning bit
 (42 4)  (42 20)  (42 20)  LC_2 Logic Functioning bit
 (43 4)  (43 20)  (43 20)  LC_2 Logic Functioning bit
 (50 4)  (50 20)  (50 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 21)  (36 21)  LC_2 Logic Functioning bit
 (37 5)  (37 21)  (37 21)  LC_2 Logic Functioning bit
 (42 5)  (42 21)  (42 21)  LC_2 Logic Functioning bit
 (43 5)  (43 21)  (43 21)  LC_2 Logic Functioning bit
 (36 6)  (36 22)  (36 22)  LC_3 Logic Functioning bit
 (37 6)  (37 22)  (37 22)  LC_3 Logic Functioning bit
 (42 6)  (42 22)  (42 22)  LC_3 Logic Functioning bit
 (43 6)  (43 22)  (43 22)  LC_3 Logic Functioning bit
 (50 6)  (50 22)  (50 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 23)  (36 23)  LC_3 Logic Functioning bit
 (37 7)  (37 23)  (37 23)  LC_3 Logic Functioning bit
 (42 7)  (42 23)  (42 23)  LC_3 Logic Functioning bit
 (43 7)  (43 23)  (43 23)  LC_3 Logic Functioning bit
 (36 8)  (36 24)  (36 24)  LC_4 Logic Functioning bit
 (37 8)  (37 24)  (37 24)  LC_4 Logic Functioning bit
 (42 8)  (42 24)  (42 24)  LC_4 Logic Functioning bit
 (43 8)  (43 24)  (43 24)  LC_4 Logic Functioning bit
 (50 8)  (50 24)  (50 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 25)  (36 25)  LC_4 Logic Functioning bit
 (37 9)  (37 25)  (37 25)  LC_4 Logic Functioning bit
 (42 9)  (42 25)  (42 25)  LC_4 Logic Functioning bit
 (43 9)  (43 25)  (43 25)  LC_4 Logic Functioning bit
 (36 10)  (36 26)  (36 26)  LC_5 Logic Functioning bit
 (37 10)  (37 26)  (37 26)  LC_5 Logic Functioning bit
 (42 10)  (42 26)  (42 26)  LC_5 Logic Functioning bit
 (43 10)  (43 26)  (43 26)  LC_5 Logic Functioning bit
 (50 10)  (50 26)  (50 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 27)  (36 27)  LC_5 Logic Functioning bit
 (37 11)  (37 27)  (37 27)  LC_5 Logic Functioning bit
 (42 11)  (42 27)  (42 27)  LC_5 Logic Functioning bit
 (43 11)  (43 27)  (43 27)  LC_5 Logic Functioning bit
 (36 12)  (36 28)  (36 28)  LC_6 Logic Functioning bit
 (37 12)  (37 28)  (37 28)  LC_6 Logic Functioning bit
 (42 12)  (42 28)  (42 28)  LC_6 Logic Functioning bit
 (43 12)  (43 28)  (43 28)  LC_6 Logic Functioning bit
 (50 12)  (50 28)  (50 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 29)  (36 29)  LC_6 Logic Functioning bit
 (37 13)  (37 29)  (37 29)  LC_6 Logic Functioning bit
 (42 13)  (42 29)  (42 29)  LC_6 Logic Functioning bit
 (43 13)  (43 29)  (43 29)  LC_6 Logic Functioning bit
 (36 14)  (36 30)  (36 30)  LC_7 Logic Functioning bit
 (37 14)  (37 30)  (37 30)  LC_7 Logic Functioning bit
 (42 14)  (42 30)  (42 30)  LC_7 Logic Functioning bit
 (43 14)  (43 30)  (43 30)  LC_7 Logic Functioning bit
 (50 14)  (50 30)  (50 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 31)  (36 31)  LC_7 Logic Functioning bit
 (37 15)  (37 31)  (37 31)  LC_7 Logic Functioning bit
 (42 15)  (42 31)  (42 31)  LC_7 Logic Functioning bit
 (43 15)  (43 31)  (43 31)  LC_7 Logic Functioning bit


LogicTile_5_1

 (9 5)  (279 21)  (279 21)  routing T_5_1.sp4_v_t_41 <X> T_5_1.sp4_v_b_4
 (3 12)  (273 28)  (273 28)  routing T_5_1.sp12_v_t_22 <X> T_5_1.sp12_h_r_1


LogicTile_8_1

 (0 2)  (420 18)  (420 18)  routing T_8_1.glb_netwk_7 <X> T_8_1.wire_logic_cluster/lc_7/clk
 (1 2)  (421 18)  (421 18)  routing T_8_1.glb_netwk_7 <X> T_8_1.wire_logic_cluster/lc_7/clk
 (2 2)  (422 18)  (422 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (31 2)  (451 18)  (451 18)  routing T_8_1.lc_trk_g1_7 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 18)  (452 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (454 18)  (454 18)  routing T_8_1.lc_trk_g1_7 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 18)  (456 18)  LC_1 Logic Functioning bit
 (37 2)  (457 18)  (457 18)  LC_1 Logic Functioning bit
 (38 2)  (458 18)  (458 18)  LC_1 Logic Functioning bit
 (39 2)  (459 18)  (459 18)  LC_1 Logic Functioning bit
 (45 2)  (465 18)  (465 18)  LC_1 Logic Functioning bit
 (0 3)  (420 19)  (420 19)  routing T_8_1.glb_netwk_7 <X> T_8_1.wire_logic_cluster/lc_7/clk
 (15 3)  (435 19)  (435 19)  routing T_8_1.bot_op_4 <X> T_8_1.lc_trk_g0_4
 (17 3)  (437 19)  (437 19)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (31 3)  (451 19)  (451 19)  routing T_8_1.lc_trk_g1_7 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (36 3)  (456 19)  (456 19)  LC_1 Logic Functioning bit
 (37 3)  (457 19)  (457 19)  LC_1 Logic Functioning bit
 (38 3)  (458 19)  (458 19)  LC_1 Logic Functioning bit
 (39 3)  (459 19)  (459 19)  LC_1 Logic Functioning bit
 (21 6)  (441 22)  (441 22)  routing T_8_1.wire_logic_cluster/lc_7/out <X> T_8_1.lc_trk_g1_7
 (22 6)  (442 22)  (442 22)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (19 14)  (439 30)  (439 30)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (31 14)  (451 30)  (451 30)  routing T_8_1.lc_trk_g0_4 <X> T_8_1.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 30)  (452 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (456 30)  (456 30)  LC_7 Logic Functioning bit
 (37 14)  (457 30)  (457 30)  LC_7 Logic Functioning bit
 (38 14)  (458 30)  (458 30)  LC_7 Logic Functioning bit
 (39 14)  (459 30)  (459 30)  LC_7 Logic Functioning bit
 (45 14)  (465 30)  (465 30)  LC_7 Logic Functioning bit
 (36 15)  (456 31)  (456 31)  LC_7 Logic Functioning bit
 (37 15)  (457 31)  (457 31)  LC_7 Logic Functioning bit
 (38 15)  (458 31)  (458 31)  LC_7 Logic Functioning bit
 (39 15)  (459 31)  (459 31)  LC_7 Logic Functioning bit


LogicTile_9_1

 (31 0)  (505 16)  (505 16)  routing T_9_1.lc_trk_g2_5 <X> T_9_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (506 16)  (506 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (507 16)  (507 16)  routing T_9_1.lc_trk_g2_5 <X> T_9_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (510 16)  (510 16)  LC_0 Logic Functioning bit
 (37 0)  (511 16)  (511 16)  LC_0 Logic Functioning bit
 (38 0)  (512 16)  (512 16)  LC_0 Logic Functioning bit
 (39 0)  (513 16)  (513 16)  LC_0 Logic Functioning bit
 (45 0)  (519 16)  (519 16)  LC_0 Logic Functioning bit
 (36 1)  (510 17)  (510 17)  LC_0 Logic Functioning bit
 (37 1)  (511 17)  (511 17)  LC_0 Logic Functioning bit
 (38 1)  (512 17)  (512 17)  LC_0 Logic Functioning bit
 (39 1)  (513 17)  (513 17)  LC_0 Logic Functioning bit
 (0 2)  (474 18)  (474 18)  routing T_9_1.glb_netwk_7 <X> T_9_1.wire_logic_cluster/lc_7/clk
 (1 2)  (475 18)  (475 18)  routing T_9_1.glb_netwk_7 <X> T_9_1.wire_logic_cluster/lc_7/clk
 (2 2)  (476 18)  (476 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 19)  (474 19)  routing T_9_1.glb_netwk_7 <X> T_9_1.wire_logic_cluster/lc_7/clk
 (15 3)  (489 19)  (489 19)  routing T_9_1.bot_op_4 <X> T_9_1.lc_trk_g0_4
 (17 3)  (491 19)  (491 19)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (17 10)  (491 26)  (491 26)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (492 26)  (492 26)  routing T_9_1.wire_logic_cluster/lc_5/out <X> T_9_1.lc_trk_g2_5
 (31 10)  (505 26)  (505 26)  routing T_9_1.lc_trk_g0_4 <X> T_9_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 26)  (506 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (510 26)  (510 26)  LC_5 Logic Functioning bit
 (37 10)  (511 26)  (511 26)  LC_5 Logic Functioning bit
 (38 10)  (512 26)  (512 26)  LC_5 Logic Functioning bit
 (39 10)  (513 26)  (513 26)  LC_5 Logic Functioning bit
 (45 10)  (519 26)  (519 26)  LC_5 Logic Functioning bit
 (36 11)  (510 27)  (510 27)  LC_5 Logic Functioning bit
 (37 11)  (511 27)  (511 27)  LC_5 Logic Functioning bit
 (38 11)  (512 27)  (512 27)  LC_5 Logic Functioning bit
 (39 11)  (513 27)  (513 27)  LC_5 Logic Functioning bit


LogicTile_11_1

 (12 3)  (594 19)  (594 19)  routing T_11_1.sp4_h_l_39 <X> T_11_1.sp4_v_t_39


LogicTile_12_1

 (17 3)  (653 19)  (653 19)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (658 19)  (658 19)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (659 19)  (659 19)  routing T_12_1.sp12_h_r_14 <X> T_12_1.lc_trk_g0_6
 (0 6)  (636 22)  (636 22)  routing T_12_1.glb_netwk_6 <X> T_12_1.glb2local_0
 (1 6)  (637 22)  (637 22)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (29 6)  (665 22)  (665 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (666 22)  (666 22)  routing T_12_1.lc_trk_g0_6 <X> T_12_1.wire_logic_cluster/lc_3/in_1
 (31 6)  (667 22)  (667 22)  routing T_12_1.lc_trk_g0_4 <X> T_12_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (668 22)  (668 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (672 22)  (672 22)  LC_3 Logic Functioning bit
 (37 6)  (673 22)  (673 22)  LC_3 Logic Functioning bit
 (38 6)  (674 22)  (674 22)  LC_3 Logic Functioning bit
 (39 6)  (675 22)  (675 22)  LC_3 Logic Functioning bit
 (41 6)  (677 22)  (677 22)  LC_3 Logic Functioning bit
 (43 6)  (679 22)  (679 22)  LC_3 Logic Functioning bit
 (1 7)  (637 23)  (637 23)  routing T_12_1.glb_netwk_6 <X> T_12_1.glb2local_0
 (30 7)  (666 23)  (666 23)  routing T_12_1.lc_trk_g0_6 <X> T_12_1.wire_logic_cluster/lc_3/in_1
 (36 7)  (672 23)  (672 23)  LC_3 Logic Functioning bit
 (37 7)  (673 23)  (673 23)  LC_3 Logic Functioning bit
 (38 7)  (674 23)  (674 23)  LC_3 Logic Functioning bit
 (39 7)  (675 23)  (675 23)  LC_3 Logic Functioning bit
 (41 7)  (677 23)  (677 23)  LC_3 Logic Functioning bit
 (43 7)  (679 23)  (679 23)  LC_3 Logic Functioning bit


IpCon_Tile_25_1

 (36 0)  (1366 16)  (1366 16)  LC_0 Logic Functioning bit
 (37 0)  (1367 16)  (1367 16)  LC_0 Logic Functioning bit
 (42 0)  (1372 16)  (1372 16)  LC_0 Logic Functioning bit
 (43 0)  (1373 16)  (1373 16)  LC_0 Logic Functioning bit
 (50 0)  (1380 16)  (1380 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 17)  (1366 17)  LC_0 Logic Functioning bit
 (37 1)  (1367 17)  (1367 17)  LC_0 Logic Functioning bit
 (42 1)  (1372 17)  (1372 17)  LC_0 Logic Functioning bit
 (43 1)  (1373 17)  (1373 17)  LC_0 Logic Functioning bit
 (36 2)  (1366 18)  (1366 18)  LC_1 Logic Functioning bit
 (37 2)  (1367 18)  (1367 18)  LC_1 Logic Functioning bit
 (42 2)  (1372 18)  (1372 18)  LC_1 Logic Functioning bit
 (43 2)  (1373 18)  (1373 18)  LC_1 Logic Functioning bit
 (50 2)  (1380 18)  (1380 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 19)  (1366 19)  LC_1 Logic Functioning bit
 (37 3)  (1367 19)  (1367 19)  LC_1 Logic Functioning bit
 (42 3)  (1372 19)  (1372 19)  LC_1 Logic Functioning bit
 (43 3)  (1373 19)  (1373 19)  LC_1 Logic Functioning bit
 (36 4)  (1366 20)  (1366 20)  LC_2 Logic Functioning bit
 (37 4)  (1367 20)  (1367 20)  LC_2 Logic Functioning bit
 (42 4)  (1372 20)  (1372 20)  LC_2 Logic Functioning bit
 (43 4)  (1373 20)  (1373 20)  LC_2 Logic Functioning bit
 (50 4)  (1380 20)  (1380 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 21)  (1366 21)  LC_2 Logic Functioning bit
 (37 5)  (1367 21)  (1367 21)  LC_2 Logic Functioning bit
 (42 5)  (1372 21)  (1372 21)  LC_2 Logic Functioning bit
 (43 5)  (1373 21)  (1373 21)  LC_2 Logic Functioning bit
 (36 6)  (1366 22)  (1366 22)  LC_3 Logic Functioning bit
 (37 6)  (1367 22)  (1367 22)  LC_3 Logic Functioning bit
 (42 6)  (1372 22)  (1372 22)  LC_3 Logic Functioning bit
 (43 6)  (1373 22)  (1373 22)  LC_3 Logic Functioning bit
 (50 6)  (1380 22)  (1380 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 23)  (1366 23)  LC_3 Logic Functioning bit
 (37 7)  (1367 23)  (1367 23)  LC_3 Logic Functioning bit
 (42 7)  (1372 23)  (1372 23)  LC_3 Logic Functioning bit
 (43 7)  (1373 23)  (1373 23)  LC_3 Logic Functioning bit
 (36 8)  (1366 24)  (1366 24)  LC_4 Logic Functioning bit
 (37 8)  (1367 24)  (1367 24)  LC_4 Logic Functioning bit
 (42 8)  (1372 24)  (1372 24)  LC_4 Logic Functioning bit
 (43 8)  (1373 24)  (1373 24)  LC_4 Logic Functioning bit
 (50 8)  (1380 24)  (1380 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 25)  (1366 25)  LC_4 Logic Functioning bit
 (37 9)  (1367 25)  (1367 25)  LC_4 Logic Functioning bit
 (42 9)  (1372 25)  (1372 25)  LC_4 Logic Functioning bit
 (43 9)  (1373 25)  (1373 25)  LC_4 Logic Functioning bit
 (36 10)  (1366 26)  (1366 26)  LC_5 Logic Functioning bit
 (37 10)  (1367 26)  (1367 26)  LC_5 Logic Functioning bit
 (42 10)  (1372 26)  (1372 26)  LC_5 Logic Functioning bit
 (43 10)  (1373 26)  (1373 26)  LC_5 Logic Functioning bit
 (50 10)  (1380 26)  (1380 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 27)  (1366 27)  LC_5 Logic Functioning bit
 (37 11)  (1367 27)  (1367 27)  LC_5 Logic Functioning bit
 (42 11)  (1372 27)  (1372 27)  LC_5 Logic Functioning bit
 (43 11)  (1373 27)  (1373 27)  LC_5 Logic Functioning bit
 (36 12)  (1366 28)  (1366 28)  LC_6 Logic Functioning bit
 (37 12)  (1367 28)  (1367 28)  LC_6 Logic Functioning bit
 (42 12)  (1372 28)  (1372 28)  LC_6 Logic Functioning bit
 (43 12)  (1373 28)  (1373 28)  LC_6 Logic Functioning bit
 (50 12)  (1380 28)  (1380 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 29)  (1366 29)  LC_6 Logic Functioning bit
 (37 13)  (1367 29)  (1367 29)  LC_6 Logic Functioning bit
 (42 13)  (1372 29)  (1372 29)  LC_6 Logic Functioning bit
 (43 13)  (1373 29)  (1373 29)  LC_6 Logic Functioning bit
 (36 14)  (1366 30)  (1366 30)  LC_7 Logic Functioning bit
 (37 14)  (1367 30)  (1367 30)  LC_7 Logic Functioning bit
 (42 14)  (1372 30)  (1372 30)  LC_7 Logic Functioning bit
 (43 14)  (1373 30)  (1373 30)  LC_7 Logic Functioning bit
 (50 14)  (1380 30)  (1380 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 31)  (1366 31)  LC_7 Logic Functioning bit
 (37 15)  (1367 31)  (1367 31)  LC_7 Logic Functioning bit
 (42 15)  (1372 31)  (1372 31)  LC_7 Logic Functioning bit
 (43 15)  (1373 31)  (1373 31)  LC_7 Logic Functioning bit


GlobalNetwork_0_0

 (1 0)  (691 335)  (691 335)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7


IO_Tile_1_0

 (15 14)  (91 0)  (91 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (90 1)  (90 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_2_0

 (15 14)  (145 0)  (145 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (144 1)  (144 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_3_0

 (15 14)  (199 0)  (199 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (198 1)  (198 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_4_0

 (15 14)  (253 0)  (253 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (252 1)  (252 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_5_0

 (16 0)  (274 15)  (274 15)  IOB_0 IO Functioning bit
 (3 1)  (297 14)  (297 14)  IO control bit: IODOWN_REN_0

 (17 3)  (275 13)  (275 13)  IOB_0 IO Functioning bit
 (4 4)  (286 11)  (286 11)  routing T_5_0.span4_vert_4 <X> T_5_0.lc_trk_g0_4
 (13 4)  (305 11)  (305 11)  routing T_5_0.lc_trk_g0_4 <X> T_5_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (274 11)  (274 11)  IOB_0 IO Functioning bit
 (6 5)  (288 10)  (288 10)  routing T_5_0.span4_vert_4 <X> T_5_0.lc_trk_g0_4
 (7 5)  (289 10)  (289 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_4 lc_trk_g0_4
 (13 5)  (305 10)  (305 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (307 8)  (307 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (307 0)  (307 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_6_0

 (16 0)  (328 15)  (328 15)  IOB_0 IO Functioning bit
 (3 1)  (351 14)  (351 14)  IO control bit: GIOLEFT1_REN_0

 (5 2)  (341 12)  (341 12)  routing T_6_0.span4_vert_19 <X> T_6_0.lc_trk_g0_3
 (6 2)  (342 12)  (342 12)  routing T_6_0.span4_vert_19 <X> T_6_0.lc_trk_g0_3
 (7 2)  (343 12)  (343 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (17 3)  (329 13)  (329 13)  IOB_0 IO Functioning bit
 (14 4)  (360 11)  (360 11)  routing T_6_0.lc_trk_g0_3 <X> T_6_0.wire_gbuf/in
 (15 4)  (361 11)  (361 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (16 4)  (328 11)  (328 11)  IOB_0 IO Functioning bit
 (15 6)  (361 8)  (361 8)  IO control bit: GIOLEFT1_cf_bit_35

 (15 14)  (361 0)  (361 0)  IO control bit: GIOLEFT1_extra_padeb_test_1



IO_Tile_7_0

 (2 6)  (392 8)  (392 8)  IO control bit: IODOWN_REN_1

 (16 10)  (370 4)  (370 4)  IOB_1 IO Functioning bit
 (15 12)  (403 3)  (403 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (371 2)  (371 2)  IOB_1 IO Functioning bit
 (16 14)  (370 0)  (370 0)  IOB_1 IO Functioning bit
 (14 15)  (402 1)  (402 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_8_0

 (3 1)  (447 14)  (447 14)  IO control bit: IODOWN_REN_0

 (17 3)  (425 13)  (425 13)  IOB_0 IO Functioning bit
 (3 6)  (447 8)  (447 8)  IO control bit: IODOWN_IE_0

 (15 6)  (457 8)  (457 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (457 0)  (457 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (456 1)  (456 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_9_0

 (3 1)  (501 14)  (501 14)  IO control bit: IODOWN_REN_0

 (17 3)  (479 13)  (479 13)  IOB_0 IO Functioning bit
 (3 6)  (501 8)  (501 8)  IO control bit: IODOWN_IE_0

 (15 6)  (511 8)  (511 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (511 0)  (511 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (510 1)  (510 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_10_0

 (15 14)  (565 0)  (565 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (564 1)  (564 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_11_0

 (15 14)  (619 0)  (619 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (618 1)  (618 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_12_0

 (7 2)  (655 12)  (655 12)  Enable bit of Mux _local_links/g0_mux_3 => logic_op_top_3 lc_trk_g0_3
 (8 2)  (656 12)  (656 12)  routing T_12_0.logic_op_top_3 <X> T_12_0.lc_trk_g0_3
 (8 3)  (656 13)  (656 13)  routing T_12_0.logic_op_top_3 <X> T_12_0.lc_trk_g0_3
 (14 4)  (672 11)  (672 11)  routing T_12_0.lc_trk_g0_3 <X> T_12_0.wire_gbuf/in
 (15 4)  (673 11)  (673 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (15 14)  (673 0)  (673 0)  IO control bit: GIODOWN1_extra_padeb_test_1

 (14 15)  (672 1)  (672 1)  IO control bit: GIODOWN1_extra_padeb_test_0



IO_Tile_13_0

 (2 6)  (720 8)  (720 8)  IO control bit: GIODOWN0_REN_1

 (4 9)  (710 6)  (710 6)  routing T_13_0.span12_vert_16 <X> T_13_0.lc_trk_g1_0
 (6 9)  (712 6)  (712 6)  routing T_13_0.span12_vert_16 <X> T_13_0.lc_trk_g1_0
 (7 9)  (713 6)  (713 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (728 4)  (728 4)  routing T_13_0.lc_trk_g1_0 <X> T_13_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (698 4)  (698 4)  IOB_1 IO Functioning bit
 (13 11)  (729 5)  (729 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (731 3)  (731 3)  IO control bit: GIODOWN0_cf_bit_39

 (17 13)  (699 2)  (699 2)  IOB_1 IO Functioning bit
 (16 14)  (698 0)  (698 0)  IOB_1 IO Functioning bit
 (14 15)  (730 1)  (730 1)  IO control bit: GIODOWN0_extra_padeb_test_0



IO_Tile_14_0

 (15 14)  (785 0)  (785 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (784 1)  (784 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_15_0

 (16 0)  (806 15)  (806 15)  IOB_0 IO Functioning bit
 (3 1)  (829 14)  (829 14)  IO control bit: IODOWN_REN_0

 (17 3)  (807 13)  (807 13)  IOB_0 IO Functioning bit
 (12 4)  (836 11)  (836 11)  routing T_15_0.lc_trk_g1_3 <X> T_15_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (806 11)  (806 11)  IOB_0 IO Functioning bit
 (12 5)  (836 10)  (836 10)  routing T_15_0.lc_trk_g1_3 <X> T_15_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (837 10)  (837 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (839 8)  (839 8)  IO control bit: IODOWN_cf_bit_35

 (5 10)  (819 4)  (819 4)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g1_3
 (6 10)  (820 4)  (820 4)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g1_3
 (7 10)  (821 4)  (821 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (822 4)  (822 4)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g1_3
 (8 11)  (822 5)  (822 5)  routing T_15_0.span4_vert_43 <X> T_15_0.lc_trk_g1_3
 (15 14)  (839 0)  (839 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_16_0

 (16 0)  (860 15)  (860 15)  IOB_0 IO Functioning bit
 (3 1)  (883 14)  (883 14)  IO control bit: IODOWN_REN_0

 (17 3)  (861 13)  (861 13)  IOB_0 IO Functioning bit
 (12 4)  (890 11)  (890 11)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (860 11)  (860 11)  IOB_0 IO Functioning bit
 (12 5)  (890 10)  (890 10)  routing T_16_0.lc_trk_g1_3 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (891 10)  (891 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (893 8)  (893 8)  IO control bit: IODOWN_cf_bit_35

 (5 10)  (873 4)  (873 4)  routing T_16_0.span4_vert_27 <X> T_16_0.lc_trk_g1_3
 (6 10)  (874 4)  (874 4)  routing T_16_0.span4_vert_27 <X> T_16_0.lc_trk_g1_3
 (7 10)  (875 4)  (875 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_27 lc_trk_g1_3
 (8 11)  (876 5)  (876 5)  routing T_16_0.span4_vert_27 <X> T_16_0.lc_trk_g1_3
 (15 14)  (893 0)  (893 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_17_0

 (16 0)  (914 15)  (914 15)  IOB_0 IO Functioning bit
 (3 1)  (937 14)  (937 14)  IO control bit: IODOWN_REN_0

 (17 3)  (915 13)  (915 13)  IOB_0 IO Functioning bit
 (13 4)  (945 11)  (945 11)  routing T_17_0.lc_trk_g0_6 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (914 11)  (914 11)  IOB_0 IO Functioning bit
 (12 5)  (944 10)  (944 10)  routing T_17_0.lc_trk_g0_6 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (945 10)  (945 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (4 6)  (926 8)  (926 8)  routing T_17_0.span4_vert_14 <X> T_17_0.lc_trk_g0_6
 (15 6)  (947 8)  (947 8)  IO control bit: IODOWN_cf_bit_35

 (4 7)  (926 9)  (926 9)  routing T_17_0.span4_vert_14 <X> T_17_0.lc_trk_g0_6
 (6 7)  (928 9)  (928 9)  routing T_17_0.span4_vert_14 <X> T_17_0.lc_trk_g0_6
 (7 7)  (929 9)  (929 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_14 lc_trk_g0_6
 (15 14)  (947 0)  (947 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_18_0

 (15 14)  (1001 0)  (1001 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1000 1)  (1000 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_19_0

 (15 14)  (1055 0)  (1055 0)  IO control bit: GIORIGHT1_extra_padeb_test_1

 (14 15)  (1054 1)  (1054 1)  IO control bit: GIORIGHT1_extra_padeb_test_0



IO_Tile_20_0

 (15 14)  (1097 0)  (1097 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1096 1)  (1096 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_21_0

 (15 14)  (1151 0)  (1151 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1150 1)  (1150 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_22_0

 (2 6)  (1194 8)  (1194 8)  IO control bit: BIODOWN_REN_1

 (16 10)  (1172 4)  (1172 4)  IOB_1 IO Functioning bit
 (15 12)  (1205 3)  (1205 3)  IO control bit: BIODOWN_cf_bit_39

 (17 13)  (1173 2)  (1173 2)  IOB_1 IO Functioning bit
 (16 14)  (1172 0)  (1172 0)  IOB_1 IO Functioning bit
 (14 15)  (1204 1)  (1204 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_23_0

 (15 14)  (1259 0)  (1259 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1258 1)  (1258 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_24_0

 (15 14)  (1313 0)  (1313 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1312 1)  (1312 1)  IO control bit: BIODOWN_extra_padeb_test_0


