// Seed: 3850574300
module module_0;
  parameter id_1 = 1;
  wire id_2;
  id_3 :
  assert property (@(posedge 1) id_1)
  else $unsigned(53);
  ;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  uwire id_4,
    output wire  id_5
);
  assign id_5 = -1 ? 1 < id_4 : 1;
  parameter id_7 = -1;
  assign id_5 = 1 >= -1'b0;
  wire  id_8;
  logic id_9;
  module_0 modCall_1 ();
  logic id_10;
  assign id_9 = -1;
endmodule
