vendor_name = ModelSim
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/ULA.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/UC_ULA.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/uc.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/somador.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/soma4.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/single_port_RAM.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/shift2_imediato.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/shift2.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/ROM.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/Registrador.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/muxGenerico2.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/mips.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/estendeSinalGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/constantesMIPS.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/clock_generator.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/Waveform.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/Waveform1.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/Waveform2.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/Waveform3.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/Waveform4.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/Waveform5.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/Waveform6.vwf
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/db/mips.cbx.xml
design_name = UC_ULA
instance = comp, \ALUctr[0]~output\, ALUctr[0]~output, UC_ULA, 1
instance = comp, \ALUctr[1]~output\, ALUctr[1]~output, UC_ULA, 1
instance = comp, \ALUctr[2]~output\, ALUctr[2]~output, UC_ULA, 1
instance = comp, \ALUctr[3]~output\, ALUctr[3]~output, UC_ULA, 1
instance = comp, \ALUop[2]~input\, ALUop[2]~input, UC_ULA, 1
instance = comp, \ALUop[1]~input\, ALUop[1]~input, UC_ULA, 1
instance = comp, \ALUctr~0\, ALUctr~0, UC_ULA, 1
instance = comp, \funct[0]~input\, funct[0]~input, UC_ULA, 1
instance = comp, \funct[2]~input\, funct[2]~input, UC_ULA, 1
instance = comp, \funct[3]~input\, funct[3]~input, UC_ULA, 1
instance = comp, \funct[4]~input\, funct[4]~input, UC_ULA, 1
instance = comp, \ALUctr~1\, ALUctr~1, UC_ULA, 1
instance = comp, \funct[5]~input\, funct[5]~input, UC_ULA, 1
instance = comp, \ALUctr~2\, ALUctr~2, UC_ULA, 1
instance = comp, \ALUop[0]~input\, ALUop[0]~input, UC_ULA, 1
instance = comp, \ALUctr~3\, ALUctr~3, UC_ULA, 1
instance = comp, \funct[1]~input\, funct[1]~input, UC_ULA, 1
instance = comp, \ALUctr~4\, ALUctr~4, UC_ULA, 1
instance = comp, \ALUctr~5\, ALUctr~5, UC_ULA, 1
