{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 09:59:01 2023 " "Info: Processing started: Wed Feb 01 09:59:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exam4 -c exam4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exam4 -c exam4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.11_1835 " "Warning: Node \"anext_state.11_1835\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.01_1847 " "Warning: Node \"anext_state.01_1847\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.00_1853 " "Warning: Node \"anext_state.00_1853\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.10_1841 " "Warning: Node \"anext_state.10_1841\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cs_n\$latch " "Warning: Node \"cs_n\$latch\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd_n\$latch " "Warning: Node \"rd_n\$latch\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "wr_n\$latch " "Warning: Node \"wr_n\$latch\" is a latch" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 62 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rst " "Info: Assuming node \"rst\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lcd_clk " "Info: Detected ripple clock \"lcd_clk\" as buffer" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 17 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register data_reg\[5\] register dataout\[6\]~reg0 19.43 MHz 51.458 ns Internal " "Info: Clock \"clk\" has Internal fmax of 19.43 MHz between source register \"data_reg\[5\]\" and destination register \"dataout\[6\]~reg0\" (period= 51.458 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.447 ns + Longest register register " "Info: + Longest register to register delay is 44.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_reg\[5\] 1 REG LC_X15_Y6_N0 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 15; REG Node = 'data_reg\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_reg[5] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.747 ns) 1.661 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~COUT 2 COMB LC_X15_Y6_N2 1 " "Info: 2: + IC(0.914 ns) + CELL(0.747 ns) = 1.661 ns; Loc. = LC_X15_Y6_N2; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { data_reg[5] lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.476 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 3 COMB LC_X15_Y6_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.476 ns; Loc. = LC_X15_Y6_N3; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.978 ns) 4.148 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~19 4 COMB LC_X15_Y6_N5 2 " "Info: 4: + IC(0.694 ns) + CELL(0.978 ns) = 4.148 ns; Loc. = LC_X15_Y6_N5; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.271 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13 5 COMB LC_X15_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.271 ns; Loc. = LC_X15_Y6_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.394 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 6 COMB LC_X15_Y6_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.394 ns; Loc. = LC_X15_Y6_N7; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.517 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15 7 COMB LC_X15_Y6_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 4.517 ns; Loc. = LC_X15_Y6_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.332 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10 8 COMB LC_X15_Y6_N9 16 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 5.332 ns; Loc. = LC_X15_Y6_N9; Fanout = 16; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.740 ns) 7.215 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[27\]~62 9 COMB LC_X14_Y6_N9 2 " "Info: 9: + IC(1.143 ns) + CELL(0.740 ns) = 7.215 ns; Loc. = LC_X14_Y6_N9; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[27\]~62'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.954 ns) 9.918 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~21 10 COMB LC_X16_Y6_N4 1 " "Info: 10: + IC(1.749 ns) + CELL(0.954 ns) = 9.918 ns; Loc. = LC_X16_Y6_N4; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 10.893 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 11 COMB LC_X16_Y6_N6 16 " "Info: 11: + IC(0.000 ns) + CELL(0.975 ns) = 10.893 ns; Loc. = LC_X16_Y6_N6; Fanout = 16; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.200 ns) 13.632 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[32\]~123 12 COMB LC_X14_Y3_N5 4 " "Info: 12: + IC(2.539 ns) + CELL(0.200 ns) = 13.632 ns; Loc. = LC_X14_Y3_N5; Fanout = 4; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[32\]~123'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.978 ns) 15.724 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~19 13 COMB LC_X15_Y3_N3 2 " "Info: 13: + IC(1.114 ns) + CELL(0.978 ns) = 15.724 ns; Loc. = LC_X15_Y3_N3; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 15.985 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~21 14 COMB LC_X15_Y3_N4 1 " "Info: 14: + IC(0.000 ns) + CELL(0.261 ns) = 15.985 ns; Loc. = LC_X15_Y3_N4; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~21'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 16.960 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~12 15 COMB LC_X15_Y3_N6 17 " "Info: 15: + IC(0.000 ns) + CELL(0.975 ns) = 16.960 ns; Loc. = LC_X15_Y3_N6; Fanout = 17; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_6\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.051 ns) + CELL(0.200 ns) 19.211 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[39\]~44 16 COMB LC_X14_Y4_N0 2 " "Info: 16: + IC(2.051 ns) + CELL(0.200 ns) = 19.211 ns; Loc. = LC_X14_Y4_N0; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[39\]~44'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(1.077 ns) 21.970 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~19 17 COMB LC_X14_Y4_N4 1 " "Info: 17: + IC(1.682 ns) + CELL(1.077 ns) = 21.970 ns; Loc. = LC_X14_Y4_N4; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 22.945 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~12 18 COMB LC_X14_Y4_N6 15 " "Info: 18: + IC(0.000 ns) + CELL(0.975 ns) = 22.945 ns; Loc. = LC_X14_Y4_N6; Fanout = 15; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_7\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.200 ns) 25.081 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[46\]~125 19 COMB LC_X14_Y3_N6 2 " "Info: 19: + IC(1.936 ns) + CELL(0.200 ns) = 25.081 ns; Loc. = LC_X14_Y3_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[46\]~125'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.978 ns) 28.011 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~15 20 COMB LC_X14_Y5_N5 1 " "Info: 20: + IC(1.952 ns) + CELL(0.978 ns) = 28.011 ns; Loc. = LC_X14_Y5_N5; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 28.826 ns lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~12 21 COMB LC_X14_Y5_N6 15 " "Info: 21: + IC(0.000 ns) + CELL(0.815 ns) = 28.826 ns; Loc. = LC_X14_Y5_N6; Fanout = 15; COMB Node = 'lpm_divide:Div1\|lpm_divide_seo:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_8\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(0.747 ns) 32.071 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[1\]~COUT 22 COMB LC_X12_Y9_N8 1 " "Info: 22: + IC(2.498 ns) + CELL(0.747 ns) = 32.071 ns; Loc. = LC_X12_Y9_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.245 ns" { lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 32.886 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~26 23 COMB LC_X12_Y9_N9 2 " "Info: 23: + IC(0.000 ns) + CELL(0.815 ns) = 32.886 ns; Loc. = LC_X12_Y9_N9; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~26'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.747 ns) 34.343 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~23 24 COMB LC_X12_Y9_N1 2 " "Info: 24: + IC(0.710 ns) + CELL(0.747 ns) = 34.343 ns; Loc. = LC_X12_Y9_N1; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~23'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 34.466 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~15 25 COMB LC_X12_Y9_N2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.123 ns) = 34.466 ns; Loc. = LC_X12_Y9_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 34.589 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~17 26 COMB LC_X12_Y9_N3 2 " "Info: 26: + IC(0.000 ns) + CELL(0.123 ns) = 34.589 ns; Loc. = LC_X12_Y9_N3; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 34.850 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~19 27 COMB LC_X12_Y9_N4 1 " "Info: 27: + IC(0.000 ns) + CELL(0.261 ns) = 34.850 ns; Loc. = LC_X12_Y9_N4; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 35.825 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~12 28 COMB LC_X12_Y9_N6 5 " "Info: 28: + IC(0.000 ns) + CELL(0.975 ns) = 35.825 ns; Loc. = LC_X12_Y9_N6; Fanout = 5; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|add_sub_j7c:add_sub_9\|add_sub_cella\[2\]~12'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.511 ns) 37.108 ns lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[57\]~122 29 COMB LC_X12_Y9_N0 17 " "Info: 29: + IC(0.772 ns) + CELL(0.511 ns) = 37.108 ns; Loc. = LC_X12_Y9_N0; Fanout = 17; COMB Node = 'lpm_divide:Mod1\|lpm_divide_v6o:auto_generated\|abs_divider_gbg:divider\|alt_u_div_5le:divider\|StageOut\[57\]~122'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 } "NODE_NAME" } } { "db/alt_u_div_5le.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_5le.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.511 ns) 39.841 ns Selector34~0 30 COMB LC_X11_Y7_N0 3 " "Info: 30: + IC(2.222 ns) + CELL(0.511 ns) = 39.841 ns; Loc. = LC_X11_Y7_N0; Fanout = 3; COMB Node = 'Selector34~0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 Selector34~0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.914 ns) 42.817 ns Selector31~2 31 COMB LC_X12_Y8_N4 1 " "Info: 31: + IC(2.062 ns) + CELL(0.914 ns) = 42.817 ns; Loc. = LC_X12_Y8_N4; Fanout = 1; COMB Node = 'Selector31~2'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { Selector34~0 Selector31~2 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 43.551 ns Selector46~4 32 COMB LC_X12_Y8_N5 1 " "Info: 32: + IC(0.534 ns) + CELL(0.200 ns) = 43.551 ns; Loc. = LC_X12_Y8_N5; Fanout = 1; COMB Node = 'Selector46~4'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Selector31~2 Selector46~4 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 44.447 ns dataout\[6\]~reg0 33 REG LC_X12_Y8_N6 1 " "Info: 33: + IC(0.305 ns) + CELL(0.591 ns) = 44.447 ns; Loc. = LC_X12_Y8_N6; Fanout = 1; REG Node = 'dataout\[6\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Selector46~4 dataout[6]~reg0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.570 ns ( 44.03 % ) " "Info: Total cell delay = 19.570 ns ( 44.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.877 ns ( 55.97 % ) " "Info: Total interconnect delay = 24.877 ns ( 55.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "44.447 ns" { data_reg[5] lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 Selector34~0 Selector31~2 Selector46~4 dataout[6]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "44.447 ns" { data_reg[5] {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 {} Selector34~0 {} Selector31~2 {} Selector46~4 {} dataout[6]~reg0 {} } { 0.000ns 0.914ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 1.143ns 1.749ns 0.000ns 2.539ns 1.114ns 0.000ns 0.000ns 2.051ns 1.682ns 0.000ns 1.936ns 1.952ns 0.000ns 2.498ns 0.000ns 0.710ns 0.000ns 0.000ns 0.000ns 0.000ns 0.772ns 2.222ns 2.062ns 0.534ns 0.305ns } { 0.000ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.740ns 0.954ns 0.975ns 0.200ns 0.978ns 0.261ns 0.975ns 0.200ns 1.077ns 0.975ns 0.200ns 0.978ns 0.815ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.511ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.302 ns - Smallest " "Info: - Smallest clock skew is -6.302 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 79; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns dataout\[6\]~reg0 2 REG LC_X12_Y8_N6 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y8_N6; Fanout = 1; REG Node = 'dataout\[6\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk dataout[6]~reg0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[6]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.121 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 79; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns lcd_clk 2 REG LC_X6_Y7_N3 29 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y7_N3; Fanout = 29; REG Node = 'lcd_clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk lcd_clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.008 ns) + CELL(0.918 ns) 10.121 ns data_reg\[5\] 3 REG LC_X15_Y6_N0 15 " "Info: 3: + IC(5.008 ns) + CELL(0.918 ns) = 10.121 ns; Loc. = LC_X15_Y6_N0; Fanout = 15; REG Node = 'data_reg\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.926 ns" { lcd_clk data_reg[5] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.35 % ) " "Info: Total cell delay = 3.375 ns ( 33.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.746 ns ( 66.65 % ) " "Info: Total interconnect delay = 6.746 ns ( 66.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk lcd_clk data_reg[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} lcd_clk {} data_reg[5] {} } { 0.000ns 0.000ns 1.738ns 5.008ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[6]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk lcd_clk data_reg[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} lcd_clk {} data_reg[5] {} } { 0.000ns 0.000ns 1.738ns 5.008ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "44.447 ns" { data_reg[5] lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 Selector34~0 Selector31~2 Selector46~4 dataout[6]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "44.447 ns" { data_reg[5] {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[27]~62 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~21 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[32]~123 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~21 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_6|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[39]~44 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~19 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_7|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[46]~125 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~15 {} lpm_divide:Div1|lpm_divide_seo:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_8|add_sub_cella[2]~12 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[1]~COUT {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~26 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~23 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~15 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~17 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~19 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|add_sub_j7c:add_sub_9|add_sub_cella[2]~12 {} lpm_divide:Mod1|lpm_divide_v6o:auto_generated|abs_divider_gbg:divider|alt_u_div_5le:divider|StageOut[57]~122 {} Selector34~0 {} Selector31~2 {} Selector46~4 {} dataout[6]~reg0 {} } { 0.000ns 0.914ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 1.143ns 1.749ns 0.000ns 2.539ns 1.114ns 0.000ns 0.000ns 2.051ns 1.682ns 0.000ns 1.936ns 1.952ns 0.000ns 2.498ns 0.000ns 0.710ns 0.000ns 0.000ns 0.000ns 0.000ns 0.772ns 2.222ns 2.062ns 0.534ns 0.305ns } { 0.000ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.740ns 0.954ns 0.975ns 0.200ns 0.978ns 0.261ns 0.975ns 0.200ns 1.077ns 0.975ns 0.200ns 0.978ns 0.815ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.511ns 0.914ns 0.200ns 0.591ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[6]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk lcd_clk data_reg[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} lcd_clk {} data_reg[5] {} } { 0.000ns 0.000ns 1.738ns 5.008ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt_scan\[7\] rst clk 3.198 ns register " "Info: tsu for register \"cnt_scan\[7\]\" (data pin = \"rst\", clock pin = \"clk\") is 3.198 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.684 ns + Longest pin register " "Info: + Longest pin to register delay is 6.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rst 1 CLK PIN_20 51 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 51; CLK Node = 'rst'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.761 ns) + CELL(1.760 ns) 6.684 ns cnt_scan\[7\] 2 REG LC_X1_Y7_N9 2 " "Info: 2: + IC(3.761 ns) + CELL(1.760 ns) = 6.684 ns; Loc. = LC_X1_Y7_N9; Fanout = 2; REG Node = 'cnt_scan\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.521 ns" { rst cnt_scan[7] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.923 ns ( 43.73 % ) " "Info: Total cell delay = 2.923 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.761 ns ( 56.27 % ) " "Info: Total interconnect delay = 3.761 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { rst cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { rst {} rst~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 3.761ns } { 0.000ns 1.163ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 79; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt_scan\[7\] 2 REG LC_X1_Y7_N9 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N9; Fanout = 2; REG Node = 'cnt_scan\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk cnt_scan[7] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.684 ns" { rst cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.684 ns" { rst {} rst~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 3.761ns } { 0.000ns 1.163ns 1.760ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk cnt_scan[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} cnt_scan[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dataout\[4\] dataout\[4\]~reg0 9.538 ns register " "Info: tco from clock \"clk\" to destination pin \"dataout\[4\]\" through register \"dataout\[4\]~reg0\" is 9.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 79; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns dataout\[4\]~reg0 2 REG LC_X10_Y7_N4 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y7_N4; Fanout = 1; REG Node = 'dataout\[4\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk dataout[4]~reg0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[4]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[4]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.343 ns + Longest register pin " "Info: + Longest register to pin delay is 5.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataout\[4\]~reg0 1 REG LC_X10_Y7_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N4; Fanout = 1; REG Node = 'dataout\[4\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4]~reg0 } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.021 ns) + CELL(2.322 ns) 5.343 ns dataout\[4\] 2 PIN PIN_14 0 " "Info: 2: + IC(3.021 ns) + CELL(2.322 ns) = 5.343 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'dataout\[4\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { dataout[4]~reg0 dataout[4] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 43.46 % ) " "Info: Total cell delay = 2.322 ns ( 43.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.021 ns ( 56.54 % ) " "Info: Total interconnect delay = 3.021 ns ( 56.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { dataout[4]~reg0 dataout[4] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { dataout[4]~reg0 {} dataout[4] {} } { 0.000ns 3.021ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk dataout[4]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} dataout[4]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { dataout[4]~reg0 dataout[4] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { dataout[4]~reg0 {} dataout[4] {} } { 0.000ns 3.021ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_reg\[7\] adata\[7\] clk 4.256 ns register " "Info: th for register \"data_reg\[7\]\" (data pin = \"adata\[7\]\", clock pin = \"clk\") is 4.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.121 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 79 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 79; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns lcd_clk 2 REG LC_X6_Y7_N3 29 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y7_N3; Fanout = 29; REG Node = 'lcd_clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk lcd_clk } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.008 ns) + CELL(0.918 ns) 10.121 ns data_reg\[7\] 3 REG LC_X14_Y6_N9 15 " "Info: 3: + IC(5.008 ns) + CELL(0.918 ns) = 10.121 ns; Loc. = LC_X14_Y6_N9; Fanout = 15; REG Node = 'data_reg\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.926 ns" { lcd_clk data_reg[7] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.35 % ) " "Info: Total cell delay = 3.375 ns ( 33.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.746 ns ( 66.65 % ) " "Info: Total interconnect delay = 6.746 ns ( 66.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk lcd_clk data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} lcd_clk {} data_reg[7] {} } { 0.000ns 0.000ns 1.738ns 5.008ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.086 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns adata\[7\] 1 PIN PIN_112 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_112; Fanout = 1; PIN Node = 'adata\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[7] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.674 ns) + CELL(0.280 ns) 6.086 ns data_reg\[7\] 2 REG LC_X14_Y6_N9 15 " "Info: 2: + IC(4.674 ns) + CELL(0.280 ns) = 6.086 ns; Loc. = LC_X14_Y6_N9; Fanout = 15; REG Node = 'data_reg\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { adata[7] data_reg[7] } "NODE_NAME" } } { "exam4.v" "" { Text "C:/Users/User/Desktop/sdaf/exam4.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 23.20 % ) " "Info: Total cell delay = 1.412 ns ( 23.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.674 ns ( 76.80 % ) " "Info: Total interconnect delay = 4.674 ns ( 76.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.086 ns" { adata[7] data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.086 ns" { adata[7] {} adata[7]~combout {} data_reg[7] {} } { 0.000ns 0.000ns 4.674ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk lcd_clk data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk {} clk~combout {} lcd_clk {} data_reg[7] {} } { 0.000ns 0.000ns 1.738ns 5.008ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.086 ns" { adata[7] data_reg[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.086 ns" { adata[7] {} adata[7]~combout {} data_reg[7] {} } { 0.000ns 0.000ns 4.674ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 09:59:02 2023 " "Info: Processing ended: Wed Feb 01 09:59:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
