fifo_8bit.v,verilog,xil_defaultlib,../../../../practice_4.gen/sources_1/ip/fifo_8bit/sim/fifo_8bit.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
