|datapath
jump <= ControlUnit:inst24.jump
instruction[0] <= iCache:inst1.instruction[0]
instruction[1] <= iCache:inst1.instruction[1]
instruction[2] <= iCache:inst1.instruction[2]
instruction[3] <= iCache:inst1.instruction[3]
instruction[4] <= iCache:inst1.instruction[4]
instruction[5] <= iCache:inst1.instruction[5]
instruction[6] <= iCache:inst1.instruction[6]
instruction[7] <= iCache:inst1.instruction[7]
instruction[8] <= iCache:inst1.instruction[8]
instruction[9] <= iCache:inst1.instruction[9]
instruction[10] <= iCache:inst1.instruction[10]
instruction[11] <= iCache:inst1.instruction[11]
instruction[12] <= iCache:inst1.instruction[12]
instruction[13] <= iCache:inst1.instruction[13]
instruction[14] <= iCache:inst1.instruction[14]
instruction[15] <= iCache:inst1.instruction[15]
clk => inst17.IN0
clk => iCache:inst1.clockOut
clk => RegisterFile:inst4.clk
clk => dCache:inst28.clockOut
i_clock => pc:inst.clk
jr <= ControlUnit:inst24.jr
writeData[0] <= mux2to1bit8:inst27.Y[0]
writeData[1] <= mux2to1bit8:inst27.Y[1]
writeData[2] <= mux2to1bit8:inst27.Y[2]
writeData[3] <= mux2to1bit8:inst27.Y[3]
writeData[4] <= mux2to1bit8:inst27.Y[4]
writeData[5] <= mux2to1bit8:inst27.Y[5]
writeData[6] <= mux2to1bit8:inst27.Y[6]
writeData[7] <= mux2to1bit8:inst27.Y[7]
ALUresult[0] <= ALU:inst9.out[0]
ALUresult[1] <= ALU:inst9.out[1]
ALUresult[2] <= ALU:inst9.out[2]
ALUresult[3] <= ALU:inst9.out[3]
ALUresult[4] <= ALU:inst9.out[4]
ALUresult[5] <= ALU:inst9.out[5]
ALUresult[6] <= ALU:inst9.out[6]
ALUresult[7] <= ALU:inst9.out[7]
currPc[0] <= pc:inst.out[0]
currPc[1] <= pc:inst.out[1]
currPc[2] <= pc:inst.out[2]
currPc[3] <= pc:inst.out[3]
currPc[4] <= pc:inst.out[4]
currPc[5] <= pc:inst.out[5]
currPc[6] <= pc:inst.out[6]
currPc[7] <= pc:inst.out[7]
pc_2[0] <= adder:inst8.s[0]
pc_2[1] <= adder:inst8.s[1]
pc_2[2] <= adder:inst8.s[2]
pc_2[3] <= adder:inst8.s[3]
pc_2[4] <= adder:inst8.s[4]
pc_2[5] <= adder:inst8.s[5]
pc_2[6] <= adder:inst8.s[6]
pc_2[7] <= adder:inst8.s[7]
finalOut[0] <= mux2to1bit8:inst20.Y[0]
finalOut[1] <= mux2to1bit8:inst20.Y[1]
finalOut[2] <= mux2to1bit8:inst20.Y[2]
finalOut[3] <= mux2to1bit8:inst20.Y[3]
finalOut[4] <= mux2to1bit8:inst20.Y[4]
finalOut[5] <= mux2to1bit8:inst20.Y[5]
finalOut[6] <= mux2to1bit8:inst20.Y[6]
finalOut[7] <= mux2to1bit8:inst20.Y[7]
pcIn[0] <= mux2to1bit8:inst21.Y[0]
pcIn[1] <= mux2to1bit8:inst21.Y[1]
pcIn[2] <= mux2to1bit8:inst21.Y[2]
pcIn[3] <= mux2to1bit8:inst21.Y[3]
pcIn[4] <= mux2to1bit8:inst21.Y[4]
pcIn[5] <= mux2to1bit8:inst21.Y[5]
pcIn[6] <= mux2to1bit8:inst21.Y[6]
pcIn[7] <= mux2to1bit8:inst21.Y[7]
pcOut[0] <= pc:inst.out[0]
pcOut[1] <= pc:inst.out[1]
pcOut[2] <= pc:inst.out[2]
pcOut[3] <= pc:inst.out[3]
pcOut[4] <= pc:inst.out[4]
pcOut[5] <= pc:inst.out[5]
pcOut[6] <= pc:inst.out[6]
pcOut[7] <= pc:inst.out[7]


|datapath|ControlUnit:inst24
zeroExtedImm <= inst32.DB_MAX_OUTPUT_PORT_TYPE
instruction13 => inst33.IN0
instruction13 => inst.IN1
instruction13 => inst2.IN0
instruction13 => inst5.IN0
instruction13 => inst8.IN1
instruction13 => inst46.IN1
instruction13 => inst4.IN3
instruction13 => inst17.IN1
instruction13 => inst19.IN2
instruction13 => inst21.IN3
instruction13 => inst9.IN1
instruction13 => inst29.IN1
instruction13 => inst47.IN1
instruction13 => inst41.IN0
instruction13 => inst44.IN1
instruction13 => inst26.IN0
instruction14 => inst32.IN1
instruction14 => inst.IN0
instruction14 => inst2.IN1
instruction14 => inst6.IN0
instruction14 => inst8.IN2
instruction14 => inst46.IN2
instruction14 => inst4.IN1
instruction14 => inst17.IN2
instruction14 => inst19.IN1
instruction14 => inst21.IN1
instruction14 => inst9.IN2
instruction14 => inst29.IN2
instruction14 => inst47.IN2
instruction14 => inst38.IN0
instruction14 => inst44.IN0
instruction14 => inst24.IN1
instruction14 => inst25.IN0
instruction15 => inst35.IN0
instruction15 => inst2.IN2
instruction15 => inst3.IN2
instruction15 => inst11.IN0
instruction15 => inst12.IN0
instruction15 => inst46.IN3
instruction15 => inst4.IN2
instruction15 => inst19.IN3
instruction15 => inst21.IN2
instruction15 => inst28.IN0
instruction15 => inst47.IN3
instruction15 => inst37.IN0
instruction15 => inst45.IN1
ALUSrc <= inst.DB_MAX_OUTPUT_PORT_TYPE
jump <= inst2.DB_MAX_OUTPUT_PORT_TYPE
branch <= inst3.DB_MAX_OUTPUT_PORT_TYPE
memToReg <= inst8.DB_MAX_OUTPUT_PORT_TYPE
instruction12 => inst8.IN0
instruction12 => inst46.IN0
instruction12 => inst4.IN0
instruction12 => inst18.IN0
instruction12 => inst19.IN0
instruction12 => inst21.IN0
instruction12 => inst9.IN0
instruction12 => inst31.IN0
instruction12 => inst47.IN0
instruction12 => inst36.IN0
instruction12 => inst40.IN1
instruction12 => inst43.IN0
instruction12 => inst1.IN1
regWrite <= inst15.DB_MAX_OUTPUT_PORT_TYPE
instruction0 => inst14.IN0
instruction0 => inst20.IN0
instruction1 => inst14.IN1
instruction1 => inst20.IN1
instruction2 => inst14.IN2
instruction2 => inst20.IN2
regDst <= inst19.DB_MAX_OUTPUT_PORT_TYPE
jr <= inst23.DB_MAX_OUTPUT_PORT_TYPE
memRead <= inst9.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= inst29.DB_MAX_OUTPUT_PORT_TYPE
JAL <= inst47.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= inst45.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= inst27.DB_MAX_OUTPUT_PORT_TYPE


|datapath|iCache:inst1
instruction[0] <= LPM_ROM:inst1.q[0]
instruction[1] <= LPM_ROM:inst1.q[1]
instruction[2] <= LPM_ROM:inst1.q[2]
instruction[3] <= LPM_ROM:inst1.q[3]
instruction[4] <= LPM_ROM:inst1.q[4]
instruction[5] <= LPM_ROM:inst1.q[5]
instruction[6] <= LPM_ROM:inst1.q[6]
instruction[7] <= LPM_ROM:inst1.q[7]
instruction[8] <= LPM_ROM:inst1.q[8]
instruction[9] <= LPM_ROM:inst1.q[9]
instruction[10] <= LPM_ROM:inst1.q[10]
instruction[11] <= LPM_ROM:inst1.q[11]
instruction[12] <= LPM_ROM:inst1.q[12]
instruction[13] <= LPM_ROM:inst1.q[13]
instruction[14] <= LPM_ROM:inst1.q[14]
instruction[15] <= LPM_ROM:inst1.q[15]
clockIn => LPM_ROM:inst1.inclock
clockOut => LPM_ROM:inst1.outclock
address[0] => LPM_ROM:inst1.address[0]
address[1] => LPM_ROM:inst1.address[1]
address[2] => LPM_ROM:inst1.address[2]
address[3] => LPM_ROM:inst1.address[3]
address[4] => LPM_ROM:inst1.address[4]
address[5] => LPM_ROM:inst1.address[5]
address[6] => LPM_ROM:inst1.address[6]
address[7] => LPM_ROM:inst1.address[7]


|datapath|iCache:inst1|LPM_ROM:inst1
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => altrom:srom.clocko
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE


|datapath|iCache:inst1|LPM_ROM:inst1|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => altsyncram:rom_block.clock0
clocko => altsyncram:rom_block.clock1
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]


|datapath|iCache:inst1|LPM_ROM:inst1|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cv61:auto_generated.address_a[0]
address_a[1] => altsyncram_cv61:auto_generated.address_a[1]
address_a[2] => altsyncram_cv61:auto_generated.address_a[2]
address_a[3] => altsyncram_cv61:auto_generated.address_a[3]
address_a[4] => altsyncram_cv61:auto_generated.address_a[4]
address_a[5] => altsyncram_cv61:auto_generated.address_a[5]
address_a[6] => altsyncram_cv61:auto_generated.address_a[6]
address_a[7] => altsyncram_cv61:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cv61:auto_generated.clock0
clock1 => altsyncram_cv61:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cv61:auto_generated.q_a[0]
q_a[1] <= altsyncram_cv61:auto_generated.q_a[1]
q_a[2] <= altsyncram_cv61:auto_generated.q_a[2]
q_a[3] <= altsyncram_cv61:auto_generated.q_a[3]
q_a[4] <= altsyncram_cv61:auto_generated.q_a[4]
q_a[5] <= altsyncram_cv61:auto_generated.q_a[5]
q_a[6] <= altsyncram_cv61:auto_generated.q_a[6]
q_a[7] <= altsyncram_cv61:auto_generated.q_a[7]
q_a[8] <= altsyncram_cv61:auto_generated.q_a[8]
q_a[9] <= altsyncram_cv61:auto_generated.q_a[9]
q_a[10] <= altsyncram_cv61:auto_generated.q_a[10]
q_a[11] <= altsyncram_cv61:auto_generated.q_a[11]
q_a[12] <= altsyncram_cv61:auto_generated.q_a[12]
q_a[13] <= altsyncram_cv61:auto_generated.q_a[13]
q_a[14] <= altsyncram_cv61:auto_generated.q_a[14]
q_a[15] <= altsyncram_cv61:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|datapath|iCache:inst1|LPM_ROM:inst1|altrom:srom|altsyncram:rom_block|altsyncram_cv61:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|datapath|pc:inst
out[0] <= register:inst1.r[0]
out[1] <= register:inst1.r[1]
out[2] <= register:inst1.r[2]
out[3] <= register:inst1.r[3]
out[4] <= register:inst1.r[4]
out[5] <= register:inst1.r[5]
out[6] <= register:inst1.r[6]
out[7] <= register:inst1.r[7]
clk => register:inst1.clk
e => register:inst1.e
in[0] => register:inst1.q[0]
in[1] => register:inst1.q[1]
in[2] => register:inst1.q[2]
in[3] => register:inst1.q[3]
in[4] => register:inst1.q[4]
in[5] => register:inst1.q[5]
in[6] => register:inst1.q[6]
in[7] => register:inst1.q[7]


|datapath|pc:inst|register:inst1
r7 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
q7 => inst37.DATAIN
clk => inst37.CLK
clk => inst35.CLK
clk => inst34.CLK
clk => inst33.CLK
clk => inst32.CLK
clk => inst31.CLK
clk => inst26.CLK
clk => inst0.CLK
e => inst37.ENA
e => inst35.ENA
e => inst34.ENA
e => inst33.ENA
e => inst32.ENA
e => inst31.ENA
e => inst26.ENA
e => inst0.ENA
r6 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
q6 => inst35.DATAIN
r5 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
q5 => inst34.DATAIN
r4 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
q4 => inst33.DATAIN
r3 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
q3 => inst32.DATAIN
r2 <= inst31.DB_MAX_OUTPUT_PORT_TYPE
q2 => inst31.DATAIN
r1 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
q1 => inst26.DATAIN
r0 <= inst0.DB_MAX_OUTPUT_PORT_TYPE
q0 => inst0.DATAIN


|datapath|mux2to1bit8:inst21
Y[0] <= mux2to1bit4:inst3.Y[0]
Y[1] <= mux2to1bit4:inst3.Y[1]
Y[2] <= mux2to1bit4:inst3.Y[2]
Y[3] <= mux2to1bit4:inst3.Y[3]
Y[4] <= mux2to1bit4:inst.Y[0]
Y[5] <= mux2to1bit4:inst.Y[1]
Y[6] <= mux2to1bit4:inst.Y[2]
Y[7] <= mux2to1bit4:inst.Y[3]
s => mux2to1bit4:inst.s
s => mux2to1bit4:inst3.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]


|datapath|mux2to1bit8:inst21|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst21|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst21|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst21|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst21|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst21|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst21|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst21|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst21|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst21|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst20
Y[0] <= mux2to1bit4:inst3.Y[0]
Y[1] <= mux2to1bit4:inst3.Y[1]
Y[2] <= mux2to1bit4:inst3.Y[2]
Y[3] <= mux2to1bit4:inst3.Y[3]
Y[4] <= mux2to1bit4:inst.Y[0]
Y[5] <= mux2to1bit4:inst.Y[1]
Y[6] <= mux2to1bit4:inst.Y[2]
Y[7] <= mux2to1bit4:inst.Y[3]
s => mux2to1bit4:inst.s
s => mux2to1bit4:inst3.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]


|datapath|mux2to1bit8:inst20|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst20|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst20|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst20|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst20|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst20|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst20|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst20|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst20|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst20|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst19
Y[0] <= mux2to1bit4:inst3.Y[0]
Y[1] <= mux2to1bit4:inst3.Y[1]
Y[2] <= mux2to1bit4:inst3.Y[2]
Y[3] <= mux2to1bit4:inst3.Y[3]
Y[4] <= mux2to1bit4:inst.Y[0]
Y[5] <= mux2to1bit4:inst.Y[1]
Y[6] <= mux2to1bit4:inst.Y[2]
Y[7] <= mux2to1bit4:inst.Y[3]
s => mux2to1bit4:inst.s
s => mux2to1bit4:inst3.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]


|datapath|mux2to1bit8:inst19|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst19|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst19|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst19|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst19|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst19|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst19|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst19|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst19|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst19|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9
ready <= mul:inst8.ready
clk => mul:inst8.clk
s[0] => inst11.IN0
s[0] => inst18.IN0
s[0] => mux16to1bit8:inst.s[0]
s[1] => inst12.IN0
s[1] => inst16.IN1
s[1] => mux16to1bit8:inst.s[1]
s[2] => inst11.IN2
s[2] => inst16.IN2
s[2] => mux16to1bit8:inst.s[2]
s[3] => inst13.IN0
s[3] => inst17.IN0
s[3] => mux16to1bit8:inst.s[3]
a[0] => mul:inst8.input1[0]
a[0] => nEqual8bit:inst7.a[0]
a[0] => equal8bit:inst6.a[0]
a[0] => and8bit:inst1.a[0]
a[0] => or8bit:inst3.a[0]
a[0] => xor8bit:inst4.a[0]
a[0] => adder:inst2.a[0]
a[0] => sub:inst5.a[0]
a[1] => mul:inst8.input1[1]
a[1] => nEqual8bit:inst7.a[1]
a[1] => equal8bit:inst6.a[1]
a[1] => and8bit:inst1.a[1]
a[1] => or8bit:inst3.a[1]
a[1] => xor8bit:inst4.a[1]
a[1] => adder:inst2.a[1]
a[1] => sub:inst5.a[1]
a[2] => mul:inst8.input1[2]
a[2] => nEqual8bit:inst7.a[2]
a[2] => equal8bit:inst6.a[2]
a[2] => and8bit:inst1.a[2]
a[2] => or8bit:inst3.a[2]
a[2] => xor8bit:inst4.a[2]
a[2] => adder:inst2.a[2]
a[2] => sub:inst5.a[2]
a[3] => mul:inst8.input1[3]
a[3] => nEqual8bit:inst7.a[3]
a[3] => equal8bit:inst6.a[3]
a[3] => and8bit:inst1.a[3]
a[3] => or8bit:inst3.a[3]
a[3] => xor8bit:inst4.a[3]
a[3] => adder:inst2.a[3]
a[3] => sub:inst5.a[3]
a[4] => mul:inst8.input1[4]
a[4] => nEqual8bit:inst7.a[4]
a[4] => equal8bit:inst6.a[4]
a[4] => and8bit:inst1.a[4]
a[4] => or8bit:inst3.a[4]
a[4] => xor8bit:inst4.a[4]
a[4] => adder:inst2.a[4]
a[4] => sub:inst5.a[4]
a[5] => mul:inst8.input1[5]
a[5] => nEqual8bit:inst7.a[5]
a[5] => equal8bit:inst6.a[5]
a[5] => and8bit:inst1.a[5]
a[5] => or8bit:inst3.a[5]
a[5] => xor8bit:inst4.a[5]
a[5] => adder:inst2.a[5]
a[5] => sub:inst5.a[5]
a[6] => mul:inst8.input1[6]
a[6] => nEqual8bit:inst7.a[6]
a[6] => equal8bit:inst6.a[6]
a[6] => and8bit:inst1.a[6]
a[6] => or8bit:inst3.a[6]
a[6] => xor8bit:inst4.a[6]
a[6] => adder:inst2.a[6]
a[6] => sub:inst5.a[6]
a[7] => mul:inst8.input1[7]
a[7] => nEqual8bit:inst7.a[7]
a[7] => equal8bit:inst6.a[7]
a[7] => and8bit:inst1.a[7]
a[7] => or8bit:inst3.a[7]
a[7] => xor8bit:inst4.a[7]
a[7] => adder:inst2.a[7]
a[7] => sub:inst5.a[7]
b[0] => mul:inst8.input2[0]
b[0] => nEqual8bit:inst7.b[0]
b[0] => equal8bit:inst6.b[0]
b[0] => and8bit:inst1.b[0]
b[0] => or8bit:inst3.b[0]
b[0] => xor8bit:inst4.b[0]
b[0] => adder:inst2.b[0]
b[0] => sub:inst5.b[0]
b[1] => mul:inst8.input2[1]
b[1] => nEqual8bit:inst7.b[1]
b[1] => equal8bit:inst6.b[1]
b[1] => and8bit:inst1.b[1]
b[1] => or8bit:inst3.b[1]
b[1] => xor8bit:inst4.b[1]
b[1] => adder:inst2.b[1]
b[1] => sub:inst5.b[1]
b[2] => mul:inst8.input2[2]
b[2] => nEqual8bit:inst7.b[2]
b[2] => equal8bit:inst6.b[2]
b[2] => and8bit:inst1.b[2]
b[2] => or8bit:inst3.b[2]
b[2] => xor8bit:inst4.b[2]
b[2] => adder:inst2.b[2]
b[2] => sub:inst5.b[2]
b[3] => mul:inst8.input2[3]
b[3] => nEqual8bit:inst7.b[3]
b[3] => equal8bit:inst6.b[3]
b[3] => and8bit:inst1.b[3]
b[3] => or8bit:inst3.b[3]
b[3] => xor8bit:inst4.b[3]
b[3] => adder:inst2.b[3]
b[3] => sub:inst5.b[3]
b[4] => mul:inst8.input2[4]
b[4] => nEqual8bit:inst7.b[4]
b[4] => equal8bit:inst6.b[4]
b[4] => and8bit:inst1.b[4]
b[4] => or8bit:inst3.b[4]
b[4] => xor8bit:inst4.b[4]
b[4] => adder:inst2.b[4]
b[4] => sub:inst5.b[4]
b[5] => mul:inst8.input2[5]
b[5] => nEqual8bit:inst7.b[5]
b[5] => equal8bit:inst6.b[5]
b[5] => and8bit:inst1.b[5]
b[5] => or8bit:inst3.b[5]
b[5] => xor8bit:inst4.b[5]
b[5] => adder:inst2.b[5]
b[5] => sub:inst5.b[5]
b[6] => mul:inst8.input2[6]
b[6] => nEqual8bit:inst7.b[6]
b[6] => equal8bit:inst6.b[6]
b[6] => and8bit:inst1.b[6]
b[6] => or8bit:inst3.b[6]
b[6] => xor8bit:inst4.b[6]
b[6] => adder:inst2.b[6]
b[6] => sub:inst5.b[6]
b[7] => mul:inst8.input2[7]
b[7] => nEqual8bit:inst7.b[7]
b[7] => equal8bit:inst6.b[7]
b[7] => and8bit:inst1.b[7]
b[7] => or8bit:inst3.b[7]
b[7] => xor8bit:inst4.b[7]
b[7] => adder:inst2.b[7]
b[7] => sub:inst5.b[7]
zero <= z.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= mux16to1bit8:inst.out[0]
out[1] <= mux16to1bit8:inst.out[1]
out[2] <= mux16to1bit8:inst.out[2]
out[3] <= mux16to1bit8:inst.out[3]
out[4] <= mux16to1bit8:inst.out[4]
out[5] <= mux16to1bit8:inst.out[5]
out[6] <= mux16to1bit8:inst.out[6]
out[7] <= mux16to1bit8:inst.out[7]


|datapath|ALU:inst9|mul:inst8
ready <= lpm_compare0:inst8.aeb
st => inst11.IN0
clk => lpm_counter0:inst7.clock
clk => LPM_DFF:inst5.clock
cou[0] <= lpm_counter0:inst7.q[0]
cou[1] <= lpm_counter0:inst7.q[1]
cou[2] <= lpm_counter0:inst7.q[2]
cou[3] <= lpm_counter0:inst7.q[3]
mul_16bit[0] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[1] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[2] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[3] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[4] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[5] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[6] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[7] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[8] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[9] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[10] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[11] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[12] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[13] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[14] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
mul_16bit[15] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
input1[0] => adder:inst.b[0]
input1[0] => sub:inst6.b[0]
input1[1] => adder:inst.b[1]
input1[1] => sub:inst6.b[1]
input1[2] => adder:inst.b[2]
input1[2] => sub:inst6.b[2]
input1[3] => adder:inst.b[3]
input1[3] => sub:inst6.b[3]
input1[4] => adder:inst.b[4]
input1[4] => sub:inst6.b[4]
input1[5] => adder:inst.b[5]
input1[5] => sub:inst6.b[5]
input1[6] => adder:inst.b[6]
input1[6] => sub:inst6.b[6]
input1[7] => adder:inst.b[7]
input1[7] => sub:inst6.b[7]
input2[0] => BUSMUX:inst24.datab[0]
input2[1] => BUSMUX:inst24.datab[1]
input2[2] => BUSMUX:inst24.datab[2]
input2[3] => BUSMUX:inst24.datab[3]
input2[4] => BUSMUX:inst24.datab[4]
input2[5] => BUSMUX:inst24.datab[5]
input2[6] => BUSMUX:inst24.datab[6]
input2[7] => BUSMUX:inst26.datab[0]
mul_8bit[0] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
mul_8bit[1] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
mul_8bit[2] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
mul_8bit[3] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
mul_8bit[4] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
mul_8bit[5] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
mul_8bit[6] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
mul_8bit[7] <= out[8].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|lpm_compare0:inst8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|datapath|ALU:inst9|mul:inst8|lpm_compare0:inst8|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_h8j:auto_generated.dataa[0]
dataa[1] => cmpr_h8j:auto_generated.dataa[1]
dataa[2] => cmpr_h8j:auto_generated.dataa[2]
dataa[3] => cmpr_h8j:auto_generated.dataa[3]
datab[0] => cmpr_h8j:auto_generated.datab[0]
datab[1] => cmpr_h8j:auto_generated.datab[1]
datab[2] => cmpr_h8j:auto_generated.datab[2]
datab[3] => cmpr_h8j:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_h8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|datapath|ALU:inst9|mul:inst8|lpm_compare0:inst8|lpm_compare:LPM_COMPARE_component|cmpr_h8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|datapath|ALU:inst9|mul:inst8|lpm_counter0:inst7
clock => clock.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q


|datapath|ALU:inst9|mul:inst8|lpm_counter0:inst7|lpm_counter:LPM_COUNTER_component
clock => cntr_d4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_d4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_d4i:auto_generated.q[0]
q[1] <= cntr_d4i:auto_generated.q[1]
q[2] <= cntr_d4i:auto_generated.q[2]
q[3] <= cntr_d4i:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|datapath|ALU:inst9|mul:inst8|lpm_counter0:inst7|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|datapath|ALU:inst9|mul:inst8|LPM_DFF:inst5
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|LPM_DFF:inst5|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst21
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst21|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst21|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|mul:inst8|lpm_compare1:inst32
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|datapath|ALU:inst9|mul:inst8|lpm_compare1:inst32|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_lni:auto_generated.dataa[0]
dataa[1] => cmpr_lni:auto_generated.dataa[1]
dataa[2] => cmpr_lni:auto_generated.dataa[2]
dataa[3] => cmpr_lni:auto_generated.dataa[3]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lni:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|datapath|ALU:inst9|mul:inst8|lpm_compare1:inst32|lpm_compare:LPM_COMPARE_component|cmpr_lni:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst26
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst26|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst26|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|mul:inst8|lpm_mux3:inst17
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|datapath|ALU:inst9|mul:inst8|lpm_mux3:inst17|lpm_mux:LPM_MUX_component
data[0][0] => mux_0oc:auto_generated.data[0]
data[0][1] => mux_0oc:auto_generated.data[1]
data[0][2] => mux_0oc:auto_generated.data[2]
data[0][3] => mux_0oc:auto_generated.data[3]
data[0][4] => mux_0oc:auto_generated.data[4]
data[0][5] => mux_0oc:auto_generated.data[5]
data[0][6] => mux_0oc:auto_generated.data[6]
data[0][7] => mux_0oc:auto_generated.data[7]
data[1][0] => mux_0oc:auto_generated.data[8]
data[1][1] => mux_0oc:auto_generated.data[9]
data[1][2] => mux_0oc:auto_generated.data[10]
data[1][3] => mux_0oc:auto_generated.data[11]
data[1][4] => mux_0oc:auto_generated.data[12]
data[1][5] => mux_0oc:auto_generated.data[13]
data[1][6] => mux_0oc:auto_generated.data[14]
data[1][7] => mux_0oc:auto_generated.data[15]
data[2][0] => mux_0oc:auto_generated.data[16]
data[2][1] => mux_0oc:auto_generated.data[17]
data[2][2] => mux_0oc:auto_generated.data[18]
data[2][3] => mux_0oc:auto_generated.data[19]
data[2][4] => mux_0oc:auto_generated.data[20]
data[2][5] => mux_0oc:auto_generated.data[21]
data[2][6] => mux_0oc:auto_generated.data[22]
data[2][7] => mux_0oc:auto_generated.data[23]
data[3][0] => mux_0oc:auto_generated.data[24]
data[3][1] => mux_0oc:auto_generated.data[25]
data[3][2] => mux_0oc:auto_generated.data[26]
data[3][3] => mux_0oc:auto_generated.data[27]
data[3][4] => mux_0oc:auto_generated.data[28]
data[3][5] => mux_0oc:auto_generated.data[29]
data[3][6] => mux_0oc:auto_generated.data[30]
data[3][7] => mux_0oc:auto_generated.data[31]
sel[0] => mux_0oc:auto_generated.sel[0]
sel[1] => mux_0oc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0oc:auto_generated.result[0]
result[1] <= mux_0oc:auto_generated.result[1]
result[2] <= mux_0oc:auto_generated.result[2]
result[3] <= mux_0oc:auto_generated.result[3]
result[4] <= mux_0oc:auto_generated.result[4]
result[5] <= mux_0oc:auto_generated.result[5]
result[6] <= mux_0oc:auto_generated.result[6]
result[7] <= mux_0oc:auto_generated.result[7]


|datapath|ALU:inst9|mul:inst8|lpm_mux3:inst17|lpm_mux:LPM_MUX_component|mux_0oc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|datapath|ALU:inst9|mul:inst8|adder:inst
cout <= lpm_mux1:inst9.result
a[0] => FA4:inst2.a[0]
a[1] => FA4:inst2.a[1]
a[2] => FA4:inst2.a[2]
a[3] => FA4:inst2.a[3]
a[4] => FA4:inst4.a[0]
a[4] => FA4:inst3.a[0]
a[5] => FA4:inst4.a[1]
a[5] => FA4:inst3.a[1]
a[6] => FA4:inst4.a[2]
a[6] => FA4:inst3.a[2]
a[7] => FA4:inst4.a[3]
a[7] => FA4:inst3.a[3]
b[0] => FA4:inst2.b[0]
b[1] => FA4:inst2.b[1]
b[2] => FA4:inst2.b[2]
b[3] => FA4:inst2.b[3]
b[4] => FA4:inst4.b[0]
b[4] => FA4:inst3.b[0]
b[5] => FA4:inst4.b[1]
b[5] => FA4:inst3.b[1]
b[6] => FA4:inst4.b[2]
b[6] => FA4:inst3.b[2]
b[7] => FA4:inst4.b[3]
b[7] => FA4:inst3.b[3]
cin => FA4:inst2.cin
s7 <= sum[7].DB_MAX_OUTPUT_PORT_TYPE
s6 <= sum[6].DB_MAX_OUTPUT_PORT_TYPE
s5 <= sum[5].DB_MAX_OUTPUT_PORT_TYPE
s4 <= sum[4].DB_MAX_OUTPUT_PORT_TYPE
s3 <= sum[3].DB_MAX_OUTPUT_PORT_TYPE
s2 <= sum[2].DB_MAX_OUTPUT_PORT_TYPE
s1 <= sum[1].DB_MAX_OUTPUT_PORT_TYPE
s0 <= sum[0].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|lpm_mux1:inst9
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|datapath|ALU:inst9|mul:inst8|adder:inst|lpm_mux1:inst9|lpm_mux:LPM_MUX_component
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|ALU:inst9|mul:inst8|adder:inst|lpm_mux1:inst9|lpm_mux:LPM_MUX_component|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst4
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst4|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst4|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst4|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst4|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst3
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst3|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst3|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst3|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst3|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst2
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst2|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst2|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst2|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|FA4:inst2|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|adder:inst|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|datapath|ALU:inst9|mul:inst8|adder:inst|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[0][3] => mux_pnc:auto_generated.data[3]
data[1][0] => mux_pnc:auto_generated.data[4]
data[1][1] => mux_pnc:auto_generated.data[5]
data[1][2] => mux_pnc:auto_generated.data[6]
data[1][3] => mux_pnc:auto_generated.data[7]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]
result[3] <= mux_pnc:auto_generated.result[3]


|datapath|ALU:inst9|mul:inst8|adder:inst|BUSMUX:inst1|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|mul:inst8|sub:inst6
cout <= adder:inst2.cout
cin => adder:inst2.cin
a[0] => adder:inst2.a[0]
a[1] => adder:inst2.a[1]
a[2] => adder:inst2.a[2]
a[3] => adder:inst2.a[3]
a[4] => adder:inst2.a[4]
a[5] => adder:inst2.a[5]
a[6] => adder:inst2.a[6]
a[7] => adder:inst2.a[7]
b[0] => not8:inst.a[0]
b[1] => not8:inst.a[1]
b[2] => not8:inst.a[2]
b[3] => not8:inst.a[3]
b[4] => not8:inst.a[4]
b[5] => not8:inst.a[5]
b[6] => not8:inst.a[6]
b[7] => not8:inst.a[7]
s[0] <= adder:inst2.s[0]
s[1] <= adder:inst2.s[1]
s[2] <= adder:inst2.s[2]
s[3] <= adder:inst2.s[3]
s[4] <= adder:inst2.s[4]
s[5] <= adder:inst2.s[5]
s[6] <= adder:inst2.s[6]
s[7] <= adder:inst2.s[7]


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2
cout <= lpm_mux1:inst9.result
a[0] => FA4:inst2.a[0]
a[1] => FA4:inst2.a[1]
a[2] => FA4:inst2.a[2]
a[3] => FA4:inst2.a[3]
a[4] => FA4:inst4.a[0]
a[4] => FA4:inst3.a[0]
a[5] => FA4:inst4.a[1]
a[5] => FA4:inst3.a[1]
a[6] => FA4:inst4.a[2]
a[6] => FA4:inst3.a[2]
a[7] => FA4:inst4.a[3]
a[7] => FA4:inst3.a[3]
b[0] => FA4:inst2.b[0]
b[1] => FA4:inst2.b[1]
b[2] => FA4:inst2.b[2]
b[3] => FA4:inst2.b[3]
b[4] => FA4:inst4.b[0]
b[4] => FA4:inst3.b[0]
b[5] => FA4:inst4.b[1]
b[5] => FA4:inst3.b[1]
b[6] => FA4:inst4.b[2]
b[6] => FA4:inst3.b[2]
b[7] => FA4:inst4.b[3]
b[7] => FA4:inst3.b[3]
cin => FA4:inst2.cin
s7 <= sum[7].DB_MAX_OUTPUT_PORT_TYPE
s6 <= sum[6].DB_MAX_OUTPUT_PORT_TYPE
s5 <= sum[5].DB_MAX_OUTPUT_PORT_TYPE
s4 <= sum[4].DB_MAX_OUTPUT_PORT_TYPE
s3 <= sum[3].DB_MAX_OUTPUT_PORT_TYPE
s2 <= sum[2].DB_MAX_OUTPUT_PORT_TYPE
s1 <= sum[1].DB_MAX_OUTPUT_PORT_TYPE
s0 <= sum[0].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|lpm_mux1:inst9
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|lpm_mux1:inst9|lpm_mux:LPM_MUX_component
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|lpm_mux1:inst9|lpm_mux:LPM_MUX_component|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst4
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst4|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst4|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst4|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst4|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst3
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst3|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst3|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst3|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst3|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst2
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst2|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst2|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst2|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|FA4:inst2|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[0][3] => mux_pnc:auto_generated.data[3]
data[1][0] => mux_pnc:auto_generated.data[4]
data[1][1] => mux_pnc:auto_generated.data[5]
data[1][2] => mux_pnc:auto_generated.data[6]
data[1][3] => mux_pnc:auto_generated.data[7]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]
result[3] <= mux_pnc:auto_generated.result[3]


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1
cout <= lpm_mux1:inst9.result
a[0] => FA4:inst2.a[0]
a[1] => FA4:inst2.a[1]
a[2] => FA4:inst2.a[2]
a[3] => FA4:inst2.a[3]
a[4] => FA4:inst4.a[0]
a[4] => FA4:inst3.a[0]
a[5] => FA4:inst4.a[1]
a[5] => FA4:inst3.a[1]
a[6] => FA4:inst4.a[2]
a[6] => FA4:inst3.a[2]
a[7] => FA4:inst4.a[3]
a[7] => FA4:inst3.a[3]
b[0] => FA4:inst2.b[0]
b[1] => FA4:inst2.b[1]
b[2] => FA4:inst2.b[2]
b[3] => FA4:inst2.b[3]
b[4] => FA4:inst4.b[0]
b[4] => FA4:inst3.b[0]
b[5] => FA4:inst4.b[1]
b[5] => FA4:inst3.b[1]
b[6] => FA4:inst4.b[2]
b[6] => FA4:inst3.b[2]
b[7] => FA4:inst4.b[3]
b[7] => FA4:inst3.b[3]
cin => FA4:inst2.cin
s7 <= sum[7].DB_MAX_OUTPUT_PORT_TYPE
s6 <= sum[6].DB_MAX_OUTPUT_PORT_TYPE
s5 <= sum[5].DB_MAX_OUTPUT_PORT_TYPE
s4 <= sum[4].DB_MAX_OUTPUT_PORT_TYPE
s3 <= sum[3].DB_MAX_OUTPUT_PORT_TYPE
s2 <= sum[2].DB_MAX_OUTPUT_PORT_TYPE
s1 <= sum[1].DB_MAX_OUTPUT_PORT_TYPE
s0 <= sum[0].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|lpm_mux1:inst9
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|lpm_mux1:inst9|lpm_mux:LPM_MUX_component
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|lpm_mux1:inst9|lpm_mux:LPM_MUX_component|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst4
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst4|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst4|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst4|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst4|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst3
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst3|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst3|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst3|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst3|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst2
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst2|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst2|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst2|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|FA4:inst2|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[0][3] => mux_pnc:auto_generated.data[3]
data[1][0] => mux_pnc:auto_generated.data[4]
data[1][1] => mux_pnc:auto_generated.data[5]
data[1][2] => mux_pnc:auto_generated.data[6]
data[1][3] => mux_pnc:auto_generated.data[7]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]
result[3] <= mux_pnc:auto_generated.result[3]


|datapath|ALU:inst9|mul:inst8|sub:inst6|adder:inst1|BUSMUX:inst1|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|mul:inst8|sub:inst6|not8:inst
a_not[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
a_not[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
a_not[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
a_not[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
a_not[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
a_not[5] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a_not[6] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
a_not[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst8.IN0
a[1] => inst7.IN0
a[2] => inst6.IN0
a[3] => inst5.IN0
a[4] => inst4.IN0
a[5] => inst3.IN0
a[6] => inst2.IN0
a[7] => inst.IN0


|datapath|ALU:inst9|mul:inst8|sub:inst6|one:inst3
one[0] <= <VCC>
one[1] <= <GND>
one[2] <= <GND>
one[3] <= <GND>
one[4] <= <GND>
one[5] <= <GND>
one[6] <= <GND>
one[7] <= <GND>


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst25
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst25|lpm_mux:$00000
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst25|lpm_mux:$00000|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst24
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst24|lpm_mux:$00000
data[0][0] => mux_snc:auto_generated.data[0]
data[0][1] => mux_snc:auto_generated.data[1]
data[0][2] => mux_snc:auto_generated.data[2]
data[0][3] => mux_snc:auto_generated.data[3]
data[0][4] => mux_snc:auto_generated.data[4]
data[0][5] => mux_snc:auto_generated.data[5]
data[0][6] => mux_snc:auto_generated.data[6]
data[1][0] => mux_snc:auto_generated.data[7]
data[1][1] => mux_snc:auto_generated.data[8]
data[1][2] => mux_snc:auto_generated.data[9]
data[1][3] => mux_snc:auto_generated.data[10]
data[1][4] => mux_snc:auto_generated.data[11]
data[1][5] => mux_snc:auto_generated.data[12]
data[1][6] => mux_snc:auto_generated.data[13]
sel[0] => mux_snc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_snc:auto_generated.result[0]
result[1] <= mux_snc:auto_generated.result[1]
result[2] <= mux_snc:auto_generated.result[2]
result[3] <= mux_snc:auto_generated.result[3]
result[4] <= mux_snc:auto_generated.result[4]
result[5] <= mux_snc:auto_generated.result[5]
result[6] <= mux_snc:auto_generated.result[6]


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst24|lpm_mux:$00000|mux_snc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w0_n0_mux_dataout.IN1
data[8] => l1_w1_n0_mux_dataout.IN1
data[9] => l1_w2_n0_mux_dataout.IN1
data[10] => l1_w3_n0_mux_dataout.IN1
data[11] => l1_w4_n0_mux_dataout.IN1
data[12] => l1_w5_n0_mux_dataout.IN1
data[13] => l1_w6_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst23
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst23|lpm_mux:$00000
data[0][0] => mux_snc:auto_generated.data[0]
data[0][1] => mux_snc:auto_generated.data[1]
data[0][2] => mux_snc:auto_generated.data[2]
data[0][3] => mux_snc:auto_generated.data[3]
data[0][4] => mux_snc:auto_generated.data[4]
data[0][5] => mux_snc:auto_generated.data[5]
data[0][6] => mux_snc:auto_generated.data[6]
data[1][0] => mux_snc:auto_generated.data[7]
data[1][1] => mux_snc:auto_generated.data[8]
data[1][2] => mux_snc:auto_generated.data[9]
data[1][3] => mux_snc:auto_generated.data[10]
data[1][4] => mux_snc:auto_generated.data[11]
data[1][5] => mux_snc:auto_generated.data[12]
data[1][6] => mux_snc:auto_generated.data[13]
sel[0] => mux_snc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_snc:auto_generated.result[0]
result[1] <= mux_snc:auto_generated.result[1]
result[2] <= mux_snc:auto_generated.result[2]
result[3] <= mux_snc:auto_generated.result[3]
result[4] <= mux_snc:auto_generated.result[4]
result[5] <= mux_snc:auto_generated.result[5]
result[6] <= mux_snc:auto_generated.result[6]


|datapath|ALU:inst9|mul:inst8|BUSMUX:inst23|lpm_mux:$00000|mux_snc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w0_n0_mux_dataout.IN1
data[8] => l1_w1_n0_mux_dataout.IN1
data[9] => l1_w2_n0_mux_dataout.IN1
data[10] => l1_w3_n0_mux_dataout.IN1
data[11] => l1_w4_n0_mux_dataout.IN1
data[12] => l1_w5_n0_mux_dataout.IN1
data[13] => l1_w6_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|mul:inst8|lpm_constant0:inst22
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result


|datapath|ALU:inst9|mul:inst8|lpm_constant0:inst22|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>


|datapath|ALU:inst9|21mux:inst15
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|datapath|ALU:inst9|nEqual8bit:inst7
zero <= inst8.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst16.IN0
a[1] => inst15.IN0
a[2] => inst14.IN0
a[3] => inst13.IN0
a[4] => inst12.IN0
a[5] => inst11.IN0
a[6] => inst10.IN0
a[7] => inst.IN0
b[0] => inst16.IN1
b[1] => inst15.IN1
b[2] => inst14.IN1
b[3] => inst13.IN1
b[4] => inst12.IN1
b[5] => inst11.IN1
b[6] => inst10.IN1
b[7] => inst.IN1


|datapath|ALU:inst9|equal8bit:inst6
zero <= inst9.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst16.IN0
a[1] => inst15.IN0
a[2] => inst14.IN0
a[3] => inst13.IN0
a[4] => inst12.IN0
a[5] => inst11.IN0
a[6] => inst10.IN0
a[7] => inst.IN0
b[0] => inst16.IN1
b[1] => inst15.IN1
b[2] => inst14.IN1
b[3] => inst13.IN1
b[4] => inst12.IN1
b[5] => inst11.IN1
b[6] => inst10.IN1
b[7] => inst.IN1


|datapath|ALU:inst9|mux16to1bit8:inst
out[0] <= mux4to1bit8:inst5.Y[0]
out[1] <= mux4to1bit8:inst5.Y[1]
out[2] <= mux4to1bit8:inst5.Y[2]
out[3] <= mux4to1bit8:inst5.Y[3]
out[4] <= mux4to1bit8:inst5.Y[4]
out[5] <= mux4to1bit8:inst5.Y[5]
out[6] <= mux4to1bit8:inst5.Y[6]
out[7] <= mux4to1bit8:inst5.Y[7]
in0[0] => mux4to1bit8:inst.a[0]
in0[1] => mux4to1bit8:inst.a[1]
in0[2] => mux4to1bit8:inst.a[2]
in0[3] => mux4to1bit8:inst.a[3]
in0[4] => mux4to1bit8:inst.a[4]
in0[5] => mux4to1bit8:inst.a[5]
in0[6] => mux4to1bit8:inst.a[6]
in0[7] => mux4to1bit8:inst.a[7]
in17 => mux4to1bit8:inst.b[7]
in16 => mux4to1bit8:inst.b[6]
in15 => mux4to1bit8:inst.b[5]
in14 => mux4to1bit8:inst.b[4]
in13 => mux4to1bit8:inst.b[3]
in12 => mux4to1bit8:inst.b[2]
in11 => mux4to1bit8:inst.b[1]
in10 => mux4to1bit8:inst.b[0]
in2[0] => mux4to1bit8:inst.c[0]
in2[1] => mux4to1bit8:inst.c[1]
in2[2] => mux4to1bit8:inst.c[2]
in2[3] => mux4to1bit8:inst.c[3]
in2[4] => mux4to1bit8:inst.c[4]
in2[5] => mux4to1bit8:inst.c[5]
in2[6] => mux4to1bit8:inst.c[6]
in2[7] => mux4to1bit8:inst.c[7]
in3[0] => mux4to1bit8:inst.d[0]
in3[1] => mux4to1bit8:inst.d[1]
in3[2] => mux4to1bit8:inst.d[2]
in3[3] => mux4to1bit8:inst.d[3]
in3[4] => mux4to1bit8:inst.d[4]
in3[5] => mux4to1bit8:inst.d[5]
in3[6] => mux4to1bit8:inst.d[6]
in3[7] => mux4to1bit8:inst.d[7]
s[0] => mux4to1bit8:inst.s[0]
s[0] => mux4to1bit8:inst2.s[0]
s[0] => mux4to1bit8:inst3.s[0]
s[0] => mux4to1bit8:inst4.s[0]
s[1] => mux4to1bit8:inst.s[1]
s[1] => mux4to1bit8:inst2.s[1]
s[1] => mux4to1bit8:inst3.s[1]
s[1] => mux4to1bit8:inst4.s[1]
s[2] => mux4to1bit8:inst5.s[0]
s[3] => mux4to1bit8:inst5.s[1]
in4[0] => mux4to1bit8:inst2.a[0]
in4[1] => mux4to1bit8:inst2.a[1]
in4[2] => mux4to1bit8:inst2.a[2]
in4[3] => mux4to1bit8:inst2.a[3]
in4[4] => mux4to1bit8:inst2.a[4]
in4[5] => mux4to1bit8:inst2.a[5]
in4[6] => mux4to1bit8:inst2.a[6]
in4[7] => mux4to1bit8:inst2.a[7]
in5[0] => mux4to1bit8:inst2.b[0]
in5[1] => mux4to1bit8:inst2.b[1]
in5[2] => mux4to1bit8:inst2.b[2]
in5[3] => mux4to1bit8:inst2.b[3]
in5[4] => mux4to1bit8:inst2.b[4]
in5[5] => mux4to1bit8:inst2.b[5]
in5[6] => mux4to1bit8:inst2.b[6]
in5[7] => mux4to1bit8:inst2.b[7]
in6[0] => mux4to1bit8:inst2.c[0]
in6[1] => mux4to1bit8:inst2.c[1]
in6[2] => mux4to1bit8:inst2.c[2]
in6[3] => mux4to1bit8:inst2.c[3]
in6[4] => mux4to1bit8:inst2.c[4]
in6[5] => mux4to1bit8:inst2.c[5]
in6[6] => mux4to1bit8:inst2.c[6]
in6[7] => mux4to1bit8:inst2.c[7]
in7[0] => mux4to1bit8:inst2.d[0]
in7[1] => mux4to1bit8:inst2.d[1]
in7[2] => mux4to1bit8:inst2.d[2]
in7[3] => mux4to1bit8:inst2.d[3]
in7[4] => mux4to1bit8:inst2.d[4]
in7[5] => mux4to1bit8:inst2.d[5]
in7[6] => mux4to1bit8:inst2.d[6]
in7[7] => mux4to1bit8:inst2.d[7]
in8[0] => mux4to1bit8:inst3.a[0]
in8[1] => mux4to1bit8:inst3.a[1]
in8[2] => mux4to1bit8:inst3.a[2]
in8[3] => mux4to1bit8:inst3.a[3]
in8[4] => mux4to1bit8:inst3.a[4]
in8[5] => mux4to1bit8:inst3.a[5]
in8[6] => mux4to1bit8:inst3.a[6]
in8[7] => mux4to1bit8:inst3.a[7]
in9[0] => mux4to1bit8:inst3.b[0]
in9[1] => mux4to1bit8:inst3.b[1]
in9[2] => mux4to1bit8:inst3.b[2]
in9[3] => mux4to1bit8:inst3.b[3]
in9[4] => mux4to1bit8:inst3.b[4]
in9[5] => mux4to1bit8:inst3.b[5]
in9[6] => mux4to1bit8:inst3.b[6]
in9[7] => mux4to1bit8:inst3.b[7]
in107 => mux4to1bit8:inst3.c[7]
in106 => mux4to1bit8:inst3.c[6]
in105 => mux4to1bit8:inst3.c[5]
in104 => mux4to1bit8:inst3.c[4]
in103 => mux4to1bit8:inst3.c[3]
in102 => mux4to1bit8:inst3.c[2]
in101 => mux4to1bit8:inst3.c[1]
in100 => mux4to1bit8:inst3.c[0]
in117 => mux4to1bit8:inst3.d[7]
in116 => mux4to1bit8:inst3.d[6]
in115 => mux4to1bit8:inst3.d[5]
in114 => mux4to1bit8:inst3.d[4]
in113 => mux4to1bit8:inst3.d[3]
in112 => mux4to1bit8:inst3.d[2]
in111 => mux4to1bit8:inst3.d[1]
in110 => mux4to1bit8:inst3.d[0]
in127 => mux4to1bit8:inst4.a[7]
in126 => mux4to1bit8:inst4.a[6]
in125 => mux4to1bit8:inst4.a[5]
in124 => mux4to1bit8:inst4.a[4]
in123 => mux4to1bit8:inst4.a[3]
in122 => mux4to1bit8:inst4.a[2]
in121 => mux4to1bit8:inst4.a[1]
in120 => mux4to1bit8:inst4.a[0]
in137 => mux4to1bit8:inst4.b[7]
in136 => mux4to1bit8:inst4.b[6]
in135 => mux4to1bit8:inst4.b[5]
in134 => mux4to1bit8:inst4.b[4]
in133 => mux4to1bit8:inst4.b[3]
in132 => mux4to1bit8:inst4.b[2]
in131 => mux4to1bit8:inst4.b[1]
in130 => mux4to1bit8:inst4.b[0]
in147 => mux4to1bit8:inst4.c[7]
in146 => mux4to1bit8:inst4.c[6]
in145 => mux4to1bit8:inst4.c[5]
in144 => mux4to1bit8:inst4.c[4]
in143 => mux4to1bit8:inst4.c[3]
in142 => mux4to1bit8:inst4.c[2]
in141 => mux4to1bit8:inst4.c[1]
in140 => mux4to1bit8:inst4.c[0]
in157 => mux4to1bit8:inst4.d[7]
in156 => mux4to1bit8:inst4.d[6]
in155 => mux4to1bit8:inst4.d[5]
in154 => mux4to1bit8:inst4.d[4]
in153 => mux4to1bit8:inst4.d[3]
in152 => mux4to1bit8:inst4.d[2]
in151 => mux4to1bit8:inst4.d[1]
in150 => mux4to1bit8:inst4.d[0]


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5
Y[0] <= mux2to1bit4:inst5.Y[0]
Y[1] <= mux2to1bit4:inst5.Y[1]
Y[2] <= mux2to1bit4:inst5.Y[2]
Y[3] <= mux2to1bit4:inst5.Y[3]
Y[4] <= mux2to1bit4:inst2.Y[0]
Y[5] <= mux2to1bit4:inst2.Y[1]
Y[6] <= mux2to1bit4:inst2.Y[2]
Y[7] <= mux2to1bit4:inst2.Y[3]
s[0] => mux2to1bit4:inst3.s
s[0] => mux2to1bit4:inst4.s
s[0] => mux2to1bit4:inst.s
s[0] => mux2to1bit4:inst1.s
s[1] => mux2to1bit4:inst5.s
s[1] => mux2to1bit4:inst2.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]
c[0] => mux2to1bit4:inst4.a[0]
c[1] => mux2to1bit4:inst4.a[1]
c[2] => mux2to1bit4:inst4.a[2]
c[3] => mux2to1bit4:inst4.a[3]
c[4] => mux2to1bit4:inst1.a[0]
c[5] => mux2to1bit4:inst1.a[1]
c[6] => mux2to1bit4:inst1.a[2]
c[7] => mux2to1bit4:inst1.a[3]
d[0] => mux2to1bit4:inst4.b[0]
d[1] => mux2to1bit4:inst4.b[1]
d[2] => mux2to1bit4:inst4.b[2]
d[3] => mux2to1bit4:inst4.b[3]
d[4] => mux2to1bit4:inst1.b[0]
d[5] => mux2to1bit4:inst1.b[1]
d[6] => mux2to1bit4:inst1.b[2]
d[7] => mux2to1bit4:inst1.b[3]


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst5
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst5|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst5|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst5|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst5|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst4
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst4|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst4|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst4|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst4|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst2
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst2|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst2|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst2|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst2|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst1
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst1|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst1|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst1|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst5|mux2to1bit4:inst1|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst
Y[0] <= mux2to1bit4:inst5.Y[0]
Y[1] <= mux2to1bit4:inst5.Y[1]
Y[2] <= mux2to1bit4:inst5.Y[2]
Y[3] <= mux2to1bit4:inst5.Y[3]
Y[4] <= mux2to1bit4:inst2.Y[0]
Y[5] <= mux2to1bit4:inst2.Y[1]
Y[6] <= mux2to1bit4:inst2.Y[2]
Y[7] <= mux2to1bit4:inst2.Y[3]
s[0] => mux2to1bit4:inst3.s
s[0] => mux2to1bit4:inst4.s
s[0] => mux2to1bit4:inst.s
s[0] => mux2to1bit4:inst1.s
s[1] => mux2to1bit4:inst5.s
s[1] => mux2to1bit4:inst2.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]
c[0] => mux2to1bit4:inst4.a[0]
c[1] => mux2to1bit4:inst4.a[1]
c[2] => mux2to1bit4:inst4.a[2]
c[3] => mux2to1bit4:inst4.a[3]
c[4] => mux2to1bit4:inst1.a[0]
c[5] => mux2to1bit4:inst1.a[1]
c[6] => mux2to1bit4:inst1.a[2]
c[7] => mux2to1bit4:inst1.a[3]
d[0] => mux2to1bit4:inst4.b[0]
d[1] => mux2to1bit4:inst4.b[1]
d[2] => mux2to1bit4:inst4.b[2]
d[3] => mux2to1bit4:inst4.b[3]
d[4] => mux2to1bit4:inst1.b[0]
d[5] => mux2to1bit4:inst1.b[1]
d[6] => mux2to1bit4:inst1.b[2]
d[7] => mux2to1bit4:inst1.b[3]


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst5
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst5|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst5|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst5|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst5|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst4
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst4|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst4|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst4|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst4|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst2
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst2|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst2|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst2|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst2|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst1
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst1|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst1|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst1|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst|mux2to1bit4:inst1|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2
Y[0] <= mux2to1bit4:inst5.Y[0]
Y[1] <= mux2to1bit4:inst5.Y[1]
Y[2] <= mux2to1bit4:inst5.Y[2]
Y[3] <= mux2to1bit4:inst5.Y[3]
Y[4] <= mux2to1bit4:inst2.Y[0]
Y[5] <= mux2to1bit4:inst2.Y[1]
Y[6] <= mux2to1bit4:inst2.Y[2]
Y[7] <= mux2to1bit4:inst2.Y[3]
s[0] => mux2to1bit4:inst3.s
s[0] => mux2to1bit4:inst4.s
s[0] => mux2to1bit4:inst.s
s[0] => mux2to1bit4:inst1.s
s[1] => mux2to1bit4:inst5.s
s[1] => mux2to1bit4:inst2.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]
c[0] => mux2to1bit4:inst4.a[0]
c[1] => mux2to1bit4:inst4.a[1]
c[2] => mux2to1bit4:inst4.a[2]
c[3] => mux2to1bit4:inst4.a[3]
c[4] => mux2to1bit4:inst1.a[0]
c[5] => mux2to1bit4:inst1.a[1]
c[6] => mux2to1bit4:inst1.a[2]
c[7] => mux2to1bit4:inst1.a[3]
d[0] => mux2to1bit4:inst4.b[0]
d[1] => mux2to1bit4:inst4.b[1]
d[2] => mux2to1bit4:inst4.b[2]
d[3] => mux2to1bit4:inst4.b[3]
d[4] => mux2to1bit4:inst1.b[0]
d[5] => mux2to1bit4:inst1.b[1]
d[6] => mux2to1bit4:inst1.b[2]
d[7] => mux2to1bit4:inst1.b[3]


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst5
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst5|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst5|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst5|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst5|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst4
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst4|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst4|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst4|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst4|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst2
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst2|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst2|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst2|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst2|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst1
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst1|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst1|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst1|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst2|mux2to1bit4:inst1|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3
Y[0] <= mux2to1bit4:inst5.Y[0]
Y[1] <= mux2to1bit4:inst5.Y[1]
Y[2] <= mux2to1bit4:inst5.Y[2]
Y[3] <= mux2to1bit4:inst5.Y[3]
Y[4] <= mux2to1bit4:inst2.Y[0]
Y[5] <= mux2to1bit4:inst2.Y[1]
Y[6] <= mux2to1bit4:inst2.Y[2]
Y[7] <= mux2to1bit4:inst2.Y[3]
s[0] => mux2to1bit4:inst3.s
s[0] => mux2to1bit4:inst4.s
s[0] => mux2to1bit4:inst.s
s[0] => mux2to1bit4:inst1.s
s[1] => mux2to1bit4:inst5.s
s[1] => mux2to1bit4:inst2.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]
c[0] => mux2to1bit4:inst4.a[0]
c[1] => mux2to1bit4:inst4.a[1]
c[2] => mux2to1bit4:inst4.a[2]
c[3] => mux2to1bit4:inst4.a[3]
c[4] => mux2to1bit4:inst1.a[0]
c[5] => mux2to1bit4:inst1.a[1]
c[6] => mux2to1bit4:inst1.a[2]
c[7] => mux2to1bit4:inst1.a[3]
d[0] => mux2to1bit4:inst4.b[0]
d[1] => mux2to1bit4:inst4.b[1]
d[2] => mux2to1bit4:inst4.b[2]
d[3] => mux2to1bit4:inst4.b[3]
d[4] => mux2to1bit4:inst1.b[0]
d[5] => mux2to1bit4:inst1.b[1]
d[6] => mux2to1bit4:inst1.b[2]
d[7] => mux2to1bit4:inst1.b[3]


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst5
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst5|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst5|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst5|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst5|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst4
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst4|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst4|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst4|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst4|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst2
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst2|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst2|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst2|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst2|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst1
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst1|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst1|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst1|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst3|mux2to1bit4:inst1|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4
Y[0] <= mux2to1bit4:inst5.Y[0]
Y[1] <= mux2to1bit4:inst5.Y[1]
Y[2] <= mux2to1bit4:inst5.Y[2]
Y[3] <= mux2to1bit4:inst5.Y[3]
Y[4] <= mux2to1bit4:inst2.Y[0]
Y[5] <= mux2to1bit4:inst2.Y[1]
Y[6] <= mux2to1bit4:inst2.Y[2]
Y[7] <= mux2to1bit4:inst2.Y[3]
s[0] => mux2to1bit4:inst3.s
s[0] => mux2to1bit4:inst4.s
s[0] => mux2to1bit4:inst.s
s[0] => mux2to1bit4:inst1.s
s[1] => mux2to1bit4:inst5.s
s[1] => mux2to1bit4:inst2.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]
c[0] => mux2to1bit4:inst4.a[0]
c[1] => mux2to1bit4:inst4.a[1]
c[2] => mux2to1bit4:inst4.a[2]
c[3] => mux2to1bit4:inst4.a[3]
c[4] => mux2to1bit4:inst1.a[0]
c[5] => mux2to1bit4:inst1.a[1]
c[6] => mux2to1bit4:inst1.a[2]
c[7] => mux2to1bit4:inst1.a[3]
d[0] => mux2to1bit4:inst4.b[0]
d[1] => mux2to1bit4:inst4.b[1]
d[2] => mux2to1bit4:inst4.b[2]
d[3] => mux2to1bit4:inst4.b[3]
d[4] => mux2to1bit4:inst1.b[0]
d[5] => mux2to1bit4:inst1.b[1]
d[6] => mux2to1bit4:inst1.b[2]
d[7] => mux2to1bit4:inst1.b[3]


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst5
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst5|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst5|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst5|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst5|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst4
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst4|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst4|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst4|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst4|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst2
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst2|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst2|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst2|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst2|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst1
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst1|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst1|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst1|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|mux16to1bit8:inst|mux4to1bit8:inst4|mux2to1bit4:inst1|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|ALU:inst9|and8bit:inst1
c[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst7.IN0
a[1] => inst6.IN0
a[2] => inst4.IN0
a[3] => inst5.IN0
a[4] => inst3.IN0
a[5] => inst2.IN0
a[6] => inst1.IN0
a[7] => inst.IN0
b[0] => inst7.IN1
b[1] => inst6.IN1
b[2] => inst4.IN1
b[3] => inst5.IN1
b[4] => inst3.IN1
b[5] => inst2.IN1
b[6] => inst1.IN1
b[7] => inst.IN1


|datapath|ALU:inst9|or8bit:inst3
c[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst14.IN0
b[1] => inst15.IN0
b[2] => inst16.IN0
b[3] => inst17.IN0
b[4] => inst13.IN0
b[5] => inst11.IN0
b[6] => inst10.IN0
b[7] => inst.IN0
a[0] => inst14.IN1
a[1] => inst15.IN1
a[2] => inst16.IN1
a[3] => inst17.IN1
a[4] => inst13.IN1
a[5] => inst11.IN1
a[6] => inst10.IN1
a[7] => inst.IN1


|datapath|ALU:inst9|xor8bit:inst4
c[0] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst16.IN0
a[1] => inst15.IN0
a[2] => inst14.IN0
a[3] => inst13.IN0
a[4] => inst12.IN0
a[5] => inst11.IN0
a[6] => inst10.IN0
a[7] => inst.IN0
b[0] => inst16.IN1
b[1] => inst15.IN1
b[2] => inst14.IN1
b[3] => inst13.IN1
b[4] => inst12.IN1
b[5] => inst11.IN1
b[6] => inst10.IN1
b[7] => inst.IN1


|datapath|ALU:inst9|adder:inst2
cout <= lpm_mux1:inst9.result
a[0] => FA4:inst2.a[0]
a[1] => FA4:inst2.a[1]
a[2] => FA4:inst2.a[2]
a[3] => FA4:inst2.a[3]
a[4] => FA4:inst4.a[0]
a[4] => FA4:inst3.a[0]
a[5] => FA4:inst4.a[1]
a[5] => FA4:inst3.a[1]
a[6] => FA4:inst4.a[2]
a[6] => FA4:inst3.a[2]
a[7] => FA4:inst4.a[3]
a[7] => FA4:inst3.a[3]
b[0] => FA4:inst2.b[0]
b[1] => FA4:inst2.b[1]
b[2] => FA4:inst2.b[2]
b[3] => FA4:inst2.b[3]
b[4] => FA4:inst4.b[0]
b[4] => FA4:inst3.b[0]
b[5] => FA4:inst4.b[1]
b[5] => FA4:inst3.b[1]
b[6] => FA4:inst4.b[2]
b[6] => FA4:inst3.b[2]
b[7] => FA4:inst4.b[3]
b[7] => FA4:inst3.b[3]
cin => FA4:inst2.cin
s7 <= sum[7].DB_MAX_OUTPUT_PORT_TYPE
s6 <= sum[6].DB_MAX_OUTPUT_PORT_TYPE
s5 <= sum[5].DB_MAX_OUTPUT_PORT_TYPE
s4 <= sum[4].DB_MAX_OUTPUT_PORT_TYPE
s3 <= sum[3].DB_MAX_OUTPUT_PORT_TYPE
s2 <= sum[2].DB_MAX_OUTPUT_PORT_TYPE
s1 <= sum[1].DB_MAX_OUTPUT_PORT_TYPE
s0 <= sum[0].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|lpm_mux1:inst9
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|datapath|ALU:inst9|adder:inst2|lpm_mux1:inst9|lpm_mux:LPM_MUX_component
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|ALU:inst9|adder:inst2|lpm_mux1:inst9|lpm_mux:LPM_MUX_component|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|adder:inst2|FA4:inst4
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|adder:inst2|FA4:inst4|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|FA4:inst4|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|FA4:inst4|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|FA4:inst4|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|FA4:inst3
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|adder:inst2|FA4:inst3|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|FA4:inst3|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|FA4:inst3|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|FA4:inst3|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|FA4:inst2
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|adder:inst2|FA4:inst2|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|FA4:inst2|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|FA4:inst2|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|FA4:inst2|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|adder:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|datapath|ALU:inst9|adder:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[0][3] => mux_pnc:auto_generated.data[3]
data[1][0] => mux_pnc:auto_generated.data[4]
data[1][1] => mux_pnc:auto_generated.data[5]
data[1][2] => mux_pnc:auto_generated.data[6]
data[1][3] => mux_pnc:auto_generated.data[7]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]
result[3] <= mux_pnc:auto_generated.result[3]


|datapath|ALU:inst9|adder:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|sub:inst5
cout <= adder:inst2.cout
cin => adder:inst2.cin
a[0] => adder:inst2.a[0]
a[1] => adder:inst2.a[1]
a[2] => adder:inst2.a[2]
a[3] => adder:inst2.a[3]
a[4] => adder:inst2.a[4]
a[5] => adder:inst2.a[5]
a[6] => adder:inst2.a[6]
a[7] => adder:inst2.a[7]
b[0] => not8:inst.a[0]
b[1] => not8:inst.a[1]
b[2] => not8:inst.a[2]
b[3] => not8:inst.a[3]
b[4] => not8:inst.a[4]
b[5] => not8:inst.a[5]
b[6] => not8:inst.a[6]
b[7] => not8:inst.a[7]
s[0] <= adder:inst2.s[0]
s[1] <= adder:inst2.s[1]
s[2] <= adder:inst2.s[2]
s[3] <= adder:inst2.s[3]
s[4] <= adder:inst2.s[4]
s[5] <= adder:inst2.s[5]
s[6] <= adder:inst2.s[6]
s[7] <= adder:inst2.s[7]


|datapath|ALU:inst9|sub:inst5|adder:inst2
cout <= lpm_mux1:inst9.result
a[0] => FA4:inst2.a[0]
a[1] => FA4:inst2.a[1]
a[2] => FA4:inst2.a[2]
a[3] => FA4:inst2.a[3]
a[4] => FA4:inst4.a[0]
a[4] => FA4:inst3.a[0]
a[5] => FA4:inst4.a[1]
a[5] => FA4:inst3.a[1]
a[6] => FA4:inst4.a[2]
a[6] => FA4:inst3.a[2]
a[7] => FA4:inst4.a[3]
a[7] => FA4:inst3.a[3]
b[0] => FA4:inst2.b[0]
b[1] => FA4:inst2.b[1]
b[2] => FA4:inst2.b[2]
b[3] => FA4:inst2.b[3]
b[4] => FA4:inst4.b[0]
b[4] => FA4:inst3.b[0]
b[5] => FA4:inst4.b[1]
b[5] => FA4:inst3.b[1]
b[6] => FA4:inst4.b[2]
b[6] => FA4:inst3.b[2]
b[7] => FA4:inst4.b[3]
b[7] => FA4:inst3.b[3]
cin => FA4:inst2.cin
s7 <= sum[7].DB_MAX_OUTPUT_PORT_TYPE
s6 <= sum[6].DB_MAX_OUTPUT_PORT_TYPE
s5 <= sum[5].DB_MAX_OUTPUT_PORT_TYPE
s4 <= sum[4].DB_MAX_OUTPUT_PORT_TYPE
s3 <= sum[3].DB_MAX_OUTPUT_PORT_TYPE
s2 <= sum[2].DB_MAX_OUTPUT_PORT_TYPE
s1 <= sum[1].DB_MAX_OUTPUT_PORT_TYPE
s0 <= sum[0].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|lpm_mux1:inst9
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|datapath|ALU:inst9|sub:inst5|adder:inst2|lpm_mux1:inst9|lpm_mux:LPM_MUX_component
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|ALU:inst9|sub:inst5|adder:inst2|lpm_mux1:inst9|lpm_mux:LPM_MUX_component|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst4
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst4|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst4|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst4|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst4|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst3
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst3|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst3|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst3|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst3|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst2
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst2|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst2|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst2|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|FA4:inst2|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|datapath|ALU:inst9|sub:inst5|adder:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[0][3] => mux_pnc:auto_generated.data[3]
data[1][0] => mux_pnc:auto_generated.data[4]
data[1][1] => mux_pnc:auto_generated.data[5]
data[1][2] => mux_pnc:auto_generated.data[6]
data[1][3] => mux_pnc:auto_generated.data[7]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]
result[3] <= mux_pnc:auto_generated.result[3]


|datapath|ALU:inst9|sub:inst5|adder:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|sub:inst5|adder:inst1
cout <= lpm_mux1:inst9.result
a[0] => FA4:inst2.a[0]
a[1] => FA4:inst2.a[1]
a[2] => FA4:inst2.a[2]
a[3] => FA4:inst2.a[3]
a[4] => FA4:inst4.a[0]
a[4] => FA4:inst3.a[0]
a[5] => FA4:inst4.a[1]
a[5] => FA4:inst3.a[1]
a[6] => FA4:inst4.a[2]
a[6] => FA4:inst3.a[2]
a[7] => FA4:inst4.a[3]
a[7] => FA4:inst3.a[3]
b[0] => FA4:inst2.b[0]
b[1] => FA4:inst2.b[1]
b[2] => FA4:inst2.b[2]
b[3] => FA4:inst2.b[3]
b[4] => FA4:inst4.b[0]
b[4] => FA4:inst3.b[0]
b[5] => FA4:inst4.b[1]
b[5] => FA4:inst3.b[1]
b[6] => FA4:inst4.b[2]
b[6] => FA4:inst3.b[2]
b[7] => FA4:inst4.b[3]
b[7] => FA4:inst3.b[3]
cin => FA4:inst2.cin
s7 <= sum[7].DB_MAX_OUTPUT_PORT_TYPE
s6 <= sum[6].DB_MAX_OUTPUT_PORT_TYPE
s5 <= sum[5].DB_MAX_OUTPUT_PORT_TYPE
s4 <= sum[4].DB_MAX_OUTPUT_PORT_TYPE
s3 <= sum[3].DB_MAX_OUTPUT_PORT_TYPE
s2 <= sum[2].DB_MAX_OUTPUT_PORT_TYPE
s1 <= sum[1].DB_MAX_OUTPUT_PORT_TYPE
s0 <= sum[0].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|lpm_mux1:inst9
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|datapath|ALU:inst9|sub:inst5|adder:inst1|lpm_mux1:inst9|lpm_mux:LPM_MUX_component
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|ALU:inst9|sub:inst5|adder:inst1|lpm_mux1:inst9|lpm_mux:LPM_MUX_component|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst4
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst4|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst4|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst4|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst4|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst3
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst3|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst3|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst3|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst3|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst2
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst2|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst2|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst2|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|FA4:inst2|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:inst9|sub:inst5|adder:inst1|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|datapath|ALU:inst9|sub:inst5|adder:inst1|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[0][3] => mux_pnc:auto_generated.data[3]
data[1][0] => mux_pnc:auto_generated.data[4]
data[1][1] => mux_pnc:auto_generated.data[5]
data[1][2] => mux_pnc:auto_generated.data[6]
data[1][3] => mux_pnc:auto_generated.data[7]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]
result[3] <= mux_pnc:auto_generated.result[3]


|datapath|ALU:inst9|sub:inst5|adder:inst1|BUSMUX:inst1|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|ALU:inst9|sub:inst5|not8:inst
a_not[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
a_not[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
a_not[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
a_not[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
a_not[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
a_not[5] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a_not[6] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
a_not[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst8.IN0
a[1] => inst7.IN0
a[2] => inst6.IN0
a[3] => inst5.IN0
a[4] => inst4.IN0
a[5] => inst3.IN0
a[6] => inst2.IN0
a[7] => inst.IN0


|datapath|ALU:inst9|sub:inst5|one:inst3
one[0] <= <VCC>
one[1] <= <GND>
one[2] <= <GND>
one[3] <= <GND>
one[4] <= <GND>
one[5] <= <GND>
one[6] <= <GND>
one[7] <= <GND>


|datapath|RegisterFile:inst4
readData1[0] <= lpm_mux4:inst12.result[0]
readData1[1] <= lpm_mux4:inst12.result[1]
readData1[2] <= lpm_mux4:inst12.result[2]
readData1[3] <= lpm_mux4:inst12.result[3]
readData1[4] <= lpm_mux4:inst12.result[4]
readData1[5] <= lpm_mux4:inst12.result[5]
readData1[6] <= lpm_mux4:inst12.result[6]
readData1[7] <= lpm_mux4:inst12.result[7]
clk => register:inst8.clk
clk => register:inst.clk
clk => register:inst2.clk
clk => register:inst3.clk
clk => register:inst4.clk
clk => register:inst5.clk
clk => register:inst6.clk
clk => register:inst7.clk
writeRegister[0] => 74138:inst9.A
writeRegister[1] => 74138:inst9.B
writeRegister[2] => 74138:inst9.C
regWrite => 74138:inst9.G1
writeData[0] => register:inst8.q[0]
writeData[0] => register:inst.q[0]
writeData[0] => register:inst2.q[0]
writeData[0] => register:inst3.q[0]
writeData[0] => register:inst4.q[0]
writeData[0] => register:inst5.q[0]
writeData[0] => register:inst6.q[0]
writeData[0] => register:inst7.q[0]
writeData[1] => register:inst8.q[1]
writeData[1] => register:inst.q[1]
writeData[1] => register:inst2.q[1]
writeData[1] => register:inst3.q[1]
writeData[1] => register:inst4.q[1]
writeData[1] => register:inst5.q[1]
writeData[1] => register:inst6.q[1]
writeData[1] => register:inst7.q[1]
writeData[2] => register:inst8.q[2]
writeData[2] => register:inst.q[2]
writeData[2] => register:inst2.q[2]
writeData[2] => register:inst3.q[2]
writeData[2] => register:inst4.q[2]
writeData[2] => register:inst5.q[2]
writeData[2] => register:inst6.q[2]
writeData[2] => register:inst7.q[2]
writeData[3] => register:inst8.q[3]
writeData[3] => register:inst.q[3]
writeData[3] => register:inst2.q[3]
writeData[3] => register:inst3.q[3]
writeData[3] => register:inst4.q[3]
writeData[3] => register:inst5.q[3]
writeData[3] => register:inst6.q[3]
writeData[3] => register:inst7.q[3]
writeData[4] => register:inst8.q[4]
writeData[4] => register:inst.q[4]
writeData[4] => register:inst2.q[4]
writeData[4] => register:inst3.q[4]
writeData[4] => register:inst4.q[4]
writeData[4] => register:inst5.q[4]
writeData[4] => register:inst6.q[4]
writeData[4] => register:inst7.q[4]
writeData[5] => register:inst8.q[5]
writeData[5] => register:inst.q[5]
writeData[5] => register:inst2.q[5]
writeData[5] => register:inst3.q[5]
writeData[5] => register:inst4.q[5]
writeData[5] => register:inst5.q[5]
writeData[5] => register:inst6.q[5]
writeData[5] => register:inst7.q[5]
writeData[6] => register:inst8.q[6]
writeData[6] => register:inst.q[6]
writeData[6] => register:inst2.q[6]
writeData[6] => register:inst3.q[6]
writeData[6] => register:inst4.q[6]
writeData[6] => register:inst5.q[6]
writeData[6] => register:inst6.q[6]
writeData[6] => register:inst7.q[6]
writeData[7] => register:inst8.q[7]
writeData[7] => register:inst.q[7]
writeData[7] => register:inst2.q[7]
writeData[7] => register:inst3.q[7]
writeData[7] => register:inst4.q[7]
writeData[7] => register:inst5.q[7]
writeData[7] => register:inst6.q[7]
writeData[7] => register:inst7.q[7]
register1[0] => lpm_mux4:inst12.sel[0]
register1[1] => lpm_mux4:inst12.sel[1]
register1[2] => lpm_mux4:inst12.sel[2]
readData2[0] <= lpm_mux4:inst11.result[0]
readData2[1] <= lpm_mux4:inst11.result[1]
readData2[2] <= lpm_mux4:inst11.result[2]
readData2[3] <= lpm_mux4:inst11.result[3]
readData2[4] <= lpm_mux4:inst11.result[4]
readData2[5] <= lpm_mux4:inst11.result[5]
readData2[6] <= lpm_mux4:inst11.result[6]
readData2[7] <= lpm_mux4:inst11.result[7]
register2[0] => lpm_mux4:inst11.sel[0]
register2[1] => lpm_mux4:inst11.sel[1]
register2[2] => lpm_mux4:inst11.sel[2]


|datapath|RegisterFile:inst4|lpm_mux4:inst12
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
data4x[0] => sub_wire2[32].IN1
data4x[1] => sub_wire2[33].IN1
data4x[2] => sub_wire2[34].IN1
data4x[3] => sub_wire2[35].IN1
data4x[4] => sub_wire2[36].IN1
data4x[5] => sub_wire2[37].IN1
data4x[6] => sub_wire2[38].IN1
data4x[7] => sub_wire2[39].IN1
data5x[0] => sub_wire2[40].IN1
data5x[1] => sub_wire2[41].IN1
data5x[2] => sub_wire2[42].IN1
data5x[3] => sub_wire2[43].IN1
data5x[4] => sub_wire2[44].IN1
data5x[5] => sub_wire2[45].IN1
data5x[6] => sub_wire2[46].IN1
data5x[7] => sub_wire2[47].IN1
data6x[0] => sub_wire2[48].IN1
data6x[1] => sub_wire2[49].IN1
data6x[2] => sub_wire2[50].IN1
data6x[3] => sub_wire2[51].IN1
data6x[4] => sub_wire2[52].IN1
data6x[5] => sub_wire2[53].IN1
data6x[6] => sub_wire2[54].IN1
data6x[7] => sub_wire2[55].IN1
data7x[0] => sub_wire2[56].IN1
data7x[1] => sub_wire2[57].IN1
data7x[2] => sub_wire2[58].IN1
data7x[3] => sub_wire2[59].IN1
data7x[4] => sub_wire2[60].IN1
data7x[5] => sub_wire2[61].IN1
data7x[6] => sub_wire2[62].IN1
data7x[7] => sub_wire2[63].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|datapath|RegisterFile:inst4|lpm_mux4:inst12|lpm_mux:LPM_MUX_component
data[0][0] => mux_5oc:auto_generated.data[0]
data[0][1] => mux_5oc:auto_generated.data[1]
data[0][2] => mux_5oc:auto_generated.data[2]
data[0][3] => mux_5oc:auto_generated.data[3]
data[0][4] => mux_5oc:auto_generated.data[4]
data[0][5] => mux_5oc:auto_generated.data[5]
data[0][6] => mux_5oc:auto_generated.data[6]
data[0][7] => mux_5oc:auto_generated.data[7]
data[1][0] => mux_5oc:auto_generated.data[8]
data[1][1] => mux_5oc:auto_generated.data[9]
data[1][2] => mux_5oc:auto_generated.data[10]
data[1][3] => mux_5oc:auto_generated.data[11]
data[1][4] => mux_5oc:auto_generated.data[12]
data[1][5] => mux_5oc:auto_generated.data[13]
data[1][6] => mux_5oc:auto_generated.data[14]
data[1][7] => mux_5oc:auto_generated.data[15]
data[2][0] => mux_5oc:auto_generated.data[16]
data[2][1] => mux_5oc:auto_generated.data[17]
data[2][2] => mux_5oc:auto_generated.data[18]
data[2][3] => mux_5oc:auto_generated.data[19]
data[2][4] => mux_5oc:auto_generated.data[20]
data[2][5] => mux_5oc:auto_generated.data[21]
data[2][6] => mux_5oc:auto_generated.data[22]
data[2][7] => mux_5oc:auto_generated.data[23]
data[3][0] => mux_5oc:auto_generated.data[24]
data[3][1] => mux_5oc:auto_generated.data[25]
data[3][2] => mux_5oc:auto_generated.data[26]
data[3][3] => mux_5oc:auto_generated.data[27]
data[3][4] => mux_5oc:auto_generated.data[28]
data[3][5] => mux_5oc:auto_generated.data[29]
data[3][6] => mux_5oc:auto_generated.data[30]
data[3][7] => mux_5oc:auto_generated.data[31]
data[4][0] => mux_5oc:auto_generated.data[32]
data[4][1] => mux_5oc:auto_generated.data[33]
data[4][2] => mux_5oc:auto_generated.data[34]
data[4][3] => mux_5oc:auto_generated.data[35]
data[4][4] => mux_5oc:auto_generated.data[36]
data[4][5] => mux_5oc:auto_generated.data[37]
data[4][6] => mux_5oc:auto_generated.data[38]
data[4][7] => mux_5oc:auto_generated.data[39]
data[5][0] => mux_5oc:auto_generated.data[40]
data[5][1] => mux_5oc:auto_generated.data[41]
data[5][2] => mux_5oc:auto_generated.data[42]
data[5][3] => mux_5oc:auto_generated.data[43]
data[5][4] => mux_5oc:auto_generated.data[44]
data[5][5] => mux_5oc:auto_generated.data[45]
data[5][6] => mux_5oc:auto_generated.data[46]
data[5][7] => mux_5oc:auto_generated.data[47]
data[6][0] => mux_5oc:auto_generated.data[48]
data[6][1] => mux_5oc:auto_generated.data[49]
data[6][2] => mux_5oc:auto_generated.data[50]
data[6][3] => mux_5oc:auto_generated.data[51]
data[6][4] => mux_5oc:auto_generated.data[52]
data[6][5] => mux_5oc:auto_generated.data[53]
data[6][6] => mux_5oc:auto_generated.data[54]
data[6][7] => mux_5oc:auto_generated.data[55]
data[7][0] => mux_5oc:auto_generated.data[56]
data[7][1] => mux_5oc:auto_generated.data[57]
data[7][2] => mux_5oc:auto_generated.data[58]
data[7][3] => mux_5oc:auto_generated.data[59]
data[7][4] => mux_5oc:auto_generated.data[60]
data[7][5] => mux_5oc:auto_generated.data[61]
data[7][6] => mux_5oc:auto_generated.data[62]
data[7][7] => mux_5oc:auto_generated.data[63]
sel[0] => mux_5oc:auto_generated.sel[0]
sel[1] => mux_5oc:auto_generated.sel[1]
sel[2] => mux_5oc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5oc:auto_generated.result[0]
result[1] <= mux_5oc:auto_generated.result[1]
result[2] <= mux_5oc:auto_generated.result[2]
result[3] <= mux_5oc:auto_generated.result[3]
result[4] <= mux_5oc:auto_generated.result[4]
result[5] <= mux_5oc:auto_generated.result[5]
result[6] <= mux_5oc:auto_generated.result[6]
result[7] <= mux_5oc:auto_generated.result[7]


|datapath|RegisterFile:inst4|lpm_mux4:inst12|lpm_mux:LPM_MUX_component|mux_5oc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|datapath|RegisterFile:inst4|register:inst8
r7 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
q7 => inst37.DATAIN
clk => inst37.CLK
clk => inst35.CLK
clk => inst34.CLK
clk => inst33.CLK
clk => inst32.CLK
clk => inst31.CLK
clk => inst26.CLK
clk => inst0.CLK
e => inst37.ENA
e => inst35.ENA
e => inst34.ENA
e => inst33.ENA
e => inst32.ENA
e => inst31.ENA
e => inst26.ENA
e => inst0.ENA
r6 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
q6 => inst35.DATAIN
r5 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
q5 => inst34.DATAIN
r4 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
q4 => inst33.DATAIN
r3 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
q3 => inst32.DATAIN
r2 <= inst31.DB_MAX_OUTPUT_PORT_TYPE
q2 => inst31.DATAIN
r1 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
q1 => inst26.DATAIN
r0 <= inst0.DB_MAX_OUTPUT_PORT_TYPE
q0 => inst0.DATAIN


|datapath|RegisterFile:inst4|74138:inst9
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|datapath|RegisterFile:inst4|register:inst
r7 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
q7 => inst37.DATAIN
clk => inst37.CLK
clk => inst35.CLK
clk => inst34.CLK
clk => inst33.CLK
clk => inst32.CLK
clk => inst31.CLK
clk => inst26.CLK
clk => inst0.CLK
e => inst37.ENA
e => inst35.ENA
e => inst34.ENA
e => inst33.ENA
e => inst32.ENA
e => inst31.ENA
e => inst26.ENA
e => inst0.ENA
r6 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
q6 => inst35.DATAIN
r5 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
q5 => inst34.DATAIN
r4 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
q4 => inst33.DATAIN
r3 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
q3 => inst32.DATAIN
r2 <= inst31.DB_MAX_OUTPUT_PORT_TYPE
q2 => inst31.DATAIN
r1 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
q1 => inst26.DATAIN
r0 <= inst0.DB_MAX_OUTPUT_PORT_TYPE
q0 => inst0.DATAIN


|datapath|RegisterFile:inst4|register:inst2
r7 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
q7 => inst37.DATAIN
clk => inst37.CLK
clk => inst35.CLK
clk => inst34.CLK
clk => inst33.CLK
clk => inst32.CLK
clk => inst31.CLK
clk => inst26.CLK
clk => inst0.CLK
e => inst37.ENA
e => inst35.ENA
e => inst34.ENA
e => inst33.ENA
e => inst32.ENA
e => inst31.ENA
e => inst26.ENA
e => inst0.ENA
r6 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
q6 => inst35.DATAIN
r5 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
q5 => inst34.DATAIN
r4 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
q4 => inst33.DATAIN
r3 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
q3 => inst32.DATAIN
r2 <= inst31.DB_MAX_OUTPUT_PORT_TYPE
q2 => inst31.DATAIN
r1 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
q1 => inst26.DATAIN
r0 <= inst0.DB_MAX_OUTPUT_PORT_TYPE
q0 => inst0.DATAIN


|datapath|RegisterFile:inst4|register:inst3
r7 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
q7 => inst37.DATAIN
clk => inst37.CLK
clk => inst35.CLK
clk => inst34.CLK
clk => inst33.CLK
clk => inst32.CLK
clk => inst31.CLK
clk => inst26.CLK
clk => inst0.CLK
e => inst37.ENA
e => inst35.ENA
e => inst34.ENA
e => inst33.ENA
e => inst32.ENA
e => inst31.ENA
e => inst26.ENA
e => inst0.ENA
r6 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
q6 => inst35.DATAIN
r5 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
q5 => inst34.DATAIN
r4 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
q4 => inst33.DATAIN
r3 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
q3 => inst32.DATAIN
r2 <= inst31.DB_MAX_OUTPUT_PORT_TYPE
q2 => inst31.DATAIN
r1 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
q1 => inst26.DATAIN
r0 <= inst0.DB_MAX_OUTPUT_PORT_TYPE
q0 => inst0.DATAIN


|datapath|RegisterFile:inst4|register:inst4
r7 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
q7 => inst37.DATAIN
clk => inst37.CLK
clk => inst35.CLK
clk => inst34.CLK
clk => inst33.CLK
clk => inst32.CLK
clk => inst31.CLK
clk => inst26.CLK
clk => inst0.CLK
e => inst37.ENA
e => inst35.ENA
e => inst34.ENA
e => inst33.ENA
e => inst32.ENA
e => inst31.ENA
e => inst26.ENA
e => inst0.ENA
r6 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
q6 => inst35.DATAIN
r5 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
q5 => inst34.DATAIN
r4 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
q4 => inst33.DATAIN
r3 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
q3 => inst32.DATAIN
r2 <= inst31.DB_MAX_OUTPUT_PORT_TYPE
q2 => inst31.DATAIN
r1 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
q1 => inst26.DATAIN
r0 <= inst0.DB_MAX_OUTPUT_PORT_TYPE
q0 => inst0.DATAIN


|datapath|RegisterFile:inst4|register:inst5
r7 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
q7 => inst37.DATAIN
clk => inst37.CLK
clk => inst35.CLK
clk => inst34.CLK
clk => inst33.CLK
clk => inst32.CLK
clk => inst31.CLK
clk => inst26.CLK
clk => inst0.CLK
e => inst37.ENA
e => inst35.ENA
e => inst34.ENA
e => inst33.ENA
e => inst32.ENA
e => inst31.ENA
e => inst26.ENA
e => inst0.ENA
r6 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
q6 => inst35.DATAIN
r5 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
q5 => inst34.DATAIN
r4 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
q4 => inst33.DATAIN
r3 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
q3 => inst32.DATAIN
r2 <= inst31.DB_MAX_OUTPUT_PORT_TYPE
q2 => inst31.DATAIN
r1 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
q1 => inst26.DATAIN
r0 <= inst0.DB_MAX_OUTPUT_PORT_TYPE
q0 => inst0.DATAIN


|datapath|RegisterFile:inst4|register:inst6
r7 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
q7 => inst37.DATAIN
clk => inst37.CLK
clk => inst35.CLK
clk => inst34.CLK
clk => inst33.CLK
clk => inst32.CLK
clk => inst31.CLK
clk => inst26.CLK
clk => inst0.CLK
e => inst37.ENA
e => inst35.ENA
e => inst34.ENA
e => inst33.ENA
e => inst32.ENA
e => inst31.ENA
e => inst26.ENA
e => inst0.ENA
r6 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
q6 => inst35.DATAIN
r5 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
q5 => inst34.DATAIN
r4 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
q4 => inst33.DATAIN
r3 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
q3 => inst32.DATAIN
r2 <= inst31.DB_MAX_OUTPUT_PORT_TYPE
q2 => inst31.DATAIN
r1 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
q1 => inst26.DATAIN
r0 <= inst0.DB_MAX_OUTPUT_PORT_TYPE
q0 => inst0.DATAIN


|datapath|RegisterFile:inst4|register:inst7
r7 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
q7 => inst37.DATAIN
clk => inst37.CLK
clk => inst35.CLK
clk => inst34.CLK
clk => inst33.CLK
clk => inst32.CLK
clk => inst31.CLK
clk => inst26.CLK
clk => inst0.CLK
e => inst37.ENA
e => inst35.ENA
e => inst34.ENA
e => inst33.ENA
e => inst32.ENA
e => inst31.ENA
e => inst26.ENA
e => inst0.ENA
r6 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
q6 => inst35.DATAIN
r5 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
q5 => inst34.DATAIN
r4 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
q4 => inst33.DATAIN
r3 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
q3 => inst32.DATAIN
r2 <= inst31.DB_MAX_OUTPUT_PORT_TYPE
q2 => inst31.DATAIN
r1 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
q1 => inst26.DATAIN
r0 <= inst0.DB_MAX_OUTPUT_PORT_TYPE
q0 => inst0.DATAIN


|datapath|RegisterFile:inst4|lpm_mux4:inst11
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
data4x[0] => sub_wire2[32].IN1
data4x[1] => sub_wire2[33].IN1
data4x[2] => sub_wire2[34].IN1
data4x[3] => sub_wire2[35].IN1
data4x[4] => sub_wire2[36].IN1
data4x[5] => sub_wire2[37].IN1
data4x[6] => sub_wire2[38].IN1
data4x[7] => sub_wire2[39].IN1
data5x[0] => sub_wire2[40].IN1
data5x[1] => sub_wire2[41].IN1
data5x[2] => sub_wire2[42].IN1
data5x[3] => sub_wire2[43].IN1
data5x[4] => sub_wire2[44].IN1
data5x[5] => sub_wire2[45].IN1
data5x[6] => sub_wire2[46].IN1
data5x[7] => sub_wire2[47].IN1
data6x[0] => sub_wire2[48].IN1
data6x[1] => sub_wire2[49].IN1
data6x[2] => sub_wire2[50].IN1
data6x[3] => sub_wire2[51].IN1
data6x[4] => sub_wire2[52].IN1
data6x[5] => sub_wire2[53].IN1
data6x[6] => sub_wire2[54].IN1
data6x[7] => sub_wire2[55].IN1
data7x[0] => sub_wire2[56].IN1
data7x[1] => sub_wire2[57].IN1
data7x[2] => sub_wire2[58].IN1
data7x[3] => sub_wire2[59].IN1
data7x[4] => sub_wire2[60].IN1
data7x[5] => sub_wire2[61].IN1
data7x[6] => sub_wire2[62].IN1
data7x[7] => sub_wire2[63].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|datapath|RegisterFile:inst4|lpm_mux4:inst11|lpm_mux:LPM_MUX_component
data[0][0] => mux_5oc:auto_generated.data[0]
data[0][1] => mux_5oc:auto_generated.data[1]
data[0][2] => mux_5oc:auto_generated.data[2]
data[0][3] => mux_5oc:auto_generated.data[3]
data[0][4] => mux_5oc:auto_generated.data[4]
data[0][5] => mux_5oc:auto_generated.data[5]
data[0][6] => mux_5oc:auto_generated.data[6]
data[0][7] => mux_5oc:auto_generated.data[7]
data[1][0] => mux_5oc:auto_generated.data[8]
data[1][1] => mux_5oc:auto_generated.data[9]
data[1][2] => mux_5oc:auto_generated.data[10]
data[1][3] => mux_5oc:auto_generated.data[11]
data[1][4] => mux_5oc:auto_generated.data[12]
data[1][5] => mux_5oc:auto_generated.data[13]
data[1][6] => mux_5oc:auto_generated.data[14]
data[1][7] => mux_5oc:auto_generated.data[15]
data[2][0] => mux_5oc:auto_generated.data[16]
data[2][1] => mux_5oc:auto_generated.data[17]
data[2][2] => mux_5oc:auto_generated.data[18]
data[2][3] => mux_5oc:auto_generated.data[19]
data[2][4] => mux_5oc:auto_generated.data[20]
data[2][5] => mux_5oc:auto_generated.data[21]
data[2][6] => mux_5oc:auto_generated.data[22]
data[2][7] => mux_5oc:auto_generated.data[23]
data[3][0] => mux_5oc:auto_generated.data[24]
data[3][1] => mux_5oc:auto_generated.data[25]
data[3][2] => mux_5oc:auto_generated.data[26]
data[3][3] => mux_5oc:auto_generated.data[27]
data[3][4] => mux_5oc:auto_generated.data[28]
data[3][5] => mux_5oc:auto_generated.data[29]
data[3][6] => mux_5oc:auto_generated.data[30]
data[3][7] => mux_5oc:auto_generated.data[31]
data[4][0] => mux_5oc:auto_generated.data[32]
data[4][1] => mux_5oc:auto_generated.data[33]
data[4][2] => mux_5oc:auto_generated.data[34]
data[4][3] => mux_5oc:auto_generated.data[35]
data[4][4] => mux_5oc:auto_generated.data[36]
data[4][5] => mux_5oc:auto_generated.data[37]
data[4][6] => mux_5oc:auto_generated.data[38]
data[4][7] => mux_5oc:auto_generated.data[39]
data[5][0] => mux_5oc:auto_generated.data[40]
data[5][1] => mux_5oc:auto_generated.data[41]
data[5][2] => mux_5oc:auto_generated.data[42]
data[5][3] => mux_5oc:auto_generated.data[43]
data[5][4] => mux_5oc:auto_generated.data[44]
data[5][5] => mux_5oc:auto_generated.data[45]
data[5][6] => mux_5oc:auto_generated.data[46]
data[5][7] => mux_5oc:auto_generated.data[47]
data[6][0] => mux_5oc:auto_generated.data[48]
data[6][1] => mux_5oc:auto_generated.data[49]
data[6][2] => mux_5oc:auto_generated.data[50]
data[6][3] => mux_5oc:auto_generated.data[51]
data[6][4] => mux_5oc:auto_generated.data[52]
data[6][5] => mux_5oc:auto_generated.data[53]
data[6][6] => mux_5oc:auto_generated.data[54]
data[6][7] => mux_5oc:auto_generated.data[55]
data[7][0] => mux_5oc:auto_generated.data[56]
data[7][1] => mux_5oc:auto_generated.data[57]
data[7][2] => mux_5oc:auto_generated.data[58]
data[7][3] => mux_5oc:auto_generated.data[59]
data[7][4] => mux_5oc:auto_generated.data[60]
data[7][5] => mux_5oc:auto_generated.data[61]
data[7][6] => mux_5oc:auto_generated.data[62]
data[7][7] => mux_5oc:auto_generated.data[63]
sel[0] => mux_5oc:auto_generated.sel[0]
sel[1] => mux_5oc:auto_generated.sel[1]
sel[2] => mux_5oc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5oc:auto_generated.result[0]
result[1] <= mux_5oc:auto_generated.result[1]
result[2] <= mux_5oc:auto_generated.result[2]
result[3] <= mux_5oc:auto_generated.result[3]
result[4] <= mux_5oc:auto_generated.result[4]
result[5] <= mux_5oc:auto_generated.result[5]
result[6] <= mux_5oc:auto_generated.result[6]
result[7] <= mux_5oc:auto_generated.result[7]


|datapath|RegisterFile:inst4|lpm_mux4:inst11|lpm_mux:LPM_MUX_component|mux_5oc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|datapath|mux2to1bit8:inst27
Y[0] <= mux2to1bit4:inst3.Y[0]
Y[1] <= mux2to1bit4:inst3.Y[1]
Y[2] <= mux2to1bit4:inst3.Y[2]
Y[3] <= mux2to1bit4:inst3.Y[3]
Y[4] <= mux2to1bit4:inst.Y[0]
Y[5] <= mux2to1bit4:inst.Y[1]
Y[6] <= mux2to1bit4:inst.Y[2]
Y[7] <= mux2to1bit4:inst.Y[3]
s => mux2to1bit4:inst.s
s => mux2to1bit4:inst3.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]


|datapath|mux2to1bit8:inst27|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst27|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst27|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst27|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst27|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst27|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst27|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst27|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst27|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst27|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst11
Y[0] <= mux2to1bit4:inst3.Y[0]
Y[1] <= mux2to1bit4:inst3.Y[1]
Y[2] <= mux2to1bit4:inst3.Y[2]
Y[3] <= mux2to1bit4:inst3.Y[3]
Y[4] <= mux2to1bit4:inst.Y[0]
Y[5] <= mux2to1bit4:inst.Y[1]
Y[6] <= mux2to1bit4:inst.Y[2]
Y[7] <= mux2to1bit4:inst.Y[3]
s => mux2to1bit4:inst.s
s => mux2to1bit4:inst3.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]


|datapath|mux2to1bit8:inst11|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst11|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst11|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst11|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst11|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst11|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst11|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst11|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst11|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst11|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|dCache:inst28
readData[0] <= triBufferbit8:inst1.out[0]
readData[1] <= triBufferbit8:inst1.out[1]
readData[2] <= triBufferbit8:inst1.out[2]
readData[3] <= triBufferbit8:inst1.out[3]
readData[4] <= triBufferbit8:inst1.out[4]
readData[5] <= triBufferbit8:inst1.out[5]
readData[6] <= triBufferbit8:inst1.out[6]
readData[7] <= triBufferbit8:inst1.out[7]
outEn => triBufferbit8:inst1.signal
outEn => LPM_RAM_IO:inst.outenab
clockIn => LPM_RAM_IO:inst.inclock
clockOut => LPM_RAM_IO:inst.outclock
writeEn => LPM_RAM_IO:inst.we
writeEn => triBufferbit8:inst2.signal
address[0] => LPM_RAM_IO:inst.address[0]
address[1] => LPM_RAM_IO:inst.address[1]
address[2] => LPM_RAM_IO:inst.address[2]
address[3] => LPM_RAM_IO:inst.address[3]
address[4] => LPM_RAM_IO:inst.address[4]
address[5] => LPM_RAM_IO:inst.address[5]
address[6] => LPM_RAM_IO:inst.address[6]
address[7] => LPM_RAM_IO:inst.address[7]
writeData[0] => triBufferbit8:inst2.in[0]
writeData[1] => triBufferbit8:inst2.in[1]
writeData[2] => triBufferbit8:inst2.in[2]
writeData[3] => triBufferbit8:inst2.in[3]
writeData[4] => triBufferbit8:inst2.in[4]
writeData[5] => triBufferbit8:inst2.in[5]
writeData[6] => triBufferbit8:inst2.in[6]
writeData[7] => triBufferbit8:inst2.in[7]


|datapath|dCache:inst28|triBufferbit8:inst1
out[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst8.DATAIN
in[1] => inst7.DATAIN
in[2] => inst6.DATAIN
in[3] => inst5.DATAIN
in[4] => inst4.DATAIN
in[5] => inst3.DATAIN
in[6] => inst2.DATAIN
in[7] => inst.DATAIN
signal => inst.OE
signal => inst2.OE
signal => inst3.OE
signal => inst4.OE
signal => inst5.OE
signal => inst6.OE
signal => inst7.OE
signal => inst8.OE


|datapath|dCache:inst28|LPM_RAM_IO:inst
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
outenab => _.IN0
outenab => datatri[7].IN0
memenab => _.IN1
memenab => datatri[7].IN1
we => _.IN0


|datapath|dCache:inst28|LPM_RAM_IO:inst|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|datapath|dCache:inst28|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block
wren_a => altsyncram_hfg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hfg1:auto_generated.data_a[0]
data_a[1] => altsyncram_hfg1:auto_generated.data_a[1]
data_a[2] => altsyncram_hfg1:auto_generated.data_a[2]
data_a[3] => altsyncram_hfg1:auto_generated.data_a[3]
data_a[4] => altsyncram_hfg1:auto_generated.data_a[4]
data_a[5] => altsyncram_hfg1:auto_generated.data_a[5]
data_a[6] => altsyncram_hfg1:auto_generated.data_a[6]
data_a[7] => altsyncram_hfg1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hfg1:auto_generated.address_a[0]
address_a[1] => altsyncram_hfg1:auto_generated.address_a[1]
address_a[2] => altsyncram_hfg1:auto_generated.address_a[2]
address_a[3] => altsyncram_hfg1:auto_generated.address_a[3]
address_a[4] => altsyncram_hfg1:auto_generated.address_a[4]
address_a[5] => altsyncram_hfg1:auto_generated.address_a[5]
address_a[6] => altsyncram_hfg1:auto_generated.address_a[6]
address_a[7] => altsyncram_hfg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hfg1:auto_generated.clock0
clock1 => altsyncram_hfg1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hfg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hfg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hfg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hfg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hfg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hfg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hfg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hfg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|datapath|dCache:inst28|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block|altsyncram_hfg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|datapath|dCache:inst28|triBufferbit8:inst2
out[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst8.DATAIN
in[1] => inst7.DATAIN
in[2] => inst6.DATAIN
in[3] => inst5.DATAIN
in[4] => inst4.DATAIN
in[5] => inst3.DATAIN
in[6] => inst2.DATAIN
in[7] => inst.DATAIN
signal => inst.OE
signal => inst2.OE
signal => inst3.OE
signal => inst4.OE
signal => inst5.OE
signal => inst6.OE
signal => inst7.OE
signal => inst8.OE


|datapath|adder:inst25
cout <= lpm_mux1:inst9.result
a[0] => FA4:inst2.a[0]
a[1] => FA4:inst2.a[1]
a[2] => FA4:inst2.a[2]
a[3] => FA4:inst2.a[3]
a[4] => FA4:inst4.a[0]
a[4] => FA4:inst3.a[0]
a[5] => FA4:inst4.a[1]
a[5] => FA4:inst3.a[1]
a[6] => FA4:inst4.a[2]
a[6] => FA4:inst3.a[2]
a[7] => FA4:inst4.a[3]
a[7] => FA4:inst3.a[3]
b[0] => FA4:inst2.b[0]
b[1] => FA4:inst2.b[1]
b[2] => FA4:inst2.b[2]
b[3] => FA4:inst2.b[3]
b[4] => FA4:inst4.b[0]
b[4] => FA4:inst3.b[0]
b[5] => FA4:inst4.b[1]
b[5] => FA4:inst3.b[1]
b[6] => FA4:inst4.b[2]
b[6] => FA4:inst3.b[2]
b[7] => FA4:inst4.b[3]
b[7] => FA4:inst3.b[3]
cin => FA4:inst2.cin
s7 <= sum[7].DB_MAX_OUTPUT_PORT_TYPE
s6 <= sum[6].DB_MAX_OUTPUT_PORT_TYPE
s5 <= sum[5].DB_MAX_OUTPUT_PORT_TYPE
s4 <= sum[4].DB_MAX_OUTPUT_PORT_TYPE
s3 <= sum[3].DB_MAX_OUTPUT_PORT_TYPE
s2 <= sum[2].DB_MAX_OUTPUT_PORT_TYPE
s1 <= sum[1].DB_MAX_OUTPUT_PORT_TYPE
s0 <= sum[0].DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|lpm_mux1:inst9
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|datapath|adder:inst25|lpm_mux1:inst9|lpm_mux:LPM_MUX_component
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|adder:inst25|lpm_mux1:inst9|lpm_mux:LPM_MUX_component|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|adder:inst25|FA4:inst4
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|adder:inst25|FA4:inst4|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|FA4:inst4|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|FA4:inst4|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|FA4:inst4|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|FA4:inst3
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|adder:inst25|FA4:inst3|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|FA4:inst3|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|FA4:inst3|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|FA4:inst3|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|FA4:inst2
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|adder:inst25|FA4:inst2|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|FA4:inst2|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|FA4:inst2|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|FA4:inst2|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst25|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|datapath|adder:inst25|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[0][3] => mux_pnc:auto_generated.data[3]
data[1][0] => mux_pnc:auto_generated.data[4]
data[1][1] => mux_pnc:auto_generated.data[5]
data[1][2] => mux_pnc:auto_generated.data[6]
data[1][3] => mux_pnc:auto_generated.data[7]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]
result[3] <= mux_pnc:auto_generated.result[3]


|datapath|adder:inst25|BUSMUX:inst1|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|register:inst40
r7 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
q7 => inst37.DATAIN
clk => inst37.CLK
clk => inst35.CLK
clk => inst34.CLK
clk => inst33.CLK
clk => inst32.CLK
clk => inst31.CLK
clk => inst26.CLK
clk => inst0.CLK
e => inst37.ENA
e => inst35.ENA
e => inst34.ENA
e => inst33.ENA
e => inst32.ENA
e => inst31.ENA
e => inst26.ENA
e => inst0.ENA
r6 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
q6 => inst35.DATAIN
r5 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
q5 => inst34.DATAIN
r4 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
q4 => inst33.DATAIN
r3 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
q3 => inst32.DATAIN
r2 <= inst31.DB_MAX_OUTPUT_PORT_TYPE
q2 => inst31.DATAIN
r1 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
q1 => inst26.DATAIN
r0 <= inst0.DB_MAX_OUTPUT_PORT_TYPE
q0 => inst0.DATAIN


|datapath|lpm_constant1:inst31
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|datapath|lpm_constant1:inst31|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|datapath|mux2to1bit3:inst30
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A


|datapath|mux2to1bit3:inst30|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit3:inst30|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit3:inst30|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit3:inst5
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A


|datapath|mux2to1bit3:inst5|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit3:inst5|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit3:inst5|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|lpm_constant2:inst29
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result


|datapath|lpm_constant2:inst29|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>


|datapath|mux2to1bit8:inst3
Y[0] <= mux2to1bit4:inst3.Y[0]
Y[1] <= mux2to1bit4:inst3.Y[1]
Y[2] <= mux2to1bit4:inst3.Y[2]
Y[3] <= mux2to1bit4:inst3.Y[3]
Y[4] <= mux2to1bit4:inst.Y[0]
Y[5] <= mux2to1bit4:inst.Y[1]
Y[6] <= mux2to1bit4:inst.Y[2]
Y[7] <= mux2to1bit4:inst.Y[3]
s => mux2to1bit4:inst.s
s => mux2to1bit4:inst3.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]


|datapath|mux2to1bit8:inst3|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst3|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst3|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst3|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst3|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst3|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst3|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst3|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst3|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst3|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst6
Y[0] <= mux2to1bit4:inst3.Y[0]
Y[1] <= mux2to1bit4:inst3.Y[1]
Y[2] <= mux2to1bit4:inst3.Y[2]
Y[3] <= mux2to1bit4:inst3.Y[3]
Y[4] <= mux2to1bit4:inst.Y[0]
Y[5] <= mux2to1bit4:inst.Y[1]
Y[6] <= mux2to1bit4:inst.Y[2]
Y[7] <= mux2to1bit4:inst.Y[3]
s => mux2to1bit4:inst.s
s => mux2to1bit4:inst3.s
a[0] => mux2to1bit4:inst3.a[0]
a[1] => mux2to1bit4:inst3.a[1]
a[2] => mux2to1bit4:inst3.a[2]
a[3] => mux2to1bit4:inst3.a[3]
a[4] => mux2to1bit4:inst.a[0]
a[5] => mux2to1bit4:inst.a[1]
a[6] => mux2to1bit4:inst.a[2]
a[7] => mux2to1bit4:inst.a[3]
b[0] => mux2to1bit4:inst3.b[0]
b[1] => mux2to1bit4:inst3.b[1]
b[2] => mux2to1bit4:inst3.b[2]
b[3] => mux2to1bit4:inst3.b[3]
b[4] => mux2to1bit4:inst.b[0]
b[5] => mux2to1bit4:inst.b[1]
b[6] => mux2to1bit4:inst.b[2]
b[7] => mux2to1bit4:inst.b[3]


|datapath|mux2to1bit8:inst6|mux2to1bit4:inst
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst6|mux2to1bit4:inst|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst6|mux2to1bit4:inst|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst6|mux2to1bit4:inst|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst6|mux2to1bit4:inst|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst6|mux2to1bit4:inst3
Y[0] <= 74157M:inst.Y
Y[1] <= 74157M:inst2.Y
Y[2] <= 74157M:inst3.Y
Y[3] <= 74157M:inst4.Y
s => 74157M:inst.SEL
s => 74157M:inst2.SEL
s => 74157M:inst3.SEL
s => 74157M:inst4.SEL
b[0] => 74157M:inst.B
b[1] => 74157M:inst2.B
b[2] => 74157M:inst3.B
b[3] => 74157M:inst4.B
a[0] => 74157M:inst.A
a[1] => 74157M:inst2.A
a[2] => 74157M:inst3.A
a[3] => 74157M:inst4.A


|datapath|mux2to1bit8:inst6|mux2to1bit4:inst3|74157M:inst
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst6|mux2to1bit4:inst3|74157M:inst2
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst6|mux2to1bit4:inst3|74157M:inst3
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|mux2to1bit8:inst6|mux2to1bit4:inst3|74157M:inst4
Y <= 25.DB_MAX_OUTPUT_PORT_TYPE
A => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B => 21.IN0


|datapath|SignExtend:inst7
s[0] <= u[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= u[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= u[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= u[3].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= u[4].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= u[5].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
u[0] => s[0].DATAIN
u[1] => s[1].DATAIN
u[2] => s[2].DATAIN
u[3] => s[3].DATAIN
u[4] => s[4].DATAIN
u[5] => s[5].DATAIN
u[5] => inst.IN1
u[5] => inst1.IN1


|datapath|zeroExtend:inst2
s[0] <= u[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= u[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= u[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= u[3].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= u[4].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= u[5].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= <GND>
s[7] <= <GND>
u[0] => s[0].DATAIN
u[1] => s[1].DATAIN
u[2] => s[2].DATAIN
u[3] => s[3].DATAIN
u[4] => s[4].DATAIN
u[5] => s[5].DATAIN


|datapath|ALUControl:inst26
op[0] <= inst36.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= <GND>
ALUOp[0] => inst22.IN1
ALUOp[0] => inst18.IN0
ALUOp[0] => inst8.IN2
ALUOp[0] => inst10.IN1
ALUOp[0] => inst6.IN0
ALUOp[0] => inst31.IN0
ALUOp[0] => inst35.IN0
ALUOp[0] => inst27.IN0
ALUOp[1] => inst22.IN0
ALUOp[1] => inst24.IN0
ALUOp[1] => inst14.IN1
ALUOp[1] => inst8.IN1
ALUOp[1] => inst11.IN0
ALUOp[1] => inst.IN1
ALUOp[1] => inst32.IN0
ALUOp[1] => inst34.IN0
ALUOp[1] => inst15.IN1
ALUOp[2] => inst23.IN0
ALUOp[2] => inst17.IN0
ALUOp[2] => inst8.IN0
ALUOp[2] => inst10.IN0
ALUOp[2] => inst5.IN0
ALUOp[2] => inst30.IN0
ALUOp[2] => inst35.IN1
ALUOp[2] => inst26.IN0
funct[0] => inst20.IN1
funct[0] => inst3.IN1
funct[0] => inst28.IN1
funct[1] => inst16.IN0
funct[1] => inst4.IN0
funct[1] => inst28.IN0
funct[2] => inst20.IN0
funct[2] => inst3.IN0


|datapath|adder:inst8
cout <= lpm_mux1:inst9.result
a[0] => FA4:inst2.a[0]
a[1] => FA4:inst2.a[1]
a[2] => FA4:inst2.a[2]
a[3] => FA4:inst2.a[3]
a[4] => FA4:inst4.a[0]
a[4] => FA4:inst3.a[0]
a[5] => FA4:inst4.a[1]
a[5] => FA4:inst3.a[1]
a[6] => FA4:inst4.a[2]
a[6] => FA4:inst3.a[2]
a[7] => FA4:inst4.a[3]
a[7] => FA4:inst3.a[3]
b[0] => FA4:inst2.b[0]
b[1] => FA4:inst2.b[1]
b[2] => FA4:inst2.b[2]
b[3] => FA4:inst2.b[3]
b[4] => FA4:inst4.b[0]
b[4] => FA4:inst3.b[0]
b[5] => FA4:inst4.b[1]
b[5] => FA4:inst3.b[1]
b[6] => FA4:inst4.b[2]
b[6] => FA4:inst3.b[2]
b[7] => FA4:inst4.b[3]
b[7] => FA4:inst3.b[3]
cin => FA4:inst2.cin
s7 <= sum[7].DB_MAX_OUTPUT_PORT_TYPE
s6 <= sum[6].DB_MAX_OUTPUT_PORT_TYPE
s5 <= sum[5].DB_MAX_OUTPUT_PORT_TYPE
s4 <= sum[4].DB_MAX_OUTPUT_PORT_TYPE
s3 <= sum[3].DB_MAX_OUTPUT_PORT_TYPE
s2 <= sum[2].DB_MAX_OUTPUT_PORT_TYPE
s1 <= sum[1].DB_MAX_OUTPUT_PORT_TYPE
s0 <= sum[0].DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|lpm_mux1:inst9
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|datapath|adder:inst8|lpm_mux1:inst9|lpm_mux:LPM_MUX_component
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|adder:inst8|lpm_mux1:inst9|lpm_mux:LPM_MUX_component|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|adder:inst8|FA4:inst4
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|adder:inst8|FA4:inst4|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|FA4:inst4|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|FA4:inst4|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|FA4:inst4|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|FA4:inst3
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|adder:inst8|FA4:inst3|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|FA4:inst3|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|FA4:inst3|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|FA4:inst3|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|FA4:inst2
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|adder:inst8|FA4:inst2|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|FA4:inst2|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|FA4:inst2|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|FA4:inst2|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst8|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|datapath|adder:inst8|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[0][3] => mux_pnc:auto_generated.data[3]
data[1][0] => mux_pnc:auto_generated.data[4]
data[1][1] => mux_pnc:auto_generated.data[5]
data[1][2] => mux_pnc:auto_generated.data[6]
data[1][3] => mux_pnc:auto_generated.data[7]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]
result[3] <= mux_pnc:auto_generated.result[3]


|datapath|adder:inst8|BUSMUX:inst1|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|lpm_constant1:inst12
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|datapath|lpm_constant1:inst12|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|datapath|adder:inst15
cout <= lpm_mux1:inst9.result
a[0] => FA4:inst2.a[0]
a[1] => FA4:inst2.a[1]
a[2] => FA4:inst2.a[2]
a[3] => FA4:inst2.a[3]
a[4] => FA4:inst4.a[0]
a[4] => FA4:inst3.a[0]
a[5] => FA4:inst4.a[1]
a[5] => FA4:inst3.a[1]
a[6] => FA4:inst4.a[2]
a[6] => FA4:inst3.a[2]
a[7] => FA4:inst4.a[3]
a[7] => FA4:inst3.a[3]
b[0] => FA4:inst2.b[0]
b[1] => FA4:inst2.b[1]
b[2] => FA4:inst2.b[2]
b[3] => FA4:inst2.b[3]
b[4] => FA4:inst4.b[0]
b[4] => FA4:inst3.b[0]
b[5] => FA4:inst4.b[1]
b[5] => FA4:inst3.b[1]
b[6] => FA4:inst4.b[2]
b[6] => FA4:inst3.b[2]
b[7] => FA4:inst4.b[3]
b[7] => FA4:inst3.b[3]
cin => FA4:inst2.cin
s7 <= sum[7].DB_MAX_OUTPUT_PORT_TYPE
s6 <= sum[6].DB_MAX_OUTPUT_PORT_TYPE
s5 <= sum[5].DB_MAX_OUTPUT_PORT_TYPE
s4 <= sum[4].DB_MAX_OUTPUT_PORT_TYPE
s3 <= sum[3].DB_MAX_OUTPUT_PORT_TYPE
s2 <= sum[2].DB_MAX_OUTPUT_PORT_TYPE
s1 <= sum[1].DB_MAX_OUTPUT_PORT_TYPE
s0 <= sum[0].DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|lpm_mux1:inst9
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
sel => sub_wire6.IN1
result <= lpm_mux:LPM_MUX_component.result


|datapath|adder:inst15|lpm_mux1:inst9|lpm_mux:LPM_MUX_component
data[0][0] => mux_mnc:auto_generated.data[0]
data[1][0] => mux_mnc:auto_generated.data[1]
sel[0] => mux_mnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mnc:auto_generated.result[0]


|datapath|adder:inst15|lpm_mux1:inst9|lpm_mux:LPM_MUX_component|mux_mnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|adder:inst15|FA4:inst4
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|adder:inst15|FA4:inst4|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|FA4:inst4|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|FA4:inst4|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|FA4:inst4|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|FA4:inst3
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|adder:inst15|FA4:inst3|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|FA4:inst3|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|FA4:inst3|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|FA4:inst3|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|FA4:inst2
cout <= FA:inst5.cout
a[0] => FA:inst2.a
a[1] => FA:inst3.a
a[2] => FA:inst4.a
a[3] => FA:inst5.a
b[0] => FA:inst2.b
b[1] => FA:inst3.b
b[2] => FA:inst4.b
b[3] => FA:inst5.b
cin => FA:inst2.cin
s[0] <= FA:inst2.s
s[1] <= FA:inst3.s
s[2] <= FA:inst4.s
s[3] <= FA:inst5.s


|datapath|adder:inst15|FA4:inst2|FA:inst5
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|FA4:inst2|FA:inst4
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|FA4:inst2|FA:inst3
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|FA4:inst2|FA:inst2
s <= inst1.DB_MAX_OUTPUT_PORT_TYPE
a => inst.IN0
a => inst3.IN0
b => inst.IN1
b => inst3.IN1
cin => inst1.IN1
cin => inst2.IN1
cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder:inst15|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|datapath|adder:inst15|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[0][3] => mux_pnc:auto_generated.data[3]
data[1][0] => mux_pnc:auto_generated.data[4]
data[1][1] => mux_pnc:auto_generated.data[5]
data[1][2] => mux_pnc:auto_generated.data[6]
data[1][3] => mux_pnc:auto_generated.data[7]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]
result[3] <= mux_pnc:auto_generated.result[3]


|datapath|adder:inst15|BUSMUX:inst1|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|datapath|SL1bit:inst14
s[0] <= <GND>
s[1] <= u[0].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= u[1].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= u[2].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= u[3].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= u[4].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= u[5].DB_MAX_OUTPUT_PORT_TYPE
s[7] <= u[6].DB_MAX_OUTPUT_PORT_TYPE
u[0] => s[1].DATAIN
u[1] => s[2].DATAIN
u[2] => s[3].DATAIN
u[3] => s[4].DATAIN
u[4] => s[5].DATAIN
u[5] => s[6].DATAIN
u[6] => s[7].DATAIN
u[7] => ~NO_FANOUT~


|datapath|SL1bit:inst23
s[0] <= <GND>
s[1] <= u[0].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= u[1].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= u[2].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= u[3].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= u[4].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= u[5].DB_MAX_OUTPUT_PORT_TYPE
s[7] <= u[6].DB_MAX_OUTPUT_PORT_TYPE
u[0] => s[1].DATAIN
u[1] => s[2].DATAIN
u[2] => s[3].DATAIN
u[3] => s[4].DATAIN
u[4] => s[5].DATAIN
u[5] => s[6].DATAIN
u[6] => s[7].DATAIN
u[7] => ~NO_FANOUT~


|datapath|zeroExtend7to8:inst22
s[0] <= u[0].DB_MAX_OUTPUT_PORT_TYPE
s[1] <= u[1].DB_MAX_OUTPUT_PORT_TYPE
s[2] <= u[2].DB_MAX_OUTPUT_PORT_TYPE
s[3] <= u[3].DB_MAX_OUTPUT_PORT_TYPE
s[4] <= u[4].DB_MAX_OUTPUT_PORT_TYPE
s[5] <= u[5].DB_MAX_OUTPUT_PORT_TYPE
s[6] <= u[6].DB_MAX_OUTPUT_PORT_TYPE
s[7] <= <GND>
u[0] => s[0].DATAIN
u[1] => s[1].DATAIN
u[2] => s[2].DATAIN
u[3] => s[3].DATAIN
u[4] => s[4].DATAIN
u[5] => s[5].DATAIN
u[6] => s[6].DATAIN


