// Seed: 3205415256
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = 1;
  assign id_3 = id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always id_1 = #1 id_4;
  wire id_5;
  wire id_6 = id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_3, id_6, id_5
  ); id_7(
      .id_0(1'b0 < id_3), .id_1(1), .id_2(1)
  );
endmodule
