/* autogenerated with parsecfg: do not edit. */

union vo_switchbox_outputs_hdsd_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_switchbox_outputs_hdsd_control_enable_SHIFT 0
#define vo_switchbox_outputs_hdsd_control_enable_WIDTH 1
#define vo_switchbox_outputs_hdsd_control_source_SHIFT 1
#define vo_switchbox_outputs_hdsd_control_source_WIDTH 4

 enable:1, /*[0:0]  */
 source:4, /*[4:1]  */
 hole0:27;
 } bits;

 uint32_t value;
};

union vo_switchbox_outputs_dramloop_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_switchbox_outputs_dramloop_control_enable_SHIFT 0
#define vo_switchbox_outputs_dramloop_control_enable_WIDTH 1
#define vo_switchbox_outputs_dramloop_control_source_SHIFT 1
#define vo_switchbox_outputs_dramloop_control_source_WIDTH 1

 enable:1, /*[0:0]  */
 source:1, /*[1:1]  */
 hole0:30;
 } bits;

 uint32_t value;
};

union vo_switchbox_outputs_dram_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_switchbox_outputs_dram_control_enable_SHIFT 0
#define vo_switchbox_outputs_dram_control_enable_WIDTH 1
#define vo_switchbox_outputs_dram_control_source_SHIFT 1
#define vo_switchbox_outputs_dram_control_source_WIDTH 4

 enable:1, /*[0:0]  */
 source:4, /*[4:1]  */
 hole0:27;
 } bits;

 uint32_t value;
};

union vo_switchbox_outputs_dig1_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_switchbox_outputs_dig1_control_enable_SHIFT 0
#define vo_switchbox_outputs_dig1_control_enable_WIDTH 1
#define vo_switchbox_outputs_dig1_control_source_SHIFT 1
#define vo_switchbox_outputs_dig1_control_source_WIDTH 4

 enable:1, /*[0:0]  */
 source:4, /*[4:1]  */
 hole0:27;
 } bits;

 uint32_t value;
};

union vo_switchbox_outputs_dig0_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_switchbox_outputs_dig0_control_enable_SHIFT 0
#define vo_switchbox_outputs_dig0_control_enable_WIDTH 1
#define vo_switchbox_outputs_dig0_control_source_SHIFT 1
#define vo_switchbox_outputs_dig0_control_source_WIDTH 4

 enable:1, /*[0:0]  */
 source:4, /*[4:1]  */
 hole0:27;
 } bits;

 uint32_t value;
};

union vo_switchbox_outputs_cim_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_switchbox_outputs_cim_control_enable_SHIFT 0
#define vo_switchbox_outputs_cim_control_enable_WIDTH 1
#define vo_switchbox_outputs_cim_control_source_SHIFT 1
#define vo_switchbox_outputs_cim_control_source_WIDTH 1

 enable:1, /*[0:0]  */
 source:1, /*[1:1]  */
 hole0:30;
 } bits;

 uint32_t value;
};

union vo_switchbox_outputs_aout1_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_switchbox_outputs_aout1_control_enable_SHIFT 0
#define vo_switchbox_outputs_aout1_control_enable_WIDTH 1
#define vo_switchbox_outputs_aout1_control_source_SHIFT 1
#define vo_switchbox_outputs_aout1_control_source_WIDTH 4

 enable:1, /*[0:0]  */
 source:4, /*[4:1]  */
 hole0:27;
 } bits;

 uint32_t value;
};

union vo_switchbox_outputs_aout0_controlReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_switchbox_outputs_aout0_control_enable_SHIFT 0
#define vo_switchbox_outputs_aout0_control_enable_WIDTH 1
#define vo_switchbox_outputs_aout0_control_source_SHIFT 1
#define vo_switchbox_outputs_aout0_control_source_WIDTH 4

 enable:1, /*[0:0]  */
 source:4, /*[4:1]  */
 hole0:27;
 } bits;

 uint32_t value;
};

struct vo_switchbox_outputs {
 uint32_t vo_switchbox_outputs_mixer_enable; /* +0x00000000  */
 union vo_switchbox_outputs_hdsd_controlReg vo_switchbox_outputs_hdsd_control; /* +0x00000004  */
 union vo_switchbox_outputs_cim_controlReg vo_switchbox_outputs_cim_control; /* +0x00000008  */
 union vo_switchbox_outputs_dramloop_controlReg vo_switchbox_outputs_dramloop_control; /* +0x0000000c  */
 uint32_t vo_switchbox_outputs_premixer_enable; /* +0x00000010  */
 union vo_switchbox_outputs_dig0_controlReg vo_switchbox_outputs_dig0_control; /* +0x00000014  */
 union vo_switchbox_outputs_dig1_controlReg vo_switchbox_outputs_dig1_control; /* +0x00000018  */
 union vo_switchbox_outputs_aout0_controlReg vo_switchbox_outputs_aout0_control; /* +0x0000001c  */
 union vo_switchbox_outputs_aout1_controlReg vo_switchbox_outputs_aout1_control; /* +0x00000020  */
 union vo_switchbox_outputs_dram_controlReg vo_switchbox_outputs_dram_control; /* +0x00000024  */
};
