<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI FRONTEND</h2>
</div>

# Course Report

## Name: Chepuri Srija

## Qualifications: B.Tech completed

Welcome to the course report for the VLSI FRONTEND! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
| Mini Projects: Verilog based digital filter using hancarslon adder     |[click here](https://github.com/Chepurisrija/G15-VLSI_Frontend/blob/main/Mini%20Projects/Srija/FIR%20filter%20using%20han%20carslon%20adder%20design%20mini%20project.sv)[clickhere](https://github.com/Chepurisrija/G15-VLSI_Frontend/blob/main/Mini%20Projects/Srija/FIR%20filter%20using%20han%20carslon%20adder%20testbench.sv)                         |
|Mini Projects: Verfication of SIPO using System Verilog    | [click here](https://github.com/Chepurisrija/G15-VLSI_Frontend/blob/main/Mini%20Projects/Srija/sv_design/design.sv)[clickhere](https://github.com/Chepurisrija/G15-VLSI_Frontend/tree/main/Mini%20Projects/Srija/sv_test)                       |
| Final Project: Verilog based ALU using Modified booth multiplier     | [click here](https://github.com/Chepurisrija/G15-VLSI_Frontend/blob/main/Final%20Capstone%20Project/Srija/MAJOR_design/design.sv)[clickhere](https://github.com/Chepurisrija/G15-VLSI_Frontend/blob/main/Final%20Capstone%20Project/Srija/MAJOR_tb/testbench.sv)                         |
