

================================================================
== Vivado HLS Report for 'maxpool_layer'
================================================================
* Date:           Sun Mar 31 17:02:37 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        maxpool_proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    ?|    ?|        16|          -|          -|     ?|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 51
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_2)
3 --> 
	4  / (tmp_5)
	2  / (!tmp_5)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (tmp_9)
	3  / (!tmp_9)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / (tmp_6)
	11  / (!tmp_6)
20 --> 
	21  / (tmp_10)
	44  / (!tmp_10)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / (tmp_13)
	20  / (!tmp_13)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	28  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	19  / true
* FSM state operations: 

 <State 1>: 1.61ns
ST_1: StgValue_52 (13)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %mem) nounwind, !map !20

ST_1: StgValue_53 (14)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_offset) nounwind, !map !24

ST_1: StgValue_54 (15)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %output_offset) nounwind, !map !30

ST_1: StgValue_55 (16)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !34

ST_1: StgValue_56 (17)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %od) nounwind, !map !38

ST_1: StgValue_57 (18)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ox) nounwind, !map !42

ST_1: StgValue_58 (19)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %oy) nounwind, !map !46

ST_1: StgValue_59 (20)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %id) nounwind, !map !50

ST_1: StgValue_60 (21)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ix) nounwind, !map !54

ST_1: StgValue_61 (22)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iy) nounwind, !map !58

ST_1: StgValue_62 (23)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %s) nounwind, !map !62

ST_1: StgValue_63 (24)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %k) nounwind, !map !66

ST_1: StgValue_64 (25)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @maxpool_layer_str) nounwind

ST_1: k_read (26)  [1/1] 1.00ns
:13  %k_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %k) nounwind

ST_1: s_read (27)  [1/1] 1.00ns
:14  %s_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %s) nounwind

ST_1: iy_read (28)  [1/1] 1.00ns
:15  %iy_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iy) nounwind

ST_1: ix_read (29)  [1/1] 1.00ns
:16  %ix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ix) nounwind

ST_1: id_read (30)  [1/1] 1.00ns
:17  %id_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %id) nounwind

ST_1: oy_read (31)  [1/1] 1.00ns
:18  %oy_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %oy) nounwind

ST_1: ox_read (32)  [1/1] 1.00ns
:19  %ox_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ox) nounwind

ST_1: od_read (33)  [1/1] 1.00ns
:20  %od_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %od) nounwind

ST_1: b_read (34)  [1/1] 1.00ns
:21  %b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b) nounwind

ST_1: output_offset_read (35)  [1/1] 1.00ns
:22  %output_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_offset) nounwind

ST_1: input_offset_read (36)  [1/1] 1.00ns
:23  %input_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_offset) nounwind

ST_1: StgValue_76 (37)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:21
:24  call void (...)* @_ssdm_op_SpecInterface(float* %mem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 2147483648, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_77 (38)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:23
:25  call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_78 (39)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:24
:26  call void (...)* @_ssdm_op_SpecInterface(i32 %od, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_79 (40)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:25
:27  call void (...)* @_ssdm_op_SpecInterface(i32 %ox, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_80 (41)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:26
:28  call void (...)* @_ssdm_op_SpecInterface(i32 %oy, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_81 (42)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:27
:29  call void (...)* @_ssdm_op_SpecInterface(i32 %id, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_82 (43)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:28
:30  call void (...)* @_ssdm_op_SpecInterface(i32 %ix, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_83 (44)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:29
:31  call void (...)* @_ssdm_op_SpecInterface(i32 %iy, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_84 (45)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:30
:32  call void (...)* @_ssdm_op_SpecInterface(i32 %s, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_85 (46)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:31
:33  call void (...)* @_ssdm_op_SpecInterface(i32 %k, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_86 (47)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:32
:34  call void (...)* @_ssdm_op_SpecInterface(i32 %input_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_87 (48)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:33
:35  call void (...)* @_ssdm_op_SpecInterface(i32 %output_offset, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_88 (49)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:34
:36  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: tmp (50)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:37  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_offset_read, i32 2, i32 31)

ST_1: tmp_3 (51)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:38  %tmp_3 = zext i30 %tmp to i32

ST_1: tmp_1 (52)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:39  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %output_offset_read, i32 2, i32 31)

ST_1: tmp_4 (53)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:40  %tmp_4 = zext i30 %tmp_1 to i32

ST_1: StgValue_93 (54)  [1/1] 1.61ns  loc: ../maxpool_test/maxpool_layer.cpp:43
:41  br label %.loopexit


 <State 2>: 3.25ns
ST_2: b_s (56)  [1/1] 0.00ns
.loopexit:0  %b_s = phi i31 [ 0, %0 ], [ %b_1, %.loopexit.loopexit ]

ST_2: phi_mul3 (57)  [1/1] 0.00ns
.loopexit:1  %phi_mul3 = phi i32 [ 0, %0 ], [ %next_mul4, %.loopexit.loopexit ]

ST_2: phi_mul5 (58)  [1/1] 0.00ns
.loopexit:2  %phi_mul5 = phi i32 [ 0, %0 ], [ %next_mul6, %.loopexit.loopexit ]

ST_2: next_mul6 (59)  [1/1] 2.89ns
.loopexit:3  %next_mul6 = add i32 %phi_mul5, %od_read

ST_2: next_mul4 (60)  [1/1] 2.89ns
.loopexit:4  %next_mul4 = add i32 %phi_mul3, %id_read

ST_2: b_cast (61)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:43
.loopexit:5  %b_cast = zext i31 %b_s to i32

ST_2: tmp_2 (62)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:43
.loopexit:6  %tmp_2 = icmp slt i32 %b_cast, %b_read

ST_2: b_1 (63)  [1/1] 2.85ns  loc: ../maxpool_test/maxpool_layer.cpp:43
.loopexit:7  %b_1 = add i31 %b_s, 1

ST_2: StgValue_102 (64)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:43
.loopexit:8  br i1 %tmp_2, label %.preheader2.preheader, label %8

ST_2: StgValue_103 (66)  [1/1] 1.61ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader2.preheader:0  br label %.preheader2

ST_2: StgValue_104 (159)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:81
:0  ret void


 <State 3>: 3.25ns
ST_3: i_d (68)  [1/1] 0.00ns
.preheader2:0  %i_d = phi i31 [ %o_d, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]

ST_3: i_d_cast (69)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader2:1  %i_d_cast = zext i31 %i_d to i32

ST_3: tmp_5 (70)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader2:2  %tmp_5 = icmp slt i32 %i_d_cast, %od_read

ST_3: o_d (71)  [1/1] 2.85ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader2:3  %o_d = add i31 %i_d, 1

ST_3: StgValue_109 (72)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader2:4  br i1 %tmp_5, label %.preheader1.preheader, label %.loopexit.loopexit

ST_3: tmp4 (74)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:0  %tmp4 = add i32 %i_d_cast, %phi_mul3

ST_3: tmp9 (76)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:2  %tmp9 = add i32 %i_d_cast, %phi_mul5

ST_3: StgValue_112 (157)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.14ns
ST_4: tmp5 (75)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:1  %tmp5 = mul i32 %tmp4, %iy_read

ST_4: tmp7 (77)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:3  %tmp7 = mul i32 %tmp9, %oy_read


 <State 5>: 2.14ns
ST_5: tmp5 (75)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:1  %tmp5 = mul i32 %tmp4, %iy_read

ST_5: tmp7 (77)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:3  %tmp7 = mul i32 %tmp9, %oy_read


 <State 6>: 2.14ns
ST_6: tmp5 (75)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:1  %tmp5 = mul i32 %tmp4, %iy_read

ST_6: tmp7 (77)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:3  %tmp7 = mul i32 %tmp9, %oy_read


 <State 7>: 2.14ns
ST_7: tmp5 (75)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:1  %tmp5 = mul i32 %tmp4, %iy_read

ST_7: tmp7 (77)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:3  %tmp7 = mul i32 %tmp9, %oy_read


 <State 8>: 2.14ns
ST_8: tmp5 (75)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:1  %tmp5 = mul i32 %tmp4, %iy_read

ST_8: tmp7 (77)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:3  %tmp7 = mul i32 %tmp9, %oy_read


 <State 9>: 2.14ns
ST_9: tmp5 (75)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:1  %tmp5 = mul i32 %tmp4, %iy_read

ST_9: tmp7 (77)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:3  %tmp7 = mul i32 %tmp9, %oy_read


 <State 10>: 2.14ns
ST_10: tmp5 (75)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:1  %tmp5 = mul i32 %tmp4, %iy_read

ST_10: tmp7 (77)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:46
.preheader1.preheader:3  %tmp7 = mul i32 %tmp9, %oy_read

ST_10: StgValue_127 (78)  [1/1] 1.61ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader1.preheader:4  br label %.preheader1


 <State 11>: 3.25ns
ST_11: o_y (80)  [1/1] 0.00ns
.preheader1:0  %o_y = phi i31 [ 0, %.preheader1.preheader ], [ %o_y_1, %.preheader1.loopexit ]

ST_11: i_y (81)  [1/1] 0.00ns
.preheader1:1  %i_y = phi i32 [ 0, %.preheader1.preheader ], [ %next_mul2, %.preheader1.loopexit ]

ST_11: next_mul2 (82)  [1/1] 2.89ns
.preheader1:2  %next_mul2 = add i32 %i_y, %s_read

ST_11: o_y_cast (83)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader1:3  %o_y_cast = zext i31 %o_y to i32

ST_11: tmp_9 (84)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader1:4  %tmp_9 = icmp slt i32 %o_y_cast, %oy_read

ST_11: o_y_1 (85)  [1/1] 2.85ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader1:5  %o_y_1 = add i31 %o_y, 1

ST_11: StgValue_134 (86)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader1:6  br i1 %tmp_9, label %.preheader.preheader, label %.preheader2.loopexit

ST_11: tmp8 (89)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader.preheader:1  %tmp8 = add i32 %o_y_cast, %tmp7

ST_11: StgValue_136 (155)  [1/1] 0.00ns
.preheader2.loopexit:0  br label %.preheader2


 <State 12>: 2.14ns
ST_12: tmp1 (90)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader.preheader:2  %tmp1 = mul i32 %tmp8, %ox_read


 <State 13>: 2.14ns
ST_13: tmp1 (90)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader.preheader:2  %tmp1 = mul i32 %tmp8, %ox_read


 <State 14>: 2.14ns
ST_14: tmp1 (90)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader.preheader:2  %tmp1 = mul i32 %tmp8, %ox_read


 <State 15>: 2.14ns
ST_15: tmp1 (90)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader.preheader:2  %tmp1 = mul i32 %tmp8, %ox_read


 <State 16>: 2.14ns
ST_16: tmp1 (90)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader.preheader:2  %tmp1 = mul i32 %tmp8, %ox_read


 <State 17>: 2.14ns
ST_17: tmp1 (90)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader.preheader:2  %tmp1 = mul i32 %tmp8, %ox_read


 <State 18>: 2.89ns
ST_18: tmp_s (88)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:62
.preheader.preheader:0  %tmp_s = add nsw i32 %i_y, %k_read

ST_18: tmp1 (90)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:49
.preheader.preheader:2  %tmp1 = mul i32 %tmp8, %ox_read

ST_18: StgValue_145 (91)  [1/1] 1.61ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader.preheader:3  br label %.preheader


 <State 19>: 3.25ns
ST_19: o_x (93)  [1/1] 0.00ns
.preheader:0  %o_x = phi i31 [ %o_x_1, %7 ], [ 0, %.preheader.preheader ]

ST_19: i_x (94)  [1/1] 0.00ns
.preheader:1  %i_x = phi i32 [ %next_mul, %7 ], [ 0, %.preheader.preheader ]

ST_19: next_mul (95)  [1/1] 2.89ns
.preheader:2  %next_mul = add i32 %i_x, %s_read

ST_19: o_x_cast (96)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader:3  %o_x_cast = zext i31 %o_x to i32

ST_19: tmp_6 (97)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader:4  %tmp_6 = icmp slt i32 %o_x_cast, %ox_read

ST_19: o_x_1 (98)  [1/1] 2.85ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader:5  %o_x_1 = add i31 %o_x, 1

ST_19: StgValue_152 (99)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
.preheader:6  br i1 %tmp_6, label %1, label %.preheader1.loopexit

ST_19: tmp_7 (101)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:65
:0  %tmp_7 = add nsw i32 %i_x, %k_read

ST_19: StgValue_154 (102)  [1/1] 1.61ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:1  br label %2

ST_19: StgValue_155 (153)  [1/1] 0.00ns
.preheader1.loopexit:0  br label %.preheader1


 <State 20>: 3.25ns
ST_20: tmp_8 (104)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:69
:0  %tmp_8 = phi float [ -9.000000e+03, %1 ], [ %tmp_12, %6 ]

ST_20: i_y1 (105)  [1/1] 0.00ns
:1  %i_y1 = phi i32 [ %i_y, %1 ], [ %i_y_1, %6 ]

ST_20: tmp_10 (106)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:2  %tmp_10 = icmp slt i32 %i_y1, %tmp_s

ST_20: StgValue_159 (107)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:3  br i1 %tmp_10, label %3, label %7

ST_20: tmp3 (109)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:0  %tmp3 = add i32 %i_y1, %tmp5

ST_20: tmp10 (145)  [1/1] 2.85ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:0  %tmp10 = add i32 %tmp_4, %o_x_cast


 <State 21>: 2.14ns
ST_21: tmp6 (110)  [7/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:1  %tmp6 = mul i32 %tmp3, %ix_read


 <State 22>: 2.14ns
ST_22: tmp6 (110)  [6/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:1  %tmp6 = mul i32 %tmp3, %ix_read


 <State 23>: 2.14ns
ST_23: tmp6 (110)  [5/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:1  %tmp6 = mul i32 %tmp3, %ix_read


 <State 24>: 2.14ns
ST_24: tmp6 (110)  [4/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:1  %tmp6 = mul i32 %tmp3, %ix_read


 <State 25>: 2.14ns
ST_25: tmp6 (110)  [3/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:1  %tmp6 = mul i32 %tmp3, %ix_read


 <State 26>: 2.14ns
ST_26: tmp6 (110)  [2/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:1  %tmp6 = mul i32 %tmp3, %ix_read


 <State 27>: 2.14ns
ST_27: tmp6 (110)  [1/7] 2.14ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:1  %tmp6 = mul i32 %tmp3, %ix_read

ST_27: StgValue_169 (111)  [1/1] 1.61ns  loc: ../maxpool_test/maxpool_layer.cpp:65
:2  br label %4


 <State 28>: 3.25ns
ST_28: tmp_12 (113)  [1/1] 0.00ns
:0  %tmp_12 = phi float [ %tmp_8, %3 ], [ %output_element, %5 ]

ST_28: i_x1 (114)  [1/1] 0.00ns
:1  %i_x1 = phi i32 [ %i_x, %3 ], [ %i_x_1, %5 ]

ST_28: tmp_13 (115)  [1/1] 3.25ns  loc: ../maxpool_test/maxpool_layer.cpp:65
:2  %tmp_13 = icmp slt i32 %i_x1, %tmp_7

ST_28: StgValue_173 (116)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:65
:3  br i1 %tmp_13, label %5, label %6

ST_28: tmp2 (118)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:0  %tmp2 = add i32 %tmp_3, %i_x1

ST_28: i_x_1 (139)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:65
:21  %i_x_1 = add nsw i32 1, %i_x1

ST_28: i_y_1 (142)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:0  %i_y_1 = add nsw i32 %i_y1, 1

ST_28: StgValue_177 (143)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:62
:1  br label %2


 <State 29>: 2.89ns
ST_29: tmp_14 (119)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:1  %tmp_14 = add i32 %tmp2, %tmp6


 <State 30>: 3.50ns
ST_30: mem_addr_1 (120)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:2  %mem_addr_1 = getelementptr inbounds float* %mem, i32 %tmp_14

ST_30: temp_req (121)  [7/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 31>: 3.50ns
ST_31: temp_req (121)  [6/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 32>: 3.50ns
ST_32: temp_req (121)  [5/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 33>: 3.50ns
ST_33: temp_req (121)  [4/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 34>: 3.50ns
ST_34: temp_req (121)  [3/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 35>: 3.50ns
ST_35: temp_req (121)  [2/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 36>: 3.50ns
ST_36: temp_req (121)  [1/7] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mem_addr_1, i32 1) nounwind


 <State 37>: 3.50ns
ST_37: temp (122)  [1/1] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:4  %temp = call float @_ssdm_op_Read.m_axi.floatP(float* %mem_addr_1) nounwind


 <State 38>: 2.64ns
ST_38: tmp_22 (136)  [4/4] 2.64ns  loc: C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69
:18  %tmp_22 = fcmp olt float %temp, %tmp_12


 <State 39>: 2.64ns
ST_39: tmp_22 (136)  [3/4] 2.64ns  loc: C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69
:18  %tmp_22 = fcmp olt float %temp, %tmp_12


 <State 40>: 2.64ns
ST_40: tmp_22 (136)  [2/4] 2.64ns  loc: C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69
:18  %tmp_22 = fcmp olt float %temp, %tmp_12


 <State 41>: 3.19ns
ST_41: temp_to_int (123)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:5  %temp_to_int = bitcast float %temp to i32

ST_41: tmp_15 (124)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:6  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_to_int, i32 23, i32 30)

ST_41: tmp_16 (125)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:7  %tmp_16 = trunc i32 %temp_to_int to i23

ST_41: tmp_13_to_int (126)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:69
:8  %tmp_13_to_int = bitcast float %tmp_12 to i32

ST_41: tmp_17 (127)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:69
:9  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_13_to_int, i32 23, i32 30)

ST_41: tmp_18 (128)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:69
:10  %tmp_18 = trunc i32 %tmp_13_to_int to i23

ST_41: notlhs (129)  [1/1] 2.90ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:11  %notlhs = icmp ne i8 %tmp_15, -1

ST_41: notrhs (130)  [1/1] 3.19ns  loc: ../maxpool_test/maxpool_layer.cpp:68
:12  %notrhs = icmp eq i23 %tmp_16, 0

ST_41: notlhs1 (132)  [1/1] 2.90ns  loc: ../maxpool_test/maxpool_layer.cpp:69
:14  %notlhs1 = icmp ne i8 %tmp_17, -1

ST_41: notrhs1 (133)  [1/1] 3.19ns  loc: ../maxpool_test/maxpool_layer.cpp:69
:15  %notrhs1 = icmp eq i23 %tmp_18, 0

ST_41: tmp_22 (136)  [1/4] 2.64ns  loc: C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69
:18  %tmp_22 = fcmp olt float %temp, %tmp_12


 <State 42>: 2.07ns
ST_42: tmp_19 (131)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68 (grouped into LUT with out node tmp_23)
:13  %tmp_19 = or i1 %notrhs, %notlhs

ST_42: tmp_20 (134)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:69 (grouped into LUT with out node tmp_23)
:16  %tmp_20 = or i1 %notrhs1, %notlhs1

ST_42: tmp_21 (135)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:68 (grouped into LUT with out node tmp_23)
:17  %tmp_21 = and i1 %tmp_19, %tmp_20

ST_42: tmp_23 (137)  [1/1] 2.07ns  loc: C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69 (out node of the LUT)
:19  %tmp_23 = and i1 %tmp_21, %tmp_22


 <State 43>: 2.07ns
ST_43: output_element (138)  [1/1] 2.07ns  loc: ../maxpool_test/maxpool_layer.cpp:69 (out node of the LUT)
:20  %output_element = select i1 %tmp_23, float %tmp_12, float %temp

ST_43: StgValue_207 (140)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:65
:22  br label %4


 <State 44>: 2.89ns
ST_44: tmp_11 (146)  [1/1] 2.89ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:1  %tmp_11 = add i32 %tmp10, %tmp1


 <State 45>: 3.50ns
ST_45: mem_addr (147)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:2  %mem_addr = getelementptr inbounds float* %mem, i32 %tmp_11

ST_45: mem_addr_req (148)  [1/1] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:3  %mem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %mem_addr, i32 1) nounwind


 <State 46>: 3.50ns
ST_46: StgValue_211 (149)  [1/1] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %mem_addr, float %tmp_8, i4 -1) nounwind


 <State 47>: 3.50ns
ST_47: mem_addr_resp (150)  [5/5] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:5  %mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr) nounwind


 <State 48>: 3.50ns
ST_48: mem_addr_resp (150)  [4/5] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:5  %mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr) nounwind


 <State 49>: 3.50ns
ST_49: mem_addr_resp (150)  [3/5] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:5  %mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr) nounwind


 <State 50>: 3.50ns
ST_50: mem_addr_resp (150)  [2/5] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:5  %mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr) nounwind


 <State 51>: 3.50ns
ST_51: mem_addr_resp (150)  [1/5] 3.50ns  loc: ../maxpool_test/maxpool_layer.cpp:73
:5  %mem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %mem_addr) nounwind

ST_51: StgValue_217 (151)  [1/1] 0.00ns  loc: ../maxpool_test/maxpool_layer.cpp:52
:6  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ od]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ox]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_52        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_53        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_54        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_55        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_56        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_57        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_58        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_59        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_60        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_61        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_62        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_63        (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_64        (spectopmodule) [ 0000000000000000000000000000000000000000000000000000]
k_read             (read         ) [ 0011111111111111111111111111111111111111111111111111]
s_read             (read         ) [ 0011111111111111111111111111111111111111111111111111]
iy_read            (read         ) [ 0011111111111111111111111111111111111111111111111111]
ix_read            (read         ) [ 0011111111111111111111111111111111111111111111111111]
id_read            (read         ) [ 0011111111111111111111111111111111111111111111111111]
oy_read            (read         ) [ 0011111111111111111111111111111111111111111111111111]
ox_read            (read         ) [ 0011111111111111111111111111111111111111111111111111]
od_read            (read         ) [ 0011111111111111111111111111111111111111111111111111]
b_read             (read         ) [ 0011111111111111111111111111111111111111111111111111]
output_offset_read (read         ) [ 0000000000000000000000000000000000000000000000000000]
input_offset_read  (read         ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_76        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_77        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_78        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_79        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_80        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_81        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_82        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_83        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_84        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_85        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_86        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_87        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
StgValue_88        (specinterface) [ 0000000000000000000000000000000000000000000000000000]
tmp                (partselect   ) [ 0000000000000000000000000000000000000000000000000000]
tmp_3              (zext         ) [ 0011111111111111111111111111111111111111111111111111]
tmp_1              (partselect   ) [ 0000000000000000000000000000000000000000000000000000]
tmp_4              (zext         ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_93        (br           ) [ 0111111111111111111111111111111111111111111111111111]
b_s                (phi          ) [ 0010000000000000000000000000000000000000000000000000]
phi_mul3           (phi          ) [ 0011111111111111111111111111111111111111111111111111]
phi_mul5           (phi          ) [ 0011111111111111111111111111111111111111111111111111]
next_mul6          (add          ) [ 0111111111111111111111111111111111111111111111111111]
next_mul4          (add          ) [ 0111111111111111111111111111111111111111111111111111]
b_cast             (zext         ) [ 0000000000000000000000000000000000000000000000000000]
tmp_2              (icmp         ) [ 0011111111111111111111111111111111111111111111111111]
b_1                (add          ) [ 0111111111111111111111111111111111111111111111111111]
StgValue_102       (br           ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_103       (br           ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_104       (ret          ) [ 0000000000000000000000000000000000000000000000000000]
i_d                (phi          ) [ 0001000000000000000000000000000000000000000000000000]
i_d_cast           (zext         ) [ 0000000000000000000000000000000000000000000000000000]
tmp_5              (icmp         ) [ 0011111111111111111111111111111111111111111111111111]
o_d                (add          ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_109       (br           ) [ 0000000000000000000000000000000000000000000000000000]
tmp4               (add          ) [ 0000111111100000000000000000000000000000000000000000]
tmp9               (add          ) [ 0000111111100000000000000000000000000000000000000000]
StgValue_112       (br           ) [ 0111111111111111111111111111111111111111111111111111]
tmp5               (mul          ) [ 0000000000011111111111111111111111111111111111111111]
tmp7               (mul          ) [ 0000000000011111111111111111111111111111111111111111]
StgValue_127       (br           ) [ 0011111111111111111111111111111111111111111111111111]
o_y                (phi          ) [ 0000000000010000000000000000000000000000000000000000]
i_y                (phi          ) [ 0000000000011111111111111111111111111111111111111111]
next_mul2          (add          ) [ 0011111111111111111111111111111111111111111111111111]
o_y_cast           (zext         ) [ 0000000000000000000000000000000000000000000000000000]
tmp_9              (icmp         ) [ 0011111111111111111111111111111111111111111111111111]
o_y_1              (add          ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_134       (br           ) [ 0000000000000000000000000000000000000000000000000000]
tmp8               (add          ) [ 0000000000001111111000000000000000000000000000000000]
StgValue_136       (br           ) [ 0011111111111111111111111111111111111111111111111111]
tmp_s              (add          ) [ 0000000000000000000111111111111111111111111111111111]
tmp1               (mul          ) [ 0000000000000000000111111111111111111111111111111111]
StgValue_145       (br           ) [ 0011111111111111111111111111111111111111111111111111]
o_x                (phi          ) [ 0000000000000000000100000000000000000000000000000000]
i_x                (phi          ) [ 0000000000000000000111111111111111111111111100000000]
next_mul           (add          ) [ 0011111111111111111111111111111111111111111111111111]
o_x_cast           (zext         ) [ 0000000000000000000011111111111111111111111100000000]
tmp_6              (icmp         ) [ 0011111111111111111111111111111111111111111111111111]
o_x_1              (add          ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_152       (br           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_7              (add          ) [ 0000000000000000000011111111111111111111111100000000]
StgValue_154       (br           ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_155       (br           ) [ 0011111111111111111111111111111111111111111111111111]
tmp_8              (phi          ) [ 0000000000000000000011111111111111111111111111100000]
i_y1               (phi          ) [ 0000000000000000000011111111111111111111111100000000]
tmp_10             (icmp         ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_159       (br           ) [ 0000000000000000000000000000000000000000000000000000]
tmp3               (add          ) [ 0000000000000000000001111111000000000000000000000000]
tmp10              (add          ) [ 0000000000000000000000000000000000000000000010000000]
tmp6               (mul          ) [ 0000000000000000000000000000111111111111111100000000]
StgValue_169       (br           ) [ 0011111111111111111111111111111111111111111111111111]
tmp_12             (phi          ) [ 0011111111111111111110000000111111111111111111111111]
i_x1               (phi          ) [ 0000000000000000000000000000100000000000000000000000]
tmp_13             (icmp         ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_173       (br           ) [ 0000000000000000000000000000000000000000000000000000]
tmp2               (add          ) [ 0000000000000000000000000000010000000000000000000000]
i_x_1              (add          ) [ 0011111111111111111111111111111111111111111111111111]
i_y_1              (add          ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_177       (br           ) [ 0011111111111111111111111111111111111111111111111111]
tmp_14             (add          ) [ 0000000000000000000000000000001000000000000000000000]
mem_addr_1         (getelementptr) [ 0000000000000000000000000000000111111100000000000000]
temp_req           (readreq      ) [ 0000000000000000000000000000000000000000000000000000]
temp               (read         ) [ 0000000000000000000000000000000000000011111100000000]
temp_to_int        (bitcast      ) [ 0000000000000000000000000000000000000000000000000000]
tmp_15             (partselect   ) [ 0000000000000000000000000000000000000000000000000000]
tmp_16             (trunc        ) [ 0000000000000000000000000000000000000000000000000000]
tmp_13_to_int      (bitcast      ) [ 0000000000000000000000000000000000000000000000000000]
tmp_17             (partselect   ) [ 0000000000000000000000000000000000000000000000000000]
tmp_18             (trunc        ) [ 0000000000000000000000000000000000000000000000000000]
notlhs             (icmp         ) [ 0000000000000000000000000000000000000000001000000000]
notrhs             (icmp         ) [ 0000000000000000000000000000000000000000001000000000]
notlhs1            (icmp         ) [ 0000000000000000000000000000000000000000001000000000]
notrhs1            (icmp         ) [ 0000000000000000000000000000000000000000001000000000]
tmp_22             (fcmp         ) [ 0000000000000000000000000000000000000000001000000000]
tmp_19             (or           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_20             (or           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_21             (and          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_23             (and          ) [ 0000000000000000000000000000000000000000000100000000]
output_element     (select       ) [ 0011111111111111111111111111111111111111111111111111]
StgValue_207       (br           ) [ 0011111111111111111111111111111111111111111111111111]
tmp_11             (add          ) [ 0000000000000000000000000000000000000000000001000000]
mem_addr           (getelementptr) [ 0000000000000000000000000000000000000000000000111111]
mem_addr_req       (writereq     ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_211       (write        ) [ 0000000000000000000000000000000000000000000000000000]
mem_addr_resp      (writeresp    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_217       (br           ) [ 0011111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="od">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="od"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ox">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ox"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="oy">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oy"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="id">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ix">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ix"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="iy">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iy"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="k">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool_layer_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="k_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="s_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="iy_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iy_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="ix_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ix_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="id_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="oy_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oy_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ox_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ox_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="od_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="od_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="b_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="output_offset_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_offset_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_writeresp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="0" index="4" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="temp_req/30 mem_addr_req/45 StgValue_211/46 mem_addr_resp/47 "/>
</bind>
</comp>

<comp id="157" class="1004" name="temp_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="7"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp/37 "/>
</bind>
</comp>

<comp id="167" class="1005" name="b_s_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="31" slack="1"/>
<pin id="169" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="b_s (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="b_s_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="31" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_s/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="phi_mul3_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="phi_mul3_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="phi_mul5_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="phi_mul5_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_d_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="1"/>
<pin id="204" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_d (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_d_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_d/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="o_y_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="1"/>
<pin id="215" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_y (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="o_y_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="31" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_y/11 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_y_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_y (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_y_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_y/11 "/>
</bind>
</comp>

<comp id="236" class="1005" name="o_x_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="1"/>
<pin id="238" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="o_x (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="o_x_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_x/19 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_x_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_x (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="i_x_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_x/19 "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_8_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_8_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="32" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_8/20 "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_y1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="8"/>
<pin id="274" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="i_y1 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_y1_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="9"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_y1/20 "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_12_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_12_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="8"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="32" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_12/28 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_x1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="297" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_x1 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_x1_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="9"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_x1/28 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="0" index="1" bw="32" slack="10"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_22/38 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="30" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="3" slack="0"/>
<pin id="314" dir="0" index="3" bw="6" slack="0"/>
<pin id="315" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="30" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="30" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="3" slack="0"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="30" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="next_mul6_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul6/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="next_mul4_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="b_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_cast/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="1"/>
<pin id="355" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="b_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_d_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_d_cast/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="31" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="2"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="o_d_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="31" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_d/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="31" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp9_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="1"/>
<pin id="387" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="0" index="1" bw="32" slack="3"/>
<pin id="393" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="0" index="1" bw="32" slack="3"/>
<pin id="397" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp7/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="next_mul2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="10"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/11 "/>
</bind>
</comp>

<comp id="403" class="1004" name="o_y_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="31" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_y_cast/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_9_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="31" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="10"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="o_y_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="31" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_y_1/11 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp8_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="0" index="1" bw="32" slack="11"/>
<pin id="426" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_s_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="7"/>
<pin id="429" dir="0" index="1" bw="32" slack="17"/>
<pin id="430" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="432" class="1004" name="next_mul_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="18"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/19 "/>
</bind>
</comp>

<comp id="437" class="1004" name="o_x_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_x_cast/19 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_6_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="31" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="18"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/19 "/>
</bind>
</comp>

<comp id="446" class="1004" name="o_x_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="31" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_x_1/19 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_7_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="18"/>
<pin id="455" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/19 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_10_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="2"/>
<pin id="460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/20 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="10"/>
<pin id="465" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/20 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp10_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="30" slack="19"/>
<pin id="469" dir="0" index="1" bw="31" slack="1"/>
<pin id="470" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/20 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="20"/>
<pin id="474" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp6/21 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_13_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="9"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/28 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="30" slack="27"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/28 "/>
</bind>
</comp>

<comp id="485" class="1004" name="i_x_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_x_1/28 "/>
</bind>
</comp>

<comp id="491" class="1004" name="i_y_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="8"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_y_1/28 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_14_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="0" index="1" bw="32" slack="2"/>
<pin id="500" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/29 "/>
</bind>
</comp>

<comp id="501" class="1004" name="mem_addr_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="1"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/30 "/>
</bind>
</comp>

<comp id="507" class="1004" name="temp_to_int_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="4"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_to_int/41 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_15_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="0" index="3" bw="6" slack="0"/>
<pin id="515" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/41 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_16_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/41 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_13_to_int_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="13"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13_to_int/41 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_17_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="6" slack="0"/>
<pin id="532" dir="0" index="3" bw="6" slack="0"/>
<pin id="533" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/41 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_18_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/41 "/>
</bind>
</comp>

<comp id="542" class="1004" name="notlhs_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/41 "/>
</bind>
</comp>

<comp id="548" class="1004" name="notrhs_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="23" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/41 "/>
</bind>
</comp>

<comp id="554" class="1004" name="notlhs1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/41 "/>
</bind>
</comp>

<comp id="560" class="1004" name="notrhs1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="23" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/41 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_19_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="1" slack="1"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/42 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_20_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="1" slack="1"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/42 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_21_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_21/42 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_23_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="1"/>
<pin id="583" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_23/42 "/>
</bind>
</comp>

<comp id="585" class="1004" name="output_element_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="32" slack="15"/>
<pin id="588" dir="0" index="2" bw="32" slack="6"/>
<pin id="589" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_element/43 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_11_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="3"/>
<pin id="594" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/44 "/>
</bind>
</comp>

<comp id="595" class="1004" name="mem_addr_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="1"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/45 "/>
</bind>
</comp>

<comp id="601" class="1005" name="k_read_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="17"/>
<pin id="603" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="607" class="1005" name="s_read_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="10"/>
<pin id="609" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="s_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="iy_read_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="3"/>
<pin id="615" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="iy_read "/>
</bind>
</comp>

<comp id="618" class="1005" name="ix_read_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="20"/>
<pin id="620" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="ix_read "/>
</bind>
</comp>

<comp id="623" class="1005" name="id_read_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="id_read "/>
</bind>
</comp>

<comp id="628" class="1005" name="oy_read_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="3"/>
<pin id="630" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="oy_read "/>
</bind>
</comp>

<comp id="634" class="1005" name="ox_read_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="11"/>
<pin id="636" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="ox_read "/>
</bind>
</comp>

<comp id="640" class="1005" name="od_read_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="od_read "/>
</bind>
</comp>

<comp id="646" class="1005" name="b_read_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="651" class="1005" name="tmp_3_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="27"/>
<pin id="653" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="656" class="1005" name="tmp_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="19"/>
<pin id="658" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="661" class="1005" name="next_mul6_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul6 "/>
</bind>
</comp>

<comp id="666" class="1005" name="next_mul4_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="674" class="1005" name="b_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="31" slack="0"/>
<pin id="676" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="b_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="o_d_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="31" slack="0"/>
<pin id="684" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="o_d "/>
</bind>
</comp>

<comp id="687" class="1005" name="tmp4_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="692" class="1005" name="tmp9_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp5_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="10"/>
<pin id="699" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="702" class="1005" name="tmp7_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="707" class="1005" name="next_mul2_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="715" class="1005" name="o_y_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="31" slack="0"/>
<pin id="717" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="o_y_1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp8_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_s_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="2"/>
<pin id="727" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp1_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="3"/>
<pin id="732" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="next_mul_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="740" class="1005" name="o_x_cast_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_x_cast "/>
</bind>
</comp>

<comp id="748" class="1005" name="o_x_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="31" slack="0"/>
<pin id="750" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="o_x_1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_7_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="9"/>
<pin id="755" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp3_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp10_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp6_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="2"/>
<pin id="773" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp2_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="784" class="1005" name="i_x_1_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_x_1 "/>
</bind>
</comp>

<comp id="789" class="1005" name="i_y_1_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_y_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_14_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="799" class="1005" name="mem_addr_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="temp_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="812" class="1005" name="notlhs_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="817" class="1005" name="notrhs_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="822" class="1005" name="notlhs1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="notrhs1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="tmp_22_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp_23_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="842" class="1005" name="output_element_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_element "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_11_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="852" class="1005" name="mem_addr_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="64" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="80" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="166"><net_src comp="82" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="270"><net_src comp="259" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="281"><net_src comp="224" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="293"><net_src comp="259" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="287" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="304"><net_src comp="247" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="283" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="48" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="144" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="323"><net_src comp="310" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="138" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="337"><net_src comp="324" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="194" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="182" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="171" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="171" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="56" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="206" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="206" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="363" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="178" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="363" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="190" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="402"><net_src comp="228" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="217" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="217" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="56" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="403" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="431"><net_src comp="224" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="251" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="240" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="240" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="251" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="275" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="275" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="479"><net_src comp="298" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="298" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="60" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="298" pin="4"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="272" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="505"><net_src comp="0" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="501" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="516"><net_src comp="66" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="68" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="70" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="523"><net_src comp="507" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="283" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="66" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="68" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="70" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="541"><net_src comp="524" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="510" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="72" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="520" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="74" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="528" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="72" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="538" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="74" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="283" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="599"><net_src comp="0" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="595" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="604"><net_src comp="84" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="610"><net_src comp="90" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="616"><net_src comp="96" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="621"><net_src comp="102" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="626"><net_src comp="108" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="631"><net_src comp="114" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="637"><net_src comp="120" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="643"><net_src comp="126" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="649"><net_src comp="132" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="654"><net_src comp="320" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="659"><net_src comp="334" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="664"><net_src comp="338" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="669"><net_src comp="343" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="677"><net_src comp="357" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="685"><net_src comp="372" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="690"><net_src comp="378" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="695"><net_src comp="384" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="700"><net_src comp="390" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="705"><net_src comp="394" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="710"><net_src comp="398" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="718"><net_src comp="412" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="723"><net_src comp="418" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="728"><net_src comp="427" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="733"><net_src comp="423" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="738"><net_src comp="432" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="743"><net_src comp="437" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="751"><net_src comp="446" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="756"><net_src comp="452" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="764"><net_src comp="462" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="769"><net_src comp="467" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="774"><net_src comp="471" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="782"><net_src comp="480" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="787"><net_src comp="485" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="792"><net_src comp="491" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="797"><net_src comp="497" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="802"><net_src comp="501" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="808"><net_src comp="157" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="815"><net_src comp="542" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="820"><net_src comp="548" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="825"><net_src comp="554" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="830"><net_src comp="560" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="835"><net_src comp="305" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="840"><net_src comp="580" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="845"><net_src comp="585" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="850"><net_src comp="591" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="855"><net_src comp="595" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="150" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {45 46 47 48 49 50 51 }
 - Input state : 
	Port: maxpool_layer : mem | {30 31 32 33 34 35 36 37 }
	Port: maxpool_layer : input_offset | {1 }
	Port: maxpool_layer : output_offset | {1 }
	Port: maxpool_layer : b | {1 }
	Port: maxpool_layer : od | {1 }
	Port: maxpool_layer : ox | {1 }
	Port: maxpool_layer : oy | {1 }
	Port: maxpool_layer : id | {1 }
	Port: maxpool_layer : ix | {1 }
	Port: maxpool_layer : iy | {1 }
	Port: maxpool_layer : s | {1 }
	Port: maxpool_layer : k | {1 }
  - Chain level:
	State 1
		tmp_3 : 1
		tmp_4 : 1
	State 2
		next_mul6 : 1
		next_mul4 : 1
		b_cast : 1
		tmp_2 : 2
		b_1 : 1
		StgValue_102 : 3
	State 3
		i_d_cast : 1
		tmp_5 : 2
		o_d : 1
		StgValue_109 : 3
		tmp4 : 2
		tmp9 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		next_mul2 : 1
		o_y_cast : 1
		tmp_9 : 2
		o_y_1 : 1
		StgValue_134 : 3
		tmp8 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		next_mul : 1
		o_x_cast : 1
		tmp_6 : 2
		o_x_1 : 1
		StgValue_152 : 3
		tmp_7 : 1
	State 20
		tmp_10 : 1
		StgValue_159 : 2
		tmp3 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		tmp_13 : 1
		StgValue_173 : 2
		tmp2 : 1
		i_x_1 : 1
	State 29
	State 30
		temp_req : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		tmp_15 : 1
		tmp_16 : 1
		tmp_17 : 1
		tmp_18 : 1
		notlhs : 2
		notrhs : 2
		notlhs1 : 2
		notrhs1 : 2
	State 42
	State 43
	State 44
	State 45
		mem_addr_req : 1
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |        next_mul6_fu_338        |    0    |   101   |    37   |
|          |        next_mul4_fu_343        |    0    |   101   |    37   |
|          |           b_1_fu_357           |    0    |    98   |    36   |
|          |           o_d_fu_372           |    0    |    98   |    36   |
|          |           tmp4_fu_378          |    0    |   101   |    37   |
|          |           tmp9_fu_384          |    0    |   101   |    37   |
|          |        next_mul2_fu_398        |    0    |   101   |    37   |
|          |          o_y_1_fu_412          |    0    |    98   |    36   |
|          |           tmp8_fu_418          |    0    |   101   |    37   |
|    add   |          tmp_s_fu_427          |    0    |   101   |    37   |
|          |         next_mul_fu_432        |    0    |   101   |    37   |
|          |          o_x_1_fu_446          |    0    |    98   |    36   |
|          |          tmp_7_fu_452          |    0    |   101   |    37   |
|          |           tmp3_fu_462          |    0    |   101   |    37   |
|          |          tmp10_fu_467          |    0    |    98   |    36   |
|          |           tmp2_fu_480          |    0    |   101   |    37   |
|          |          i_x_1_fu_485          |    0    |   101   |    37   |
|          |          i_y_1_fu_491          |    0    |   101   |    37   |
|          |          tmp_14_fu_497         |    0    |   101   |    37   |
|          |          tmp_11_fu_591         |    0    |   101   |    37   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_390           |    4    |   247   |    19   |
|    mul   |           grp_fu_394           |    4    |   247   |    19   |
|          |           grp_fu_423           |    4    |   247   |    19   |
|          |           grp_fu_471           |    4    |   247   |    19   |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_305           |    0    |    75   |    66   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_2_fu_352          |    0    |    0    |    16   |
|          |          tmp_5_fu_367          |    0    |    0    |    16   |
|          |          tmp_9_fu_407          |    0    |    0    |    16   |
|          |          tmp_6_fu_441          |    0    |    0    |    16   |
|   icmp   |          tmp_10_fu_457         |    0    |    0    |    16   |
|          |          tmp_13_fu_475         |    0    |    0    |    16   |
|          |          notlhs_fu_542         |    0    |    0    |    4    |
|          |          notrhs_fu_548         |    0    |    0    |    13   |
|          |         notlhs1_fu_554         |    0    |    0    |    4    |
|          |         notrhs1_fu_560         |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|  select  |      output_element_fu_585     |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|    or    |          tmp_19_fu_566         |    0    |    0    |    2    |
|          |          tmp_20_fu_570         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |          tmp_21_fu_574         |    0    |    0    |    2    |
|          |          tmp_23_fu_580         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |        k_read_read_fu_84       |    0    |    0    |    0    |
|          |        s_read_read_fu_90       |    0    |    0    |    0    |
|          |       iy_read_read_fu_96       |    0    |    0    |    0    |
|          |       ix_read_read_fu_102      |    0    |    0    |    0    |
|          |       id_read_read_fu_108      |    0    |    0    |    0    |
|   read   |       oy_read_read_fu_114      |    0    |    0    |    0    |
|          |       ox_read_read_fu_120      |    0    |    0    |    0    |
|          |       od_read_read_fu_126      |    0    |    0    |    0    |
|          |       b_read_read_fu_132       |    0    |    0    |    0    |
|          | output_offset_read_read_fu_138 |    0    |    0    |    0    |
|          |  input_offset_read_read_fu_144 |    0    |    0    |    0    |
|          |        temp_read_fu_157        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_150      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_310           |    0    |    0    |    0    |
|partselect|          tmp_1_fu_324          |    0    |    0    |    0    |
|          |          tmp_15_fu_510         |    0    |    0    |    0    |
|          |          tmp_17_fu_528         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_3_fu_320          |    0    |    0    |    0    |
|          |          tmp_4_fu_334          |    0    |    0    |    0    |
|   zext   |          b_cast_fu_348         |    0    |    0    |    0    |
|          |         i_d_cast_fu_363        |    0    |    0    |    0    |
|          |         o_y_cast_fu_403        |    0    |    0    |    0    |
|          |         o_x_cast_fu_437        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |          tmp_16_fu_520         |    0    |    0    |    0    |
|          |          tmp_18_fu_538         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    16   |   3068  |   1047  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      b_1_reg_674     |   31   |
|    b_read_reg_646    |   32   |
|      b_s_reg_167     |   31   |
|      i_d_reg_202     |   31   |
|     i_x1_reg_295     |   32   |
|     i_x_1_reg_784    |   32   |
|      i_x_reg_247     |   32   |
|     i_y1_reg_272     |   32   |
|     i_y_1_reg_789    |   32   |
|      i_y_reg_224     |   32   |
|    id_read_reg_623   |   32   |
|    ix_read_reg_618   |   32   |
|    iy_read_reg_613   |   32   |
|    k_read_reg_601    |   32   |
|  mem_addr_1_reg_799  |   32   |
|   mem_addr_reg_852   |   32   |
|   next_mul2_reg_707  |   32   |
|   next_mul4_reg_666  |   32   |
|   next_mul6_reg_661  |   32   |
|   next_mul_reg_735   |   32   |
|    notlhs1_reg_822   |    1   |
|    notlhs_reg_812    |    1   |
|    notrhs1_reg_827   |    1   |
|    notrhs_reg_817    |    1   |
|      o_d_reg_682     |   31   |
|     o_x_1_reg_748    |   31   |
|   o_x_cast_reg_740   |   32   |
|      o_x_reg_236     |   31   |
|     o_y_1_reg_715    |   31   |
|      o_y_reg_213     |   31   |
|    od_read_reg_640   |   32   |
|output_element_reg_842|   32   |
|    ox_read_reg_634   |   32   |
|    oy_read_reg_628   |   32   |
|   phi_mul3_reg_178   |   32   |
|   phi_mul5_reg_190   |   32   |
|    s_read_reg_607    |   32   |
|     temp_reg_805     |   32   |
|     tmp10_reg_766    |   32   |
|     tmp1_reg_730     |   32   |
|     tmp2_reg_779     |   32   |
|     tmp3_reg_761     |   32   |
|     tmp4_reg_687     |   32   |
|     tmp5_reg_697     |   32   |
|     tmp6_reg_771     |   32   |
|     tmp7_reg_702     |   32   |
|     tmp8_reg_720     |   32   |
|     tmp9_reg_692     |   32   |
|    tmp_11_reg_847    |   32   |
|    tmp_12_reg_283    |   32   |
|    tmp_14_reg_794    |   32   |
|    tmp_22_reg_832    |    1   |
|    tmp_23_reg_837    |    1   |
|     tmp_3_reg_651    |   32   |
|     tmp_4_reg_656    |   32   |
|     tmp_7_reg_753    |   32   |
|     tmp_8_reg_259    |   32   |
|     tmp_s_reg_725    |   32   |
+----------------------+--------+
|         Total        |  1662  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_150 |  p0  |   4  |   1  |    4   ||    9    |
| grp_writeresp_fu_150 |  p1  |   4  |  32  |   128  ||    21   |
| grp_writeresp_fu_150 |  p2  |   2  |  32  |   64   ||    9    |
|   phi_mul3_reg_178   |  p0  |   2  |  32  |   64   ||    9    |
|   phi_mul5_reg_190   |  p0  |   2  |  32  |   64   ||    9    |
|      i_y_reg_224     |  p0  |   2  |  32  |   64   ||    9    |
|      i_x_reg_247     |  p0  |   2  |  32  |   64   ||    9    |
|     tmp_8_reg_259    |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   516  ||  13.598 ||    84   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  3068  |  1047  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   84   |
|  Register |    -   |    -   |  1662  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   13   |  4730  |  1131  |
+-----------+--------+--------+--------+--------+
