

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_loadA'
================================================================
* Date:           Wed Apr 12 06:48:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      520|      520|  5.200 us|  5.200 us|  520|  520|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadA   |      518|      518|         9|          8|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    303|    -|
|Register         |        -|    -|     511|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     511|    382|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_539_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln18_1_fu_528_p2              |         +|   0|  0|  13|          10|          10|
    |add_ln18_2_fu_556_p2              |         +|   0|  0|  13|          10|          10|
    |add_ln18_fu_486_p2                |         +|   0|  0|  14|           9|           9|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_275_p2               |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_285_p2                |       xor|   0|  0|   8|           7|           8|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  79|          53|          50|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_address0                   |  48|          9|   10|         90|
    |A_address1                   |  48|          9|   10|         90|
    |A_d0                         |  48|          9|   32|        288|
    |A_d1                         |  48|          9|   32|        288|
    |Arows_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                    |  48|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|    7|         14|
    |i_fu_120                     |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 303|         59|  104|        803|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln18_reg_715             |   9|   0|    9|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_2_reg_610                  |   7|   0|    7|          0|
    |i_fu_120                     |   7|   0|    7|          0|
    |icmp_ln14_reg_623            |   1|   0|    1|          0|
    |tmp_10_reg_694               |  32|   0|   32|          0|
    |tmp_11_reg_699               |  32|   0|   32|          0|
    |tmp_13_cast_reg_704          |   7|   0|    8|          1|
    |tmp_1_reg_644                |  32|   0|   32|          0|
    |tmp_26_cast_reg_710          |   7|   0|    9|          2|
    |tmp_2_reg_649                |  32|   0|   32|          0|
    |tmp_3_reg_654                |  32|   0|   32|          0|
    |tmp_4_reg_659                |  32|   0|   32|          0|
    |tmp_5_reg_664                |  32|   0|   32|          0|
    |tmp_6_reg_669                |  32|   0|   32|          0|
    |tmp_7_reg_674                |  32|   0|   32|          0|
    |tmp_8_reg_679                |  32|   0|   32|          0|
    |tmp_9_reg_684                |  32|   0|   32|          0|
    |tmp_s_reg_689                |  32|   0|   32|          0|
    |trunc_ln145_1_reg_639        |  32|   0|   32|          0|
    |trunc_ln145_s_reg_634        |  32|   0|   32|          0|
    |xor_ln18_reg_627             |   7|   0|    7|          0|
    |zext_ln18_reg_720            |   7|   0|   10|          3|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 511|   0|  517|          6|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_loadA|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_loadA|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_loadA|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_loadA|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_loadA|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_loadA|  return value|
|Arows_dout     |   in|  512|     ap_fifo|                        Arows|       pointer|
|Arows_empty_n  |   in|    1|     ap_fifo|                        Arows|       pointer|
|Arows_read     |  out|    1|     ap_fifo|                        Arows|       pointer|
|A_address0     |  out|   10|   ap_memory|                            A|         array|
|A_ce0          |  out|    1|   ap_memory|                            A|         array|
|A_we0          |  out|    1|   ap_memory|                            A|         array|
|A_d0           |  out|   32|   ap_memory|                            A|         array|
|A_address1     |  out|   10|   ap_memory|                            A|         array|
|A_ce1          |  out|    1|   ap_memory|                            A|         array|
|A_we1          |  out|    1|   ap_memory|                            A|         array|
|A_d1           |  out|   32|   ap_memory|                            A|         array|
+---------------+-----+-----+------------+-----------------------------+--------------+

