// Seed: 1859389196
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    output id_3
);
  logic id_4;
  assign id_1 = id_4;
  assign id_3 = (id_4 == 1) && id_4;
  assign #1 id_4 = ~id_4;
endmodule
