; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o..\output\modbus.o --asm_dir=..\Listing\ --list_dir=..\Listing\ --depend=..\output\modbus.d --cpu=Cortex-M4.fp --apcs=interwork -O1 --diag_suppress=9931,870 -I..\APP -I..\drive -I..\Include -I..\Libraries\CMSIS\inc -I..\Libraries\CMSIS\src -I..\Libraries\FWlib\inc -I..\Libraries\FWlib\src -I..\Listing -I..\Output -I..\Project -I..\STemWinLibrary522\Config -I..\STemWinLibrary522\emWinTask -I..\STemWinLibrary522\GUILib -I..\STemWinLibrary522\inc -I..\User -I..\USB\STM32_USB_HOST_Library\Class\HID\inc -I..\USB\STM32_USB_HOST_Library\Class\MSC\src -I..\USB\STM32_USB_HOST_Library\Core\src -I..\USB\USB_APP -I..\USB\STM32_USB_HOST_Library\Class\HID\src -I..\USB\STM32_USB_HOST_Library\Class\MSC\inc -I..\USB\STM32_USB_HOST_Library\Core\inc -I..\USB\STM32_USB_OTG_Driver\inc -I..\FATFS\exfuns -I..\FATFS\src\option -I..\FATFS\src -I..\MALLOC -I..\FATFS -I..\IAP -ID:\Keil_v5\ARM\RV31\INC -ID:\Keil_v5\ARM\CMSIS\Include -ID:\Keil_v5\ARM\INC\ST\STM32F4xx -D__UVISION_VERSION=525 -DUSE_STDPERIPH_DRIVER -DSTM32F40XX -DUSE_USB_OTG_FS -DUSE_EMBEDDED_PHY -DUSE_USB_OTG_HS -DSTM32F40XX --omf_browse=..\output\modbus.crf --no_multibyte_chars ..\drive\modbus.c]
                          THUMB

                          AREA ||i.Hardware_CRC||, CODE, READONLY, ALIGN=1

                  Hardware_CRC PROC
;;;1136   //-----------------------------CRCºÏ≤‚--------------------------------------------//
;;;1137   vu16 Hardware_CRC(vu8 *p_buffer,vu8 count)    //CRC16
000000  b503              PUSH     {r0,r1,lr}
;;;1138   {
000002  b082              SUB      sp,sp,#8
;;;1139   	vu16 CRC_Result=0xffff;
000004  f64f71ff          MOV      r1,#0xffff
000008  9101              STR      r1,[sp,#4]
;;;1140   	vu8 i;
;;;1141   	if(count==0)
00000a  f89d100c          LDRB     r1,[sp,#0xc]
00000e  2900              CMP      r1,#0
000010  d126              BNE      |L1.96|
;;;1142   	{
;;;1143   		count=1;
000012  2101              MOVS     r1,#1
000014  9103              STR      r1,[sp,#0xc]
000016  e023              B        |L1.96|
                  |L1.24|
;;;1144   	}
;;;1145   	while(count--)
;;;1146   	{
;;;1147   		CRC_Result^=*p_buffer;
000018  7801              LDRB     r1,[r0,#0]
00001a  f8bd2004          LDRH     r2,[sp,#4]
00001e  4051              EORS     r1,r1,r2
000020  9101              STR      r1,[sp,#4]
;;;1148   		for(i=0;i<8;i++)
000022  2100              MOVS     r1,#0
000024  9100              STR      r1,[sp,#0]
;;;1149   		{
;;;1150   			if(CRC_Result&1)
;;;1151   			{
;;;1152   				CRC_Result>>=1;
;;;1153   				CRC_Result^=0xA001;
000026  f24a0201          MOV      r2,#0xa001
00002a  e014              B        |L1.86|
                  |L1.44|
00002c  f8bd1004          LDRH     r1,[sp,#4]            ;1150
000030  07c9              LSLS     r1,r1,#31             ;1150
000032  d008              BEQ      |L1.70|
000034  f8bd1004          LDRH     r1,[sp,#4]            ;1152
000038  0849              LSRS     r1,r1,#1              ;1152
00003a  9101              STR      r1,[sp,#4]            ;1152
00003c  f8bd1004          LDRH     r1,[sp,#4]
000040  4051              EORS     r1,r1,r2
000042  9101              STR      r1,[sp,#4]
000044  e003              B        |L1.78|
                  |L1.70|
;;;1154   			}
;;;1155   			else 
;;;1156   			{
;;;1157   				CRC_Result>>=1;
000046  f8bd1004          LDRH     r1,[sp,#4]
00004a  0849              LSRS     r1,r1,#1
00004c  9101              STR      r1,[sp,#4]
                  |L1.78|
00004e  f89d1000          LDRB     r1,[sp,#0]            ;1148
000052  1c49              ADDS     r1,r1,#1              ;1148
000054  9100              STR      r1,[sp,#0]            ;1148
                  |L1.86|
000056  f89d1000          LDRB     r1,[sp,#0]            ;1148
00005a  2908              CMP      r1,#8                 ;1148
00005c  d3e6              BCC      |L1.44|
;;;1158   			}
;;;1159   		}
;;;1160   		p_buffer++;
00005e  1c40              ADDS     r0,r0,#1
                  |L1.96|
000060  f89d100c          LDRB     r1,[sp,#0xc]          ;1145
000064  1e4a              SUBS     r2,r1,#1              ;1145
000066  9203              STR      r2,[sp,#0xc]          ;1145
000068  d2d6              BCS      |L1.24|
;;;1161   	}
;;;1162   	return CRC_Result;
00006a  f8bd0004          LDRH     r0,[sp,#4]
;;;1163   }
00006e  b004              ADD      sp,sp,#0x10
000070  bd00              POP      {pc}
                          ENDP


                          AREA ||i.Transformation_ADC||, CODE, READONLY, ALIGN=2

                  Transformation_ADC PROC
;;;749    //===============================AD÷µ◊™ªª≥…≤‚¡ø÷µ============================================//
;;;750    void Transformation_ADC(void)  
000000  e92d4ff0          PUSH     {r4-r11,lr}
;;;751    {
000004  ed2d8b02          VPUSH    {d8}
000008  b081              SUB      sp,sp,#4
;;;752        static u32 rave;
;;;753        static u8 rcount;
;;;754    	vu32 var32;
;;;755    	vu32 var32a;
;;;756    	static u16 i;
;;;757    /*****************************ƒ⁄◊Ë≤‚¡øµÁ—π◊™ªª*******************************************/
;;;758    //	if(r_raly == 1)
;;;759    //    {
;;;760    //        var32 = Vmon1_value;
;;;761    //    }else if(r_raly == 0){
;;;762    //        var32 = Vmon1_value - 5;
;;;763    //    }
;;;764    	if(Vmon1_value < 4300)
00000a  f8dfa400          LDR      r10,|L2.1036|
00000e  f8da0000          LDR      r0,[r10,#0]  ; Vmon1_value
;;;765    	{		
;;;766    		V_SW(0);//ÁîµÂéã‰ΩéÊ°£‰Ωç
;;;767    		DISS_Voltage = 0;
;;;768    		i=0;
000012  f8dfb3fc          LDR      r11,|L2.1040|
000016  f8df93fc          LDR      r9,|L2.1044|
00001a  f24101cc          MOV      r1,#0x10cc            ;764
;;;769    	}else{					
;;;770    		
;;;771    			
;;;772    		if(DISS_Voltage > 12)
;;;773    		{
;;;774    			V_SW(1);//ÁîµÂéãÈ´òÊ°£‰Ωç
;;;775    			var32 = Vmon1_value;
;;;776    			var32 = var32 * REG_CorrectionV;  
;;;777    			if ((Polar & 0x01) == 0x01)		  
;;;778    			{
;;;779    				if (var32 < REG_ReadV_Offset) 
;;;780    				{
;;;781    					var32 = 0;
;;;782    				}
;;;783    				else var32 = var32 - REG_ReadV_Offset;
;;;784    			}
;;;785    			else var32 = var32 + REG_ReadV_Offset;
;;;786    			var32 = var32 >> 12;
;;;787    			if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;788    			Voltage = var32;
;;;789    			DISS_Voltage=Voltage;
;;;790    			DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
00001e  ed9f8afe          VLDR     s16,|L2.1048|
000022  f10b081c          ADD      r8,r11,#0x1c          ;777
000026  4ffd              LDR      r7,|L2.1052|
000028  2400              MOVS     r4,#0                 ;779
00002a  f10706a8          ADD      r6,r7,#0xa8           ;788
00002e  f1a60554          SUB      r5,r6,#0x54           ;779
000032  4288              CMP      r0,r1                 ;764
000034  d209              BCS      |L2.74|
000036  2000              MOVS     r0,#0                 ;766
000038  f7fffffe          BL       V_SW
00003c  ed9f0af8          VLDR     s0,|L2.1056|
000040  ed890a00          VSTR     s0,[r9,#0]            ;767
000044  f8ab4002          STRH     r4,[r11,#2]           ;768
000048  e065              B        |L2.278|
                  |L2.74|
00004a  49f6              LDR      r1,|L2.1060|
00004c  f8d90000          LDR      r0,[r9,#0]            ;772  ; DISS_Voltage
000050  4288              CMP      r0,r1                 ;772
000052  dd2f              BLE      |L2.180|
000054  2001              MOVS     r0,#1                 ;774
000056  f7fffffe          BL       V_SW
00005a  f8da0000          LDR      r0,[r10,#0]           ;775  ; Vmon1_value
00005e  9000              STR      r0,[sp,#0]            ;775
000060  6838              LDR      r0,[r7,#0]            ;776  ; Correct_Parametet
000062  9900              LDR      r1,[sp,#0]            ;776
000064  4348              MULS     r0,r1,r0              ;776
000066  9000              STR      r0,[sp,#0]            ;776
000068  f8980000          LDRB     r0,[r8,#0]            ;777  ; correct_por
00006c  07c0              LSLS     r0,r0,#31             ;777
00006e  d00a              BEQ      |L2.134|
000070  6828              LDR      r0,[r5,#0]            ;779  ; Correct_Strong
000072  9900              LDR      r1,[sp,#0]            ;779
000074  4288              CMP      r0,r1                 ;779
000076  d901              BLS      |L2.124|
000078  9400              STR      r4,[sp,#0]            ;781
00007a  e008              B        |L2.142|
                  |L2.124|
00007c  6828              LDR      r0,[r5,#0]            ;783  ; Correct_Strong
00007e  9900              LDR      r1,[sp,#0]            ;783
000080  1a08              SUBS     r0,r1,r0              ;783
000082  9000              STR      r0,[sp,#0]            ;783
000084  e003              B        |L2.142|
                  |L2.134|
000086  6828              LDR      r0,[r5,#0]            ;785  ; Correct_Strong
000088  9900              LDR      r1,[sp,#0]            ;785
00008a  4408              ADD      r0,r0,r1              ;785
00008c  9000              STR      r0,[sp,#0]            ;785
                  |L2.142|
00008e  9800              LDR      r0,[sp,#0]            ;786
000090  0b00              LSRS     r0,r0,#12             ;786
000092  9000              STR      r0,[sp,#0]            ;786
000094  9800              LDR      r0,[sp,#0]            ;787
000096  281e              CMP      r0,#0x1e              ;787
000098  d200              BCS      |L2.156|
00009a  9400              STR      r4,[sp,#0]            ;787
                  |L2.156|
00009c  9800              LDR      r0,[sp,#0]            ;788
00009e  62b0              STR      r0,[r6,#0x28]         ;788  ; Run_Control
0000a0  6ab0              LDR      r0,[r6,#0x28]         ;789  ; Run_Control
0000a2  ee000a10          VMOV     s0,r0                 ;789
0000a6  eeb80a40          VCVT.F32.U32 s0,s0                 ;789
0000aa  eec00a08          VDIV.F32 s1,s0,s16
0000ae  edc90a00          VSTR     s1,[r9,#0]
0000b2  e030              B        |L2.278|
                  |L2.180|
;;;791    		}else{
;;;792    			V_SW(0);//ÁîµÂéã‰ΩéÊ°£‰Ωç
0000b4  2000              MOVS     r0,#0
0000b6  f7fffffe          BL       V_SW
;;;793    			var32 = Vmon1_value;
0000ba  f8da0000          LDR      r0,[r10,#0]  ; Vmon1_value
0000be  9000              STR      r0,[sp,#0]
;;;794    			var32 = var32 * REG_CorrectionV1;  
0000c0  6b78              LDR      r0,[r7,#0x34]  ; Correct_Parametet
0000c2  9900              LDR      r1,[sp,#0]
0000c4  4348              MULS     r0,r1,r0
0000c6  9000              STR      r0,[sp,#0]
;;;795    			if ((Polar & 0x01) == 0x01)		  
0000c8  f8980000          LDRB     r0,[r8,#0]  ; correct_por
0000cc  07c0              LSLS     r0,r0,#31
0000ce  d00a              BEQ      |L2.230|
;;;796    			{
;;;797    				if (var32 < REG_ReadV_Offset1) 
0000d0  6b68              LDR      r0,[r5,#0x34]  ; Correct_Strong
0000d2  9900              LDR      r1,[sp,#0]
0000d4  4288              CMP      r0,r1
0000d6  d901              BLS      |L2.220|
;;;798    				{
;;;799    					var32 = 0;
0000d8  9400              STR      r4,[sp,#0]
0000da  e008              B        |L2.238|
                  |L2.220|
;;;800    				}
;;;801    				else var32 = var32 - REG_ReadV_Offset1;
0000dc  6b68              LDR      r0,[r5,#0x34]  ; Correct_Strong
0000de  9900              LDR      r1,[sp,#0]
0000e0  1a08              SUBS     r0,r1,r0
0000e2  9000              STR      r0,[sp,#0]
0000e4  e003              B        |L2.238|
                  |L2.230|
;;;802    			}
;;;803    			else var32 = var32 + REG_ReadV_Offset1;
0000e6  6b68              LDR      r0,[r5,#0x34]  ; Correct_Strong
0000e8  9900              LDR      r1,[sp,#0]
0000ea  4408              ADD      r0,r0,r1
0000ec  9000              STR      r0,[sp,#0]
                  |L2.238|
;;;804    			var32 = var32 >> 12;
0000ee  9800              LDR      r0,[sp,#0]
0000f0  0b00              LSRS     r0,r0,#12
0000f2  9000              STR      r0,[sp,#0]
;;;805    			if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
0000f4  9800              LDR      r0,[sp,#0]
0000f6  281e              CMP      r0,#0x1e
0000f8  d200              BCS      |L2.252|
0000fa  9400              STR      r4,[sp,#0]
                  |L2.252|
;;;806    			Voltage = var32;
0000fc  9800              LDR      r0,[sp,#0]
0000fe  62b0              STR      r0,[r6,#0x28]  ; Run_Control
;;;807    			DISS_Voltage=Voltage;
000100  6ab0              LDR      r0,[r6,#0x28]  ; Run_Control
000102  ee000a10          VMOV     s0,r0
000106  eeb80a40          VCVT.F32.U32 s0,s0
;;;808    			DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
00010a  eec00a08          VDIV.F32 s1,s0,s16
00010e  edc90a00          VSTR     s1,[r9,#0]
;;;809    			i=0;
000112  f8ab4002          STRH     r4,[r11,#2]
                  |L2.278|
;;;810    		}
;;;811    	}
;;;812    	var32 = 0;
;;;813    //		if(DISS_Voltage >= 30)
;;;814    //		{
;;;815    //	//        if(r_raly == 1)
;;;816    //	//        {
;;;817    //	//            var32 = Vmon1_value;
;;;818    //	//        }else if(r_raly == 0){
;;;819    //	//            var32 = Vmon1_value - 5;
;;;820    //	//        }
;;;821    //			var32 = var32 * REG_CorrectionV2;  
;;;822    //			if ((Polar & 0x01) == 0x01)		  
;;;823    //			{
;;;824    //				if (var32 < REG_ReadV_Offset2) 
;;;825    //				{
;;;826    //					var32 = 0;
;;;827    //				}
;;;828    //				else var32 = var32 - REG_ReadV_Offset2;
;;;829    //			}
;;;830    //			else var32 = var32 + REG_ReadV_Offset2;
;;;831    //			var32 = var32 >> 12;
;;;832    //			if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;833    //			Voltage = var32;
;;;834    //			DISS_Voltage=Voltage;
;;;835    //			DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;836    //		}
;;;837    		
;;;838    	
;;;839    	/*******************∏∫‘ÿ≤‚¡øµÁ¡˜◊™ªª**************************************/
;;;840    	var32 = Imon1_value;
000116  48c4              LDR      r0,|L2.1064|
000118  6800              LDR      r0,[r0,#0]  ; Imon1_value
00011a  9000              STR      r0,[sp,#0]
;;;841    	var32 = var32 * REG_Load_A;  
00011c  6878              LDR      r0,[r7,#4]  ; Correct_Parametet
00011e  9900              LDR      r1,[sp,#0]
000120  4348              MULS     r0,r1,r0
000122  9000              STR      r0,[sp,#0]
;;;842    	if ((Polar1 & 0x01) == 0x01)		  
000124  f8980001          LDRB     r0,[r8,#1]  ; correct_por
000128  07c0              LSLS     r0,r0,#31
00012a  d00a              BEQ      |L2.322|
;;;843    	{
;;;844    		if (var32 < REG_LoadA_Offset) 
00012c  6868              LDR      r0,[r5,#4]  ; Correct_Strong
00012e  9900              LDR      r1,[sp,#0]
000130  4288              CMP      r0,r1
000132  d901              BLS      |L2.312|
;;;845    		{
;;;846    			var32 = 0;
000134  9400              STR      r4,[sp,#0]
000136  e008              B        |L2.330|
                  |L2.312|
;;;847    		}
;;;848    		else var32 = var32 - REG_LoadA_Offset;
000138  6869              LDR      r1,[r5,#4]  ; Correct_Strong
00013a  9800              LDR      r0,[sp,#0]
00013c  1a40              SUBS     r0,r0,r1
00013e  9000              STR      r0,[sp,#0]
000140  e003              B        |L2.330|
                  |L2.322|
;;;849    	}
;;;850    	else var32 = var32 + REG_LoadA_Offset;
000142  6868              LDR      r0,[r5,#4]  ; Correct_Strong
000144  9900              LDR      r1,[sp,#0]
000146  4408              ADD      r0,r0,r1
000148  9000              STR      r0,[sp,#0]
                  |L2.330|
;;;851    	var32 = var32 >> 12;
00014a  9800              LDR      r0,[sp,#0]
00014c  0b00              LSRS     r0,r0,#12
00014e  9000              STR      r0,[sp,#0]
;;;852    	Laod_Current = var32;
000150  9800              LDR      r0,[sp,#0]
000152  6330              STR      r0,[r6,#0x30]  ; Run_Control
;;;853    	DISS_Current=Laod_Current;
000154  6b30              LDR      r0,[r6,#0x30]  ; Run_Control
000156  ee000a10          VMOV     s0,r0
00015a  48b4              LDR      r0,|L2.1068|
00015c  eeb80a40          VCVT.F32.U32 s0,s0
;;;854    	DISS_Current=DISS_Current/1000;//º∆À„œ‘ æµÁ¡˜
000160  eec00a08          VDIV.F32 s1,s0,s16
000164  edc00a00          VSTR     s1,[r0,#0]
;;;855    	var32 = 0;	
000168  9400              STR      r4,[sp,#0]
;;;856    	/*************************∏∫‘ÿµÁ—π∫ÕµÁ¡˜øÿ÷∆◊™ªª**************************************/
;;;857    	if(flag_Load_CC==1)
00016a  48b1              LDR      r0,|L2.1072|
;;;858    	{
;;;859    		var32 = SET_Current_Laod;
;;;860    		var32=var32<<12;   
;;;861    		if ((Polar1 & 0x04) == 0)			   
;;;862    		{
;;;863    			if (var32 < SET_LoadA_Offset) var32 = 0;
;;;864    			else var32 = var32 - SET_LoadA_Offset;
;;;865    		}
;;;866    		else var32 = var32 + SET_LoadA_Offset;
;;;867    		var32 = var32/SET_LoadA;
;;;868    		var32=var32>>1;
;;;869    		if(Flag_DAC_OFF==0)
00016c  49b1              LDR      r1,|L2.1076|
00016e  7800              LDRB     r0,[r0,#0]            ;857  ; flagD
000170  0602              LSLS     r2,r0,#24             ;857
;;;870    		{
;;;871    			Contr_Laod = var32;
000172  48b1              LDR      r0,|L2.1080|
000174  d529              BPL      |L2.458|
000176  6932              LDR      r2,[r6,#0x10]         ;859  ; Run_Control
000178  9200              STR      r2,[sp,#0]            ;859
00017a  9a00              LDR      r2,[sp,#0]            ;860
00017c  0312              LSLS     r2,r2,#12             ;860
00017e  9200              STR      r2,[sp,#0]            ;860
000180  f8982001          LDRB     r2,[r8,#1]            ;861  ; correct_por
000184  0752              LSLS     r2,r2,#29             ;861
000186  d40a              BMI      |L2.414|
000188  68aa              LDR      r2,[r5,#8]            ;863  ; Correct_Strong
00018a  9b00              LDR      r3,[sp,#0]            ;863
00018c  429a              CMP      r2,r3                 ;863
00018e  d901              BLS      |L2.404|
000190  9400              STR      r4,[sp,#0]            ;863
000192  e008              B        |L2.422|
                  |L2.404|
000194  68aa              LDR      r2,[r5,#8]            ;864  ; Correct_Strong
000196  9b00              LDR      r3,[sp,#0]            ;864
000198  1a9a              SUBS     r2,r3,r2              ;864
00019a  9200              STR      r2,[sp,#0]            ;864
00019c  e003              B        |L2.422|
                  |L2.414|
00019e  68aa              LDR      r2,[r5,#8]            ;866  ; Correct_Strong
0001a0  9b00              LDR      r3,[sp,#0]            ;866
0001a2  441a              ADD      r2,r2,r3              ;866
0001a4  9200              STR      r2,[sp,#0]            ;866
                  |L2.422|
0001a6  68ba              LDR      r2,[r7,#8]            ;867  ; Correct_Parametet
0001a8  9b00              LDR      r3,[sp,#0]            ;867
0001aa  fbb3f2f2          UDIV     r2,r3,r2              ;867
0001ae  9200              STR      r2,[sp,#0]            ;867
0001b0  9a00              LDR      r2,[sp,#0]            ;868
0001b2  0852              LSRS     r2,r2,#1              ;868
0001b4  9200              STR      r2,[sp,#0]            ;868
0001b6  7809              LDRB     r1,[r1,#0]            ;869  ; flagB
0001b8  0709              LSLS     r1,r1,#28             ;869
0001ba  d401              BMI      |L2.448|
0001bc  9900              LDR      r1,[sp,#0]
0001be  8001              STRH     r1,[r0,#0]
                  |L2.448|
;;;872    		}
;;;873    		if(SET_Current_Laod==0)
0001c0  6931              LDR      r1,[r6,#0x10]  ; Run_Control
0001c2  b901              CBNZ     r1,|L2.454|
;;;874    		{
;;;875    			Contr_Laod=0;
0001c4  8004              STRH     r4,[r0,#0]
                  |L2.454|
;;;876    		}
;;;877    		var32 = 0;
0001c6  9400              STR      r4,[sp,#0]
0001c8  e028              B        |L2.540|
                  |L2.458|
;;;878    	}
;;;879    	else
;;;880    	{
;;;881    		var32 = SET_Voltage_Laod;
0001ca  68f2              LDR      r2,[r6,#0xc]  ; Run_Control
0001cc  9200              STR      r2,[sp,#0]
;;;882    		var32=var32<<12;   
0001ce  9a00              LDR      r2,[sp,#0]
0001d0  0312              LSLS     r2,r2,#12
0001d2  9200              STR      r2,[sp,#0]
;;;883    		if ((Polar2 & 0x04) == 0)			   
0001d4  f8982002          LDRB     r2,[r8,#2]  ; correct_por
0001d8  0752              LSLS     r2,r2,#29
0001da  d40a              BMI      |L2.498|
;;;884    		{
;;;885    			if (var32 < SET_LoadA_Offset) var32 = 0;
0001dc  68aa              LDR      r2,[r5,#8]  ; Correct_Strong
0001de  9b00              LDR      r3,[sp,#0]
0001e0  429a              CMP      r2,r3
0001e2  d901              BLS      |L2.488|
0001e4  9400              STR      r4,[sp,#0]
0001e6  e008              B        |L2.506|
                  |L2.488|
;;;886    			else var32 = var32 - SET_LoadV_Offset;
0001e8  692a              LDR      r2,[r5,#0x10]  ; Correct_Strong
0001ea  9b00              LDR      r3,[sp,#0]
0001ec  1a9a              SUBS     r2,r3,r2
0001ee  9200              STR      r2,[sp,#0]
0001f0  e003              B        |L2.506|
                  |L2.498|
;;;887    		}
;;;888    		else var32 = var32 + SET_LoadV_Offset;
0001f2  692a              LDR      r2,[r5,#0x10]  ; Correct_Strong
0001f4  9b00              LDR      r3,[sp,#0]
0001f6  441a              ADD      r2,r2,r3
0001f8  9200              STR      r2,[sp,#0]
                  |L2.506|
;;;889    		var32 = var32/SET_LoadV;
0001fa  693a              LDR      r2,[r7,#0x10]  ; Correct_Parametet
0001fc  9b00              LDR      r3,[sp,#0]
0001fe  fbb3f2f2          UDIV     r2,r3,r2
000202  9200              STR      r2,[sp,#0]
;;;890    		var32=var32>>1;
000204  9a00              LDR      r2,[sp,#0]
000206  0852              LSRS     r2,r2,#1
000208  9200              STR      r2,[sp,#0]
;;;891    		if(Flag_DAC_OFF==0)
00020a  7809              LDRB     r1,[r1,#0]  ; flagB
00020c  0709              LSLS     r1,r1,#28
00020e  d401              BMI      |L2.532|
;;;892    		{
;;;893    			Contr_Laod = var32;
000210  9900              LDR      r1,[sp,#0]
000212  8001              STRH     r1,[r0,#0]
                  |L2.532|
;;;894    		}
;;;895    		if(SET_Voltage_Laod==0)
000214  68f1              LDR      r1,[r6,#0xc]  ; Run_Control
000216  b901              CBNZ     r1,|L2.538|
;;;896    		{
;;;897    			Contr_Laod=0;
000218  8004              STRH     r4,[r0,#0]
                  |L2.538|
;;;898    		}
;;;899    		var32 = 0;
00021a  9400              STR      r4,[sp,#0]
                  |L2.540|
;;;900    	}
;;;901    /*****************************ƒ⁄◊Ë÷µ◊™ªª*******************************************/
;;;902    	var32 = Rmon_value;
00021c  4887              LDR      r0,|L2.1084|
00021e  8801              LDRH     r1,[r0,#0]  ; Rmon_value
000220  9100              STR      r1,[sp,#0]
;;;903        if(r_raly == 1)
000222  4987              LDR      r1,|L2.1088|
000224  7809              LDRB     r1,[r1,#0]  ; r_raly
000226  2901              CMP      r1,#1
000228  d07d              BEQ      |L2.806|
;;;904        {
;;;905            var32 = var32 * REG_CorrectionR;  
;;;906    //         if ((Polar3 & 0x01) == 0x01)		  
;;;907    //         {
;;;908    //             if (var32 < REG_ReadR_Offset) 
;;;909    //             {
;;;910    //                 var32 = 0;
;;;911    //             }
;;;912    //             else var32 = var32 - REG_ReadR_Offset;
;;;913    //         }
;;;914    //        else
;;;915            var32 = var32 - REG_ReadR_Offset;
;;;916            var32 = var32 >> 12;
;;;917            if (var32 < 1)
;;;918            {
;;;919                var32 = 0;				  //»•¬£
;;;920            }
;;;921            R_VLUE = var32;
;;;922            var32 = 0;
;;;923        }else{
;;;924            var32 = var32 * REG_CorrectionRL;  
00022a  6af9              LDR      r1,[r7,#0x2c]  ; Correct_Parametet
00022c  9a00              LDR      r2,[sp,#0]
00022e  4351              MULS     r1,r2,r1
000230  9100              STR      r1,[sp,#0]
;;;925    //         if ((Polar3 & 0x01) == 0x01)		  
;;;926    //         {
;;;927    //             if (var32 < REG_ReadRL_Offset) 
;;;928    //             {
;;;929    //                 var32 = 0;
;;;930    //             }
;;;931    //             else var32 = var32 - REG_ReadRL_Offset;
;;;932    //         }
;;;933    //        else
;;;934                var32 = var32 - REG_ReadRL_Offset;
000232  6ae9              LDR      r1,[r5,#0x2c]  ; Correct_Strong
000234  9a00              LDR      r2,[sp,#0]
000236  1a51              SUBS     r1,r2,r1
000238  9100              STR      r1,[sp,#0]
;;;935            var32 = var32 >> 12;
00023a  9900              LDR      r1,[sp,#0]
00023c  0b09              LSRS     r1,r1,#12
00023e  9100              STR      r1,[sp,#0]
;;;936            if (var32 < 1)
;;;937            {
;;;938                var32 = 0;				  //»•¬£
;;;939            }
;;;940            R_VLUE = var32;
000240  9900              LDR      r1,[sp,#0]
000242  6371              STR      r1,[r6,#0x34]  ; Run_Control
;;;941            if(R_VLUE > 100)
000244  6b71              LDR      r1,[r6,#0x34]  ; Run_Control
000246  2964              CMP      r1,#0x64
000248  d912              BLS      |L2.624|
;;;942            {
;;;943                var32 = Rmon_value;
00024a  8800              LDRH     r0,[r0,#0]  ; Rmon_value
00024c  9000              STR      r0,[sp,#0]
;;;944                var32 = var32 * REG_CorrectionRH;  
00024e  6b38              LDR      r0,[r7,#0x30]  ; Correct_Parametet
000250  9900              LDR      r1,[sp,#0]
000252  4348              MULS     r0,r1,r0
000254  9000              STR      r0,[sp,#0]
;;;945    //             if ((Polar1 & 0x04) == 0x04)		  
;;;946    //             {
;;;947    //                 if (var32 < REG_ReadRH_Offset) 
;;;948    //                 {
;;;949    //                     var32 = 0;
;;;950    //                 }
;;;951    //                 else var32 = var32 - REG_ReadRH_Offset;
;;;952    //             }
;;;953    //            else
;;;954                    var32 = var32 - REG_ReadRH_Offset;
000256  6b28              LDR      r0,[r5,#0x30]  ; Correct_Strong
000258  9900              LDR      r1,[sp,#0]
00025a  1a08              SUBS     r0,r1,r0
00025c  9000              STR      r0,[sp,#0]
;;;955                var32 = var32 >> 12;
00025e  9800              LDR      r0,[sp,#0]
000260  0b00              LSRS     r0,r0,#12
000262  9000              STR      r0,[sp,#0]
;;;956                if (var32 < 5) var32 = 0;				  //40mV”î–Ç»•¬£
000264  9800              LDR      r0,[sp,#0]
000266  2805              CMP      r0,#5
000268  d200              BCS      |L2.620|
00026a  9400              STR      r4,[sp,#0]
                  |L2.620|
;;;957                R_VLUE = var32;
00026c  9800              LDR      r0,[sp,#0]
00026e  6370              STR      r0,[r6,#0x34]  ; Run_Control
                  |L2.624|
;;;958            }
;;;959            var32 = 0;
000270  9400              STR      r4,[sp,#0]
                  |L2.626|
;;;960        }
;;;961    	/*****************************Œ»—πµÁ‘¥≤‚¡øµÁ—π◊™ªª*******************************************/
;;;962    	var32 = Vmon_value;
000272  4974              LDR      r1,|L2.1092|
000274  8808              LDRH     r0,[r1,#0]  ; Vmon_value
000276  9000              STR      r0,[sp,#0]
;;;963    	var32 = var32 * REG_POWERV;  
000278  6a38              LDR      r0,[r7,#0x20]  ; Correct_Parametet
00027a  9a00              LDR      r2,[sp,#0]
00027c  4350              MULS     r0,r2,r0
00027e  9000              STR      r0,[sp,#0]
;;;964    // 	if ((Polar5 & 0x01) == 0x01)		  
;;;965    // 	{
;;;966    // 		if (var32 < REG_POWERV_Offset) 
;;;967    // 		{
;;;968    // 			var32 = 0;
;;;969    // 		}
;;;970    // 		else var32 = var32 - REG_POWERV_Offset;
;;;971    // 	}
;;;972    // 	else 
;;;973            var32 = var32 - REG_POWERV_Offset;
000280  6a28              LDR      r0,[r5,#0x20]  ; Correct_Strong
000282  9a00              LDR      r2,[sp,#0]
000284  1a10              SUBS     r0,r2,r0
000286  9000              STR      r0,[sp,#0]
;;;974    	var32 = var32 >> 14;
000288  9800              LDR      r0,[sp,#0]
00028a  0b80              LSRS     r0,r0,#14
00028c  9000              STR      r0,[sp,#0]
;;;975    	if (var32 < 40) var32 = 0;				  //40mV“‘œ¬«Â¡„
00028e  9800              LDR      r0,[sp,#0]
000290  2828              CMP      r0,#0x28
000292  d200              BCS      |L2.662|
000294  9400              STR      r4,[sp,#0]
                  |L2.662|
;;;976    	POW_Voltage = var32;
000296  9800              LDR      r0,[sp,#0]
000298  6270              STR      r0,[r6,#0x24]  ; Run_Control
;;;977    	DISS_POW_Voltage=POW_Voltage;
00029a  6a70              LDR      r0,[r6,#0x24]  ; Run_Control
00029c  ee000a10          VMOV     s0,r0
0002a0  4869              LDR      r0,|L2.1096|
0002a2  eef80a40          VCVT.F32.U32 s1,s0
;;;978    	DISS_POW_Voltage=DISS_POW_Voltage/100;//º∆À„œ‘ æµÁ—π
0002a6  ed9f0a69          VLDR     s0,|L2.1100|
0002aa  ee801a80          VDIV.F32 s2,s1,s0
0002ae  ed801a00          VSTR     s2,[r0,#0]
;;;979        if(POW_Voltage >= 1000)
0002b2  6a72              LDR      r2,[r6,#0x24]  ; Run_Control
0002b4  f5b27f7a          CMP      r2,#0x3e8
0002b8  d31b              BCC      |L2.754|
;;;980        {
;;;981            var32 = Vmon_value;
0002ba  880a              LDRH     r2,[r1,#0]  ; Vmon_value
0002bc  9200              STR      r2,[sp,#0]
;;;982            var32 = var32 * REG_POWERV1;  
0002be  6bfa              LDR      r2,[r7,#0x3c]  ; Correct_Parametet
0002c0  9b00              LDR      r3,[sp,#0]
0002c2  435a              MULS     r2,r3,r2
0002c4  9200              STR      r2,[sp,#0]
;;;983    //         if ((Polar5 & 0x01) == 0x01)		  
;;;984    //         {
;;;985    //             if (var32 < REG_POWERV_Offset1) 
;;;986    //             {
;;;987    //                 var32 = 0;
;;;988    //             }
;;;989    //             else var32 = var32 - REG_POWERV_Offset1;
;;;990    //         }
;;;991    //         else 
;;;992                var32 = var32 - REG_POWERV_Offset1;
0002c6  6bea              LDR      r2,[r5,#0x3c]  ; Correct_Strong
0002c8  9b00              LDR      r3,[sp,#0]
0002ca  1a9a              SUBS     r2,r3,r2
0002cc  9200              STR      r2,[sp,#0]
;;;993            var32 = var32 >> 14;
0002ce  9a00              LDR      r2,[sp,#0]
0002d0  0b92              LSRS     r2,r2,#14
0002d2  9200              STR      r2,[sp,#0]
;;;994            if (var32 < 40) var32 = 0;				  //40mV”î–Ç»•¬£
0002d4  9a00              LDR      r2,[sp,#0]
0002d6  2a28              CMP      r2,#0x28
0002d8  d200              BCS      |L2.732|
0002da  9400              STR      r4,[sp,#0]
                  |L2.732|
;;;995            POW_Voltage = var32;
0002dc  9a00              LDR      r2,[sp,#0]
0002de  6272              STR      r2,[r6,#0x24]  ; Run_Control
;;;996            DISS_POW_Voltage=POW_Voltage;
0002e0  6a72              LDR      r2,[r6,#0x24]  ; Run_Control
0002e2  ee002a90          VMOV     s1,r2
0002e6  eef80a60          VCVT.F32.U32 s1,s1
;;;997            DISS_POW_Voltage=DISS_POW_Voltage/100;//›ÜÃ£–î æ÷ß—π
0002ea  ee801a80          VDIV.F32 s2,s1,s0
0002ee  ed801a00          VSTR     s2,[r0,#0]
                  |L2.754|
;;;998        }
;;;999        if(POW_Voltage >= 3000)
0002f2  6a72              LDR      r2,[r6,#0x24]  ; Run_Control
0002f4  f64033b8          MOV      r3,#0xbb8
0002f8  429a              CMP      r2,r3
0002fa  d31d              BCC      |L2.824|
;;;1000       {
;;;1001           var32 = Vmon_value;
0002fc  8809              LDRH     r1,[r1,#0]  ; Vmon_value
0002fe  9100              STR      r1,[sp,#0]
;;;1002           var32 = var32 * REG_POWERV2;  
000300  6c39              LDR      r1,[r7,#0x40]  ; Correct_Parametet
000302  9a00              LDR      r2,[sp,#0]
000304  4351              MULS     r1,r2,r1
000306  9100              STR      r1,[sp,#0]
;;;1003   //         if ((Polar5 & 0x01) == 0x01)		  
;;;1004   //         {
;;;1005   //             if (var32 < REG_POWERV_Offset2) 
;;;1006   //             {
;;;1007   //                 var32 = 0;
;;;1008   //             }
;;;1009   //             else var32 = var32 - REG_POWERV_Offset2;
;;;1010   //         }
;;;1011   //         else 
;;;1012               var32 = var32 - REG_POWERV_Offset2;
000308  6c29              LDR      r1,[r5,#0x40]  ; Correct_Strong
00030a  9a00              LDR      r2,[sp,#0]
00030c  1a51              SUBS     r1,r2,r1
00030e  9100              STR      r1,[sp,#0]
;;;1013           var32 = var32 >> 14;
000310  9900              LDR      r1,[sp,#0]
000312  0b89              LSRS     r1,r1,#14
000314  9100              STR      r1,[sp,#0]
;;;1014           if (var32 < 40) var32 = 0;				  //40mV”î–Ç»•¬£
000316  9900              LDR      r1,[sp,#0]
000318  2928              CMP      r1,#0x28
00031a  d200              BCS      |L2.798|
00031c  9400              STR      r4,[sp,#0]
                  |L2.798|
;;;1015           POW_Voltage = var32;
00031e  9900              LDR      r1,[sp,#0]
000320  6271              STR      r1,[r6,#0x24]  ; Run_Control
;;;1016           DISS_POW_Voltage=POW_Voltage;
000322  6a71              LDR      r1,[r6,#0x24]  ; Run_Control
000324  e000              B        |L2.808|
                  |L2.806|
000326  e01d              B        |L2.868|
                  |L2.808|
000328  ee001a90          VMOV     s1,r1
00032c  eef80a60          VCVT.F32.U32 s1,s1
;;;1017           DISS_POW_Voltage=DISS_POW_Voltage/100;//›ÜÃ£–î æ÷ß—π
000330  ee801a80          VDIV.F32 s2,s1,s0
000334  ed801a00          VSTR     s2,[r0,#0]
                  |L2.824|
;;;1018       }
;;;1019   	var32 = 0;
;;;1020   /*****************************Œ»—πµÁ‘¥≤‚¡øµÁ¡˜◊™ªª*******************************************/
;;;1021   	var32 = Imon_value;
000338  4845              LDR      r0,|L2.1104|
00033a  8800              LDRH     r0,[r0,#0]  ; Imon_value
00033c  9000              STR      r0,[sp,#0]
;;;1022   	if(flag_CC_MODE==1)
00033e  4845              LDR      r0,|L2.1108|
000340  7800              LDRB     r0,[r0,#0]  ; flagE
000342  0601              LSLS     r1,r0,#24
;;;1023   	{
;;;1024   		var32 = var32 * REG_POWERA;	   
;;;1025   		if ((Polar4 & 0x01) == 0x01)			   
;;;1026   		{
;;;1027   			if (var32 < REG_POWERA_Offset) var32 = 0;
;;;1028   			else var32 = var32 - REG_POWERA_Offset;
;;;1029   		}
;;;1030   		else
;;;1031   		{
;;;1032   			var32 = var32 + REG_POWERA_Offset;
;;;1033   		}	
;;;1034   		var32 = var32 >> 14;
;;;1035   		Current = var32;;
;;;1036   		DISS_POW_Current=Current;
000344  4844              LDR      r0,|L2.1112|
000346  d534              BPL      |L2.946|
000348  69b9              LDR      r1,[r7,#0x18]         ;1024  ; Correct_Parametet
00034a  9a00              LDR      r2,[sp,#0]            ;1024
00034c  4351              MULS     r1,r2,r1              ;1024
00034e  9100              STR      r1,[sp,#0]            ;1024
000350  f8981004          LDRB     r1,[r8,#4]            ;1025  ; correct_por
000354  07c9              LSLS     r1,r1,#31             ;1025
000356  d019              BEQ      |L2.908|
000358  69a9              LDR      r1,[r5,#0x18]         ;1027  ; Correct_Strong
00035a  9a00              LDR      r2,[sp,#0]            ;1027
00035c  4291              CMP      r1,r2                 ;1027
00035e  d910              BLS      |L2.898|
000360  9400              STR      r4,[sp,#0]            ;1027
000362  e017              B        |L2.916|
                  |L2.868|
000364  6978              LDR      r0,[r7,#0x14]         ;905  ; Correct_Parametet
000366  9900              LDR      r1,[sp,#0]            ;905
000368  4348              MULS     r0,r1,r0              ;905
00036a  9000              STR      r0,[sp,#0]            ;905
00036c  6968              LDR      r0,[r5,#0x14]         ;915  ; Correct_Strong
00036e  9900              LDR      r1,[sp,#0]            ;915
000370  1a08              SUBS     r0,r1,r0              ;915
000372  9000              STR      r0,[sp,#0]            ;915
000374  9800              LDR      r0,[sp,#0]            ;916
000376  0b00              LSRS     r0,r0,#12             ;916
000378  9000              STR      r0,[sp,#0]            ;916
00037a  9800              LDR      r0,[sp,#0]            ;921
00037c  6370              STR      r0,[r6,#0x34]         ;921  ; Run_Control
00037e  9400              STR      r4,[sp,#0]            ;917
000380  e777              B        |L2.626|
                  |L2.898|
000382  69a9              LDR      r1,[r5,#0x18]         ;1028  ; Correct_Strong
000384  9a00              LDR      r2,[sp,#0]            ;1028
000386  1a51              SUBS     r1,r2,r1              ;1028
000388  9100              STR      r1,[sp,#0]            ;1028
00038a  e003              B        |L2.916|
                  |L2.908|
00038c  69a9              LDR      r1,[r5,#0x18]         ;1032  ; Correct_Strong
00038e  9a00              LDR      r2,[sp,#0]            ;1032
000390  4411              ADD      r1,r1,r2              ;1032
000392  9100              STR      r1,[sp,#0]            ;1032
                  |L2.916|
000394  9900              LDR      r1,[sp,#0]            ;1034
000396  0b89              LSRS     r1,r1,#14             ;1034
000398  9100              STR      r1,[sp,#0]            ;1034
00039a  9900              LDR      r1,[sp,#0]            ;1035
00039c  62f1              STR      r1,[r6,#0x2c]         ;1035  ; Run_Control
00039e  6af1              LDR      r1,[r6,#0x2c]  ; Run_Control
0003a0  ee001a10          VMOV     s0,r1
0003a4  eeb80a40          VCVT.F32.U32 s0,s0
;;;1037   		DISS_POW_Current=DISS_POW_Current/1000;//º∆À„œ‘ æµÁ¡˜
0003a8  eec00a08          VDIV.F32 s1,s0,s16
0003ac  edc00a00          VSTR     s1,[r0,#0]
0003b0  e024              B        |L2.1020|
                  |L2.946|
;;;1038   	}
;;;1039   	else
;;;1040   	{
;;;1041   		var32 = var32 * CON_POWERA;	   
0003b2  6ab9              LDR      r1,[r7,#0x28]  ; Correct_Parametet
0003b4  9a00              LDR      r2,[sp,#0]
0003b6  4351              MULS     r1,r2,r1
0003b8  9100              STR      r1,[sp,#0]
;;;1042   		if ((Polar3 & 0x04) == 0x04)			   
0003ba  f8981003          LDRB     r1,[r8,#3]  ; correct_por
0003be  0749              LSLS     r1,r1,#29
0003c0  d50a              BPL      |L2.984|
;;;1043   		{
;;;1044   			if (var32 < CON_POWERA_Offset) var32 = 0;
0003c2  6aa9              LDR      r1,[r5,#0x28]  ; Correct_Strong
0003c4  9a00              LDR      r2,[sp,#0]
0003c6  4291              CMP      r1,r2
0003c8  d901              BLS      |L2.974|
0003ca  9400              STR      r4,[sp,#0]
0003cc  e008              B        |L2.992|
                  |L2.974|
;;;1045   			else var32 = var32 - CON_POWERA_Offset;
0003ce  6aa9              LDR      r1,[r5,#0x28]  ; Correct_Strong
0003d0  9a00              LDR      r2,[sp,#0]
0003d2  1a51              SUBS     r1,r2,r1
0003d4  9100              STR      r1,[sp,#0]
0003d6  e003              B        |L2.992|
                  |L2.984|
;;;1046   		}
;;;1047   		else
;;;1048   		{
;;;1049   			var32 = var32 + CON_POWERA_Offset;
0003d8  6aa9              LDR      r1,[r5,#0x28]  ; Correct_Strong
0003da  9a00              LDR      r2,[sp,#0]
0003dc  4411              ADD      r1,r1,r2
0003de  9100              STR      r1,[sp,#0]
                  |L2.992|
;;;1050   		}	
;;;1051   		var32 = var32 >> 14;
0003e0  9900              LDR      r1,[sp,#0]
0003e2  0b89              LSRS     r1,r1,#14
0003e4  9100              STR      r1,[sp,#0]
;;;1052   		Current = var32;;
0003e6  9900              LDR      r1,[sp,#0]
0003e8  62f1              STR      r1,[r6,#0x2c]  ; Run_Control
;;;1053   		DISS_POW_Current=Current;
0003ea  6af1              LDR      r1,[r6,#0x2c]  ; Run_Control
0003ec  ee001a10          VMOV     s0,r1
0003f0  eeb80a40          VCVT.F32.U32 s0,s0
;;;1054   		DISS_POW_Current=DISS_POW_Current/1000;//º∆À„œ‘ æµÁ¡˜
0003f4  eec00a08          VDIV.F32 s1,s0,s16
0003f8  edc00a00          VSTR     s1,[r0,#0]
                  |L2.1020|
;;;1055   	}
;;;1056   /**************************Œ»—πµÁ‘¥…Ë÷√µÁ—π◊™ªª******************************************/
;;;1057   	var32 = SET_Voltage;
0003fc  6870              LDR      r0,[r6,#4]  ; Run_Control
0003fe  9000              STR      r0,[sp,#0]
;;;1058   //    if(SET_Voltage < 1000)
;;;1059   //    {
;;;1060           var32=var32<<14;   
000400  9800              LDR      r0,[sp,#0]
000402  0380              LSLS     r0,r0,#14
000404  9000              STR      r0,[sp,#0]
;;;1061   //         if ((Polar5 & 0x04) == 0)			   
;;;1062   //         {
;;;1063   //             if (var32 < SET_POWERV_Offset) var32 = 0;
;;;1064   //             else var32 = var32 - SET_POWERV_Offset;
;;;1065   //         }
;;;1066   //         else 
;;;1067               var32 = var32 + SET_POWERV_Offset;
000406  6a68              LDR      r0,[r5,#0x24]  ; Correct_Strong
000408  9900              LDR      r1,[sp,#0]
00040a  e027              B        |L2.1116|
                  |L2.1036|
                          DCD      Vmon1_value
                  |L2.1040|
                          DCD      ||.data||
                  |L2.1044|
                          DCD      DISS_Voltage
                  |L2.1048|
000418  447a0000          DCFS     0x447a0000 ; 1000
                  |L2.1052|
                          DCD      ||.bss||
                  |L2.1056|
000420  00000000          DCFS     0x00000000 ; 0
                  |L2.1060|
                          DCD      0x41400000
                  |L2.1064|
                          DCD      Imon1_value
                  |L2.1068|
                          DCD      DISS_Current
                  |L2.1072|
                          DCD      flagD
                  |L2.1076|
                          DCD      flagB
                  |L2.1080|
                          DCD      Contr_Laod
                  |L2.1084|
                          DCD      Rmon_value
                  |L2.1088|
                          DCD      r_raly
                  |L2.1092|
                          DCD      Vmon_value
                  |L2.1096|
                          DCD      DISS_POW_Voltage
                  |L2.1100|
00044c  42c80000          DCFS     0x42c80000 ; 100
                  |L2.1104|
                          DCD      Imon_value
                  |L2.1108|
                          DCD      flagE
                  |L2.1112|
                          DCD      DISS_POW_Current
                  |L2.1116|
00045c  4408              ADD      r0,r0,r1
00045e  9000              STR      r0,[sp,#0]
;;;1068           var32 = var32/SET_POWERV;
000460  6a78              LDR      r0,[r7,#0x24]  ; Correct_Parametet
000462  9900              LDR      r1,[sp,#0]
000464  fbb1f0f0          UDIV     r0,r1,r0
000468  9000              STR      r0,[sp,#0]
;;;1069           var32=var32>>1;
00046a  9800              LDR      r0,[sp,#0]
00046c  0840              LSRS     r0,r0,#1
00046e  9000              STR      r0,[sp,#0]
;;;1070           Contr_Voltage = var32;
000470  4818              LDR      r0,|L2.1236|
000472  9900              LDR      r1,[sp,#0]
000474  8001              STRH     r1,[r0,#0]
;;;1071           if(SET_Voltage==0)
000476  6871              LDR      r1,[r6,#4]  ; Run_Control
000478  b901              CBNZ     r1,|L2.1148|
;;;1072           {
;;;1073               Contr_Voltage=0;
00047a  8004              STRH     r4,[r0,#0]
                  |L2.1148|
;;;1074           }
;;;1075   //    }else if(SET_Voltage >= 1000 && SET_Voltage < 3000){
;;;1076   //        var32=var32<<14;   
;;;1077   ////         if ((Polar5 & 0x04) == 0)			   
;;;1078   ////         {
;;;1079   ////             if (var32 < SET_POWERV_Offset1) var32 = 0;
;;;1080   ////             else var32 = var32 - SET_POWERV_Offset1;
;;;1081   ////         }
;;;1082   ////         else 
;;;1083   //            var32 = var32 + SET_POWERV_Offset1;
;;;1084   //        var32 = var32/SET_POWERV1;
;;;1085   //        var32=var32>>1;
;;;1086   //        Contr_Voltage = var32;
;;;1087   //        if(SET_Voltage==0)
;;;1088   //        {
;;;1089   //            Contr_Voltage=0;
;;;1090   //        }
;;;1091   //    }else if(SET_Voltage >= 3000){
;;;1092   //        var32=var32<<14;   
;;;1093   ////         if ((Polar5 & 0x04) == 0)			   
;;;1094   ////         {
;;;1095   ////             if (var32 < SET_POWERV_Offset2) var32 = 0;
;;;1096   ////             else var32 = var32 - SET_POWERV_Offset2;
;;;1097   ////         }
;;;1098   ////         else 
;;;1099   //            var32 = var32 + SET_POWERV_Offset2;
;;;1100   //        var32 = var32/SET_POWERV2;
;;;1101   //        var32=var32>>1;
;;;1102   //        Contr_Voltage = var32;
;;;1103   //        if(SET_Voltage==0)
;;;1104   //        {
;;;1105   //            Contr_Voltage=0;
;;;1106   //        }
;;;1107   //    }
;;;1108   	
;;;1109   	var32 = 0;
;;;1110   /**************************Œ»—πµÁ‘¥…Ë÷√µÁ¡˜◊™ªª**************************************/
;;;1111   	var32 = SET_Current;
00047c  68b0              LDR      r0,[r6,#8]  ; Run_Control
00047e  9000              STR      r0,[sp,#0]
;;;1112   	var32=var32<<14;   
000480  9800              LDR      r0,[sp,#0]
000482  0380              LSLS     r0,r0,#14
000484  9000              STR      r0,[sp,#0]
;;;1113   	if ((Polar4 & 0x04) == 0)			   
000486  f8980004          LDRB     r0,[r8,#4]  ; correct_por
00048a  0740              LSLS     r0,r0,#29
00048c  d40a              BMI      |L2.1188|
;;;1114   	{
;;;1115   		if (var32 < SET_POWERA_Offset) var32 = 0;
00048e  69e8              LDR      r0,[r5,#0x1c]  ; Correct_Strong
000490  9900              LDR      r1,[sp,#0]
000492  4288              CMP      r0,r1
000494  d901              BLS      |L2.1178|
000496  9400              STR      r4,[sp,#0]
000498  e008              B        |L2.1196|
                  |L2.1178|
;;;1116   		else var32 = var32 - SET_POWERA_Offset;
00049a  69e8              LDR      r0,[r5,#0x1c]  ; Correct_Strong
00049c  9900              LDR      r1,[sp,#0]
00049e  1a08              SUBS     r0,r1,r0
0004a0  9000              STR      r0,[sp,#0]
0004a2  e003              B        |L2.1196|
                  |L2.1188|
;;;1117   	}
;;;1118   	else var32 = var32 + SET_POWERA_Offset;
0004a4  69e8              LDR      r0,[r5,#0x1c]  ; Correct_Strong
0004a6  9900              LDR      r1,[sp,#0]
0004a8  4408              ADD      r0,r0,r1
0004aa  9000              STR      r0,[sp,#0]
                  |L2.1196|
;;;1119   	var32 = var32/SET_POWERA;
0004ac  69f8              LDR      r0,[r7,#0x1c]  ; Correct_Parametet
0004ae  9900              LDR      r1,[sp,#0]
0004b0  fbb1f0f0          UDIV     r0,r1,r0
0004b4  9000              STR      r0,[sp,#0]
;;;1120   	var32=var32>>1;
0004b6  9800              LDR      r0,[sp,#0]
0004b8  0840              LSRS     r0,r0,#1
0004ba  9000              STR      r0,[sp,#0]
;;;1121   	Contr_Current = var32;
0004bc  4806              LDR      r0,|L2.1240|
0004be  9900              LDR      r1,[sp,#0]
0004c0  8001              STRH     r1,[r0,#0]
;;;1122   	if(SET_Current==0)
0004c2  68b1              LDR      r1,[r6,#8]  ; Run_Control
0004c4  b901              CBNZ     r1,|L2.1224|
;;;1123   	{
;;;1124   		Contr_Current=0;
0004c6  8004              STRH     r4,[r0,#0]
                  |L2.1224|
;;;1125   	}
;;;1126   	
;;;1127   	var32 = 0;
0004c8  9400              STR      r4,[sp,#0]
;;;1128   }
0004ca  b001              ADD      sp,sp,#4
0004cc  ecbd8b02          VPOP     {d8}
0004d0  e8bd8ff0          POP      {r4-r11,pc}
;;;1129   /********************************************************************************
                          ENDP

                  |L2.1236|
                          DCD      Contr_Voltage
                  |L2.1240|
                          DCD      Contr_Current

                          AREA ||i.UART_Action||, CODE, READONLY, ALIGN=2

                  UART_Action PROC
;;;45     //===========================MODBUS–≠“È=============================//
;;;46     void UART_Action(void)
000000  e92d4ff0          PUSH     {r4-r11,lr}
;;;47     {//RUT??®≤
000004  b087              SUB      sp,sp,#0x1c
;;;48     	//ADDR  ???  ??????????   ??????????  ?????????   ????????  CRC? CRC?
;;;49     	//????®≤ADDR ??? ???????  ???  ??? ..... CRC?  CRC?
;;;50     	if (g_tModS.RxBuf[0] == ADDR)
000006  f8dfa3f8          LDR      r10,|L3.1024|
00000a  4efe              LDR      r6,|L3.1028|
00000c  f89a0000          LDRB     r0,[r10,#0]  ; g_tModS
000010  7871              LDRB     r1,[r6,#1]  ; ADDR
;;;51     	{
;;;52     		if (g_tModS.RxBuf[1] == (0x03))	//??3 ???   
;;;53     		{																		 
;;;54     			vu8 i;
;;;55     			vu16 crc_result;
;;;56     			crc_result = (g_tModS.RxBuf[6] << 8) + g_tModS.RxBuf[7];
;;;57     			if ((crc_result == Hardware_CRC(g_tModS.RxBuf,6)) ||(crc_result == 0) )
;;;58     			{
;;;59     				if (g_tModS.RxBuf[3] < 0x07)    								//?????????¶∂?
;;;60     				{
;;;61     					if ((g_tModS.RxBuf[3] + g_tModS.RxBuf[5]) < 0x0F)		//??????????????????¶∂?
;;;62     					{							
;;;63     						UART_Buffer_Send[0] = ADDR;
000012  4bfd              LDR      r3,|L3.1032|
;;;64     						UART_Buffer_Send[1] = 0x03;
;;;65     						UART_Buffer_Send[2] = g_tModS.RxBuf[5]*2;
;;;66     						for (i=0;i<UART_Buffer_Send[2];i++)
;;;67     						{
;;;68     							if ((i % 2) == 0) UART_Buffer_Send[3 + i] = Run_Control[g_tModS.RxBuf[3] + i / 2] >> 8;
;;;69     							else UART_Buffer_Send[3 + i] = Run_Control[g_tModS.RxBuf[3] + i / 2];														
;;;70     						}
;;;71     						crc_result = Hardware_CRC(UART_Buffer_Send,UART_Buffer_Send[2] + 3);
;;;72     						UART_Buffer_Send[3 + UART_Buffer_Send[2]] = crc_result >> 8;
;;;73     						UART_Buffer_Send[4 + UART_Buffer_Send[2]] = crc_result;
;;;74     						Transmit_BUFFERsize = UART_Buffer_Send[2] + 5;
000014  4ffd              LDR      r7,|L3.1036|
;;;75     						UART_SEND_flag=1;
000016  4dfe              LDR      r5,|L3.1040|
000018  4cfe              LDR      r4,|L3.1044|
00001a  4288              CMP      r0,r1                 ;50
00001c  d15b              BNE      |L3.214|
00001e  f89a0001          LDRB     r0,[r10,#1]           ;52  ; g_tModS
000022  2803              CMP      r0,#3                 ;52
000024  d157              BNE      |L3.214|
000026  f89a0007          LDRB     r0,[r10,#7]           ;56  ; g_tModS
00002a  f89a1006          LDRB     r1,[r10,#6]           ;56  ; g_tModS
00002e  eb002001          ADD      r0,r0,r1,LSL #8       ;56
000032  9005              STR      r0,[sp,#0x14]         ;56
000034  2106              MOVS     r1,#6                 ;57
000036  4650              MOV      r0,r10                ;57
000038  f7fffffe          BL       Hardware_CRC
00003c  f8bd1014          LDRH     r1,[sp,#0x14]         ;57
000040  4288              CMP      r0,r1                 ;57
000042  d002              BEQ      |L3.74|
000044  f8bd0014          LDRH     r0,[sp,#0x14]         ;57
000048  bbf0              CBNZ     r0,|L3.200|
                  |L3.74|
00004a  f89a0003          LDRB     r0,[r10,#3]           ;59  ; g_tModS
00004e  2807              CMP      r0,#7                 ;59
000050  d241              BCS      |L3.214|
000052  f89a1005          LDRB     r1,[r10,#5]           ;61  ; g_tModS
000056  1842              ADDS     r2,r0,r1              ;61
000058  2a0f              CMP      r2,#0xf               ;61
00005a  d23c              BCS      |L3.214|
00005c  7872              LDRB     r2,[r6,#1]            ;63  ; ADDR
00005e  701a              STRB     r2,[r3,#0]            ;63
000060  2203              MOVS     r2,#3                 ;64
000062  705a              STRB     r2,[r3,#1]            ;64
000064  0049              LSLS     r1,r1,#1              ;65
000066  7099              STRB     r1,[r3,#2]            ;65
000068  2100              MOVS     r1,#0                 ;66
00006a  9106              STR      r1,[sp,#0x18]         ;66
00006c  e011              B        |L3.146|
                  |L3.110|
00006e  f89d1018          LDRB     r1,[sp,#0x18]         ;68
000072  07c9              LSLS     r1,r1,#31             ;68
000074  d04a              BEQ      |L3.268|
000076  f89d1018          LDRB     r1,[sp,#0x18]         ;69
00007a  eb000151          ADD      r1,r0,r1,LSR #1       ;69
00007e  f8541021          LDR      r1,[r4,r1,LSL #2]     ;69
000082  f89d2018          LDRB     r2,[sp,#0x18]         ;69
000086  441a              ADD      r2,r2,r3              ;69
000088  70d1              STRB     r1,[r2,#3]            ;69
                  |L3.138|
00008a  f89d1018          LDRB     r1,[sp,#0x18]         ;66
00008e  1c49              ADDS     r1,r1,#1              ;66
000090  9106              STR      r1,[sp,#0x18]         ;66
                  |L3.146|
000092  7899              LDRB     r1,[r3,#2]            ;66  ; UART_Buffer_Send
000094  f89d2018          LDRB     r2,[sp,#0x18]         ;66
000098  4291              CMP      r1,r2                 ;66
00009a  d8e8              BHI      |L3.110|
00009c  7898              LDRB     r0,[r3,#2]            ;71  ; UART_Buffer_Send
00009e  1cc0              ADDS     r0,r0,#3              ;71
0000a0  b2c1              UXTB     r1,r0                 ;71
0000a2  48d9              LDR      r0,|L3.1032|
0000a4  f7fffffe          BL       Hardware_CRC
0000a8  9005              STR      r0,[sp,#0x14]         ;71
0000aa  f8bd0014          LDRH     r0,[sp,#0x14]         ;72
0000ae  789a              LDRB     r2,[r3,#2]            ;72  ; UART_Buffer_Send
0000b0  0a01              LSRS     r1,r0,#8              ;72
0000b2  48d5              LDR      r0,|L3.1032|
0000b4  1cc0              ADDS     r0,r0,#3              ;72
0000b6  5411              STRB     r1,[r2,r0]            ;72
0000b8  f8bd0014          LDRH     r0,[sp,#0x14]         ;73
0000bc  789a              LDRB     r2,[r3,#2]            ;73  ; UART_Buffer_Send
0000be  49d2              LDR      r1,|L3.1032|
0000c0  1d09              ADDS     r1,r1,#4              ;73
0000c2  5450              STRB     r0,[r2,r1]            ;73
0000c4  7898              LDRB     r0,[r3,#2]            ;74  ; UART_Buffer_Send
0000c6  e000              B        |L3.202|
                  |L3.200|
0000c8  e005              B        |L3.214|
                  |L3.202|
0000ca  1d40              ADDS     r0,r0,#5              ;74
0000cc  7038              STRB     r0,[r7,#0]            ;74
0000ce  6828              LDR      r0,[r5,#0]  ; flagA
0000d0  f0400010          ORR      r0,r0,#0x10
0000d4  6028              STR      r0,[r5,#0]  ; flagA
                  |L3.214|
;;;76     					}
;;;77     				}
;;;78     			}	
;;;79     		}
;;;80     	} 
;;;81     //===============================ß’???=================================
;;;82     	if ((g_tModS.RxBuf[0] == 0) || (g_tModS.RxBuf[0] == ADDR) || (g_tModS.RxBuf[0] == ((ADDR-1)/4+100)))	 
0000d6  f89a1000          LDRB     r1,[r10,#0]  ; g_tModS
0000da  b161              CBZ      r1,|L3.246|
0000dc  7870              LDRB     r0,[r6,#1]  ; ADDR
0000de  4281              CMP      r1,r0
0000e0  d009              BEQ      |L3.246|
0000e2  7870              LDRB     r0,[r6,#1]  ; ADDR
0000e4  1e40              SUBS     r0,r0,#1
0000e6  17c2              ASRS     r2,r0,#31
0000e8  eb007092          ADD      r0,r0,r2,LSR #30
0000ec  2264              MOVS     r2,#0x64
0000ee  eb0200a0          ADD      r0,r2,r0,ASR #2
0000f2  4288              CMP      r0,r1
0000f4  d179              BNE      |L3.490|
                  |L3.246|
;;;83     	{
;;;84     		vu8 var8;
;;;85     		vu8 a=0;
0000f6  f04f0900          MOV      r9,#0
0000fa  f8cd9014          STR      r9,[sp,#0x14]
;;;86     		vu16 var16;
;;;87     		vu16 crc_result;
;;;88     //=========================????6 ß’?????===========================
;;;89     		if (g_tModS.RxBuf[1] == 6)                                 //???????°¶????6
0000fe  f89a0001          LDRB     r0,[r10,#1]  ; g_tModS
;;;90     		{
;;;91     			if (g_tModS.RxBuf[3] < 0x05)							  //????ß’???°¶???ß’?¶∂?
;;;92     			{
;;;93     				crc_result = (g_tModS.RxBuf[6] << 8) + g_tModS.RxBuf[7];
;;;94     				if ((crc_result == Hardware_CRC(g_tModS.RxBuf,6)) ||(crc_result == 0) )		  //??CRC
;;;95     				{
;;;96     					var16 = (g_tModS.RxBuf[4] << 8) + g_tModS.RxBuf[5];	//?5 6?????ß’????
;;;97     					var8 = g_tModS.RxBuf[3];	        						//?3 4?????ß’????
;;;98     					Run_Control[var8] = var16;			    //???ß’??????
;;;99     
;;;100    					if (g_tModS.RxBuf[0] == ADDR)							//??????????
;;;101    					{
;;;102    						for (a=0;a<8;a++)
;;;103    						{UART_Buffer_Send[a] = g_tModS.RxBuf[a];}
;;;104    						Transmit_BUFFERsize = 8;						//??????®¨???CRC
000102  f04f0808          MOV      r8,#8
000106  2806              CMP      r0,#6                 ;89
000108  d00c              BEQ      |L3.292|
00010a  e04e              B        |L3.426|
                  |L3.268|
00010c  f89d1018          LDRB     r1,[sp,#0x18]         ;68
000110  eb000151          ADD      r1,r0,r1,LSR #1       ;68
000114  f8541021          LDR      r1,[r4,r1,LSL #2]     ;68
000118  f89d2018          LDRB     r2,[sp,#0x18]         ;68
00011c  0a09              LSRS     r1,r1,#8              ;68
00011e  441a              ADD      r2,r2,r3              ;68
000120  70d1              STRB     r1,[r2,#3]            ;68
000122  e7b2              B        |L3.138|
                  |L3.292|
000124  f89a0003          LDRB     r0,[r10,#3]           ;91  ; g_tModS
000128  2805              CMP      r0,#5                 ;91
00012a  d23e              BCS      |L3.426|
00012c  f89a0007          LDRB     r0,[r10,#7]           ;93  ; g_tModS
000130  f89a1006          LDRB     r1,[r10,#6]           ;93  ; g_tModS
000134  eb002001          ADD      r0,r0,r1,LSL #8       ;93
000138  9003              STR      r0,[sp,#0xc]          ;93
00013a  2106              MOVS     r1,#6                 ;94
00013c  48b0              LDR      r0,|L3.1024|
00013e  f7fffffe          BL       Hardware_CRC
000142  f8bd100c          LDRH     r1,[sp,#0xc]          ;94
000146  4288              CMP      r0,r1                 ;94
000148  d002              BEQ      |L3.336|
00014a  f8bd000c          LDRH     r0,[sp,#0xc]          ;94
00014e  bb60              CBNZ     r0,|L3.426|
                  |L3.336|
000150  f89a0005          LDRB     r0,[r10,#5]           ;96  ; g_tModS
000154  f89a1004          LDRB     r1,[r10,#4]           ;96  ; g_tModS
000158  eb002001          ADD      r0,r0,r1,LSL #8       ;96
00015c  9004              STR      r0,[sp,#0x10]         ;96
00015e  f89a0003          LDRB     r0,[r10,#3]           ;97  ; g_tModS
000162  9006              STR      r0,[sp,#0x18]         ;97
000164  f8bd0010          LDRH     r0,[sp,#0x10]         ;98
000168  f89d1018          LDRB     r1,[sp,#0x18]         ;98
00016c  f8440021          STR      r0,[r4,r1,LSL #2]     ;98
000170  f89a0000          LDRB     r0,[r10,#0]           ;100  ; g_tModS
000174  7871              LDRB     r1,[r6,#1]            ;100  ; ADDR
000176  4288              CMP      r0,r1                 ;100
000178  d117              BNE      |L3.426|
00017a  f8cd9014          STR      r9,[sp,#0x14]         ;102
00017e  e00a              B        |L3.406|
                  |L3.384|
000180  f89d0014          LDRB     r0,[sp,#0x14]         ;103
000184  f89d1014          LDRB     r1,[sp,#0x14]         ;103
000188  f81a0000          LDRB     r0,[r10,r0]           ;103
00018c  5458              STRB     r0,[r3,r1]            ;103
00018e  f89d0014          LDRB     r0,[sp,#0x14]         ;102
000192  1c40              ADDS     r0,r0,#1              ;102
000194  9005              STR      r0,[sp,#0x14]         ;102
                  |L3.406|
000196  f89d0014          LDRB     r0,[sp,#0x14]         ;102
00019a  2808              CMP      r0,#8                 ;102
00019c  d3f0              BCC      |L3.384|
00019e  f8878000          STRB     r8,[r7,#0]
;;;105    						UART_SEND_flag=1;
0001a2  6828              LDR      r0,[r5,#0]  ; flagA
0001a4  f0400010          ORR      r0,r0,#0x10
0001a8  6028              STR      r0,[r5,#0]  ; flagA
                  |L3.426|
;;;106    					}
;;;107    				}
;;;108    			}
;;;109    		}
;;;110    //=======================================??°¶??16®¨lß’???===========================================
;;;111    //???16??:
;;;112    //     ?? ?? ß’??????  ß’?????? ß’????  ß’???? ß’????  ??? ??? ......CRC? CRC?
;;;113    //??????:
;;;114    //     ?? ?? ß’??????  ß’??????  ß’????? ß’?????  CRC?  CRC? 
;;;115    		if (g_tModS.RxBuf[1] == 16)										  
0001aa  f89a0001          LDRB     r0,[r10,#1]  ; g_tModS
0001ae  2810              CMP      r0,#0x10
0001b0  d15b              BNE      |L3.618|
;;;116    		{	
;;;117    			if ((g_tModS.RxBuf[6] == 6) && (g_tModS.RxBuf[3] == 0x00))	//??lß’??????
0001b2  f89a0006          LDRB     r0,[r10,#6]  ; g_tModS
0001b6  2806              CMP      r0,#6
0001b8  d157              BNE      |L3.618|
0001ba  f89a0003          LDRB     r0,[r10,#3]  ; g_tModS
0001be  b9a0              CBNZ     r0,|L3.490|
;;;118    			{
;;;119    				crc_result = (g_tModS.RxBuf[13] << 8) + g_tModS.RxBuf[14];
0001c0  f89a000e          LDRB     r0,[r10,#0xe]  ; g_tModS
0001c4  f89a100d          LDRB     r1,[r10,#0xd]  ; g_tModS
0001c8  eb002001          ADD      r0,r0,r1,LSL #8
0001cc  9003              STR      r0,[sp,#0xc]
;;;120    				if ((crc_result == Hardware_CRC(g_tModS.RxBuf,13)) ||(crc_result == 0) )	   //??CRC
0001ce  210d              MOVS     r1,#0xd
0001d0  488b              LDR      r0,|L3.1024|
0001d2  f7fffffe          BL       Hardware_CRC
0001d6  f8bd100c          LDRH     r1,[sp,#0xc]
0001da  4288              CMP      r0,r1
0001dc  d002              BEQ      |L3.484|
0001de  f8bd000c          LDRH     r0,[sp,#0xc]
0001e2  b910              CBNZ     r0,|L3.490|
                  |L3.484|
;;;121    				{												
;;;122    					for (var8=0;var8<3;var8++) Run_Control[var8] = (g_tModS.RxBuf[var8*2+7] << 8) + g_tModS.RxBuf[var8*2+8];
0001e4  f8cd9018          STR      r9,[sp,#0x18]
0001e8  e014              B        |L3.532|
                  |L3.490|
0001ea  e03e              B        |L3.618|
                  |L3.492|
0001ec  f89d0018          LDRB     r0,[sp,#0x18]
0001f0  f89d1018          LDRB     r1,[sp,#0x18]
0001f4  eb0a0040          ADD      r0,r10,r0,LSL #1
0001f8  7a00              LDRB     r0,[r0,#8]
0001fa  eb0a0141          ADD      r1,r10,r1,LSL #1
0001fe  79c9              LDRB     r1,[r1,#7]
000200  eb002001          ADD      r0,r0,r1,LSL #8
000204  f89d1018          LDRB     r1,[sp,#0x18]
000208  f8440021          STR      r0,[r4,r1,LSL #2]
00020c  f89d0018          LDRB     r0,[sp,#0x18]
000210  1c40              ADDS     r0,r0,#1
000212  9006              STR      r0,[sp,#0x18]
                  |L3.532|
000214  f89d0018          LDRB     r0,[sp,#0x18]
000218  2803              CMP      r0,#3
00021a  d3e7              BCC      |L3.492|
;;;123    
;;;124    					if (g_tModS.RxBuf[0] == ADDR)					  //?????????
00021c  f89a0000          LDRB     r0,[r10,#0]  ; g_tModS
000220  7871              LDRB     r1,[r6,#1]  ; ADDR
000222  4288              CMP      r0,r1
000224  d121              BNE      |L3.618|
;;;125    					{
;;;126    						UART_Buffer_Send[0] = ADDR;
000226  7870              LDRB     r0,[r6,#1]  ; ADDR
000228  7018              STRB     r0,[r3,#0]
;;;127    						UART_Buffer_Send[1] = 16;
00022a  2010              MOVS     r0,#0x10
00022c  7058              STRB     r0,[r3,#1]
;;;128    						UART_Buffer_Send[2] = g_tModS.RxBuf[2];
00022e  f89a0002          LDRB     r0,[r10,#2]  ; g_tModS
000232  7098              STRB     r0,[r3,#2]
;;;129    						UART_Buffer_Send[3] = g_tModS.RxBuf[3];
000234  f89a0003          LDRB     r0,[r10,#3]  ; g_tModS
000238  70d8              STRB     r0,[r3,#3]
;;;130    						UART_Buffer_Send[4] = g_tModS.RxBuf[4];
00023a  f89a0004          LDRB     r0,[r10,#4]  ; g_tModS
00023e  7118              STRB     r0,[r3,#4]
;;;131    						UART_Buffer_Send[5] = g_tModS.RxBuf[5];
000240  f89a0005          LDRB     r0,[r10,#5]  ; g_tModS
000244  7158              STRB     r0,[r3,#5]
;;;132    						crc_result = Hardware_CRC(UART_Buffer_Send,6);	 //??CRC?
000246  2106              MOVS     r1,#6
000248  486f              LDR      r0,|L3.1032|
00024a  f7fffffe          BL       Hardware_CRC
00024e  9003              STR      r0,[sp,#0xc]
;;;133    						UART_Buffer_Send[6] = crc_result>>8;
000250  f8bd000c          LDRH     r0,[sp,#0xc]
000254  0a00              LSRS     r0,r0,#8
000256  7198              STRB     r0,[r3,#6]
;;;134    						UART_Buffer_Send[7] = crc_result;				 
000258  f8bd000c          LDRH     r0,[sp,#0xc]
00025c  71d8              STRB     r0,[r3,#7]
;;;135    						Transmit_BUFFERsize = 8;					     //?????????
00025e  f8878000          STRB     r8,[r7,#0]
;;;136    						UART_SEND_flag=1;
000262  6828              LDR      r0,[r5,#0]  ; flagA
000264  f0400010          ORR      r0,r0,#0x10
000268  6028              STR      r0,[r5,#0]  ; flagA
                  |L3.618|
;;;137    					}
;;;138    				}
;;;139    			}			 
;;;140    		}
;;;141    	}
;;;142    /*************************************???ßµ???**************************************************************************/
;;;143    	if (((g_tModS.RxBuf[0] == 0x01)&&(g_tModS.RxBuf[2] == 0xA5))||(flag_ADJ_ON==1))			   //??ßµ?
00026a  f89a0000          LDRB     r0,[r10,#0]  ; g_tModS
00026e  f8df91a8          LDR      r9,|L3.1048|
000272  2801              CMP      r0,#1
000274  d103              BNE      |L3.638|
000276  f89a0002          LDRB     r0,[r10,#2]  ; g_tModS
00027a  28a5              CMP      r0,#0xa5
00027c  d003              BEQ      |L3.646|
                  |L3.638|
00027e  f8990000          LDRB     r0,[r9,#0]  ; flagF
000282  0780              LSLS     r0,r0,#30
000284  d57e              BPL      |L3.900|
                  |L3.646|
;;;144    	{ 
;;;145    		if(g_tModS.RxBuf[1] == 0x01)
000286  f89a0001          LDRB     r0,[r10,#1]  ; g_tModS
;;;146    		{
;;;147    			flag_ADJ_VL=0;
;;;148    			Modify_A_READ = Vmon1_value;//????
00028a  f8dfb190          LDR      r11,|L3.1052|
00028e  2801              CMP      r0,#1                 ;145
000290  d10f              BNE      |L3.690|
000292  f8d91000          LDR      r1,[r9,#0]            ;147  ; flagF
000296  f0210104          BIC      r1,r1,#4              ;147
00029a  f8c91000          STR      r1,[r9,#0]            ;147  ; flagF
00029e  f8db1000          LDR      r1,[r11,#0]  ; Vmon1_value
0002a2  6071              STR      r1,[r6,#4]  ; Modify_A_READ
;;;149    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
0002a4  f89a1004          LDRB     r1,[r10,#4]  ; g_tModS
0002a8  f89a2003          LDRB     r2,[r10,#3]  ; g_tModS
0002ac  eb012102          ADD      r1,r1,r2,LSL #8
0002b0  60f1              STR      r1,[r6,#0xc]  ; Modify_A_ACT
                  |L3.690|
;;;150    		}
;;;151    		if (g_tModS.RxBuf[1] == 0x02)			   //???ßµ???
;;;152    		{
;;;153    			vu32 var16;
;;;154    			vu32 var32a;
;;;155    			vu32 var32b;
;;;156    			
;;;157    			vu32 var16a;
;;;158    			vu32 var32c;
;;;159    			vu32 var32d;
;;;160    			Modify_B_READ =Vmon1_value;//????
;;;161    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
;;;162    			var32a = Modify_B_ACT;
;;;163    			var32a = var32a - Modify_A_ACT;
;;;164    			var32a = var32a << 12;
;;;165    			var16 = Modify_B_READ - Modify_A_READ;
;;;166    			var32a = var32a / var16;
;;;167    			REG_CorrectionV = var32a;
0002b2  f8df8160          LDR      r8,|L3.1044|
;;;168    			var32a=0;
;;;169    			var32a = Modify_B_ACT;
;;;170    			var32a = var32a << 12;
;;;171    			var32b = Modify_B_READ;
;;;172    			var32b = var32b * REG_CorrectionV;
;;;173    			if (var32a < var32b)
;;;174    			{
;;;175    				var32b = var32b - var32a;
;;;176    				REG_ReadV_Offset = var32b;
;;;177    				Polar |= 0x01;
0002b6  4c53              LDR      r4,|L3.1028|
0002b8  f1a808a8          SUB      r8,r8,#0xa8           ;167
0002bc  341c              ADDS     r4,r4,#0x1c
;;;178    			}
;;;179    			else 
;;;180    			{
;;;181    				var32a = var32a - var32b;
;;;182    				REG_ReadV_Offset = var32a;
;;;183    				Polar &= ~0x01;
;;;184    			}			
;;;185    			Flash_Write_all();	//??ß’?FLASH
;;;186    			Flag_DAC_OFF=0;
0002be  4f58              LDR      r7,|L3.1056|
0002c0  f1080554          ADD      r5,r8,#0x54           ;176
0002c4  2802              CMP      r0,#2                 ;151
0002c6  d149              BNE      |L3.860|
0002c8  f8db0000          LDR      r0,[r11,#0]           ;160  ; Vmon1_value
0002cc  6130              STR      r0,[r6,#0x10]         ;160  ; Modify_B_READ
0002ce  f89a0004          LDRB     r0,[r10,#4]           ;161  ; g_tModS
0002d2  f89a1003          LDRB     r1,[r10,#3]           ;161  ; g_tModS
0002d6  eb002001          ADD      r0,r0,r1,LSL #8       ;161
0002da  61b0              STR      r0,[r6,#0x18]         ;161  ; Modify_B_ACT
0002dc  69b0              LDR      r0,[r6,#0x18]         ;162  ; Modify_B_ACT
0002de  9005              STR      r0,[sp,#0x14]         ;162
0002e0  9805              LDR      r0,[sp,#0x14]         ;163
0002e2  68f1              LDR      r1,[r6,#0xc]          ;163  ; Modify_A_ACT
0002e4  1a40              SUBS     r0,r0,r1              ;163
0002e6  9005              STR      r0,[sp,#0x14]         ;163
0002e8  9805              LDR      r0,[sp,#0x14]         ;164
0002ea  0300              LSLS     r0,r0,#12             ;164
0002ec  9005              STR      r0,[sp,#0x14]         ;164
0002ee  6930              LDR      r0,[r6,#0x10]         ;165  ; Modify_B_READ
0002f0  6871              LDR      r1,[r6,#4]            ;165  ; Modify_A_READ
0002f2  1a40              SUBS     r0,r0,r1              ;165
0002f4  9006              STR      r0,[sp,#0x18]         ;165
0002f6  e9dd0105          LDRD     r0,r1,[sp,#0x14]      ;166
0002fa  fbb0f0f1          UDIV     r0,r0,r1              ;166
0002fe  9005              STR      r0,[sp,#0x14]         ;166
000300  9805              LDR      r0,[sp,#0x14]         ;167
000302  f8c80000          STR      r0,[r8,#0]            ;167  ; Correct_Parametet
000306  69b0              LDR      r0,[r6,#0x18]         ;169  ; Modify_B_ACT
000308  9005              STR      r0,[sp,#0x14]         ;169
00030a  9805              LDR      r0,[sp,#0x14]         ;170
00030c  0300              LSLS     r0,r0,#12             ;170
00030e  9005              STR      r0,[sp,#0x14]         ;170
000310  6930              LDR      r0,[r6,#0x10]         ;171  ; Modify_B_READ
000312  9004              STR      r0,[sp,#0x10]         ;171
000314  f8d80000          LDR      r0,[r8,#0]            ;172  ; Correct_Parametet
000318  9904              LDR      r1,[sp,#0x10]         ;172
00031a  4348              MULS     r0,r1,r0              ;172
00031c  9004              STR      r0,[sp,#0x10]         ;172
00031e  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;173
000322  4288              CMP      r0,r1                 ;173
000324  d20a              BCS      |L3.828|
000326  e9dd0104          LDRD     r0,r1,[sp,#0x10]      ;175
00032a  1a40              SUBS     r0,r0,r1              ;175
00032c  9004              STR      r0,[sp,#0x10]         ;175
00032e  9804              LDR      r0,[sp,#0x10]         ;176
000330  6028              STR      r0,[r5,#0]            ;176  ; Correct_Strong
000332  7820              LDRB     r0,[r4,#0]            ;177  ; correct_por
000334  f0400001          ORR      r0,r0,#1              ;177
000338  7020              STRB     r0,[r4,#0]            ;177
00033a  e009              B        |L3.848|
                  |L3.828|
00033c  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;181
000340  1a40              SUBS     r0,r0,r1              ;181
000342  9005              STR      r0,[sp,#0x14]         ;181
000344  9805              LDR      r0,[sp,#0x14]         ;182
000346  6028              STR      r0,[r5,#0]            ;182  ; Correct_Strong
000348  7820              LDRB     r0,[r4,#0]            ;183  ; correct_por
00034a  f0200001          BIC      r0,r0,#1              ;183
00034e  7020              STRB     r0,[r4,#0]            ;183
                  |L3.848|
000350  f7fffffe          BL       Flash_Write_all
000354  6838              LDR      r0,[r7,#0]  ; flagB
000356  f0200008          BIC      r0,r0,#8
00035a  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.860|
;;;187    		}
;;;188    		
;;;189    		
;;;190    /************************************???°§????ßµ?*****************************************************************/
;;;191    		if (g_tModS.RxBuf[1] == 0x03)			   //CC??ßµ?
00035c  4651              MOV      r1,r10
00035e  f89a0001          LDRB     r0,[r10,#1]  ; g_tModS
;;;192    		{
;;;193    			Modify_A_READ = Imon1_value;//
000362  4a30              LDR      r2,|L3.1060|
;;;194    			Modify_C_READ = Contr_Laod;//
000364  f8dfa0c0          LDR      r10,|L3.1064|
000368  2803              CMP      r0,#3                 ;191
00036a  d110              BNE      |L3.910|
00036c  6813              LDR      r3,[r2,#0]            ;193  ; Imon1_value
00036e  6073              STR      r3,[r6,#4]            ;193  ; Modify_A_READ
000370  f8ba3000          LDRH     r3,[r10,#0]  ; Contr_Laod
000374  60b3              STR      r3,[r6,#8]  ; Modify_C_READ
;;;195    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000376  790b              LDRB     r3,[r1,#4]  ; g_tModS
000378  f891c003          LDRB     r12,[r1,#3]  ; g_tModS
00037c  eb03230c          ADD      r3,r3,r12,LSL #8
000380  60f3              STR      r3,[r6,#0xc]  ; Modify_A_ACT
;;;196    			Flag_DAC_OFF=1;//
000382  e000              B        |L3.902|
                  |L3.900|
000384  e3fe              B        |L3.2948|
                  |L3.902|
000386  683b              LDR      r3,[r7,#0]  ; flagB
000388  f0430308          ORR      r3,r3,#8
00038c  603b              STR      r3,[r7,#0]  ; flagB
                  |L3.910|
;;;197    		}
;;;198    
;;;199    		if (g_tModS.RxBuf[1] == 0x04)			   //
00038e  2804              CMP      r0,#4
000390  d17e              BNE      |L3.1168|
;;;200    		{
;;;201    			vu32 var16;
;;;202    			vu32 var32a;
;;;203    			vu32 var32b;
;;;204    			
;;;205    			vu32 var16a;
;;;206    			vu32 var32c;
;;;207    			vu32 var32d;
;;;208    			
;;;209    			Modify_B_READ = Imon1_value;
000392  6810              LDR      r0,[r2,#0]  ; Imon1_value
000394  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;210    			Modify_D_READ = Contr_Laod;
000396  f8ba0000          LDRH     r0,[r10,#0]  ; Contr_Laod
00039a  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;211    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00039c  4818              LDR      r0,|L3.1024|
00039e  7901              LDRB     r1,[r0,#4]  ; g_tModS
0003a0  78c0              LDRB     r0,[r0,#3]  ; g_tModS
0003a2  eb012000          ADD      r0,r1,r0,LSL #8
0003a6  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;212    			
;;;213    			var32a = Modify_B_ACT;
0003a8  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
0003aa  9005              STR      r0,[sp,#0x14]
;;;214    			var32a = var32a - Modify_A_ACT;
0003ac  9805              LDR      r0,[sp,#0x14]
0003ae  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0003b0  1a40              SUBS     r0,r0,r1
0003b2  9005              STR      r0,[sp,#0x14]
;;;215    			var32a = var32a << 12;
0003b4  9805              LDR      r0,[sp,#0x14]
0003b6  0300              LSLS     r0,r0,#12
0003b8  9005              STR      r0,[sp,#0x14]
;;;216    			var16 = Modify_B_READ - Modify_A_READ;
0003ba  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
0003bc  6871              LDR      r1,[r6,#4]  ; Modify_A_READ
0003be  1a40              SUBS     r0,r0,r1
0003c0  9006              STR      r0,[sp,#0x18]
;;;217    			var32a = var32a / var16;
0003c2  e9dd1005          LDRD     r1,r0,[sp,#0x14]
0003c6  fbb1f0f0          UDIV     r0,r1,r0
0003ca  9005              STR      r0,[sp,#0x14]
;;;218    			REG_Load_A = var32a;
0003cc  9805              LDR      r0,[sp,#0x14]
0003ce  f8c80004          STR      r0,[r8,#4]  ; Correct_Parametet
;;;219    			var32a = Modify_B_ACT;
0003d2  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
0003d4  9005              STR      r0,[sp,#0x14]
;;;220    			var32a = var32a << 12;
0003d6  9805              LDR      r0,[sp,#0x14]
0003d8  0300              LSLS     r0,r0,#12
0003da  9005              STR      r0,[sp,#0x14]
;;;221    			var32b = Modify_B_READ;
0003dc  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
0003de  9004              STR      r0,[sp,#0x10]
;;;222    			var32b = var32b * REG_Load_A;
0003e0  f8d80004          LDR      r0,[r8,#4]  ; Correct_Parametet
0003e4  9904              LDR      r1,[sp,#0x10]
0003e6  4348              MULS     r0,r1,r0
0003e8  9004              STR      r0,[sp,#0x10]
;;;223    			if (var32a < var32b)
0003ea  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0003ee  4288              CMP      r0,r1
0003f0  d221              BCS      |L3.1078|
;;;224    			{
;;;225    				var32b = var32b - var32a;
0003f2  e9dd0104          LDRD     r0,r1,[sp,#0x10]
0003f6  1a40              SUBS     r0,r0,r1
0003f8  9004              STR      r0,[sp,#0x10]
;;;226    				REG_LoadA_Offset = var32b;
0003fa  9804              LDR      r0,[sp,#0x10]
0003fc  6068              STR      r0,[r5,#4]  ; Correct_Strong
;;;227    				Polar1 |= 0x01;
0003fe  e015              B        |L3.1068|
                  |L3.1024|
                          DCD      g_tModS
                  |L3.1028|
                          DCD      ||.data||
                  |L3.1032|
                          DCD      UART_Buffer_Send
                  |L3.1036|
                          DCD      Transmit_BUFFERsize
                  |L3.1040|
                          DCD      flagA
                  |L3.1044|
                          DCD      ||.bss||+0xa8
                  |L3.1048|
                          DCD      flagF
                  |L3.1052|
                          DCD      Vmon1_value
                  |L3.1056|
                          DCD      flagB
                  |L3.1060|
                          DCD      Imon1_value
                  |L3.1064|
                          DCD      Contr_Laod
                  |L3.1068|
00042c  7860              LDRB     r0,[r4,#1]  ; correct_por
00042e  f0400001          ORR      r0,r0,#1
000432  7060              STRB     r0,[r4,#1]
000434  e009              B        |L3.1098|
                  |L3.1078|
;;;228    			}
;;;229    			else 
;;;230    			{
;;;231    				var32a = var32a - var32b;
000436  e9dd1004          LDRD     r1,r0,[sp,#0x10]
00043a  1a40              SUBS     r0,r0,r1
00043c  9005              STR      r0,[sp,#0x14]
;;;232    				REG_LoadA_Offset = var32a;
00043e  9805              LDR      r0,[sp,#0x14]
000440  6068              STR      r0,[r5,#4]  ; Correct_Strong
;;;233    				Polar1 &= ~0x01;					
000442  7860              LDRB     r0,[r4,#1]  ; correct_por
000444  f0200001          BIC      r0,r0,#1
000448  7060              STRB     r0,[r4,#1]
                  |L3.1098|
;;;234    			}
;;;235    //---------------------------------------------------------------------------------//
;;;236    			var32c = Modify_B_ACT; 
00044a  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
00044c  9002              STR      r0,[sp,#8]
;;;237    			var32c = var32c - Modify_A_ACT;
00044e  9802              LDR      r0,[sp,#8]
000450  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000452  1a40              SUBS     r0,r0,r1
000454  9002              STR      r0,[sp,#8]
;;;238    			var32c = var32c << 12;
000456  9802              LDR      r0,[sp,#8]
000458  0300              LSLS     r0,r0,#12
00045a  9002              STR      r0,[sp,#8]
;;;239    			var16a=Modify_D_READ-Modify_C_READ;
00045c  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
00045e  68b1              LDR      r1,[r6,#8]  ; Modify_C_READ
000460  1a40              SUBS     r0,r0,r1
000462  9003              STR      r0,[sp,#0xc]
;;;240    			var16a=var16a*2;
000464  9803              LDR      r0,[sp,#0xc]
000466  0040              LSLS     r0,r0,#1
000468  9003              STR      r0,[sp,#0xc]
;;;241    			var32c=var32c/var16a;
00046a  e9dd0102          LDRD     r0,r1,[sp,#8]
00046e  fbb0f0f1          UDIV     r0,r0,r1
000472  9002              STR      r0,[sp,#8]
;;;242    			SET_LoadA = var32c;
000474  9802              LDR      r0,[sp,#8]
000476  f8c80008          STR      r0,[r8,#8]  ; Correct_Parametet
;;;243    			var32c = Modify_B_ACT;
00047a  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
00047c  9002              STR      r0,[sp,#8]
;;;244    			var32c = var32c << 12;
00047e  9802              LDR      r0,[sp,#8]
000480  0300              LSLS     r0,r0,#12
000482  9002              STR      r0,[sp,#8]
;;;245    			var32d = SET_LoadA;
000484  f8d80008          LDR      r0,[r8,#8]  ; Correct_Parametet
000488  9001              STR      r0,[sp,#4]
;;;246    			var32d = var32d * (Modify_D_READ*2);
00048a  9801              LDR      r0,[sp,#4]
00048c  6971              LDR      r1,[r6,#0x14]  ; Modify_D_READ
00048e  e000              B        |L3.1170|
                  |L3.1168|
000490  e021              B        |L3.1238|
                  |L3.1170|
000492  4348              MULS     r0,r1,r0
000494  0040              LSLS     r0,r0,#1
000496  9001              STR      r0,[sp,#4]
;;;247    			if (var32c < var32d)
000498  e9dd1001          LDRD     r1,r0,[sp,#4]
00049c  4288              CMP      r0,r1
00049e  d20a              BCS      |L3.1206|
;;;248    			{
;;;249    				var32d = var32d - var32c;
0004a0  e9dd0101          LDRD     r0,r1,[sp,#4]
0004a4  1a40              SUBS     r0,r0,r1
0004a6  9001              STR      r0,[sp,#4]
;;;250    				SET_LoadA_Offset = var32d;
0004a8  9801              LDR      r0,[sp,#4]
0004aa  60a8              STR      r0,[r5,#8]  ; Correct_Strong
;;;251    				Polar1 |= 0x04;
0004ac  7860              LDRB     r0,[r4,#1]  ; correct_por
0004ae  f0400004          ORR      r0,r0,#4
0004b2  7060              STRB     r0,[r4,#1]
0004b4  e009              B        |L3.1226|
                  |L3.1206|
;;;252    			}
;;;253    			else 
;;;254    			{
;;;255    				var32c = var32c - var32d;
0004b6  e9dd1001          LDRD     r1,r0,[sp,#4]
0004ba  1a40              SUBS     r0,r0,r1
0004bc  9002              STR      r0,[sp,#8]
;;;256    				SET_LoadA_Offset = var32c;
0004be  9802              LDR      r0,[sp,#8]
0004c0  60a8              STR      r0,[r5,#8]  ; Correct_Strong
;;;257    				Polar1 &= ~0x04;
0004c2  7860              LDRB     r0,[r4,#1]  ; correct_por
0004c4  f0200004          BIC      r0,r0,#4
0004c8  7060              STRB     r0,[r4,#1]
                  |L3.1226|
;;;258    			}
;;;259    			Flash_Write_all ();	
0004ca  f7fffffe          BL       Flash_Write_all
;;;260    			Flag_DAC_OFF =0;
0004ce  6838              LDR      r0,[r7,#0]  ; flagB
0004d0  f0200008          BIC      r0,r0,#8
0004d4  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1238|
;;;261    		}
;;;262    /*************************************??CV??????ßµ?**************************************************************/
;;;263    		if(g_tModS.RxBuf[1] == 0x05)
0004d6  49fe              LDR      r1,|L3.2256|
0004d8  7848              LDRB     r0,[r1,#1]  ; g_tModS
0004da  2805              CMP      r0,#5
0004dc  d10a              BNE      |L3.1268|
;;;264    		{
;;;265    			Modify_A_READ = Vmon1_value;//????
0004de  f8db2000          LDR      r2,[r11,#0]  ; Vmon1_value
0004e2  6072              STR      r2,[r6,#4]  ; Modify_A_READ
;;;266    			Modify_C_READ = Contr_Laod;//?????
0004e4  f8ba2000          LDRH     r2,[r10,#0]  ; Contr_Laod
0004e8  60b2              STR      r2,[r6,#8]  ; Modify_C_READ
;;;267    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
0004ea  790a              LDRB     r2,[r1,#4]  ; g_tModS
0004ec  78cb              LDRB     r3,[r1,#3]  ; g_tModS
0004ee  eb022203          ADD      r2,r2,r3,LSL #8
0004f2  60f2              STR      r2,[r6,#0xc]  ; Modify_A_ACT
                  |L3.1268|
;;;268    		}
;;;269    		if (g_tModS.RxBuf[1] == 0x06)			   //???ßµ???
0004f4  2806              CMP      r0,#6
0004f6  d17b              BNE      |L3.1520|
;;;270    		{
;;;271    			vu32 var16;
;;;272    			vu32 var32a;
;;;273    			vu32 var32b;
;;;274    			
;;;275    			vu32 var16a;
;;;276    			vu32 var32c;
;;;277    			vu32 var32d;
;;;278    			
;;;279    			Modify_B_READ =Vmon1_value;//????
0004f8  f8db0000          LDR      r0,[r11,#0]  ; Vmon1_value
0004fc  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;280    			Modify_D_READ =Contr_Laod;//?????
0004fe  f8ba0000          LDRH     r0,[r10,#0]  ; Contr_Laod
000502  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;281    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
000504  48f2              LDR      r0,|L3.2256|
000506  7901              LDRB     r1,[r0,#4]  ; g_tModS
000508  78c0              LDRB     r0,[r0,#3]  ; g_tModS
00050a  eb012000          ADD      r0,r1,r0,LSL #8
00050e  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;282    			var32a = Modify_B_ACT;
000510  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000512  9005              STR      r0,[sp,#0x14]
;;;283    			var32a = var32a - Modify_A_ACT;
000514  9805              LDR      r0,[sp,#0x14]
000516  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000518  1a40              SUBS     r0,r0,r1
00051a  9005              STR      r0,[sp,#0x14]
;;;284    			var32a = var32a << 12;
00051c  9805              LDR      r0,[sp,#0x14]
00051e  0300              LSLS     r0,r0,#12
000520  9005              STR      r0,[sp,#0x14]
;;;285    			var16 = Modify_B_READ - Modify_A_READ;
000522  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000524  6871              LDR      r1,[r6,#4]  ; Modify_A_READ
000526  1a40              SUBS     r0,r0,r1
000528  9006              STR      r0,[sp,#0x18]
;;;286    			var32a = var32a / var16;
00052a  e9dd0105          LDRD     r0,r1,[sp,#0x14]
00052e  fbb0f0f1          UDIV     r0,r0,r1
000532  9005              STR      r0,[sp,#0x14]
;;;287    			REG_LoadV = var32a;
000534  9805              LDR      r0,[sp,#0x14]
000536  f8c8000c          STR      r0,[r8,#0xc]  ; Correct_Parametet
;;;288    			var32a=0;
00053a  f04f0b00          MOV      r11,#0
;;;289    			var32a = Modify_B_ACT;
00053e  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000540  9005              STR      r0,[sp,#0x14]
;;;290    			var32a = var32a << 12;
000542  9805              LDR      r0,[sp,#0x14]
000544  0300              LSLS     r0,r0,#12
000546  9005              STR      r0,[sp,#0x14]
;;;291    			var32b = Modify_B_READ;
000548  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
00054a  9004              STR      r0,[sp,#0x10]
;;;292    			var32b = var32b * REG_LoadV;
00054c  f8d8000c          LDR      r0,[r8,#0xc]  ; Correct_Parametet
000550  9904              LDR      r1,[sp,#0x10]
000552  4348              MULS     r0,r1,r0
000554  9004              STR      r0,[sp,#0x10]
;;;293    			if (var32a < var32b)
000556  e9dd1004          LDRD     r1,r0,[sp,#0x10]
00055a  4288              CMP      r0,r1
00055c  d20a              BCS      |L3.1396|
;;;294    			{
;;;295    				var32b = var32b - var32a;
00055e  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000562  1a40              SUBS     r0,r0,r1
000564  9004              STR      r0,[sp,#0x10]
;;;296    				REG_LoadV_Offset = var32b;
000566  9804              LDR      r0,[sp,#0x10]
000568  60e8              STR      r0,[r5,#0xc]  ; Correct_Strong
;;;297    				Polar2 |= 0x01;
00056a  78a0              LDRB     r0,[r4,#2]  ; correct_por
00056c  f0400001          ORR      r0,r0,#1
000570  70a0              STRB     r0,[r4,#2]
000572  e009              B        |L3.1416|
                  |L3.1396|
;;;298    			}
;;;299    			else 
;;;300    			{
;;;301    				var32a = var32a - var32b;
000574  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000578  1a40              SUBS     r0,r0,r1
00057a  9005              STR      r0,[sp,#0x14]
;;;302    				REG_LoadV_Offset = var32a;
00057c  9805              LDR      r0,[sp,#0x14]
00057e  60e8              STR      r0,[r5,#0xc]  ; Correct_Strong
;;;303    				Polar2 &= ~0x01;
000580  78a0              LDRB     r0,[r4,#2]  ; correct_por
000582  f0200001          BIC      r0,r0,#1
000586  70a0              STRB     r0,[r4,#2]
                  |L3.1416|
;;;304    			}
;;;305    //---------------------------------------------------------------------------------------//			
;;;306    			var32c = Modify_B_ACT; //CV??????ßµ?
000588  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
00058a  9002              STR      r0,[sp,#8]
;;;307    			var32c = var32c - Modify_A_ACT;
00058c  9802              LDR      r0,[sp,#8]
00058e  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000590  1a40              SUBS     r0,r0,r1
000592  9002              STR      r0,[sp,#8]
;;;308    			var32c = var32c << 12;
000594  9802              LDR      r0,[sp,#8]
000596  0300              LSLS     r0,r0,#12
000598  9002              STR      r0,[sp,#8]
;;;309    			var16a=Modify_D_READ-Modify_C_READ;
00059a  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
00059c  68b1              LDR      r1,[r6,#8]  ; Modify_C_READ
00059e  1a40              SUBS     r0,r0,r1
0005a0  9003              STR      r0,[sp,#0xc]
;;;310    			var16a=(var16a*2);
0005a2  9803              LDR      r0,[sp,#0xc]
0005a4  0040              LSLS     r0,r0,#1
0005a6  9003              STR      r0,[sp,#0xc]
;;;311    			var32c=var32c/var16a;
0005a8  e9dd0102          LDRD     r0,r1,[sp,#8]
0005ac  fbb0f0f1          UDIV     r0,r0,r1
0005b0  9002              STR      r0,[sp,#8]
;;;312    			SET_LoadV = var32c;
0005b2  9802              LDR      r0,[sp,#8]
0005b4  f8c80010          STR      r0,[r8,#0x10]  ; Correct_Parametet
;;;313    			var32c = Modify_B_ACT;
0005b8  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
0005ba  9002              STR      r0,[sp,#8]
;;;314    			var32c = var32c << 12;
0005bc  9802              LDR      r0,[sp,#8]
0005be  0300              LSLS     r0,r0,#12
0005c0  9002              STR      r0,[sp,#8]
;;;315    			var32d = SET_LoadV;
0005c2  f8d80010          LDR      r0,[r8,#0x10]  ; Correct_Parametet
0005c6  9001              STR      r0,[sp,#4]
;;;316    			var32d = var32d * (Modify_D_READ*2);
0005c8  9801              LDR      r0,[sp,#4]
0005ca  6971              LDR      r1,[r6,#0x14]  ; Modify_D_READ
0005cc  4348              MULS     r0,r1,r0
0005ce  0040              LSLS     r0,r0,#1
0005d0  9001              STR      r0,[sp,#4]
;;;317    			if (var32c < var32d)
0005d2  e9dd1001          LDRD     r1,r0,[sp,#4]
0005d6  4288              CMP      r0,r1
0005d8  d20b              BCS      |L3.1522|
;;;318    			{
;;;319    				var32d = var32d - var32c;
0005da  e9dd0101          LDRD     r0,r1,[sp,#4]
0005de  1a40              SUBS     r0,r0,r1
0005e0  9001              STR      r0,[sp,#4]
;;;320    				SET_LoadV_Offset = var32d;
0005e2  9801              LDR      r0,[sp,#4]
0005e4  6128              STR      r0,[r5,#0x10]  ; Correct_Strong
;;;321    				Polar2 |= 0x04;
0005e6  78a0              LDRB     r0,[r4,#2]  ; correct_por
0005e8  f0400004          ORR      r0,r0,#4
0005ec  70a0              STRB     r0,[r4,#2]
0005ee  e00a              B        |L3.1542|
                  |L3.1520|
0005f0  e00d              B        |L3.1550|
                  |L3.1522|
;;;322    			}
;;;323    			else 
;;;324    			{
;;;325    				var32c = var32c - var32d;
0005f2  e9dd1001          LDRD     r1,r0,[sp,#4]
0005f6  1a40              SUBS     r0,r0,r1
0005f8  9002              STR      r0,[sp,#8]
;;;326    				SET_LoadV_Offset = var32c;
0005fa  9802              LDR      r0,[sp,#8]
0005fc  6128              STR      r0,[r5,#0x10]  ; Correct_Strong
;;;327    				Polar2 &= ~0x04;
0005fe  78a0              LDRB     r0,[r4,#2]  ; correct_por
000600  f0200004          BIC      r0,r0,#4
000604  70a0              STRB     r0,[r4,#2]
                  |L3.1542|
;;;328    			}
;;;329    //---------------------------------------------------------------------------------------//
;;;330    		  Flash_Write_all();	//??ß’?FLASH
000606  f7fffffe          BL       Flash_Write_all
;;;331    			DAC_Flag=0;
00060a  f886b000          STRB     r11,[r6,#0]
                  |L3.1550|
;;;332    		}
;;;333    /*************************************??ßµ?**************************************************************************/
;;;334    		if(g_tModS.RxBuf[1] == 0x07||flag_ADJ_VL==1)
00060e  f8dfb2c0          LDR      r11,|L3.2256|
;;;335    		{
;;;336    			Modify_A_READ = Rmon_value;//????
000612  49b0              LDR      r1,|L3.2260|
000614  f89b0001          LDRB     r0,[r11,#1]           ;334  ; g_tModS
000618  2807              CMP      r0,#7                 ;334
00061a  d003              BEQ      |L3.1572|
00061c  f8992000          LDRB     r2,[r9,#0]            ;334  ; flagF
000620  0752              LSLS     r2,r2,#29             ;334
000622  d508              BPL      |L3.1590|
                  |L3.1572|
000624  880a              LDRH     r2,[r1,#0]  ; Rmon_value
000626  6072              STR      r2,[r6,#4]  ; Modify_A_READ
;;;337    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
000628  f89b2004          LDRB     r2,[r11,#4]  ; g_tModS
00062c  f89b3003          LDRB     r3,[r11,#3]  ; g_tModS
000630  eb022203          ADD      r2,r2,r3,LSL #8
000634  60f2              STR      r2,[r6,#0xc]  ; Modify_A_ACT
                  |L3.1590|
;;;338    		}
;;;339    		if (g_tModS.RxBuf[1] == 0x08||flag_ADJ_VH==1)			   //???ßµ???
000636  2808              CMP      r0,#8
000638  d003              BEQ      |L3.1602|
00063a  f8990000          LDRB     r0,[r9,#0]  ; flagF
00063e  0700              LSLS     r0,r0,#28
000640  d57e              BPL      |L3.1856|
                  |L3.1602|
;;;340    		{
;;;341    			vu16 var16;
;;;342    			vu32 var32a;
;;;343    			vu32 var32b;
;;;344    			
;;;345    			vu16 var16a;
;;;346    			vu32 var32c;
;;;347    			vu32 var32d;
;;;348    			Modify_B_READ =Rmon_value;//????
000642  8808              LDRH     r0,[r1,#0]  ; Rmon_value
000644  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;349    			flag_OverV=1;
000646  49a4              LDR      r1,|L3.2264|
000648  6808              LDR      r0,[r1,#0]  ; flagG
00064a  f0400002          ORR      r0,r0,#2
00064e  6008              STR      r0,[r1,#0]  ; flagG
;;;350    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
000650  f89b1004          LDRB     r1,[r11,#4]  ; g_tModS
000654  f89b2003          LDRB     r2,[r11,#3]  ; g_tModS
000658  eb012102          ADD      r1,r1,r2,LSL #8
00065c  61b1              STR      r1,[r6,#0x18]  ; Modify_B_ACT
;;;351    			if(flag_OverV==1)//??????ß’?????ßµ???ß’?FLASH
00065e  0780              LSLS     r0,r0,#30
000660  d575              BPL      |L3.1870|
;;;352    			{
;;;353    				var32a = Modify_B_ACT;
000662  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000664  9005              STR      r0,[sp,#0x14]
;;;354    				var32a = var32a - Modify_A_ACT;
000666  9805              LDR      r0,[sp,#0x14]
000668  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00066a  1a40              SUBS     r0,r0,r1
00066c  9005              STR      r0,[sp,#0x14]
;;;355    				var32a = var32a << 12;
00066e  9805              LDR      r0,[sp,#0x14]
000670  0300              LSLS     r0,r0,#12
000672  9005              STR      r0,[sp,#0x14]
;;;356    				var16 = Modify_B_READ - Modify_A_READ;
000674  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000676  6871              LDR      r1,[r6,#4]  ; Modify_A_READ
000678  1a40              SUBS     r0,r0,r1
00067a  9006              STR      r0,[sp,#0x18]
;;;357    				var32a = var32a / var16;
00067c  f8bd1018          LDRH     r1,[sp,#0x18]
000680  9805              LDR      r0,[sp,#0x14]
000682  fbb0f0f1          UDIV     r0,r0,r1
000686  9005              STR      r0,[sp,#0x14]
;;;358                    if(r_raly == 1)
000688  4894              LDR      r0,|L3.2268|
00068a  7800              LDRB     r0,[r0,#0]  ; r_raly
00068c  2801              CMP      r0,#1
00068e  d01d              BEQ      |L3.1740|
;;;359                    {
;;;360                        REG_CorrectionR = var32a;
;;;361                        var32a=0;
;;;362                        var32a = Modify_B_ACT;
;;;363                        var32a = var32a << 12;
;;;364                        var32b = Modify_B_READ;
;;;365                        var32b = var32b * REG_CorrectionR;
;;;366                        if (var32a < var32b)
;;;367                        {
;;;368                            var32b = var32b - var32a;
;;;369                            REG_ReadR_Offset = var32b;
;;;370                            Polar3 |= 0x01;
;;;371                        }
;;;372                        else 
;;;373                        {
;;;374                            var32a = var32a - var32b;
;;;375                            REG_ReadR_Offset = var32a;
;;;376                            Polar3 &= ~0x01;
;;;377                        }
;;;378                    }else{
;;;379                        REG_CorrectionRL = var32a;
000690  9805              LDR      r0,[sp,#0x14]
000692  f8c8002c          STR      r0,[r8,#0x2c]  ; Correct_Parametet
;;;380                        var32a=0;
;;;381                        var32a = Modify_B_ACT;
000696  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000698  9005              STR      r0,[sp,#0x14]
;;;382                        var32a = var32a << 12;
00069a  9805              LDR      r0,[sp,#0x14]
00069c  0300              LSLS     r0,r0,#12
00069e  9005              STR      r0,[sp,#0x14]
;;;383                        var32b = Modify_B_READ;
0006a0  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
0006a2  9004              STR      r0,[sp,#0x10]
;;;384                        var32b = var32b * REG_CorrectionRL;
0006a4  f8d8002c          LDR      r0,[r8,#0x2c]  ; Correct_Parametet
0006a8  9904              LDR      r1,[sp,#0x10]
0006aa  4348              MULS     r0,r1,r0
0006ac  9004              STR      r0,[sp,#0x10]
;;;385                        if (var32a < var32b)
0006ae  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0006b2  4288              CMP      r0,r1
0006b4  d233              BCS      |L3.1822|
;;;386                        {
;;;387                            var32b = var32b - var32a;
0006b6  e9dd0104          LDRD     r0,r1,[sp,#0x10]
0006ba  1a40              SUBS     r0,r0,r1
0006bc  9004              STR      r0,[sp,#0x10]
;;;388                            REG_ReadRL_Offset = var32b;
0006be  9804              LDR      r0,[sp,#0x10]
0006c0  62e8              STR      r0,[r5,#0x2c]  ; Correct_Strong
;;;389                            Polar3 |= 0x01;
0006c2  78e0              LDRB     r0,[r4,#3]  ; correct_por
0006c4  f0400001          ORR      r0,r0,#1
0006c8  70e0              STRB     r0,[r4,#3]
0006ca  e032              B        |L3.1842|
                  |L3.1740|
0006cc  9805              LDR      r0,[sp,#0x14]         ;360
0006ce  f8c80014          STR      r0,[r8,#0x14]         ;360  ; Correct_Parametet
0006d2  69b0              LDR      r0,[r6,#0x18]         ;362  ; Modify_B_ACT
0006d4  9005              STR      r0,[sp,#0x14]         ;362
0006d6  9805              LDR      r0,[sp,#0x14]         ;363
0006d8  0300              LSLS     r0,r0,#12             ;363
0006da  9005              STR      r0,[sp,#0x14]         ;363
0006dc  6930              LDR      r0,[r6,#0x10]         ;364  ; Modify_B_READ
0006de  9004              STR      r0,[sp,#0x10]         ;364
0006e0  f8d80014          LDR      r0,[r8,#0x14]         ;365  ; Correct_Parametet
0006e4  9904              LDR      r1,[sp,#0x10]         ;365
0006e6  4348              MULS     r0,r1,r0              ;365
0006e8  9004              STR      r0,[sp,#0x10]         ;365
0006ea  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;366
0006ee  4288              CMP      r0,r1                 ;366
0006f0  d20a              BCS      |L3.1800|
0006f2  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;368
0006f6  1a08              SUBS     r0,r1,r0              ;368
0006f8  9004              STR      r0,[sp,#0x10]         ;368
0006fa  9804              LDR      r0,[sp,#0x10]         ;369
0006fc  6168              STR      r0,[r5,#0x14]         ;369  ; Correct_Strong
0006fe  78e0              LDRB     r0,[r4,#3]            ;370  ; correct_por
000700  f0400001          ORR      r0,r0,#1              ;370
000704  70e0              STRB     r0,[r4,#3]            ;370
000706  e014              B        |L3.1842|
                  |L3.1800|
000708  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;374
00070c  1a40              SUBS     r0,r0,r1              ;374
00070e  9005              STR      r0,[sp,#0x14]         ;374
000710  9805              LDR      r0,[sp,#0x14]         ;375
000712  6168              STR      r0,[r5,#0x14]         ;375  ; Correct_Strong
000714  78e0              LDRB     r0,[r4,#3]            ;376  ; correct_por
000716  f0200001          BIC      r0,r0,#1              ;376
00071a  70e0              STRB     r0,[r4,#3]            ;376
00071c  e009              B        |L3.1842|
                  |L3.1822|
;;;390                        }
;;;391                        else 
;;;392                        {
;;;393                            var32a = var32a - var32b;
00071e  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000722  1a40              SUBS     r0,r0,r1
000724  9005              STR      r0,[sp,#0x14]
;;;394                            REG_ReadR_Offset = var32a;
000726  9805              LDR      r0,[sp,#0x14]
000728  6168              STR      r0,[r5,#0x14]  ; Correct_Strong
;;;395                            Polar3 &= ~0x01;
00072a  78e0              LDRB     r0,[r4,#3]  ; correct_por
00072c  f0200001          BIC      r0,r0,#1
000730  70e0              STRB     r0,[r4,#3]
                  |L3.1842|
;;;396                        }
;;;397                    }
;;;398    	//---------------------------------------------------------------------------------------//
;;;399    				Flash_Write_all();	//??ß’?FLASH
000732  f7fffffe          BL       Flash_Write_all
;;;400    				flag_OverV=0;
000736  4868              LDR      r0,|L3.2264|
000738  6801              LDR      r1,[r0,#0]  ; flagG
00073a  f0210102          BIC      r1,r1,#2
00073e  e001              B        |L3.1860|
                  |L3.1856|
000740  e00b              B        |L3.1882|
000742  e004              B        |L3.1870|
                  |L3.1860|
000744  6001              STR      r1,[r0,#0]  ; flagG
;;;401    				Flag_DAC_OFF=0;
000746  6838              LDR      r0,[r7,#0]  ; flagB
000748  f0200008          BIC      r0,r0,#8
00074c  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1870|
;;;402    			}
;;;403    			flag_ADJ_VH=0;//????¶À??????
00074e  f8d90000          LDR      r0,[r9,#0]  ; flagF
000752  f0200008          BIC      r0,r0,#8
000756  f8c90000          STR      r0,[r9,#0]  ; flagF
                  |L3.1882|
;;;404    		}		
;;;405    /*******************************??CC???°§????ßµ?******************************************/	
;;;406    		if (g_tModS.RxBuf[1] == 0x09||flag_ADJ_ALCC==1)			   //?°§?ßµ?
00075a  f89b0001          LDRB     r0,[r11,#1]  ; g_tModS
00075e  2809              CMP      r0,#9
000760  d003              BEQ      |L3.1898|
000762  f8991000          LDRB     r1,[r9,#0]  ; flagF
000766  06c9              LSLS     r1,r1,#27
000768  d50c              BPL      |L3.1924|
                  |L3.1898|
;;;407    		{
;;;408    			Modify_A_READ = Imon_value;//??°§
00076a  495d              LDR      r1,|L3.2272|
00076c  8809              LDRH     r1,[r1,#0]  ; Imon_value
00076e  6071              STR      r1,[r6,#4]  ; Modify_A_READ
;;;409    			Modify_C_READ = Contr_Current;//???°§
000770  495c              LDR      r1,|L3.2276|
000772  8809              LDRH     r1,[r1,#0]  ; Contr_Current
000774  60b1              STR      r1,[r6,#8]  ; Modify_C_READ
;;;410    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000776  f89b1004          LDRB     r1,[r11,#4]  ; g_tModS
00077a  f89b2003          LDRB     r2,[r11,#3]  ; g_tModS
00077e  eb012102          ADD      r1,r1,r2,LSL #8
000782  60f1              STR      r1,[r6,#0xc]  ; Modify_A_ACT
                  |L3.1924|
;;;411    		}
;;;412    
;;;413    		if (g_tModS.RxBuf[1] == 0x0A||flag_ADJ_AHCC==1)			   //?°§?ßµ???
000784  280a              CMP      r0,#0xa
000786  d003              BEQ      |L3.1936|
000788  f8990000          LDRB     r0,[r9,#0]  ; flagF
00078c  0680              LSLS     r0,r0,#26
00078e  d57d              BPL      |L3.2188|
                  |L3.1936|
;;;414    		{
;;;415    			vu16 var16;
;;;416    			vu32 var32a;
;;;417    			vu32 var32b;
;;;418    			
;;;419    			vu16 var16a;
;;;420    			vu32 var32c;
;;;421    			vu32 var32d;
;;;422    			
;;;423    			Modify_D_READ = Contr_Current;
000790  4854              LDR      r0,|L3.2276|
000792  8800              LDRH     r0,[r0,#0]  ; Contr_Current
000794  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;424    			Modify_B_READ = Imon_value;
000796  4852              LDR      r0,|L3.2272|
000798  8800              LDRH     r0,[r0,#0]  ; Imon_value
00079a  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;425    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00079c  f89b0004          LDRB     r0,[r11,#4]  ; g_tModS
0007a0  f89b1003          LDRB     r1,[r11,#3]  ; g_tModS
0007a4  eb002001          ADD      r0,r0,r1,LSL #8
0007a8  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;426    			var32a = Modify_B_ACT;
0007aa  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
0007ac  9005              STR      r0,[sp,#0x14]
;;;427    			var32a = var32a - Modify_A_ACT;
0007ae  9805              LDR      r0,[sp,#0x14]
0007b0  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0007b2  1a40              SUBS     r0,r0,r1
0007b4  9005              STR      r0,[sp,#0x14]
;;;428    			var32a = var32a << 14;
0007b6  9805              LDR      r0,[sp,#0x14]
0007b8  0380              LSLS     r0,r0,#14
0007ba  9005              STR      r0,[sp,#0x14]
;;;429    			var16 = Modify_B_READ - Modify_A_READ;
0007bc  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
0007be  6871              LDR      r1,[r6,#4]  ; Modify_A_READ
0007c0  1a40              SUBS     r0,r0,r1
0007c2  9006              STR      r0,[sp,#0x18]
;;;430    			var32a = var32a / var16;
0007c4  f8bd1018          LDRH     r1,[sp,#0x18]
0007c8  9805              LDR      r0,[sp,#0x14]
0007ca  fbb0f0f1          UDIV     r0,r0,r1
0007ce  9005              STR      r0,[sp,#0x14]
;;;431    			REG_POWERA = var32a;
0007d0  9805              LDR      r0,[sp,#0x14]
0007d2  f8c80018          STR      r0,[r8,#0x18]  ; Correct_Parametet
;;;432    			var32a = Modify_B_ACT;
0007d6  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
0007d8  9005              STR      r0,[sp,#0x14]
;;;433    			var32a = var32a << 14;
0007da  9805              LDR      r0,[sp,#0x14]
0007dc  0380              LSLS     r0,r0,#14
0007de  9005              STR      r0,[sp,#0x14]
;;;434    			var32b = Modify_B_READ;
0007e0  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
0007e2  9004              STR      r0,[sp,#0x10]
;;;435    			var32b = var32b * REG_POWERA;
0007e4  f8d80018          LDR      r0,[r8,#0x18]  ; Correct_Parametet
0007e8  9904              LDR      r1,[sp,#0x10]
0007ea  4348              MULS     r0,r1,r0
0007ec  9004              STR      r0,[sp,#0x10]
;;;436    			if (var32a < var32b)
0007ee  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0007f2  4288              CMP      r0,r1
0007f4  d20a              BCS      |L3.2060|
;;;437    			{
;;;438    				var32b = var32b - var32a;
0007f6  e9dd0104          LDRD     r0,r1,[sp,#0x10]
0007fa  1a40              SUBS     r0,r0,r1
0007fc  9004              STR      r0,[sp,#0x10]
;;;439    				REG_POWERA_Offset = var32b;
0007fe  9804              LDR      r0,[sp,#0x10]
000800  61a8              STR      r0,[r5,#0x18]  ; Correct_Strong
;;;440    				Polar4 |= 0x01;
000802  7920              LDRB     r0,[r4,#4]  ; correct_por
000804  f0400001          ORR      r0,r0,#1
000808  7120              STRB     r0,[r4,#4]
00080a  e009              B        |L3.2080|
                  |L3.2060|
;;;441    			}
;;;442    			else 
;;;443    			{
;;;444    				var32a = var32a - var32b;
00080c  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000810  1a40              SUBS     r0,r0,r1
000812  9005              STR      r0,[sp,#0x14]
;;;445    				REG_POWERA_Offset = var32a;
000814  9805              LDR      r0,[sp,#0x14]
000816  61a8              STR      r0,[r5,#0x18]  ; Correct_Strong
;;;446    				Polar4 &= ~0x01;					//?°§????°Í?ßµ???
000818  7920              LDRB     r0,[r4,#4]  ; correct_por
00081a  f0200001          BIC      r0,r0,#1
00081e  7120              STRB     r0,[r4,#4]
                  |L3.2080|
;;;447    			}
;;;448    	//---------------------------------------------------------------------------------//
;;;449    			var32c = Modify_B_ACT; //???°§ßµ?
000820  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000822  9002              STR      r0,[sp,#8]
;;;450    			var32c = var32c - Modify_A_ACT;
000824  9802              LDR      r0,[sp,#8]
000826  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000828  1a40              SUBS     r0,r0,r1
00082a  9002              STR      r0,[sp,#8]
;;;451    			var32c = var32c << 14;
00082c  9802              LDR      r0,[sp,#8]
00082e  0380              LSLS     r0,r0,#14
000830  9002              STR      r0,[sp,#8]
;;;452    			var16a=Modify_D_READ-Modify_C_READ;
000832  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
000834  68b1              LDR      r1,[r6,#8]  ; Modify_C_READ
000836  1a40              SUBS     r0,r0,r1
000838  9003              STR      r0,[sp,#0xc]
;;;453    			var16a=var16a*2;
00083a  f8bd100c          LDRH     r1,[sp,#0xc]
00083e  f64f70ff          MOV      r0,#0xffff
000842  ea000041          AND      r0,r0,r1,LSL #1
000846  9003              STR      r0,[sp,#0xc]
;;;454    			var32c=var32c/var16a;
000848  f8bd100c          LDRH     r1,[sp,#0xc]
00084c  9802              LDR      r0,[sp,#8]
00084e  fbb0f0f1          UDIV     r0,r0,r1
000852  9002              STR      r0,[sp,#8]
;;;455    			SET_POWERA = var32c;
000854  9802              LDR      r0,[sp,#8]
000856  f8c8001c          STR      r0,[r8,#0x1c]  ; Correct_Parametet
;;;456    			var32c = Modify_B_ACT;
00085a  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
00085c  9002              STR      r0,[sp,#8]
;;;457    			var32c = var32c << 14;
00085e  9802              LDR      r0,[sp,#8]
000860  0380              LSLS     r0,r0,#14
000862  9002              STR      r0,[sp,#8]
;;;458    			var32d = SET_POWERA;
000864  f8d8001c          LDR      r0,[r8,#0x1c]  ; Correct_Parametet
000868  9001              STR      r0,[sp,#4]
;;;459    			var32d = var32d * (Modify_D_READ*2);
00086a  9801              LDR      r0,[sp,#4]
00086c  6971              LDR      r1,[r6,#0x14]  ; Modify_D_READ
00086e  4348              MULS     r0,r1,r0
000870  0040              LSLS     r0,r0,#1
000872  9001              STR      r0,[sp,#4]
;;;460    			if (var32c < var32d)
000874  e9dd1001          LDRD     r1,r0,[sp,#4]
000878  4288              CMP      r0,r1
00087a  d20c              BCS      |L3.2198|
;;;461    			{
;;;462    				var32d = var32d - var32c;
00087c  e9dd0101          LDRD     r0,r1,[sp,#4]
000880  1a40              SUBS     r0,r0,r1
000882  9001              STR      r0,[sp,#4]
;;;463    				SET_POWERA_Offset = var32d;
000884  9801              LDR      r0,[sp,#4]
000886  61e8              STR      r0,[r5,#0x1c]  ; Correct_Strong
;;;464    				Polar4 |= 0x04;
000888  7920              LDRB     r0,[r4,#4]  ; correct_por
00088a  e000              B        |L3.2190|
                  |L3.2188|
00088c  e013              B        |L3.2230|
                  |L3.2190|
00088e  f0400004          ORR      r0,r0,#4
000892  7120              STRB     r0,[r4,#4]
000894  e009              B        |L3.2218|
                  |L3.2198|
;;;465    			}
;;;466    			else 
;;;467    			{
;;;468    				var32c = var32c - var32d;
000896  e9dd0101          LDRD     r0,r1,[sp,#4]
00089a  1a08              SUBS     r0,r1,r0
00089c  9002              STR      r0,[sp,#8]
;;;469    				SET_POWERA_Offset = var32c;
00089e  9802              LDR      r0,[sp,#8]
0008a0  61e8              STR      r0,[r5,#0x1c]  ; Correct_Strong
;;;470    				Polar4 &= ~0x04;
0008a2  7920              LDRB     r0,[r4,#4]  ; correct_por
0008a4  f0200004          BIC      r0,r0,#4
0008a8  7120              STRB     r0,[r4,#4]
                  |L3.2218|
;;;471    			}
;;;472    			Flash_Write_all ();	
0008aa  f7fffffe          BL       Flash_Write_all
;;;473    			Flag_DAC_OFF=0;
0008ae  6838              LDR      r0,[r7,#0]  ; flagB
0008b0  f0200008          BIC      r0,r0,#8
0008b4  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2230|
;;;474    		}
;;;475    /*******************************????????ßµ?******************************************/	
;;;476    		if (g_tModS.RxBuf[1] == 0x0B)			   //?°§?ßµ?
0008b6  4659              MOV      r1,r11
0008b8  f89b0001          LDRB     r0,[r11,#1]  ; g_tModS
;;;477    		{
;;;478    			Modify_A_READ = Vmon_value;//??d
0008bc  f8dfb028          LDR      r11,|L3.2280|
;;;479    			Modify_C_READ = Contr_Voltage;//???d
0008c0  f8df9028          LDR      r9,|L3.2284|
0008c4  280b              CMP      r0,#0xb               ;476
0008c6  d11b              BNE      |L3.2304|
0008c8  f8bb2000          LDRH     r2,[r11,#0]           ;478  ; Vmon_value
0008cc  6072              STR      r2,[r6,#4]            ;478  ; Modify_A_READ
0008ce  e00f              B        |L3.2288|
                  |L3.2256|
                          DCD      g_tModS
                  |L3.2260|
                          DCD      Rmon_value
                  |L3.2264|
                          DCD      flagG
                  |L3.2268|
                          DCD      r_raly
                  |L3.2272|
                          DCD      Imon_value
                  |L3.2276|
                          DCD      Contr_Current
                  |L3.2280|
                          DCD      Vmon_value
                  |L3.2284|
                          DCD      Contr_Voltage
                  |L3.2288|
0008f0  f8b92000          LDRH     r2,[r9,#0]  ; Contr_Voltage
0008f4  60b2              STR      r2,[r6,#8]  ; Modify_C_READ
;;;480    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0008f6  790a              LDRB     r2,[r1,#4]  ; g_tModS
0008f8  78cb              LDRB     r3,[r1,#3]  ; g_tModS
0008fa  eb022203          ADD      r2,r2,r3,LSL #8
0008fe  60f2              STR      r2,[r6,#0xc]  ; Modify_A_ACT
                  |L3.2304|
;;;481    		}
;;;482    
;;;483    		if (g_tModS.RxBuf[1] == 0x0C)			   //?°§?ßµ???
000900  280c              CMP      r0,#0xc
000902  d17c              BNE      |L3.2558|
;;;484    		{
;;;485    			vu16 var16;
;;;486    			vu32 var32a;
;;;487    			vu32 var32b;
;;;488    			
;;;489    			vu16 var16a;
;;;490    			vu32 var32c;
;;;491    			vu32 var32d;
;;;492    			
;;;493    			Modify_D_READ = Contr_Voltage;
000904  f8b90000          LDRH     r0,[r9,#0]  ; Contr_Voltage
000908  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;494    			Modify_B_READ = Vmon_value;
00090a  f8bb0000          LDRH     r0,[r11,#0]  ; Vmon_value
00090e  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;495    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000910  48fe              LDR      r0,|L3.3340|
000912  7901              LDRB     r1,[r0,#4]  ; g_tModS
000914  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000916  eb012000          ADD      r0,r1,r0,LSL #8
00091a  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;496    			var32a = Modify_B_ACT;
00091c  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
00091e  9005              STR      r0,[sp,#0x14]
;;;497    			var32a = var32a - Modify_A_ACT;
000920  9805              LDR      r0,[sp,#0x14]
000922  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000924  1a40              SUBS     r0,r0,r1
000926  9005              STR      r0,[sp,#0x14]
;;;498    			var32a = var32a << 14;
000928  9805              LDR      r0,[sp,#0x14]
00092a  0380              LSLS     r0,r0,#14
00092c  9005              STR      r0,[sp,#0x14]
;;;499    			var16 = Modify_B_READ - Modify_A_READ;
00092e  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000930  6871              LDR      r1,[r6,#4]  ; Modify_A_READ
000932  1a40              SUBS     r0,r0,r1
000934  9006              STR      r0,[sp,#0x18]
;;;500    			var32a = var32a / var16;
000936  f8bd1018          LDRH     r1,[sp,#0x18]
00093a  9805              LDR      r0,[sp,#0x14]
00093c  fbb0f0f1          UDIV     r0,r0,r1
000940  9005              STR      r0,[sp,#0x14]
;;;501    			REG_POWERV = var32a;
000942  9805              LDR      r0,[sp,#0x14]
000944  f8c80020          STR      r0,[r8,#0x20]  ; Correct_Parametet
;;;502    			var32a = Modify_B_ACT;
000948  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
00094a  9005              STR      r0,[sp,#0x14]
;;;503    			var32a = var32a << 14;
00094c  9805              LDR      r0,[sp,#0x14]
00094e  0380              LSLS     r0,r0,#14
000950  9005              STR      r0,[sp,#0x14]
;;;504    			var32b = Modify_B_READ;
000952  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000954  9004              STR      r0,[sp,#0x10]
;;;505    			var32b = var32b * REG_POWERV;
000956  f8d80020          LDR      r0,[r8,#0x20]  ; Correct_Parametet
00095a  9904              LDR      r1,[sp,#0x10]
00095c  4348              MULS     r0,r1,r0
00095e  9004              STR      r0,[sp,#0x10]
;;;506    			if (var32a < var32b)
000960  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000964  4288              CMP      r0,r1
000966  d20a              BCS      |L3.2430|
;;;507    			{
;;;508    				var32b = var32b - var32a;
000968  e9dd1004          LDRD     r1,r0,[sp,#0x10]
00096c  1a08              SUBS     r0,r1,r0
00096e  9004              STR      r0,[sp,#0x10]
;;;509    				REG_POWERV_Offset = var32b;
000970  9804              LDR      r0,[sp,#0x10]
000972  6228              STR      r0,[r5,#0x20]  ; Correct_Strong
;;;510    				Polar5 |= 0x01;
000974  7960              LDRB     r0,[r4,#5]  ; correct_por
000976  f0400001          ORR      r0,r0,#1
00097a  7160              STRB     r0,[r4,#5]
00097c  e009              B        |L3.2450|
                  |L3.2430|
;;;511    			}
;;;512    			else 
;;;513    			{
;;;514    				var32a = var32a - var32b;
00097e  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000982  1a40              SUBS     r0,r0,r1
000984  9005              STR      r0,[sp,#0x14]
;;;515    				REG_POWERV_Offset = var32a;
000986  9805              LDR      r0,[sp,#0x14]
000988  6228              STR      r0,[r5,#0x20]  ; Correct_Strong
;;;516    				Polar5 &= ~0x01;					
00098a  7960              LDRB     r0,[r4,#5]  ; correct_por
00098c  f0200001          BIC      r0,r0,#1
000990  7160              STRB     r0,[r4,#5]
                  |L3.2450|
;;;517    			}
;;;518    	//---------------------------------------------------------------------------------//
;;;519    			var32c = Modify_B_ACT; //????ßµ?
000992  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000994  9002              STR      r0,[sp,#8]
;;;520    			var32c = var32c - Modify_A_ACT;
000996  9802              LDR      r0,[sp,#8]
000998  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00099a  1a40              SUBS     r0,r0,r1
00099c  9002              STR      r0,[sp,#8]
;;;521    			var32c = var32c << 14;
00099e  9802              LDR      r0,[sp,#8]
0009a0  0380              LSLS     r0,r0,#14
0009a2  9002              STR      r0,[sp,#8]
;;;522    			var16a=Modify_D_READ-Modify_C_READ;
0009a4  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
0009a6  68b1              LDR      r1,[r6,#8]  ; Modify_C_READ
0009a8  1a40              SUBS     r0,r0,r1
0009aa  9003              STR      r0,[sp,#0xc]
;;;523    			var16a=var16a*2;
0009ac  f8bd100c          LDRH     r1,[sp,#0xc]
0009b0  f64f70ff          MOV      r0,#0xffff
0009b4  ea000041          AND      r0,r0,r1,LSL #1
0009b8  9003              STR      r0,[sp,#0xc]
;;;524    			var32c=var32c/var16a;
0009ba  f8bd100c          LDRH     r1,[sp,#0xc]
0009be  9802              LDR      r0,[sp,#8]
0009c0  fbb0f0f1          UDIV     r0,r0,r1
0009c4  9002              STR      r0,[sp,#8]
;;;525    			SET_POWERV = var32c;
0009c6  9802              LDR      r0,[sp,#8]
0009c8  f8c80024          STR      r0,[r8,#0x24]  ; Correct_Parametet
;;;526    			var32c = Modify_B_ACT;
0009cc  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
0009ce  9002              STR      r0,[sp,#8]
;;;527    			var32c = var32c << 14;
0009d0  9802              LDR      r0,[sp,#8]
0009d2  0380              LSLS     r0,r0,#14
0009d4  9002              STR      r0,[sp,#8]
;;;528    			var32d = SET_POWERV;
0009d6  f8d80024          LDR      r0,[r8,#0x24]  ; Correct_Parametet
0009da  9001              STR      r0,[sp,#4]
;;;529    			var32d = var32d * (Modify_D_READ*2);
0009dc  9801              LDR      r0,[sp,#4]
0009de  6971              LDR      r1,[r6,#0x14]  ; Modify_D_READ
0009e0  4348              MULS     r0,r1,r0
0009e2  0040              LSLS     r0,r0,#1
0009e4  9001              STR      r0,[sp,#4]
;;;530    			if (var32c < var32d)
0009e6  e9dd1001          LDRD     r1,r0,[sp,#4]
0009ea  4288              CMP      r0,r1
0009ec  d20c              BCS      |L3.2568|
;;;531    			{
;;;532    				var32d = var32d - var32c;
0009ee  e9dd0101          LDRD     r0,r1,[sp,#4]
0009f2  1a40              SUBS     r0,r0,r1
0009f4  9001              STR      r0,[sp,#4]
;;;533    				SET_POWERV_Offset = var32d;
0009f6  9801              LDR      r0,[sp,#4]
0009f8  6268              STR      r0,[r5,#0x24]  ; Correct_Strong
;;;534    				Polar5 |= 0x04;
0009fa  7960              LDRB     r0,[r4,#5]  ; correct_por
0009fc  e000              B        |L3.2560|
                  |L3.2558|
0009fe  e013              B        |L3.2600|
                  |L3.2560|
000a00  f0400004          ORR      r0,r0,#4
000a04  7160              STRB     r0,[r4,#5]
000a06  e009              B        |L3.2588|
                  |L3.2568|
;;;535    			}
;;;536    			else 
;;;537    			{
;;;538    				var32c = var32c - var32d;
000a08  e9dd1001          LDRD     r1,r0,[sp,#4]
000a0c  1a40              SUBS     r0,r0,r1
000a0e  9002              STR      r0,[sp,#8]
;;;539    				SET_POWERV_Offset = var32c;
000a10  9802              LDR      r0,[sp,#8]
000a12  6268              STR      r0,[r5,#0x24]  ; Correct_Strong
;;;540    				Polar5 &= ~0x04;
000a14  7960              LDRB     r0,[r4,#5]  ; correct_por
000a16  f0200004          BIC      r0,r0,#4
000a1a  7160              STRB     r0,[r4,#5]
                  |L3.2588|
;;;541    			}
;;;542    			Flash_Write_all ();	
000a1c  f7fffffe          BL       Flash_Write_all
;;;543    			Flag_DAC_OFF=0;
000a20  6838              LDR      r0,[r7,#0]  ; flagB
000a22  f0200008          BIC      r0,r0,#8
000a26  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2600|
;;;544    		}
;;;545    /*******************************????????ßµ?******************************************/	
;;;546    		if (g_tModS.RxBuf[1] == 0x22)			   //?°§?ßµ?
000a28  49b8              LDR      r1,|L3.3340|
000a2a  7848              LDRB     r0,[r1,#1]  ; g_tModS
000a2c  2822              CMP      r0,#0x22
000a2e  d10a              BNE      |L3.2630|
;;;547    		{
;;;548    			Modify_A_READ = Vmon_value;//??d
000a30  f8bb2000          LDRH     r2,[r11,#0]  ; Vmon_value
000a34  6072              STR      r2,[r6,#4]  ; Modify_A_READ
;;;549    			Modify_C_READ = Contr_Voltage;//???d
000a36  f8b92000          LDRH     r2,[r9,#0]  ; Contr_Voltage
000a3a  60b2              STR      r2,[r6,#8]  ; Modify_C_READ
;;;550    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000a3c  790a              LDRB     r2,[r1,#4]  ; g_tModS
000a3e  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000a40  eb022203          ADD      r2,r2,r3,LSL #8
000a44  60f2              STR      r2,[r6,#0xc]  ; Modify_A_ACT
                  |L3.2630|
;;;551    		}
;;;552    
;;;553    		if (g_tModS.RxBuf[1] == 0x23)			   //?°§?ßµ???
000a46  2823              CMP      r0,#0x23
000a48  d17e              BNE      |L3.2888|
;;;554    		{
;;;555    			vu16 var16;
;;;556    			vu32 var32a;
;;;557    			vu32 var32b;
;;;558    			
;;;559    			vu16 var16a;
;;;560    			vu32 var32c;
;;;561    			vu32 var32d;
;;;562    			
;;;563    			Modify_D_READ = Contr_Voltage;
000a4a  f8b90000          LDRH     r0,[r9,#0]  ; Contr_Voltage
000a4e  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;564    			Modify_B_READ = Vmon_value;
000a50  f8bb0000          LDRH     r0,[r11,#0]  ; Vmon_value
000a54  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;565    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000a56  48ad              LDR      r0,|L3.3340|
000a58  7901              LDRB     r1,[r0,#4]  ; g_tModS
000a5a  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000a5c  eb012000          ADD      r0,r1,r0,LSL #8
000a60  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;566    			var32a = Modify_B_ACT;
000a62  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000a64  9005              STR      r0,[sp,#0x14]
;;;567    			var32a = var32a - Modify_A_ACT;
000a66  9805              LDR      r0,[sp,#0x14]
000a68  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000a6a  1a40              SUBS     r0,r0,r1
000a6c  9005              STR      r0,[sp,#0x14]
;;;568    			var32a = var32a << 14;
000a6e  9805              LDR      r0,[sp,#0x14]
000a70  0380              LSLS     r0,r0,#14
000a72  9005              STR      r0,[sp,#0x14]
;;;569    			var16 = Modify_B_READ - Modify_A_READ;
000a74  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000a76  6871              LDR      r1,[r6,#4]  ; Modify_A_READ
000a78  1a40              SUBS     r0,r0,r1
000a7a  9006              STR      r0,[sp,#0x18]
;;;570    			var32a = var32a / var16;
000a7c  f8bd0018          LDRH     r0,[sp,#0x18]
000a80  9905              LDR      r1,[sp,#0x14]
000a82  fbb1f0f0          UDIV     r0,r1,r0
000a86  9005              STR      r0,[sp,#0x14]
;;;571    			REG_POWERV1 = var32a;
000a88  9805              LDR      r0,[sp,#0x14]
000a8a  f8c8003c          STR      r0,[r8,#0x3c]  ; Correct_Parametet
;;;572    			var32a = Modify_B_ACT;
000a8e  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000a90  9005              STR      r0,[sp,#0x14]
;;;573    			var32a = var32a << 14;
000a92  9805              LDR      r0,[sp,#0x14]
000a94  0380              LSLS     r0,r0,#14
000a96  9005              STR      r0,[sp,#0x14]
;;;574    			var32b = Modify_B_READ;
000a98  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000a9a  9004              STR      r0,[sp,#0x10]
;;;575    			var32b = var32b * REG_POWERV1;
000a9c  f8d8003c          LDR      r0,[r8,#0x3c]  ; Correct_Parametet
000aa0  9904              LDR      r1,[sp,#0x10]
000aa2  4348              MULS     r0,r1,r0
000aa4  9004              STR      r0,[sp,#0x10]
;;;576    			if (var32a < var32b)
000aa6  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000aaa  4288              CMP      r0,r1
000aac  d20a              BCS      |L3.2756|
;;;577    			{
;;;578    				var32b = var32b - var32a;
000aae  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000ab2  1a40              SUBS     r0,r0,r1
000ab4  9004              STR      r0,[sp,#0x10]
;;;579    				REG_POWERV_Offset1 = var32b;
000ab6  9804              LDR      r0,[sp,#0x10]
000ab8  63e8              STR      r0,[r5,#0x3c]  ; Correct_Strong
;;;580    				Polar5 |= 0x01;
000aba  7960              LDRB     r0,[r4,#5]  ; correct_por
000abc  f0400001          ORR      r0,r0,#1
000ac0  7160              STRB     r0,[r4,#5]
000ac2  e009              B        |L3.2776|
                  |L3.2756|
;;;581    			}
;;;582    			else 
;;;583    			{
;;;584    				var32a = var32a - var32b;
000ac4  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000ac8  1a40              SUBS     r0,r0,r1
000aca  9005              STR      r0,[sp,#0x14]
;;;585    				REG_POWERV_Offset1 = var32a;
000acc  9805              LDR      r0,[sp,#0x14]
000ace  63e8              STR      r0,[r5,#0x3c]  ; Correct_Strong
;;;586    				Polar5 &= ~0x01;					
000ad0  7960              LDRB     r0,[r4,#5]  ; correct_por
000ad2  f0200001          BIC      r0,r0,#1
000ad6  7160              STRB     r0,[r4,#5]
                  |L3.2776|
;;;587    			}
;;;588    	//---------------------------------------------------------------------------------//
;;;589    			var32c = Modify_B_ACT; //????ßµ?
000ad8  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000ada  9002              STR      r0,[sp,#8]
;;;590    			var32c = var32c - Modify_A_ACT;
000adc  9802              LDR      r0,[sp,#8]
000ade  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000ae0  1a40              SUBS     r0,r0,r1
000ae2  9002              STR      r0,[sp,#8]
;;;591    			var32c = var32c << 14;
000ae4  9802              LDR      r0,[sp,#8]
000ae6  0380              LSLS     r0,r0,#14
000ae8  9002              STR      r0,[sp,#8]
;;;592    			var16a=Modify_D_READ-Modify_C_READ;
000aea  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
000aec  68b1              LDR      r1,[r6,#8]  ; Modify_C_READ
000aee  1a40              SUBS     r0,r0,r1
000af0  9003              STR      r0,[sp,#0xc]
;;;593    			var16a=var16a*2;
000af2  f8bd100c          LDRH     r1,[sp,#0xc]
000af6  f64f70ff          MOV      r0,#0xffff
000afa  ea000041          AND      r0,r0,r1,LSL #1
000afe  9003              STR      r0,[sp,#0xc]
;;;594    			var32c=var32c/var16a;
000b00  f8bd100c          LDRH     r1,[sp,#0xc]
000b04  9802              LDR      r0,[sp,#8]
000b06  fbb0f0f1          UDIV     r0,r0,r1
000b0a  9002              STR      r0,[sp,#8]
;;;595    			SET_POWERV1 = var32c;
000b0c  9802              LDR      r0,[sp,#8]
000b0e  f8c8004c          STR      r0,[r8,#0x4c]  ; Correct_Parametet
;;;596    			var32c = Modify_B_ACT;
000b12  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000b14  9002              STR      r0,[sp,#8]
;;;597    			var32c = var32c << 14;
000b16  9802              LDR      r0,[sp,#8]
000b18  0380              LSLS     r0,r0,#14
000b1a  9002              STR      r0,[sp,#8]
;;;598    			var32d = SET_POWERV1;
000b1c  f8d8004c          LDR      r0,[r8,#0x4c]  ; Correct_Parametet
000b20  9001              STR      r0,[sp,#4]
;;;599    			var32d = var32d * (Modify_D_READ*2);
000b22  9801              LDR      r0,[sp,#4]
000b24  6971              LDR      r1,[r6,#0x14]  ; Modify_D_READ
000b26  4348              MULS     r0,r1,r0
000b28  0040              LSLS     r0,r0,#1
000b2a  9001              STR      r0,[sp,#4]
;;;600    			if (var32c < var32d)
000b2c  e9dd1001          LDRD     r1,r0,[sp,#4]
000b30  4288              CMP      r0,r1
000b32  d20c              BCS      |L3.2894|
;;;601    			{
;;;602    				var32d = var32d - var32c;
000b34  e9dd0101          LDRD     r0,r1,[sp,#4]
000b38  1a40              SUBS     r0,r0,r1
000b3a  9001              STR      r0,[sp,#4]
;;;603    				SET_POWERV_Offset1 = var32d;
000b3c  9801              LDR      r0,[sp,#4]
000b3e  64e8              STR      r0,[r5,#0x4c]  ; Correct_Strong
;;;604    				Polar5 |= 0x04;
000b40  7960              LDRB     r0,[r4,#5]  ; correct_por
000b42  f0400004          ORR      r0,r0,#4
000b46  e000              B        |L3.2890|
                  |L3.2888|
000b48  e011              B        |L3.2926|
                  |L3.2890|
000b4a  7160              STRB     r0,[r4,#5]
000b4c  e009              B        |L3.2914|
                  |L3.2894|
;;;605    			}
;;;606    			else 
;;;607    			{
;;;608    				var32c = var32c - var32d;
000b4e  e9dd1001          LDRD     r1,r0,[sp,#4]
000b52  1a40              SUBS     r0,r0,r1
000b54  9002              STR      r0,[sp,#8]
;;;609    				SET_POWERV_Offset1 = var32c;
000b56  9802              LDR      r0,[sp,#8]
000b58  64e8              STR      r0,[r5,#0x4c]  ; Correct_Strong
;;;610    				Polar5 &= ~0x04;
000b5a  7960              LDRB     r0,[r4,#5]  ; correct_por
000b5c  f0200004          BIC      r0,r0,#4
000b60  7160              STRB     r0,[r4,#5]
                  |L3.2914|
;;;611    			}
;;;612    			Flash_Write_all ();	
000b62  f7fffffe          BL       Flash_Write_all
;;;613    			Flag_DAC_OFF=0;
000b66  6838              LDR      r0,[r7,#0]  ; flagB
000b68  f0200008          BIC      r0,r0,#8
000b6c  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2926|
;;;614    		}
;;;615    /*******************************????????ßµ?******************************************/	
;;;616    		if (g_tModS.RxBuf[1] == 0x24)			   //?°§?ßµ?
000b6e  4967              LDR      r1,|L3.3340|
000b70  7848              LDRB     r0,[r1,#1]  ; g_tModS
000b72  2824              CMP      r0,#0x24
000b74  d10c              BNE      |L3.2960|
;;;617    		{
;;;618    			Modify_A_READ = Vmon_value;//??d
000b76  f8bb2000          LDRH     r2,[r11,#0]  ; Vmon_value
000b7a  6072              STR      r2,[r6,#4]  ; Modify_A_READ
;;;619    			Modify_C_READ = Contr_Voltage;//???d
000b7c  f8b92000          LDRH     r2,[r9,#0]  ; Contr_Voltage
000b80  60b2              STR      r2,[r6,#8]  ; Modify_C_READ
;;;620    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000b82  e000              B        |L3.2950|
                  |L3.2948|
000b84  e126              B        |L3.3540|
                  |L3.2950|
000b86  790a              LDRB     r2,[r1,#4]  ; g_tModS
000b88  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000b8a  eb022203          ADD      r2,r2,r3,LSL #8
000b8e  60f2              STR      r2,[r6,#0xc]  ; Modify_A_ACT
                  |L3.2960|
;;;621    		}
;;;622    
;;;623    		if (g_tModS.RxBuf[1] == 0x25)			   //?°§?ßµ???
000b90  2825              CMP      r0,#0x25
000b92  d17c              BNE      |L3.3214|
;;;624    		{
;;;625    			vu16 var16;
;;;626    			vu32 var32a;
;;;627    			vu32 var32b;
;;;628    			
;;;629    			vu16 var16a;
;;;630    			vu32 var32c;
;;;631    			vu32 var32d;
;;;632    			
;;;633    			Modify_D_READ = Contr_Voltage;
000b94  f8b90000          LDRH     r0,[r9,#0]  ; Contr_Voltage
000b98  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;634    			Modify_B_READ = Vmon_value;
000b9a  f8bb0000          LDRH     r0,[r11,#0]  ; Vmon_value
000b9e  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;635    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000ba0  485a              LDR      r0,|L3.3340|
000ba2  7901              LDRB     r1,[r0,#4]  ; g_tModS
000ba4  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000ba6  eb012000          ADD      r0,r1,r0,LSL #8
000baa  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;636    			var32a = Modify_B_ACT;
000bac  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000bae  9005              STR      r0,[sp,#0x14]
;;;637    			var32a = var32a - Modify_A_ACT;
000bb0  9805              LDR      r0,[sp,#0x14]
000bb2  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000bb4  1a40              SUBS     r0,r0,r1
000bb6  9005              STR      r0,[sp,#0x14]
;;;638    			var32a = var32a << 14;
000bb8  9805              LDR      r0,[sp,#0x14]
000bba  0380              LSLS     r0,r0,#14
000bbc  9005              STR      r0,[sp,#0x14]
;;;639    			var16 = Modify_B_READ - Modify_A_READ;
000bbe  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000bc0  6871              LDR      r1,[r6,#4]  ; Modify_A_READ
000bc2  1a40              SUBS     r0,r0,r1
000bc4  9006              STR      r0,[sp,#0x18]
;;;640    			var32a = var32a / var16;
000bc6  f8bd0018          LDRH     r0,[sp,#0x18]
000bca  9905              LDR      r1,[sp,#0x14]
000bcc  fbb1f0f0          UDIV     r0,r1,r0
000bd0  9005              STR      r0,[sp,#0x14]
;;;641    			REG_POWERV2 = var32a;
000bd2  9805              LDR      r0,[sp,#0x14]
000bd4  f8c80040          STR      r0,[r8,#0x40]  ; Correct_Parametet
;;;642    			var32a = Modify_B_ACT;
000bd8  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000bda  9005              STR      r0,[sp,#0x14]
;;;643    			var32a = var32a << 14;
000bdc  9805              LDR      r0,[sp,#0x14]
000bde  0380              LSLS     r0,r0,#14
000be0  9005              STR      r0,[sp,#0x14]
;;;644    			var32b = Modify_B_READ;
000be2  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000be4  9004              STR      r0,[sp,#0x10]
;;;645    			var32b = var32b * REG_POWERV2;
000be6  f8d80040          LDR      r0,[r8,#0x40]  ; Correct_Parametet
000bea  9904              LDR      r1,[sp,#0x10]
000bec  4348              MULS     r0,r1,r0
000bee  9004              STR      r0,[sp,#0x10]
;;;646    			if (var32a < var32b)
000bf0  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000bf4  4288              CMP      r0,r1
000bf6  d20a              BCS      |L3.3086|
;;;647    			{
;;;648    				var32b = var32b - var32a;
000bf8  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000bfc  1a40              SUBS     r0,r0,r1
000bfe  9004              STR      r0,[sp,#0x10]
;;;649    				REG_POWERV_Offset2 = var32b;
000c00  9804              LDR      r0,[sp,#0x10]
000c02  6428              STR      r0,[r5,#0x40]  ; Correct_Strong
;;;650    				Polar5 |= 0x01;
000c04  7960              LDRB     r0,[r4,#5]  ; correct_por
000c06  f0400001          ORR      r0,r0,#1
000c0a  7160              STRB     r0,[r4,#5]
000c0c  e009              B        |L3.3106|
                  |L3.3086|
;;;651    			}
;;;652    			else 
;;;653    			{
;;;654    				var32a = var32a - var32b;
000c0e  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000c12  1a40              SUBS     r0,r0,r1
000c14  9005              STR      r0,[sp,#0x14]
;;;655    				REG_POWERV_Offset2 = var32a;
000c16  9805              LDR      r0,[sp,#0x14]
000c18  6428              STR      r0,[r5,#0x40]  ; Correct_Strong
;;;656    				Polar5 &= ~0x01;					
000c1a  7960              LDRB     r0,[r4,#5]  ; correct_por
000c1c  f0200001          BIC      r0,r0,#1
000c20  7160              STRB     r0,[r4,#5]
                  |L3.3106|
;;;657    			}
;;;658    	//---------------------------------------------------------------------------------//
;;;659    			var32c = Modify_B_ACT; //????ßµ?
000c22  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000c24  9002              STR      r0,[sp,#8]
;;;660    			var32c = var32c - Modify_A_ACT;
000c26  9902              LDR      r1,[sp,#8]
000c28  68f0              LDR      r0,[r6,#0xc]  ; Modify_A_ACT
000c2a  1a08              SUBS     r0,r1,r0
000c2c  9002              STR      r0,[sp,#8]
;;;661    			var32c = var32c << 14;
000c2e  9802              LDR      r0,[sp,#8]
000c30  0380              LSLS     r0,r0,#14
000c32  9002              STR      r0,[sp,#8]
;;;662    			var16a=Modify_D_READ-Modify_C_READ;
000c34  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
000c36  68b1              LDR      r1,[r6,#8]  ; Modify_C_READ
000c38  1a40              SUBS     r0,r0,r1
000c3a  9003              STR      r0,[sp,#0xc]
;;;663    			var16a=var16a*2;
000c3c  f8bd100c          LDRH     r1,[sp,#0xc]
000c40  f64f70ff          MOV      r0,#0xffff
000c44  ea000041          AND      r0,r0,r1,LSL #1
000c48  9003              STR      r0,[sp,#0xc]
;;;664    			var32c=var32c/var16a;
000c4a  f8bd100c          LDRH     r1,[sp,#0xc]
000c4e  9802              LDR      r0,[sp,#8]
000c50  fbb0f0f1          UDIV     r0,r0,r1
000c54  9002              STR      r0,[sp,#8]
;;;665    			SET_POWERV2 = var32c;
000c56  9802              LDR      r0,[sp,#8]
000c58  f8c80050          STR      r0,[r8,#0x50]  ; Correct_Parametet
;;;666    			var32c = Modify_B_ACT;
000c5c  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000c5e  9002              STR      r0,[sp,#8]
;;;667    			var32c = var32c << 14;
000c60  9802              LDR      r0,[sp,#8]
000c62  0380              LSLS     r0,r0,#14
000c64  9002              STR      r0,[sp,#8]
;;;668    			var32d = SET_POWERV2;
000c66  f8d80050          LDR      r0,[r8,#0x50]  ; Correct_Parametet
000c6a  9001              STR      r0,[sp,#4]
;;;669    			var32d = var32d * (Modify_D_READ*2);
000c6c  9801              LDR      r0,[sp,#4]
000c6e  6971              LDR      r1,[r6,#0x14]  ; Modify_D_READ
000c70  4348              MULS     r0,r1,r0
000c72  0040              LSLS     r0,r0,#1
000c74  9001              STR      r0,[sp,#4]
;;;670    			if (var32c < var32d)
000c76  e9dd1001          LDRD     r1,r0,[sp,#4]
000c7a  4288              CMP      r0,r1
000c7c  d20c              BCS      |L3.3224|
;;;671    			{
;;;672    				var32d = var32d - var32c;
000c7e  e9dd0101          LDRD     r0,r1,[sp,#4]
000c82  1a40              SUBS     r0,r0,r1
000c84  9001              STR      r0,[sp,#4]
;;;673    				SET_POWERV_Offset2 = var32d;
000c86  9801              LDR      r0,[sp,#4]
000c88  6528              STR      r0,[r5,#0x50]  ; Correct_Strong
;;;674    				Polar5 |= 0x04;
000c8a  7960              LDRB     r0,[r4,#5]  ; correct_por
000c8c  e000              B        |L3.3216|
                  |L3.3214|
000c8e  e013              B        |L3.3256|
                  |L3.3216|
000c90  f0400004          ORR      r0,r0,#4
000c94  7160              STRB     r0,[r4,#5]
000c96  e009              B        |L3.3244|
                  |L3.3224|
;;;675    			}
;;;676    			else 
;;;677    			{
;;;678    				var32c = var32c - var32d;
000c98  e9dd1001          LDRD     r1,r0,[sp,#4]
000c9c  1a40              SUBS     r0,r0,r1
000c9e  9002              STR      r0,[sp,#8]
;;;679    				SET_POWERV_Offset2 = var32c;
000ca0  9802              LDR      r0,[sp,#8]
000ca2  6528              STR      r0,[r5,#0x50]  ; Correct_Strong
;;;680    				Polar5 &= ~0x04;
000ca4  7960              LDRB     r0,[r4,#5]  ; correct_por
000ca6  f0200004          BIC      r0,r0,#4
000caa  7160              STRB     r0,[r4,#5]
                  |L3.3244|
;;;681    			}
;;;682    			Flash_Write_all ();	
000cac  f7fffffe          BL       Flash_Write_all
;;;683    			Flag_DAC_OFF=0;
000cb0  6838              LDR      r0,[r7,#0]  ; flagB
000cb2  f0200008          BIC      r0,r0,#8
000cb6  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.3256|
;;;684    		}
;;;685    /****************???°§?ßµ?**********************************/
;;;686    
;;;687    		if (g_tModS.RxBuf[1] == 0x0D)			  
000cb8  f8dfb050          LDR      r11,|L3.3340|
000cbc  f89b0001          LDRB     r0,[r11,#1]  ; g_tModS
000cc0  280d              CMP      r0,#0xd
000cc2  d109              BNE      |L3.3288|
;;;688    		{ 
;;;689    			Modify_A_READ = Imon_value;
000cc4  4912              LDR      r1,|L3.3344|
000cc6  8809              LDRH     r1,[r1,#0]  ; Imon_value
000cc8  6071              STR      r1,[r6,#4]  ; Modify_A_READ
;;;690    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000cca  f89b1004          LDRB     r1,[r11,#4]  ; g_tModS
000cce  f89b2003          LDRB     r2,[r11,#3]  ; g_tModS
000cd2  eb012102          ADD      r1,r1,r2,LSL #8
000cd6  60f1              STR      r1,[r6,#0xc]  ; Modify_A_ACT
                  |L3.3288|
;;;691    		}
;;;692    
;;;693    		if (g_tModS.RxBuf[1] == 0x0E)			   
000cd8  280e              CMP      r0,#0xe
000cda  d14f              BNE      |L3.3452|
;;;694    		{
;;;695    			vu16 var16;
;;;696    			vu32 var32a;
;;;697    			vu32 var32b;
;;;698    			
;;;699    			vu16 var16a;
;;;700    			vu32 var32c;
;;;701    			vu32 var32d;
;;;702    			
;;;703    			Modify_B_READ = Imon_value;
000cdc  480c              LDR      r0,|L3.3344|
000cde  8800              LDRH     r0,[r0,#0]  ; Imon_value
000ce0  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;704    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000ce2  f89b0004          LDRB     r0,[r11,#4]  ; g_tModS
000ce6  f89b1003          LDRB     r1,[r11,#3]  ; g_tModS
000cea  eb002001          ADD      r0,r0,r1,LSL #8
000cee  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;705    			var32a = Modify_B_ACT;
000cf0  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000cf2  9005              STR      r0,[sp,#0x14]
;;;706    			var32a = var32a - Modify_A_ACT;
000cf4  9805              LDR      r0,[sp,#0x14]
000cf6  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000cf8  1a40              SUBS     r0,r0,r1
000cfa  9005              STR      r0,[sp,#0x14]
;;;707    			var32a = var32a << 14;
000cfc  9805              LDR      r0,[sp,#0x14]
000cfe  0380              LSLS     r0,r0,#14
000d00  9005              STR      r0,[sp,#0x14]
;;;708    			var16 = Modify_B_READ - Modify_A_READ;
000d02  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000d04  6871              LDR      r1,[r6,#4]  ; Modify_A_READ
000d06  1a40              SUBS     r0,r0,r1
000d08  9006              STR      r0,[sp,#0x18]
;;;709    			var32a = var32a / var16;
000d0a  e003              B        |L3.3348|
                  |L3.3340|
                          DCD      g_tModS
                  |L3.3344|
                          DCD      Imon_value
                  |L3.3348|
000d14  f8bd1018          LDRH     r1,[sp,#0x18]
000d18  9805              LDR      r0,[sp,#0x14]
000d1a  fbb0f0f1          UDIV     r0,r0,r1
000d1e  9005              STR      r0,[sp,#0x14]
;;;710    			CON_POWERA = var32a;
000d20  9805              LDR      r0,[sp,#0x14]
000d22  f8c80028          STR      r0,[r8,#0x28]  ; Correct_Parametet
;;;711    			var32a = Modify_B_ACT;
000d26  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
000d28  9005              STR      r0,[sp,#0x14]
;;;712    			var32a = var32a << 14;
000d2a  9805              LDR      r0,[sp,#0x14]
000d2c  0380              LSLS     r0,r0,#14
000d2e  9005              STR      r0,[sp,#0x14]
;;;713    			var32b = Modify_B_READ;
000d30  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000d32  9004              STR      r0,[sp,#0x10]
;;;714    			var32b = var32b * CON_POWERA;
000d34  f8d80028          LDR      r0,[r8,#0x28]  ; Correct_Parametet
000d38  9904              LDR      r1,[sp,#0x10]
000d3a  4348              MULS     r0,r1,r0
000d3c  9004              STR      r0,[sp,#0x10]
;;;715    			if (var32a < var32b)
000d3e  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000d42  4288              CMP      r0,r1
000d44  d20a              BCS      |L3.3420|
;;;716    			{
;;;717    				var32b = var32b - var32a;
000d46  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000d4a  1a40              SUBS     r0,r0,r1
000d4c  9004              STR      r0,[sp,#0x10]
;;;718    				CON_POWERA_Offset = var32b;
000d4e  9804              LDR      r0,[sp,#0x10]
000d50  62a8              STR      r0,[r5,#0x28]  ; Correct_Strong
;;;719    				Polar3 |= 0x04;
000d52  78e0              LDRB     r0,[r4,#3]  ; correct_por
000d54  f0400004          ORR      r0,r0,#4
000d58  70e0              STRB     r0,[r4,#3]
000d5a  e009              B        |L3.3440|
                  |L3.3420|
;;;720    			}
;;;721    			else 
;;;722    			{
;;;723    				var32a = var32a - var32b;
000d5c  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000d60  1a40              SUBS     r0,r0,r1
000d62  9005              STR      r0,[sp,#0x14]
;;;724    				CON_POWERA_Offset = var32a;
000d64  9805              LDR      r0,[sp,#0x14]
000d66  62a8              STR      r0,[r5,#0x28]  ; Correct_Strong
;;;725    				Polar3 &= ~0x04;					
000d68  78e0              LDRB     r0,[r4,#3]  ; correct_por
000d6a  f0200004          BIC      r0,r0,#4
000d6e  70e0              STRB     r0,[r4,#3]
                  |L3.3440|
;;;726    			}
;;;727    			Flash_Write_all ();	
000d70  f7fffffe          BL       Flash_Write_all
;;;728    			Flag_DAC_OFF=0;
000d74  6838              LDR      r0,[r7,#0]  ; flagB
000d76  f0200008          BIC      r0,r0,#8
000d7a  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.3452|
;;;729    		}
;;;730    /***********??DAC*******************************************/
;;;731    		if (g_tModS.RxBuf[1] == 0x0F)			   
000d7c  f89b0001          LDRB     r0,[r11,#1]  ; g_tModS
000d80  280f              CMP      r0,#0xf
000d82  d10b              BNE      |L3.3484|
;;;732    		{
;;;733    			Contr_Laod = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000d84  f89b1004          LDRB     r1,[r11,#4]  ; g_tModS
000d88  f89b2003          LDRB     r2,[r11,#3]  ; g_tModS
000d8c  eb012102          ADD      r1,r1,r2,LSL #8
000d90  f8aa1000          STRH     r1,[r10,#0]
;;;734    			Flag_DAC_OFF=1;
000d94  6839              LDR      r1,[r7,#0]  ; flagB
000d96  f0410108          ORR      r1,r1,#8
000d9a  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.3484|
;;;735    		}
;;;736    		if (g_tModS.RxBuf[1] == 0x20)			   
000d9c  2820              CMP      r0,#0x20
000d9e  d10b              BNE      |L3.3512|
;;;737    		{
;;;738    			Contr_Voltage = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000da0  f89b1004          LDRB     r1,[r11,#4]  ; g_tModS
000da4  f89b2003          LDRB     r2,[r11,#3]  ; g_tModS
000da8  eb012102          ADD      r1,r1,r2,LSL #8
000dac  f8a91000          STRH     r1,[r9,#0]
;;;739    			Flag_DAC_OFF=1;
000db0  6839              LDR      r1,[r7,#0]  ; flagB
000db2  f0410108          ORR      r1,r1,#8
000db6  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.3512|
;;;740    		}
;;;741    		if (g_tModS.RxBuf[1] == 0x21)			   
000db8  2821              CMP      r0,#0x21
000dba  d10b              BNE      |L3.3540|
;;;742    		{
;;;743    			Contr_Current = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000dbc  f89b0004          LDRB     r0,[r11,#4]  ; g_tModS
000dc0  f89b1003          LDRB     r1,[r11,#3]  ; g_tModS
000dc4  eb002001          ADD      r0,r0,r1,LSL #8
000dc8  4904              LDR      r1,|L3.3548|
000dca  8008              STRH     r0,[r1,#0]
;;;744    			Flag_DAC_OFF=1;
000dcc  6838              LDR      r0,[r7,#0]  ; flagB
000dce  f0400008          ORR      r0,r0,#8
000dd2  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.3540|
;;;745    		}
;;;746    	}
;;;747    //===================================================================================
;;;748    }
000dd4  b007              ADD      sp,sp,#0x1c
000dd6  e8bd8ff0          POP      {r4-r11,pc}
;;;749    //===============================AD÷µ◊™ªª≥…≤‚¡ø÷µ============================================//
                          ENDP

000dda  0000              DCW      0x0000
                  |L3.3548|
                          DCD      Contr_Current

                          AREA ||.bss||, DATA, NOINIT, ALIGN=2

                  Correct_Parametet
                          %        84
                  Correct_Strong
                          %        84
                  Run_Control
                          %        196

                          AREA ||.data||, DATA, ALIGN=2

                  DAC_Flag
000000  00                DCB      0x00
                  ADDR
000001  00                DCB      0x00
                  i
000002  0000              DCB      0x00,0x00
                  Modify_A_READ
                          DCD      0x00000000
                  Modify_C_READ
                          DCD      0x00000000
                  Modify_A_ACT
                          DCD      0x00000000
                  Modify_B_READ
                          DCD      0x00000000
                  Modify_D_READ
                          DCD      0x00000000
                  Modify_B_ACT
                          DCD      0x00000000
                  correct_por
                          DCD      0x00000000
000020  0000              DCB      0x00,0x00

                          AREA ||area_number.8||, DATA, ALIGN=1

                          EXPORTAS ||area_number.8||, ||.data||
                  ADJ_Write
000000  0000              DCB      0x00,0x00

;*** Start embedded assembler ***

#line 1 "..\\drive\\modbus.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___8_modbus_c_bae18981____REV16|
#line 129 "D:\\Keil_v5\\ARM\\CMSIS\\Include\\core_cmInstr.h"
|__asm___8_modbus_c_bae18981____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___8_modbus_c_bae18981____REVSH|
#line 144
|__asm___8_modbus_c_bae18981____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
